###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Feb 16 00:16:09 2023
#  Design:            minimips
#  Command:           time_design -post_route
###############################################################
Path 1: MET (0.020 ns) Clock Gating Setup Check with Pin U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.636 (P)
          Arrival:=          4.223              2.636
 
Clock Gating Setup:-         0.000
    Required Time:=          4.223
     Launch Clock:-          2.636
        Data Path:-          1.566
            Slack:=          0.020
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                    -      A->Q   F     BUX16          32  0.064   0.115       -    2.636  
  clock__L5_N1                      -      -      -     (net)          32      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.092   0.222   1.344    4.202  
  U1_pf_RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.083   0.000       -    4.202  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086      -    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/g12/A  -      A      R     AND2X1         21  0.127   0.008      -    4.223  
#---------------------------------------------------------------------------------------------------
Path 2: MET (0.033 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.636 (P)
          Arrival:=          4.223              2.636
 
Clock Gating Setup:-         0.000
    Required Time:=          4.223
     Launch Clock:-          2.636
        Data Path:-          1.554
            Slack:=          0.033
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                    -      A->Q   F     BUX16          32  0.064   0.114       -    2.636  
  clock__L5_N1                      -      -      -     (net)          32      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.092   0.228   1.326    4.190  
  U2_ei_RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/B      -      B      F     AND2X1          1  0.086   0.000       -    4.190  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086      -    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/g12/A  -      A      R     AND2X1         21  0.127   0.008      -    4.223  
#---------------------------------------------------------------------------------------------------
Path 3: MET (0.033 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.636 (P)
          Arrival:=          4.223              2.636
 
Clock Gating Setup:-         0.000
    Required Time:=          4.223
     Launch Clock:-          2.636
        Data Path:-          1.554
            Slack:=          0.033
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                    -      A->Q   F     BUX16          32  0.064   0.115       -    2.636  
  clock__L5_N1                      -      -      -     (net)          32      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.092   0.233   1.320    4.190  
  U2_ei_RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/g12/B      -      B      F     AND2X1          1  0.095   0.000       -    4.190  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086      -    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/g12/A  -      A      R     AND2X1         21  0.127   0.008      -    4.223  
#---------------------------------------------------------------------------------------------------
Path 4: MET (0.102 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.645 (P)
          Arrival:=          4.207              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.645
        Data Path:-          1.460
            Slack:=          0.102
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.192   1.268    4.105  
  U7_banc_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/B      -      B      R     AND2X1          1  0.097   0.000       -    4.105  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST11/g13/A  -      A      R     AND2X1         21  0.100   0.012      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 5: MET (0.116 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.206 (P)          0.642 (P)
          Arrival:=          4.206              2.642
 
Clock Gating Setup:-         0.000
    Required Time:=          4.206
     Launch Clock:-          2.642
        Data Path:-          1.447
            Slack:=          0.116
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.120       -    2.642  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.189   1.258    4.090  
  U7_banc_RC_CG_HIER_INST37/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/B      -      B      R     AND2X1          1  0.093   0.000       -    4.090  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.069      -    4.206  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST37/g13/A  -      A      R     AND2X1         21  0.100   0.011      -    4.206  
#------------------------------------------------------------------------------------------------------
Path 6: MET (0.118 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.647 (P)
          Arrival:=          4.207              2.647
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.647
        Data Path:-          1.442
            Slack:=          0.118
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.125       -    2.647  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.222   1.220    4.089  
  U7_banc_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/B      -      B      R     AND2X1          1  0.122   0.000       -    4.089  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST16/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 7: MET (0.128 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.646 (P)
          Arrival:=          4.207              2.646
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.646
        Data Path:-          1.434
            Slack:=          0.128
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.124       -    2.646  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.099   0.237   1.197    4.080  
  U7_banc_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.094   0.000       -    4.080  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST14/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 8: MET (0.128 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.645 (P)
          Arrival:=          4.207              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.645
        Data Path:-          1.435
            Slack:=          0.128
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.099   0.231   1.204    4.080  
  U7_banc_RC_CG_HIER_INST21/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/B      -      B      F     AND2X1          1  0.081   0.000       -    4.080  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST21/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 9: MET (0.132 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.645 (P)
          Arrival:=          4.221              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.221
     Launch Clock:-          2.645
        Data Path:-          1.444
            Slack:=          0.132
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.247   1.197    4.089  
  U7_banc_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/B      -      B      R     AND2X1          1  0.149   0.001       -    4.089  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.084      -    4.221  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST12/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.221  
#------------------------------------------------------------------------------------------------------
Path 10: MET (0.133 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.643 (P)
          Arrival:=          4.221              2.643
 
Clock Gating Setup:-         0.000
    Required Time:=          4.221
     Launch Clock:-          2.643
        Data Path:-          1.445
            Slack:=          0.133
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.121       -    2.643  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.099   0.250   1.195    4.088  
  U7_banc_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.102   0.000       -    4.088  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.084      -    4.221  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST38/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.221  
#------------------------------------------------------------------------------------------------------
Path 11: MET (0.143 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.647 (P)
          Arrival:=          4.222              2.647
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.647
        Data Path:-          1.432
            Slack:=          0.143
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.125       -    2.647  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.185   1.247    4.079  
  U7_banc_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/B      -      B      R     AND2X1          1  0.090   0.000       -    4.079  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST36/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#------------------------------------------------------------------------------------------------------
Path 12: MET (0.144 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.220 (P)          0.643 (P)
          Arrival:=          4.220              2.643
 
Clock Gating Setup:-         0.000
    Required Time:=          4.220
     Launch Clock:-          2.643
        Data Path:-          1.433
            Slack:=          0.144
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.121       -    2.643  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.249   1.184    4.076  
  U7_banc_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/B      -      B      R     AND2X1          1  0.165   0.001       -    4.076  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.084      -    4.220  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST27/g13/A  -      A      R     AND2X1         21  0.127   0.006      -    4.220  
#------------------------------------------------------------------------------------------------------
Path 13: MET (0.148 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.206 (P)          0.643 (P)
          Arrival:=          4.206              2.643
 
Clock Gating Setup:-         0.000
    Required Time:=          4.206
     Launch Clock:-          2.643
        Data Path:-          1.415
            Slack:=          0.148
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.121       -    2.643  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.186   1.229    4.058  
  U7_banc_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/B      -      B      R     AND2X1          1  0.091   0.000       -    4.058  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.069      -    4.206  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST31/g13/A  -      A      R     AND2X1         21  0.100   0.011      -    4.206  
#------------------------------------------------------------------------------------------------------
Path 14: MET (0.149 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.206 (P)          0.639 (P)
          Arrival:=          4.206              2.639
 
Clock Gating Setup:-         0.000
    Required Time:=          4.206
     Launch Clock:-          2.639
        Data Path:-          1.418
            Slack:=          0.149
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.117       -    2.639  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.098   0.204   1.214    4.057  
  U7_banc_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/B      -      B      R     AND2X1          1  0.109   0.000       -    4.057  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.069      -    4.206  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST39/g13/A  -      A      R     AND2X1         21  0.100   0.011      -    4.206  
#------------------------------------------------------------------------------------------------------
Path 15: MET (0.150 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.635 (P)
          Arrival:=          4.222              2.635
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.635
        Data Path:-          1.436
            Slack:=          0.150
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.113       -    2.635  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.097   0.197   1.239    4.072  
  U7_banc_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/B      -      B      R     AND2X1          1  0.098   0.000       -    4.072  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST23/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#------------------------------------------------------------------------------------------------------
Path 16: MET (0.151 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.206 (P)          0.641 (P)
          Arrival:=          4.206              2.641
 
Clock Gating Setup:-         0.000
    Required Time:=          4.206
     Launch Clock:-          2.641
        Data Path:-          1.414
            Slack:=          0.151
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.119       -    2.641  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.098   0.189   1.225    4.055  
  U7_banc_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/B      -      B      R     AND2X1          1  0.091   0.000       -    4.055  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.069      -    4.206  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST19/g13/A  -      A      R     AND2X1         21  0.100   0.011      -    4.206  
#------------------------------------------------------------------------------------------------------
Path 17: MET (0.151 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.638 (P)
          Arrival:=          4.221              2.638
 
Clock Gating Setup:-         0.000
    Required Time:=          4.221
     Launch Clock:-          2.638
        Data Path:-          1.432
            Slack:=          0.151
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                               -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                      -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                        -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                      -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                        -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                      -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                        -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                      -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                        -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                      -      A->Q   F     BUX20          45  0.064   0.116       -    2.638  
  clock__L5_N0                        -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.098   0.189   1.243    4.070  
  U7_banc_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/B      -      B      R     AND2X1          1  0.092   0.000       -    4.070  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  clock                           -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                           -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                  -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                    -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                  -      A->Q   R     INX8           21  0.053   0.085      -    4.221  
  clock__L2_N1                    -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST9/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.221  
#-----------------------------------------------------------------------------------------------------
Path 18: MET (0.156 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.644 (P)
          Arrival:=          4.207              2.644
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.644
        Data Path:-          1.406
            Slack:=          0.156
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.122       -    2.644  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.215   1.191    4.051  
  U7_banc_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/B      -      B      R     AND2X1          1  0.112   0.000       -    4.051  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST17/g13/A  -      A      R     AND2X1         21  0.100   0.012      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 19: MET (0.156 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.644 (P)
          Arrival:=          4.207              2.644
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.644
        Data Path:-          1.407
            Slack:=          0.156
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.122       -    2.644  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.183   1.224    4.050  
  U7_banc_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/B      -      B      R     AND2X1          1  0.085   0.000       -    4.050  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST28/g13/A  -      A      R     AND2X1         21  0.100   0.012      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 20: MET (0.160 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.645 (P)
          Arrival:=          4.207              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.645
        Data Path:-          1.402
            Slack:=          0.160
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.099   0.228   1.174    4.047  
  U7_banc_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.085   0.000       -    4.047  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST18/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 21: MET (0.166 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.640 (P)
          Arrival:=          4.221              2.640
 
Clock Gating Setup:-         0.000
    Required Time:=          4.221
     Launch Clock:-          2.640
        Data Path:-          1.416
            Slack:=          0.166
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.118       -    2.640  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.098   0.181   1.235    4.056  
  U7_banc_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/B      -      B      R     AND2X1          1  0.084   0.000       -    4.056  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.221  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST34/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.221  
#------------------------------------------------------------------------------------------------------
Path 22: MET (0.167 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.206 (P)          0.645 (P)
          Arrival:=          4.206              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.206
     Launch Clock:-          2.645
        Data Path:-          1.394
            Slack:=          0.167
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.195   1.199    4.039  
  U7_banc_RC_CG_HIER_INST25/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/B      -      B      R     AND2X1          1  0.105   0.000       -    4.039  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.069      -    4.206  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST25/g13/A  -      A      R     AND2X1         21  0.100   0.011      -    4.206  
#------------------------------------------------------------------------------------------------------
Path 23: MET (0.171 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.644 (P)
          Arrival:=          4.207              2.644
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.644
        Data Path:-          1.392
            Slack:=          0.171
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.122       -    2.644  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.192   1.200    4.036  
  U7_banc_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/B      -      B      R     AND2X1          1  0.095   0.000       -    4.036  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST22/g13/A  -      A      R     AND2X1         21  0.100   0.012      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 24: MET (0.171 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.646 (P)
          Arrival:=          4.207              2.646
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.646
        Data Path:-          1.390
            Slack:=          0.171
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.124       -    2.646  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.195   1.195    4.036  
  U7_banc_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/B      -      B      R     AND2X1          1  0.095   0.000       -    4.036  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST13/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 25: MET (0.173 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.638 (P)
          Arrival:=          4.221              2.638
 
Clock Gating Setup:-         0.000
    Required Time:=          4.221
     Launch Clock:-          2.638
        Data Path:-          1.411
            Slack:=          0.173
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.116       -    2.638  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.098   0.188   1.222    4.048  
  U7_banc_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/B      -      B      R     AND2X1          1  0.090   0.000       -    4.048  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.221  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST24/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.221  
#------------------------------------------------------------------------------------------------------
Path 26: MET (0.176 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.646 (P)
          Arrival:=          4.207              2.646
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.646
        Data Path:-          1.386
            Slack:=          0.176
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.124       -    2.646  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.183   1.203    4.032  
  U7_banc_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/B      -      B      R     AND2X1          1  0.089   0.000       -    4.032  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST15/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 27: MET (0.176 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.645 (P)
          Arrival:=          4.207              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.645
        Data Path:-          1.385
            Slack:=          0.176
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.188   1.197    4.031  
  U7_banc_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/B      -      B      R     AND2X1          1  0.095   0.000       -    4.031  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST26/g13/A  -      A      R     AND2X1         21  0.100   0.012      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 28: MET (0.178 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.206 (P)          0.639 (P)
          Arrival:=          4.206              2.639
 
Clock Gating Setup:-         0.000
    Required Time:=          4.206
     Launch Clock:-          2.639
        Data Path:-          1.388
            Slack:=          0.178
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.117       -    2.639  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.098   0.219   1.169    4.027  
  U7_banc_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/B      -      B      R     AND2X1          1  0.119   0.000       -    4.027  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.069      -    4.206  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST10/g13/A  -      A      R     AND2X1         21  0.100   0.011      -    4.206  
#------------------------------------------------------------------------------------------------------
Path 29: MET (0.179 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.641 (P)
          Arrival:=          4.221              2.641
 
Clock Gating Setup:-         0.000
    Required Time:=          4.221
     Launch Clock:-          2.641
        Data Path:-          1.401
            Slack:=          0.179
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.120       -    2.641  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.184   1.217    4.043  
  U7_banc_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/B      -      B      R     AND2X1          1  0.090   0.000       -    4.043  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.221  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST35/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.221  
#------------------------------------------------------------------------------------------------------
Path 30: MET (0.181 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.647 (P)
          Arrival:=          4.207              2.647
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.647
        Data Path:-          1.380
            Slack:=          0.181
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.125       -    2.647  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.184   1.196    4.026  
  U7_banc_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/B      -      B      R     AND2X1          1  0.088   0.000       -    4.026  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.071      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST30/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 31: MET (0.196 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.645 (P)
          Arrival:=          4.207              2.645
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.645
        Data Path:-          1.366
            Slack:=          0.196
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.123       -    2.645  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.178   1.189    4.011  
  U7_banc_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/B      -      B      R     AND2X1          1  0.081   0.000       -    4.011  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.070      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST20/g13/A  -      A      R     AND2X1         21  0.100   0.012      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 32: MET (0.196 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.647 (P)
          Arrival:=          4.222              2.647
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.647
        Data Path:-          1.379
            Slack:=          0.196
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.125       -    2.647  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.190   1.188    4.026  
  U7_banc_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/B      -      B      R     AND2X1          1  0.100   0.000       -    4.026  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST33/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#------------------------------------------------------------------------------------------------------
Path 33: MET (0.198 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.207 (P)          0.647 (P)
          Arrival:=          4.207              2.647
 
Clock Gating Setup:-         0.000
    Required Time:=          4.207
     Launch Clock:-          2.647
        Data Path:-          1.363
            Slack:=          0.198
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.125       -    2.647  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.178   1.185    4.010  
  U7_banc_RC_CG_HIER_INST32/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/B      -      B      R     AND2X1          1  0.081   0.000       -    4.010  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.053   0.071      -    4.207  
  clock__L2_N0                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST32/g13/A  -      A      R     AND2X1         21  0.100   0.013      -    4.207  
#------------------------------------------------------------------------------------------------------
Path 34: MET (0.202 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.647 (P)
          Arrival:=          4.222              2.647
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.647
        Data Path:-          1.372
            Slack:=          0.202
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                         -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                         -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                         -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX20           3  0.036   0.147       -    2.522  
  clock__L4_N0                         -      -      -     (net)           3      -       -       -        -  
  clock__L5_I0/Q                       -      A->Q   F     BUX20          45  0.064   0.125       -    2.647  
  clock__L5_N0                         -      -      -     (net)          45      -       -       -        -  
  U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.099   0.186   1.187    4.019  
  U7_banc_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/B      -      B      R     AND2X1          1  0.090   0.000       -    4.019  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                            -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                     -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                     -      -      -     (net)          21      -       -      -        -  
  U7_banc_RC_CG_HIER_INST29/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#------------------------------------------------------------------------------------------------------
Path 35: MET (0.251 ns) Clock Gating Setup Check with Pin RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.636 (P)
          Arrival:=          4.222              2.636
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.636
        Data Path:-          1.335
            Slack:=          0.251
     Timing Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                            (ns)    (ns)   Given     (ns)  
#                                                                                              To           
#                                                                                           Start           
#                                                                                           Point           
#---------------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                              -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                       -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                       -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                       -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                       -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                     -      A->Q   F     BUX16          32  0.064   0.114       -    2.636  
  clock__L5_N1                       -      -      -     (net)          32      -       -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.092   0.222   1.113    3.971  
  RC_CG_DECLONE_HIER_INST/enl        -      -      -     (net)           1      -       -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/B      -      B      F     AND2X1          1  0.081   0.000       -    3.971  
#---------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                        (ns)    (ns)  Given     (ns)  
#                                                                                         To           
#                                                                                      Start           
#                                                                                      Point           
#----------------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                          -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086      -    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -      -        -  
  RC_CG_DECLONE_HIER_INST/g12/A  -      A      R     AND2X1         21  0.127   0.008      -    4.222  
#----------------------------------------------------------------------------------------------------
Path 36: MET (0.267 ns) Clock Gating Setup Check with Pin U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.636 (P)
          Arrival:=          4.223              2.636
 
Clock Gating Setup:-         0.000
    Required Time:=          4.223
     Launch Clock:-          2.636
        Data Path:-          1.319
            Slack:=          0.267
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                    -      A->Q   F     BUX16          32  0.064   0.114       -    2.636  
  clock__L5_N1                      -      -      -     (net)          32      -       -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.092   0.233   1.086    3.955  
  U3_di_RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/B      -      B      F     AND2X1          1  0.089   0.000       -    3.955  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086      -    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U3_di_RC_CG_HIER_INST4/g12/A  -      A      R     AND2X1         21  0.127   0.008      -    4.223  
#---------------------------------------------------------------------------------------------------
Path 37: MET (0.575 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.630 (P)
          Arrival:=          4.222              2.630
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.630
        Data Path:-          1.017
            Slack:=          0.575
     Timing Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                  (ns)    (ns)   Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                    -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                           -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                             -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                           -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                             -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                           -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                             -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                           -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                             -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                           -      A->Q   F     BUX16          32  0.064   0.109       -    2.630  
  clock__L5_N1                             -      -      -     (net)          32      -       -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.089   0.181   0.836    3.647  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B      R     AND2X1          1  0.088   0.000       -    3.647  
#---------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                                -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                         -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                         -      -      -     (net)          21      -       -      -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#----------------------------------------------------------------------------------------------------------
Path 38: MET (0.604 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.630 (P)
          Arrival:=          4.222              2.630
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.630
        Data Path:-          0.987
            Slack:=          0.604
     Timing Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                  (ns)    (ns)   Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                    -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                           -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                             -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                           -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                             -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                           -      A->Q   R     INX16           1  0.087   0.160       -    2.375  
  clock__L3_N0                             -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                           -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                             -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                           -      A->Q   F     BUX16          32  0.064   0.109       -    2.630  
  clock__L5_N1                             -      -      -     (net)          32      -       -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.089   0.174   0.813    3.617  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B      R     AND2X1          1  0.079   0.000       -    3.617  
#---------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                                -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                         -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                         -      -      -     (net)          21      -       -      -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#----------------------------------------------------------------------------------------------------------
Path 39: MET (0.752 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.220 (P)          0.639 (P)
          Arrival:=          4.220              2.639
 
Clock Gating Setup:-         0.000
    Required Time:=          4.220
     Launch Clock:-          2.639
        Data Path:-          0.828
            Slack:=          0.752
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                (ns)    (ns)   Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  clock                                  -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                  -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                         -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                           -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                         -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                           -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                         -      A->Q   R     INX16           1  0.087   0.160       -    2.376  
  clock__L3_N0                           -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                         -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                           -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                         -      A->Q   F     BUX16          32  0.064   0.118       -    2.639  
  clock__L5_N1                           -      -      -     (net)          32      -       -       -        -  
  U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.093   0.229   0.599    3.468  
  U8_syscop_RC_CG_HIER_INST41/enl        -      -      -     (net)           1      -       -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/B      -      B      F     AND2X1          1  0.085   0.000       -    3.468  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                            (ns)    (ns)  Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                              -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                     -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                       -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                     -      A->Q   R     INX8           21  0.053   0.083      -    4.220  
  clock__L2_N1                       -      -      -     (net)          21      -       -      -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/A  -      A      R     AND2X1         21  0.127   0.006      -    4.220  
#--------------------------------------------------------------------------------------------------------
Path 40: MET (0.892 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.220 (P)          0.639 (P)
          Arrival:=          4.220              2.639
 
Clock Gating Setup:-         0.000
    Required Time:=          4.220
     Launch Clock:-          2.639
        Data Path:-          0.689
            Slack:=          0.892
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                (ns)    (ns)   Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  clock                                  -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                  -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                         -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                           -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                         -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                           -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                         -      A->Q   R     INX16           1  0.087   0.160       -    2.376  
  clock__L3_N0                           -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                         -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                           -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                         -      A->Q   F     BUX16          32  0.064   0.117       -    2.639  
  clock__L5_N1                           -      -      -     (net)          32      -       -       -        -  
  U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.093   0.225   0.464    3.328  
  U8_syscop_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/B      -      B      R     AND2X1          1  0.122   0.000       -    3.328  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                            (ns)    (ns)  Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                              -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                     -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                       -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                     -      A->Q   R     INX8           21  0.053   0.083      -    4.220  
  clock__L2_N1                       -      -      -     (net)          21      -       -      -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/A  -      A      R     AND2X1         21  0.127   0.006      -    4.220  
#--------------------------------------------------------------------------------------------------------
Path 41: MET (1.099 ns) Clock Gating Setup Check with Pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              2.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.629 (P)
          Arrival:=          4.222              2.629
 
Clock Gating Setup:-         0.000
    Required Time:=          4.222
     Launch Clock:-          2.629
        Data Path:-          0.494
            Slack:=          1.099
     Timing Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                  (ns)    (ns)   Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)       1  0.003   0.000       -    2.000  
  clock                                    -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                           -      A->Q   R     INX16           2  0.004   0.158       -    2.158  
  clock__L1_N0                             -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                           -      A->Q   F     INX8           21  0.057   0.057       -    2.216  
  clock__L2_N0                             -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                           -      A->Q   R     INX16           1  0.087   0.160       -    2.376  
  clock__L3_N0                             -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                           -      A->Q   F     INX20           3  0.036   0.146       -    2.522  
  clock__L4_N0                             -      -      -     (net)           3      -       -       -        -  
  clock__L5_I1/Q                           -      A->Q   F     BUX16          32  0.064   0.108       -    2.629  
  clock__L5_N1                             -      -      -     (net)          32      -       -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.089   0.223   0.270    3.123  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.082   0.000       -    3.123  
#---------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.000      -    4.000  
  clock                                -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.004   0.137      -    4.137  
  clock__L1_N0                         -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.053   0.085      -    4.222  
  clock__L2_N1                         -      -      -     (net)          21      -       -      -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      A      R     AND2X1         21  0.127   0.007      -    4.222  
#----------------------------------------------------------------------------------------------------------

