// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiIfE_H__
#define __myip_v1_0_HLS_weiIfE_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiIfE_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiIfE_ram) {
        ram[0] = "0b00111110001110100011010111010101";
        ram[1] = "0b10111110000001000010000000101110";
        ram[2] = "0b00111110001110010011010011011010";
        ram[3] = "0b10111101000000101010010001100100";
        ram[4] = "0b10111101000000100100111011101000";
        ram[5] = "0b00111110101011111100000001001001";
        ram[6] = "0b00111101001110101011111001101100";
        ram[7] = "0b00111101111001111101010000101011";
        ram[8] = "0b00111110100011111001010101001010";
        ram[9] = "0b10111101001011111101101111000101";
        ram[10] = "0b00111101001010110010011011111111";
        ram[11] = "0b00111100100000110011001010001111";
        ram[12] = "0b10111101010100000111011000010110";
        ram[13] = "0b00111110001011101011000110111110";
        ram[14] = "0b10111101100110100011110001000100";
        ram[15] = "0b10111101001100010100000110011011";
        ram[16] = "0b00111101100010011110110000000011";
        ram[17] = "0b00111100100111100110011010011100";
        ram[18] = "0b10111110010110101010010101101101";
        ram[19] = "0b10111101111111001100100000110010";
        ram[20] = "0b00111110000001001011011101010100";
        ram[21] = "0b10111101001010110101100101011000";
        ram[22] = "0b10111101111010111011000001100101";
        ram[23] = "0b10111110010010111101000101100100";
        ram[24] = "0b00111101001000000001100011110101";
        ram[25] = "0b00111100101011111001100111010000";
        ram[26] = "0b10111110000100111001011010000011";
        ram[27] = "0b00111110001100010110000001010011";
        ram[28] = "0b00111100001100111101001010011000";
        ram[29] = "0b10111110001000101000011110001100";
        ram[30] = "0b10111101011000111001101010001111";
        ram[31] = "0b10111011101110001101111110101111";
        ram[32] = "0b10111011111001010101010011101010";
        ram[33] = "0b00111101010010100001011101000001";
        ram[34] = "0b00111110100110101110100101101001";
        ram[35] = "0b10111110100000111111001101011000";
        ram[36] = "0b00111100110111001011110101001101";
        ram[37] = "0b00111110000101011000010001000000";
        ram[38] = "0b00111101101000000001010101011011";
        ram[39] = "0b00111101100001000110100110100001";
        ram[40] = "0b10111110000100110101001001101111";
        ram[41] = "0b10111101000101110110001011100001";
        ram[42] = "0b00111110000110110111011011011100";
        ram[43] = "0b10111101111100001111000011000101";
        ram[44] = "0b00111110010000010010001000000110";
        ram[45] = "0b10111110100000000000111001110011";
        ram[46] = "0b10111101010010001011101011101110";
        ram[47] = "0b10111101101011100110111001001011";
        ram[48] = "0b00111110100011000001001110100010";
        ram[49] = "0b10111110001001111100010010000101";
        ram[50] = "0b10111110011111110000000010101000";
        ram[51] = "0b00111110100000101011100010011010";
        ram[52] = "0b10111110100011011101110101001111";
        ram[53] = "0b00111100001101111010011000010100";
        ram[54] = "0b00111100110110011101100001011011";
        ram[55] = "0b00111101010010101001000110110011";
        ram[56] = "0b00111110010000000011000001110101";
        ram[57] = "0b10111101010100110001001001011101";
        ram[58] = "0b00111110000100000011100101100010";
        ram[59] = "0b00111101111101100100110110100101";
        ram[60] = "0b00111101000101111000111011111100";
        ram[61] = "0b10111101000110011101111110010110";
        ram[62] = "0b00111101010110100000001010011101";
        ram[63] = "0b00111110000001001110000111101111";
        ram[64] = "0b10111101111100111101111011000100";
        ram[65] = "0b10111101100001111000110001001111";
        ram[66] = "0b10111100101101010001011110001011";
        ram[67] = "0b10111101110110010001011100001011";
        ram[68] = "0b00111101110010010100111110101011";
        ram[69] = "0b10111110010101101100110011010101";
        ram[70] = "0b10111110001101000010010010000001";
        ram[71] = "0b00111110011100100000101100101010";
        ram[72] = "0b10111110010001100000111110101011";
        ram[73] = "0b10111100101001010110010001111111";
        ram[74] = "0b00111100110010111111110111110111";
        ram[75] = "0b10111101011000111010010000110100";
        ram[76] = "0b10111101100001100011001111011010";
        ram[77] = "0b00111110000001010001000010110011";
        ram[78] = "0b10111110011111001000111101001011";
        ram[79] = "0b00111101100100010001101000001101";
        ram[80] = "0b00111101000110101000110111000001";
        ram[81] = "0b00111110000110011111000010111100";
        ram[82] = "0b00111110000100110001101100000010";
        ram[83] = "0b00111101101110100001110001001001";
        ram[84] = "0b00111101011010011111011110101111";
        ram[85] = "0b00111110001000000001100101100010";
        ram[86] = "0b00111101110101111011010011110011";
        ram[87] = "0b00111101111000011010100011110011";
        ram[88] = "0b10111101111100101100010101000001";
        ram[89] = "0b00111101110001110111100000100110";
        ram[90] = "0b00111101111100111100101000101000";
        ram[91] = "0b00111110001010100110101101110011";
        ram[92] = "0b00111101100110101001001000100101";
        ram[93] = "0b10111101000110010010100101101111";
        ram[94] = "0b00111100101001101111100100110001";
        ram[95] = "0b00111101111001111011101111000001";
        ram[96] = "0b00111101101000000100010100011000";
        ram[97] = "0b00111010100110010000110010010101";
        ram[98] = "0b10111101100011011010000001101000";
        ram[99] = "0b00111101000100100101010000101101";
        ram[100] = "0b00111101101111110000101001000111";
        ram[101] = "0b10111100110001111110111100010100";
        ram[102] = "0b10111101111010000111001010010010";
        ram[103] = "0b00111100100110110000111110011111";
        ram[104] = "0b10111110000011100110001111001011";
        ram[105] = "0b00111101010000110101110110001110";
        ram[106] = "0b10111101100111000101000101101000";
        ram[107] = "0b00111101100011110011001000011010";
        ram[108] = "0b00111101110001000011010110000101";
        ram[109] = "0b10111110000001011000100100101001";
        ram[110] = "0b10111110001011010101101011010011";
        ram[111] = "0b00111110000111110110101110101011";
        ram[112] = "0b10111110101101010111001101001001";
        ram[113] = "0b10111100101100100011111001010001";
        ram[114] = "0b00111101101011011010011110100000";
        ram[115] = "0b10111101110110111111111110000000";
        ram[116] = "0b10111101001001001101101010011001";
        ram[117] = "0b10111100111100000110000110010001";
        ram[118] = "0b10111101010010100101100111001111";
        ram[119] = "0b10111101100100001111110001111011";
        ram[120] = "0b00111101101000001011100101100010";
        ram[121] = "0b10111101101100001010000010001010";
        ram[122] = "0b00111101001011011000000100101011";
        ram[123] = "0b00111101101010000110110000000111";
        ram[124] = "0b00111110001101100011000100110101";
        ram[125] = "0b10111110001101000111011100001011";
        ram[126] = "0b00111110001011101011110000100111";
        ram[127] = "0b00111101110000010000000011110000";
        ram[128] = "0b10111110010001110011110111101010";
        ram[129] = "0b10111101111000111010101011001001";
        ram[130] = "0b10111101110101100010100010000001";
        ram[131] = "0b10111011011001100011000111011000";
        ram[132] = "0b10111101101010110110100110101110";
        ram[133] = "0b10111101111101010111001000110101";
        ram[134] = "0b00111110011100000111011011111101";
        ram[135] = "0b00111011110010000010011111000000";
        ram[136] = "0b10111101111111011101001100111000";
        ram[137] = "0b00111101011010010001110100010100";
        ram[138] = "0b10111110100101001110011000101110";
        ram[139] = "0b00111101110110001110100101011111";
        ram[140] = "0b00111100100011000111110000000001";
        ram[141] = "0b10111110100101010001111111010011";
        ram[142] = "0b10111011110011100010110010110000";
        ram[143] = "0b00111101111101011011100000100001";
        ram[144] = "0b00111101010001111001000111100111";
        ram[145] = "0b00111110000001010100110011001001";
        ram[146] = "0b10111101111100100011101111011100";
        ram[147] = "0b10111110000100111000111101101001";
        ram[148] = "0b10111101001000100010100010100100";
        ram[149] = "0b10111110011001111110100110001111";
        ram[150] = "0b10111100111001111101101101101001";
        ram[151] = "0b10111101101110000001000101011001";
        ram[152] = "0b10111110001001101001010011011001";
        ram[153] = "0b00111110010100001110001101000100";
        ram[154] = "0b10111101001110100000111000000011";
        ram[155] = "0b00111110010001100110110000001110";
        ram[156] = "0b10111100010010100001011010001110";
        ram[157] = "0b10111110000000110100110010000001";
        ram[158] = "0b00111101100011101001111011111111";
        ram[159] = "0b10111011111000100111001101010110";
        ram[160] = "0b10111110000000111110111011010101";
        ram[161] = "0b00111101000101010001001111100010";
        ram[162] = "0b10111100100011100101101010011010";
        ram[163] = "0b00111110100000010001011101100011";
        ram[164] = "0b00111110000010011011100110010001";
        ram[165] = "0b10111101010001101011001111011100";
        ram[166] = "0b00111110011110000101111110011000";
        ram[167] = "0b00111110000110101111111010101001";
        ram[168] = "0b00111101100011011000100101100000";
        ram[169] = "0b10111110001001110100111100111101";
        ram[170] = "0b10111110010111100110011010010000";
        ram[171] = "0b00111110100001001010011010011111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiIfE) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiIfE_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiIfE) {
meminst = new myip_v1_0_HLS_weiIfE_ram("myip_v1_0_HLS_weiIfE_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiIfE() {
    delete meminst;
}


};//endmodule
#endif
