{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687459618801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687459618805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 15:46:58 2023 " "Processing started: Thu Jun 22 15:46:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687459618805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459618805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetofinal -c projetofinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetofinal -c projetofinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459618805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687459619116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687459619116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operador-a_operador " "Found design unit 1: operador-a_operador" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627991 ""} { "Info" "ISGN_ENTITY_NAME" "1 operador " "Found entity 1: operador" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459627991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritmetica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aritmetica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aritmetica-a_aritmetica " "Found design unit 1: aritmetica-a_aritmetica" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627993 ""} { "Info" "ISGN_ENTITY_NAME" "1 aritmetica " "Found entity 1: aritmetica" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459627993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check-a_check " "Found design unit 1: check-a_check" {  } { { "check.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627995 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459627995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference500k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference500k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference500k-freq_div " "Found design unit 1: Timing_Reference500k-freq_div" {  } { { "Timing_Reference500k.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference500k.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627997 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference500k " "Found entity 1: Timing_Reference500k" {  } { { "Timing_Reference500k.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference500k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459627997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference350k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference350k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference350k-freq_div " "Found design unit 1: Timing_Reference350k-freq_div" {  } { { "Timing_Reference350k.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference350k.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627998 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference350k " "Found entity 1: Timing_Reference350k" {  } { { "Timing_Reference350k.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference350k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459627998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459627998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordepontos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadordepontos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorDePontos-a_contadorDePontos " "Found design unit 1: contadorDePontos-a_contadorDePontos" {  } { { "contadorDePontos.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/contadorDePontos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628000 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorDePontos " "Found entity 1: contadorDePontos" {  } { { "contadorDePontos.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/contadorDePontos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projetofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projetofinal-a_projetofinal " "Found design unit 1: projetofinal-a_projetofinal" {  } { { "projetofinal.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628002 ""} { "Info" "ISGN_ENTITY_NAME" "1 projetofinal " "Found entity 1: projetofinal" {  } { { "projetofinal.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operando.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operando.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operando-a_operando " "Found design unit 1: operando-a_operando" {  } { { "operando.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operando.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628004 ""} { "Info" "ISGN_ENTITY_NAME" "1 operando " "Found entity 1: operando" {  } { { "operando.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operando.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display4bits-gate_level " "Found design unit 1: display4bits-gate_level" {  } { { "display4bits.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/display4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628006 ""} { "Info" "ISGN_ENTITY_NAME" "1 display4bits " "Found entity 1: display4bits" {  } { { "display4bits.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/display4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1-freq_div " "Found design unit 1: Timing_Reference1-freq_div" {  } { { "Timing_Reference1.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1 " "Found entity 1: Timing_Reference1" {  } { { "Timing_Reference1.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-a_temporizador " "Found design unit 1: temporizador-a_temporizador" {  } { { "temporizador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/temporizador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628010 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/temporizador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687459628010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetofinal " "Elaborating entity \"projetofinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687459628037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference500k Timing_Reference500k:clock1 " "Elaborating entity \"Timing_Reference500k\" for hierarchy \"Timing_Reference500k:clock1\"" {  } { { "projetofinal.vhd" "clock1" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628046 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference500k.vhd(29) " "VHDL Process Statement warning at Timing_Reference500k.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference500k.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference500k.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687459628046 "|projetofinal|Timing_Reference500k:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference350k Timing_Reference350k:clock2 " "Elaborating entity \"Timing_Reference350k\" for hierarchy \"Timing_Reference350k:clock2\"" {  } { { "projetofinal.vhd" "clock2" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628047 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference350k.vhd(27) " "VHDL Process Statement warning at Timing_Reference350k.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference350k.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference350k.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687459628048 "|projetofinal|Timing_Reference350k:clock2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1 Timing_Reference1:clock1hz " "Elaborating entity \"Timing_Reference1\" for hierarchy \"Timing_Reference1:clock1hz\"" {  } { { "projetofinal.vhd" "clock1hz" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1.vhd(27) " "VHDL Process Statement warning at Timing_Reference1.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference1.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/Timing_Reference1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687459628049 "|projetofinal|Timing_Reference1:clock1hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operando operando:oper1 " "Elaborating entity \"operando\" for hierarchy \"operando:oper1\"" {  } { { "projetofinal.vhd" "oper1" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628050 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset operando.vhd(17) " "VHDL Process Statement warning at operando.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operando.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operando.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687459628050 "|projetofinal|operando:oper1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operador operador:opr " "Elaborating entity \"operador\" for hierarchy \"operador:opr\"" {  } { { "projetofinal.vhd" "opr" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritmetica aritmetica:arit " "Elaborating entity \"aritmetica\" for hierarchy \"aritmetica:arit\"" {  } { { "projetofinal.vhd" "arit" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628052 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resposta_parcial aritmetica.vhd(17) " "VHDL Process Statement warning at aritmetica.vhd(17): inferring latch(es) for signal or variable \"resposta_parcial\", which holds its previous value in one or more paths through the process" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687459628053 "|projetofinal|aritmetica:arit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resposta_parcial\[0\] aritmetica.vhd(17) " "Inferred latch for \"resposta_parcial\[0\]\" at aritmetica.vhd(17)" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628053 "|projetofinal|aritmetica:arit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resposta_parcial\[1\] aritmetica.vhd(17) " "Inferred latch for \"resposta_parcial\[1\]\" at aritmetica.vhd(17)" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628053 "|projetofinal|aritmetica:arit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resposta_parcial\[2\] aritmetica.vhd(17) " "Inferred latch for \"resposta_parcial\[2\]\" at aritmetica.vhd(17)" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628053 "|projetofinal|aritmetica:arit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resposta_parcial\[3\] aritmetica.vhd(17) " "Inferred latch for \"resposta_parcial\[3\]\" at aritmetica.vhd(17)" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628053 "|projetofinal|aritmetica:arit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resposta_parcial\[4\] aritmetica.vhd(17) " "Inferred latch for \"resposta_parcial\[4\]\" at aritmetica.vhd(17)" {  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459628053 "|projetofinal|aritmetica:arit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:check1 " "Elaborating entity \"check\" for hierarchy \"check:check1\"" {  } { { "projetofinal.vhd" "check1" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorDePontos contadorDePontos:cont " "Elaborating entity \"contadorDePontos\" for hierarchy \"contadorDePontos:cont\"" {  } { { "projetofinal.vhd" "cont" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:temp\"" {  } { { "projetofinal.vhd" "temp" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628056 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset temporizador.vhd(19) " "VHDL Process Statement warning at temporizador.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temporizador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/temporizador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687459628056 "|projetofinal|temporizador:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display4bits display4bits:inst_hex0 " "Elaborating entity \"display4bits\" for hierarchy \"display4bits:inst_hex0\"" {  } { { "projetofinal.vhd" "inst_hex0" { Text "C:/Users/DAELN/Downloads/projetofinal/projetofinal.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459628057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aritmetica:arit\|resposta_parcial\[0\] " "Latch aritmetica:arit\|resposta_parcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador:opr\|internal_count\[2\] " "Ports D and ENA on the latch are fed by the same signal operador:opr\|internal_count\[2\]" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687459628582 ""}  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687459628582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aritmetica:arit\|resposta_parcial\[1\] " "Latch aritmetica:arit\|resposta_parcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador:opr\|internal_count\[2\] " "Ports D and ENA on the latch are fed by the same signal operador:opr\|internal_count\[2\]" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687459628582 ""}  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687459628582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aritmetica:arit\|resposta_parcial\[2\] " "Latch aritmetica:arit\|resposta_parcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador:opr\|internal_count\[2\] " "Ports D and ENA on the latch are fed by the same signal operador:opr\|internal_count\[2\]" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687459628582 ""}  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687459628582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aritmetica:arit\|resposta_parcial\[3\] " "Latch aritmetica:arit\|resposta_parcial\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador:opr\|internal_count\[2\] " "Ports D and ENA on the latch are fed by the same signal operador:opr\|internal_count\[2\]" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687459628582 ""}  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687459628582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aritmetica:arit\|resposta_parcial\[4\] " "Latch aritmetica:arit\|resposta_parcial\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador:opr\|internal_count\[0\] " "Ports D and ENA on the latch are fed by the same signal operador:opr\|internal_count\[0\]" {  } { { "operador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/operador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687459628582 ""}  } { { "aritmetica.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/aritmetica.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687459628582 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "temporizador.vhd" "" { Text "C:/Users/DAELN/Downloads/projetofinal/temporizador.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687459628583 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687459628583 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687459628741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687459629413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687459629413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687459629453 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687459629453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687459629453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687459629453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687459629463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 15:47:09 2023 " "Processing ended: Thu Jun 22 15:47:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687459629463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687459629463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687459629463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687459629463 ""}
