
*** Running vivado
    with args -log ahb_sram_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ahb_sram_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ahb_sram_top.tcl -notrace
Command: synth_design -top ahb_sram_top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.773 ; gain = 100.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ahb_sram_top' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_sram_top.v:1]
	Parameter ADDR_DEPTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ahb_slave_if' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:1]
	Parameter ADDR_DEPTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY bound to: 2'b01 
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:88]
WARNING: [Synth 8-6014] Unused sequential element hburst_r_reg was removed.  [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ahb_slave_if' (1#1) [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:1]
WARNING: [Synth 8-689] width (12) of port connection 'sram_addr' does not match port width (10) of module 'ahb_slave_if' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_sram_top.v:56]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/sram.v:1]
	Parameter ADDR_DEPTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram' (2#1) [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/sram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ahb_sram_top' (3#1) [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_sram_top.v:1]
WARNING: [Synth 8-3331] design ahb_slave_if has unconnected port hburst[2]
WARNING: [Synth 8-3331] design ahb_slave_if has unconnected port hburst[1]
WARNING: [Synth 8-3331] design ahb_slave_if has unconnected port hburst[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 709.734 ; gain = 423.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 709.734 ; gain = 423.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 709.734 ; gain = 423.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc]
Finished Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1409.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1452.363 ; gain = 1.184
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1454.031 ; gain = 44.875
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_reg[4095]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4094]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4093]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4092]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4091]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4090]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4089]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4088]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4087]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4086]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4085]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4084]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4083]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4082]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4081]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4080]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4079]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4078]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4077]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4076]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4075]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4074]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4073]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4072]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4071]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4070]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4069]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4068]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4067]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4066]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4065]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4064]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4063]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4062]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4061]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4060]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4059]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4058]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4057]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4056]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4055]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4054]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4053]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4052]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4051]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4050]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4049]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4048]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4047]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4046]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4045]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4044]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4043]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4042]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4041]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4040]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4039]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4038]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4037]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4036]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4035]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4034]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4033]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4032]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4031]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4030]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4029]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4028]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4027]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4026]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4025]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4024]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4023]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4022]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4021]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4020]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4019]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4018]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4017]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4016]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4015]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4014]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4013]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4012]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4011]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4010]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4009]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4008]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4007]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4006]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4005]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4004]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4003]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4002]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4001]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4000]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3999]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3998]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3997]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3996]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |muxpart__4097_sram |           1|     32760|
|2     |sram__GBM1         |           1|      4433|
|3     |sram__GBM2         |           1|      9688|
|4     |sram__GBM3         |           1|     11682|
|5     |sram__GBM4         |           1|     14528|
|6     |sram__GBM5         |           1|     18176|
|7     |sram__GBM6         |           1|     30874|
|8     |sram__GBM7         |           1|     44358|
|9     |ahb_slave_if       |           1|       153|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 16388 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16384 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ahb_slave_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4097  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4096  
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][0]' (FDCE) to 'sram__GBM2:/mem_reg[3163][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][1]' (FDCE) to 'sram__GBM2:/mem_reg[3163][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][2]' (FDCE) to 'sram__GBM2:/mem_reg[3163][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][3]' (FDCE) to 'sram__GBM2:/mem_reg[3163][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][4]' (FDCE) to 'sram__GBM2:/mem_reg[3163][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][5]' (FDCE) to 'sram__GBM2:/mem_reg[3163][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][6]' (FDCE) to 'sram__GBM2:/mem_reg[3163][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3183][7]' (FDCE) to 'sram__GBM2:/mem_reg[3163][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][0]' (FDCE) to 'sram__GBM2:/mem_reg[3163][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][1]' (FDCE) to 'sram__GBM2:/mem_reg[3163][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][2]' (FDCE) to 'sram__GBM2:/mem_reg[3163][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][3]' (FDCE) to 'sram__GBM2:/mem_reg[3163][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][4]' (FDCE) to 'sram__GBM2:/mem_reg[3163][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][5]' (FDCE) to 'sram__GBM2:/mem_reg[3163][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][6]' (FDCE) to 'sram__GBM2:/mem_reg[3163][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3172][7]' (FDCE) to 'sram__GBM2:/mem_reg[3163][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][0]' (FDCE) to 'sram__GBM2:/mem_reg[3163][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][1]' (FDCE) to 'sram__GBM2:/mem_reg[3163][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][2]' (FDCE) to 'sram__GBM2:/mem_reg[3163][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][3]' (FDCE) to 'sram__GBM2:/mem_reg[3163][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][4]' (FDCE) to 'sram__GBM2:/mem_reg[3163][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][5]' (FDCE) to 'sram__GBM2:/mem_reg[3163][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][6]' (FDCE) to 'sram__GBM2:/mem_reg[3163][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3169][7]' (FDCE) to 'sram__GBM2:/mem_reg[3163][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][0]' (FDCE) to 'sram__GBM2:/mem_reg[3163][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][1]' (FDCE) to 'sram__GBM2:/mem_reg[3163][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][2]' (FDCE) to 'sram__GBM2:/mem_reg[3163][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][3]' (FDCE) to 'sram__GBM2:/mem_reg[3163][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][4]' (FDCE) to 'sram__GBM2:/mem_reg[3163][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][5]' (FDCE) to 'sram__GBM2:/mem_reg[3163][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][6]' (FDCE) to 'sram__GBM2:/mem_reg[3163][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3164][7]' (FDCE) to 'sram__GBM2:/mem_reg[3163][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][0]' (FDCE) to 'sram__GBM2:/mem_reg[3137][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][1]' (FDCE) to 'sram__GBM2:/mem_reg[3137][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][2]' (FDCE) to 'sram__GBM2:/mem_reg[3137][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][3]' (FDCE) to 'sram__GBM2:/mem_reg[3137][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][4]' (FDCE) to 'sram__GBM2:/mem_reg[3137][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][5]' (FDCE) to 'sram__GBM2:/mem_reg[3137][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][6]' (FDCE) to 'sram__GBM2:/mem_reg[3137][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3163][7]' (FDCE) to 'sram__GBM2:/mem_reg[3137][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][0]' (FDCE) to 'sram__GBM2:/mem_reg[3137][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][1]' (FDCE) to 'sram__GBM2:/mem_reg[3137][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][2]' (FDCE) to 'sram__GBM2:/mem_reg[3137][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][3]' (FDCE) to 'sram__GBM2:/mem_reg[3137][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][4]' (FDCE) to 'sram__GBM2:/mem_reg[3137][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][5]' (FDCE) to 'sram__GBM2:/mem_reg[3137][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][6]' (FDCE) to 'sram__GBM2:/mem_reg[3137][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3160][7]' (FDCE) to 'sram__GBM2:/mem_reg[3137][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][0]' (FDCE) to 'sram__GBM2:/mem_reg[3137][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][1]' (FDCE) to 'sram__GBM2:/mem_reg[3137][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][2]' (FDCE) to 'sram__GBM2:/mem_reg[3137][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][3]' (FDCE) to 'sram__GBM2:/mem_reg[3137][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][4]' (FDCE) to 'sram__GBM2:/mem_reg[3137][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][5]' (FDCE) to 'sram__GBM2:/mem_reg[3137][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][6]' (FDCE) to 'sram__GBM2:/mem_reg[3137][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3155][7]' (FDCE) to 'sram__GBM2:/mem_reg[3137][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][0]' (FDCE) to 'sram__GBM2:/mem_reg[3135][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][1]' (FDCE) to 'sram__GBM2:/mem_reg[3135][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][2]' (FDCE) to 'sram__GBM2:/mem_reg[3135][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][3]' (FDCE) to 'sram__GBM2:/mem_reg[3135][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][4]' (FDCE) to 'sram__GBM2:/mem_reg[3135][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][5]' (FDCE) to 'sram__GBM2:/mem_reg[3135][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][6]' (FDCE) to 'sram__GBM2:/mem_reg[3135][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3137][7]' (FDCE) to 'sram__GBM2:/mem_reg[3135][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][0]' (FDCE) to 'sram__GBM2:/mem_reg[3135][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][1]' (FDCE) to 'sram__GBM2:/mem_reg[3135][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][2]' (FDCE) to 'sram__GBM2:/mem_reg[3135][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][3]' (FDCE) to 'sram__GBM2:/mem_reg[3135][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][4]' (FDCE) to 'sram__GBM2:/mem_reg[3135][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][5]' (FDCE) to 'sram__GBM2:/mem_reg[3135][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][6]' (FDCE) to 'sram__GBM2:/mem_reg[3135][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3136][7]' (FDCE) to 'sram__GBM2:/mem_reg[3135][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][0]' (FDCE) to 'sram__GBM2:/mem_reg[3133][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][1]' (FDCE) to 'sram__GBM2:/mem_reg[3133][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][2]' (FDCE) to 'sram__GBM2:/mem_reg[3133][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][3]' (FDCE) to 'sram__GBM2:/mem_reg[3133][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][4]' (FDCE) to 'sram__GBM2:/mem_reg[3133][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][5]' (FDCE) to 'sram__GBM2:/mem_reg[3133][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][6]' (FDCE) to 'sram__GBM2:/mem_reg[3133][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3135][7]' (FDCE) to 'sram__GBM2:/mem_reg[3133][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][0]' (FDCE) to 'sram__GBM2:/mem_reg[3118][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][1]' (FDCE) to 'sram__GBM2:/mem_reg[3118][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][2]' (FDCE) to 'sram__GBM2:/mem_reg[3118][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][3]' (FDCE) to 'sram__GBM2:/mem_reg[3118][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][4]' (FDCE) to 'sram__GBM2:/mem_reg[3118][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][5]' (FDCE) to 'sram__GBM2:/mem_reg[3118][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][6]' (FDCE) to 'sram__GBM2:/mem_reg[3118][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3133][7]' (FDCE) to 'sram__GBM2:/mem_reg[3118][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][0]' (FDCE) to 'sram__GBM2:/mem_reg[3118][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][1]' (FDCE) to 'sram__GBM2:/mem_reg[3118][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][2]' (FDCE) to 'sram__GBM2:/mem_reg[3118][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][3]' (FDCE) to 'sram__GBM2:/mem_reg[3118][3]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][4]' (FDCE) to 'sram__GBM2:/mem_reg[3118][4]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][5]' (FDCE) to 'sram__GBM2:/mem_reg[3118][5]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][6]' (FDCE) to 'sram__GBM2:/mem_reg[3118][6]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3128][7]' (FDCE) to 'sram__GBM2:/mem_reg[3118][7]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3122][0]' (FDCE) to 'sram__GBM2:/mem_reg[3118][0]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3122][1]' (FDCE) to 'sram__GBM2:/mem_reg[3118][1]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3122][2]' (FDCE) to 'sram__GBM2:/mem_reg[3118][2]'
INFO: [Synth 8-3886] merging instance 'sram__GBM2:/mem_reg[3122][3]' (FDCE) to 'sram__GBM2:/mem_reg[3118][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM2:/\mem_reg[1024][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram__GBM1:/\mem_reg[4095][7] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |muxpart__4097_sram |           4|     32760|
|2     |sram__GBM1         |           4|      2209|
|3     |sram__GBM2         |           4|      4051|
|4     |sram__GBM3         |           4|      5899|
|5     |sram__GBM4         |           4|      7265|
|6     |sram__GBM5         |           4|      9089|
|7     |sram__GBM6         |           4|      7910|
|8     |sram__GBM7         |           4|      6654|
|9     |ahb_slave_if       |           1|        66|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:38 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:34 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |muxpart__4097_sram  |           4|      8184|
|2     |sram__GBM1          |           4|      1113|
|3     |sram__GBM2          |           4|      1875|
|4     |sram__GBM3          |           4|      2145|
|5     |sram__GBM5          |           1|      2753|
|6     |sram__GBM6          |           1|       791|
|7     |sram__GBM7          |           1|      2701|
|8     |ahb_slave_if        |           1|        66|
|9     |ahb_sram_top_GT0    |           1|      6245|
|10    |ahb_sram_top_GT0__1 |           1|      6245|
|11    |ahb_sram_top_GT0__2 |           1|      6245|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:31 ; elapsed = 00:03:46 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:36 ; elapsed = 00:03:50 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:36 ; elapsed = 00:03:51 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:40 ; elapsed = 00:03:54 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:40 ; elapsed = 00:03:55 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:03:56 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:03:56 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |   473|
|4     |LUT3  |   180|
|5     |LUT4  |   549|
|6     |LUT5  |    39|
|7     |LUT6  | 13017|
|8     |MUXF7 |  4352|
|9     |MUXF8 |  2176|
|10    |FDCE  | 32947|
|11    |IBUF  |    52|
|12    |OBUF  |    35|
+------+------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             | 53822|
|2     |  u_sram_0       |sram         | 12016|
|3     |  u_sram_1       |sram_0       | 12016|
|4     |  u_sram_2       |sram_1       | 12016|
|5     |  u_sram_3       |sram_2       | 12017|
|6     |  x_ahb_slave_if |ahb_slave_if |  5669|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:03:56 . Memory (MB): peak = 1455.633 ; gain = 1169.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:54 ; elapsed = 00:03:33 . Memory (MB): peak = 1455.633 ; gain = 423.715
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:03:56 . Memory (MB): peak = 1455.633 ; gain = 1169.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1455.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:08 ; elapsed = 00:04:23 . Memory (MB): peak = 1455.633 ; gain = 1182.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1455.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/synth_1/ahb_sram_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.633 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ahb_sram_top_utilization_synth.rpt -pb ahb_sram_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 22:08:50 2024...
