// Seed: 114261503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  assign module_1._id_6 = 0;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_15 = -1;
  parameter id_16 = id_15[1];
  wire id_17;
  ;
  parameter id_18 = 1'b0;
  assign id_10 = id_7;
  parameter id_19 = id_15#(.id_15(1));
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    input  wire  id_0,
    input  wor   id_1,
    output wand  id_2,
    output tri   id_3,
    output uwire id_4,
    output uwire id_5,
    input  wor   _id_6
);
  integer [id_6 : 1  ==  -1] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  time [1 : -1] id_9;
endmodule
