<profile>

<section name = "Vitis HLS Report for 'rxMetadataHandler'" level="0">
<item name = "Date">Tue Jul 19 06:14:26 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu3p-ffvc1517-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.048 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 3.200 ns, 3.200 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 400, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 109, -</column>
<column name="Register">-, -, 477, -, -</column>
<specialColumn name="Available">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln213_fu_579_p2">+, 0, 0, 24, 17, 1</column>
<column name="seq_V_3_fu_642_p2">+, 0, 0, 39, 32, 32</column>
<column name="seq_V_fu_697_p2">+, 0, 0, 39, 32, 32</column>
<column name="and_ln907_fu_603_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_178">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_267">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_333">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op118_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op128_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op130_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op133_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op147_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op150_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_11_i_nbreadreq_fu_184_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_12_i_nbreadreq_fu_192_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_263_nbreadreq_fu_218_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_176_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln874_2_fu_585_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln874_fu_627_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln174_52_fu_673_p2">or, 0, 0, 112, 112, 3</column>
<column name="or_ln174_fu_728_p2">or, 0, 0, 112, 112, 3</column>
<column name="or_ln889_fu_569_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln907_fu_591_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln907_fu_597_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln923_fu_857_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="portTable2rxEng_check_rsp_blk_n">9, 2, 1, 2</column>
<column name="rxEng2sLookup_req_blk_n">9, 2, 1, 2</column>
<column name="rxEng_fsmMetaDataFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_metaDataFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_metaHandlerDropFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_metaHandlerDropFifo_din">14, 3, 1, 3</column>
<column name="rxEng_metaHandlerEventFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_metaHandlerEventFifo_din">14, 3, 224, 672</column>
<column name="rxEng_tupleBuffer_blk_n">9, 2, 1, 2</column>
<column name="sLookup2rxEng_rsp_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln213_reg_936">17, 0, 17, 0</column>
<column name="and_ln907_reg_945">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln874_2_reg_941">1, 0, 1, 0</column>
<column name="icmp_ln874_reg_964">1, 0, 1, 0</column>
<column name="mh_dstIpPort_V">16, 0, 16, 0</column>
<column name="mh_meta_ackNumb_V">32, 0, 32, 0</column>
<column name="mh_meta_ack_V">1, 0, 1, 0</column>
<column name="mh_meta_dataOffset_V">4, 0, 4, 0</column>
<column name="mh_meta_fin_V">1, 0, 1, 0</column>
<column name="mh_meta_length_V">16, 0, 16, 0</column>
<column name="mh_meta_length_V_load_reg_867">16, 0, 16, 0</column>
<column name="mh_meta_rst_V">1, 0, 1, 0</column>
<column name="mh_meta_seqNumb_V">32, 0, 32, 0</column>
<column name="mh_meta_syn_V">1, 0, 1, 0</column>
<column name="mh_meta_winScale_V">4, 0, 4, 0</column>
<column name="mh_meta_winSize_V">16, 0, 16, 0</column>
<column name="mh_srcIpAddress_V">32, 0, 32, 0</column>
<column name="mh_srcIpPort_V">16, 0, 16, 0</column>
<column name="mh_state">1, 0, 1, 0</column>
<column name="mh_state_load_reg_863">1, 0, 1, 0</column>
<column name="or_ln889_reg_932">1, 0, 1, 0</column>
<column name="portIsOpen_reg_899">1, 0, 1, 0</column>
<column name="rxEng_tupleBuffer_read_reg_903">96, 0, 96, 0</column>
<column name="tmp_11_i_reg_876">1, 0, 1, 0</column>
<column name="tmp_12_i_reg_880">1, 0, 1, 0</column>
<column name="tmp_250_reg_895">1, 0, 1, 0</column>
<column name="tmp_i_263_reg_950">1, 0, 1, 0</column>
<column name="tmp_i_reg_872">1, 0, 1, 0</column>
<column name="tmp_reg_959">1, 0, 1, 0</column>
<column name="trunc_ln145_14_reg_884">32, 0, 32, 0</column>
<column name="trunc_ln145_44_reg_890">16, 0, 16, 0</column>
<column name="trunc_ln145_46_reg_914">32, 0, 32, 0</column>
<column name="trunc_ln145_reg_954">16, 0, 16, 0</column>
<column name="tuple_dstPort_V_reg_926">16, 0, 16, 0</column>
<column name="tuple_srcIp_V_reg_908">32, 0, 32, 0</column>
<column name="tuple_srcPort_V_reg_920">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rxMetadataHandler, return value</column>
<column name="rxEng_metaDataFifo_dout">in, 160, ap_fifo, rxEng_metaDataFifo, pointer</column>
<column name="rxEng_metaDataFifo_empty_n">in, 1, ap_fifo, rxEng_metaDataFifo, pointer</column>
<column name="rxEng_metaDataFifo_read">out, 1, ap_fifo, rxEng_metaDataFifo, pointer</column>
<column name="portTable2rxEng_check_rsp_dout">in, 1, ap_fifo, portTable2rxEng_check_rsp, pointer</column>
<column name="portTable2rxEng_check_rsp_empty_n">in, 1, ap_fifo, portTable2rxEng_check_rsp, pointer</column>
<column name="portTable2rxEng_check_rsp_read">out, 1, ap_fifo, portTable2rxEng_check_rsp, pointer</column>
<column name="rxEng_tupleBuffer_dout">in, 96, ap_fifo, rxEng_tupleBuffer, pointer</column>
<column name="rxEng_tupleBuffer_empty_n">in, 1, ap_fifo, rxEng_tupleBuffer, pointer</column>
<column name="rxEng_tupleBuffer_read">out, 1, ap_fifo, rxEng_tupleBuffer, pointer</column>
<column name="sLookup2rxEng_rsp_dout">in, 32, ap_fifo, sLookup2rxEng_rsp, pointer</column>
<column name="sLookup2rxEng_rsp_empty_n">in, 1, ap_fifo, sLookup2rxEng_rsp, pointer</column>
<column name="sLookup2rxEng_rsp_read">out, 1, ap_fifo, sLookup2rxEng_rsp, pointer</column>
<column name="rxEng_metaHandlerEventFifo_din">out, 224, ap_fifo, rxEng_metaHandlerEventFifo, pointer</column>
<column name="rxEng_metaHandlerEventFifo_full_n">in, 1, ap_fifo, rxEng_metaHandlerEventFifo, pointer</column>
<column name="rxEng_metaHandlerEventFifo_write">out, 1, ap_fifo, rxEng_metaHandlerEventFifo, pointer</column>
<column name="rxEng_metaHandlerDropFifo_din">out, 1, ap_fifo, rxEng_metaHandlerDropFifo, pointer</column>
<column name="rxEng_metaHandlerDropFifo_full_n">in, 1, ap_fifo, rxEng_metaHandlerDropFifo, pointer</column>
<column name="rxEng_metaHandlerDropFifo_write">out, 1, ap_fifo, rxEng_metaHandlerDropFifo, pointer</column>
<column name="rxEng2sLookup_req_din">out, 128, ap_fifo, rxEng2sLookup_req, pointer</column>
<column name="rxEng2sLookup_req_full_n">in, 1, ap_fifo, rxEng2sLookup_req, pointer</column>
<column name="rxEng2sLookup_req_write">out, 1, ap_fifo, rxEng2sLookup_req, pointer</column>
<column name="rxEng_fsmMetaDataFifo_din">out, 288, ap_fifo, rxEng_fsmMetaDataFifo, pointer</column>
<column name="rxEng_fsmMetaDataFifo_full_n">in, 1, ap_fifo, rxEng_fsmMetaDataFifo, pointer</column>
<column name="rxEng_fsmMetaDataFifo_write">out, 1, ap_fifo, rxEng_fsmMetaDataFifo, pointer</column>
</table>
</item>
</section>
</profile>
