// ----------------------------------------------------------------------------
// Smart High-Level Synthesis Tool Version 2023.1
// Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
// For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
// Date: Fri Mar 31 11:45:42 2023
// ----------------------------------------------------------------------------

SmartHLS Summary Report for Project: part1.

Table of Contents
  1. RTL Interface
  2. Scheduling Result
  3. Pipeline Result
  4. Memory Usage
  5. AXI4 Target Interface Address Map
  6. Resource Binding with Adaptive Latency


====== 1. RTL Interface ======

+---------------------------------------------------------------------------------------------------+
| RTL Interface Generated by SmartHLS                                                               |
+----------+----------------+---------------------------------+------------------+------------------+
| C++ Name | Interface Type | Signal Name                     | Signal Bit-width | Signal Direction |
+----------+----------------+---------------------------------+------------------+------------------+
|          | Clock & Reset  | clk (positive edge)             | 1                | input            |
|          |                | reset (synchronous active high) | 1                | input            |
+----------+----------------+---------------------------------+------------------+------------------+
|          | Control        | finish                          | 1                | output           |
|          |                | ready                           | 1                | output           |
|          |                | start                           | 1                | input            |
+----------+----------------+---------------------------------+------------------+------------------+
| in       | Memory         | in_var_address_a                | 18               | output           |
|          |                | in_var_address_b                | 18               | output           |
|          |                | in_var_clken                    | 1                | output           |
|          |                | in_var_read_data_a              | 8                | input            |
|          |                | in_var_read_data_b              | 8                | input            |
|          |                | in_var_read_en_a                | 1                | output           |
|          |                | in_var_read_en_b                | 1                | output           |
+----------+----------------+---------------------------------+------------------+------------------+
| out      | Memory         | out_var_address_a               | 18               | output           |
|          |                | out_var_address_b               | 18               | output           |
|          |                | out_var_clken                   | 1                | output           |
|          |                | out_var_write_data_a            | 8                | output           |
|          |                | out_var_write_data_b            | 8                | output           |
|          |                | out_var_write_en_a              | 1                | output           |
|          |                | out_var_write_en_b              | 1                | output           |
+----------+----------------+---------------------------------+------------------+------------------+

The Verilog top-level module ports that are not listed in the above table are unused. Please tie the unused input ports to 0.

====== 2. Scheduling Result ======

Please use SmartHLS's schedule viewer to examine the schedule.

Basic Block Latencies:

+--------------------------------------------------------------------------+
| Function: sobel_filter (non-pipelined function)                          |
+----------------------+---------------+-----------------------------------+
| Basic Block          | Cycle Latency | Location in Source Code           |
+----------------------+---------------+-----------------------------------+
| entry                | 1             | sobel.cpp:17                      |
| for_cond1_preheader  | 1             | sobel.cpp:17-18,20                |
| for_body3            | 1             | sobel.cpp:18,20-21                |
| for_cond14_preheader | 5             | sobel.cpp:29-31,35-36,38-39,41-42 |
| for_inc54            | 2             | sobel.cpp:18,20-21,41             |
| for_inc57            | 1             | sobel.cpp:17                      |
| for_end59            | 1             | sobel.cpp:44                      |
+----------------------+---------------+-----------------------------------+

====== 3. Pipeline Result ======

No pipeline is generated.

====== 4. Memory Usage ======

+----------------+
| Local Memories |
+----------------+
| None           |
+----------------+

+-------------------------+
| Local Constant Memories |
+-------------------------+
| None                    |
+-------------------------+

+-----------------------+
| Shared Local Memories |
+-----------------------+
| None                  |
+-----------------------+

+------------------+
| Aliased Memories |
+------------------+
| None             |
+------------------+

+------------------------------------------------------------------------------------------+
| I/O Memories                                                                             |
+---------+-----------------------+------+-------------+------------+-------+--------------+
| Name    | Accessing Function(s) | Type | Size [Bits] | Data Width | Depth | Read Latency |
+---------+-----------------------+------+-------------+------------+-------+--------------+
| in_var  | sobel_filter          | ROM  | 0           | 8          | 0     | 1            |
| out_var | sobel_filter          | RAM  | 0           | 8          | 0     | 1            |
+---------+-----------------------+------+-------------+------------+-------+--------------+


====== 5. AXI4 Target Interface Address Map ======

Compatibility of HLS accelerator with reference SoC features: No.
SoC feature is only supported for PolarFire SoC Icicle Kit, and all accelerator interfaces need to be either axi_target or axi_initiator:
  - This project is not an Icicle_SoC project. See the project's config.tcl.
  - The interfaces of the following argument(s), global variable(s), and/or module control are not axi_target or axi_initiator:
    module control, in, out.


====== 6. Resource Binding with Adaptive Latency ======

Binding to resource with adaptive latency is disabled.
You can enable this feature by setting config parameter 'ADAPTIVE_LATENCY_BINDING' to 1.


====== 7. Static Runtime Estimate ======

+-------------------------------------------------------------------------------------------+
| Function: sobel_filter takes 787458 / 2098178 cycles                                      |
+---------------------+---------------------+-----------+----------------+------------------+
| Header Block        | Parent              | Trip Cout | Iteration Time | Total Time       |
+---------------------+---------------------+-----------+----------------+------------------+
| for_cond1_preheader | None                | 512       | 1538 / 4098    | 787456 / 2098176 |
| for_body3           | for_cond1_preheader | 512       | 3 / 8          | 1536 / 4096      |
+---------------------+---------------------+-----------+----------------+------------------+

