ISim log file
Running: F:\git\FPGA\Tetris\Test_isim_par.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/git/FPGA/Tetris/Test_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/tetris_timesim.sdf, for root module /Test/uut/.
Finished circuit initialization process.
# run all
Stopped at time : 851200 ns : File "F:/git/FPGA/Tetris/Test.v" Line 65
