// Seed: 1645133261
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output supply1 id_7
);
  logic id_9;
  ;
  assign id_3 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    inout wor  id_0,
    input tri1 id_1
);
  parameter id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
  logic id_5, id_6 = id_5;
  localparam id_7 = id_3, id_8 = 1, id_9 = id_0 & -1;
  logic id_10;
  ;
  generate
    assign id_6 = 1'b0;
  endgenerate
endmodule
