$date
	Mon Jul 22 22:35:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! sum_out $end
$var wire 1 " carry_out $end
$var reg 1 # a_in $end
$var reg 1 $ b_in $end
$var reg 1 % c_in $end
$scope module dut $end
$var wire 1 # a_in $end
$var wire 1 $ b_in $end
$var wire 1 % c_in $end
$var wire 1 " carry_out $end
$var wire 1 ! sum_out $end
$var wire 1 & W3 $end
$var wire 1 ' W2 $end
$var wire 1 ( W1 $end
$scope module HA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 % a $end
$var wire 1 ( b $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1%
#30
1(
1!
1$
0%
#40
1"
0!
1&
1%
#50
0"
1!
0&
1#
0$
0%
#60
1"
0!
1&
1%
#70
0(
1'
0!
0&
1$
0%
#80
1!
1%
#90
