{
 "Files" : [
  {
   "Path" : "J:/Source_bac/Gowin_leason/MiPi_DPHY_IPcore/Gowin_MIPI_DPHY_refDesign/MIPI_RefDesign/src/DPHY_TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "J:/Source_bac/Gowin_leason/MiPi_DPHY_IPcore/Gowin_MIPI_DPHY_refDesign/MIPI_RefDesign/src/gw_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "J:/Source_bac/Gowin_leason/MiPi_DPHY_IPcore/Gowin_MIPI_DPHY_refDesign/MIPI_RefDesign/src/ROM549X17.v",
   "Type" : "verilog"
  },
  {
   "Path" : "J:/Source_bac/Gowin_leason/MiPi_DPHY_IPcore/Gowin_MIPI_DPHY_refDesign/MIPI_RefDesign/src/DPHY_RX_TOP/DPHY_RX_TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "J:/Source_bac/Gowin_leason/MiPi_DPHY_IPcore/Gowin_MIPI_DPHY_refDesign/MIPI_RefDesign/src/DPHY_TX_TOP/DPHY_TX_TOP.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "J:/Source_bac/Gowin_leason/MiPi_DPHY_IPcore/Gowin_MIPI_DPHY_refDesign/MIPI_RefDesign/impl/temp/rtl_parser.result",
 "Top" : "DPHY_TOP",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}