# system info amm_master_qsys on 2014.11.03.12:20:48
system_info:
name,value
DEVICE,EP4CGX150DF31C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1415035240
#
#
# Files generated for amm_master_qsys on 2014.11.03.12:20:48
files:
filepath,kind,attributes,module,is_top
amm_master_qsys/simulation/amm_master_qsys.v,VERILOG,,amm_master_qsys,true
amm_master_qsys/simulation/submodules/amm_master_qsys_new_sdram_controller_0.v,VERILOG,,amm_master_qsys_new_sdram_controller_0,false
amm_master_qsys/simulation/submodules/custom_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/burst_write_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/burst_read_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/write_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/latency_aware_read_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
amm_master_qsys/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
amm_master_qsys/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
amm_master_qsys/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
amm_master_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
amm_master_qsys/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
amm_master_qsys/simulation/submodules/amm_master_qsys_addr_router.sv,SYSTEM_VERILOG,,amm_master_qsys_addr_router,false
amm_master_qsys/simulation/submodules/amm_master_qsys_id_router.sv,SYSTEM_VERILOG,,amm_master_qsys_id_router,false
amm_master_qsys/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
amm_master_qsys/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
amm_master_qsys/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_demux,false
amm_master_qsys/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_mux,false
amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_mux,false
amm_master_qsys/simulation/submodules/amm_master_qsys_rsp_xbar_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_rsp_xbar_demux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
amm_master_qsys.new_sdram_controller_0,amm_master_qsys_new_sdram_controller_0
amm_master_qsys.write_master,custom_master
amm_master_qsys.read_master,custom_master
amm_master_qsys.write_master_avalon_master_translator,altera_merlin_master_translator
amm_master_qsys.read_master_avalon_master_translator,altera_merlin_master_translator
amm_master_qsys.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
amm_master_qsys.write_master_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
amm_master_qsys.read_master_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
amm_master_qsys.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
amm_master_qsys.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys.addr_router,amm_master_qsys_addr_router
amm_master_qsys.addr_router_001,amm_master_qsys_addr_router
amm_master_qsys.id_router,amm_master_qsys_id_router
amm_master_qsys.rst_controller,altera_reset_controller
amm_master_qsys.cmd_xbar_demux,amm_master_qsys_cmd_xbar_demux
amm_master_qsys.cmd_xbar_demux_001,amm_master_qsys_cmd_xbar_demux
amm_master_qsys.cmd_xbar_mux,amm_master_qsys_cmd_xbar_mux
amm_master_qsys.rsp_xbar_demux,amm_master_qsys_rsp_xbar_demux
