Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6cc628916dfe413fa57b2811f20dc758 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit3_tb_behav xil_defaultlib.circuit3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port sum [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:32]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port sum [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:33]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port sum [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:34]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port sum [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:35]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port a [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:36]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port a [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:37]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port a [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:38]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port a [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:39]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port a [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:40]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port a [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:41]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port d [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADD(DATAWIDTH=32)
Compiling module xil_defaultlib.SHR(DATAWIDTH=32)
Compiling module xil_defaultlib.REG(DATAWIDTH=32)
Compiling module xil_defaultlib.circuit3
Compiling module xil_defaultlib.circuit3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit3_tb_behav
