<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="group___r_c_c___p_l_l_p___clock___divider" kind="group">
    <compoundname>RCC_PLLP_Clock_Divider</compoundname>
    <title>PLLP Clock Divider</title>
    <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga16248cbd581f020b8a8d1cf0d9f0864d" prot="public" static="no">
        <name>RCC_PLLP_DIV2</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 2 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="469" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="469" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga7c7cf014acdab07b2222cfe1b21cabc4" prot="public" static="no">
        <name>RCC_PLLP_DIV3</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 3 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="470" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="470" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga91b2c03c1f205addc5f52a1e740f801a" prot="public" static="no">
        <name>RCC_PLLP_DIV4</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 4 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="471" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="471" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga1f7ab1b62c72cd0d1d7989c2c1b82e73" prot="public" static="no">
        <name>RCC_PLLP_DIV5</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 5 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="472" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="472" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga5ad6be8ec0a6efaa1c81fbd29017a1fa" prot="public" static="no">
        <name>RCC_PLLP_DIV6</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 6 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="473" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="473" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gacf4de485039f5a2a155025144c898d02" prot="public" static="no">
        <name>RCC_PLLP_DIV7</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 7 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="474" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="474" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gaab7662734bfff248c5dad97ea5f6736e" prot="public" static="no">
        <name>RCC_PLLP_DIV8</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 8 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="475" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga99cdc906a503e35c29c32658fa79708c" prot="public" static="no">
        <name>RCC_PLLP_DIV9</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 9 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="476" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="476" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga90aab8898c7daca7f909ca5d974689dd" prot="public" static="no">
        <name>RCC_PLLP_DIV10</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="477" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="477" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gaf6892b83cde37b7aa465cd4ddef5b043" prot="public" static="no">
        <name>RCC_PLLP_DIV11</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 11 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="478" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="478" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga926d6fa6173b090078bba5ae46bc7a27" prot="public" static="no">
        <name>RCC_PLLP_DIV12</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 12 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="479" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="479" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gaf6ffa6dee664fd0be1e5c4f00be77ce1" prot="public" static="no">
        <name>RCC_PLLP_DIV13</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 13 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="480" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gafb1e253b333e67481dd25c97167cf3f7" prot="public" static="no">
        <name>RCC_PLLP_DIV14</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="481" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga5de8081e7835c96aafec4d8b493f97ca" prot="public" static="no">
        <name>RCC_PLLP_DIV15</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 15 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="482" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="482" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga1b41ddfd5e6d50b999e5b199deb8c6ae" prot="public" static="no">
        <name>RCC_PLLP_DIV16</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 16 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="483" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="483" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga580f94dba5d292f604338d93fcb40602" prot="public" static="no">
        <name>RCC_PLLP_DIV17</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 17 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="484" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="484" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gaa5466dc0a902e727bc48463ac1e72635" prot="public" static="no">
        <name>RCC_PLLP_DIV18</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="485" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="485" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga66683704ab77eec8e7ea32827a2b0e42" prot="public" static="no">
        <name>RCC_PLLP_DIV19</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 19 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="486" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="486" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga3058d0c4f62909bbe3d0dac0d7ce8dfc" prot="public" static="no">
        <name>RCC_PLLP_DIV20</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="487" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="487" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga82144bf841b1f6cbf02c778d295f9f55" prot="public" static="no">
        <name>RCC_PLLP_DIV21</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 21 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="488" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="488" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gaacb6cb6373beb88f675eba5966011ec3" prot="public" static="no">
        <name>RCC_PLLP_DIV22</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 22 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="489" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="489" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga238542297a9b3965451de08cec3bcc4f" prot="public" static="no">
        <name>RCC_PLLP_DIV23</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 23 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="490" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="490" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gac3d2e9861e06699749eb42f65f20a1f0" prot="public" static="no">
        <name>RCC_PLLP_DIV24</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="491" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="491" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gaf324c1559aff1bf12652888002fe90dc" prot="public" static="no">
        <name>RCC_PLLP_DIV25</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 25 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="492" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gab305de6975e78bcfec1439b9d3d4ccf1" prot="public" static="no">
        <name>RCC_PLLP_DIV26</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 26 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="493" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="493" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga7fc86a473ece9f3451ba1b587ab01a04" prot="public" static="no">
        <name>RCC_PLLP_DIV27</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 27 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="494" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="494" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga6e376eb74b79d1a484fdd4ffd2385763" prot="public" static="no">
        <name>RCC_PLLP_DIV28</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="495" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga950d3a4282e73f6551f6ab60dcdfa4ac" prot="public" static="no">
        <name>RCC_PLLP_DIV29</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 29 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="496" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="496" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga40e20e2c0b80f1d3f011ac45a7893e6c" prot="public" static="no">
        <name>RCC_PLLP_DIV30</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="497" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="497" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1gade6fdab2a099615cbc8498743134ee9b" prot="public" static="no">
        <name>RCC_PLLP_DIV31</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 31 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="498" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="498" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_p___clock___divider_1ga8e8de09c716cd50f2b4f39fe1874d51d" prot="public" static="no">
        <name>RCC_PLLP_DIV32</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga09fa6f143b4d402fb04f4c5ed79abc8e" kindref="member">RCC_PLLCFGR_PLLP_4</ref> | <ref refid="group___peripheral___registers___bits___definition_1gac297881593ba1ee6d60869f9cc4ee9ad" kindref="member">RCC_PLLCFGR_PLLP_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gae1f4839d151670ea8577beeff3cdcfee" kindref="member">RCC_PLLCFGR_PLLP_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73" kindref="member">RCC_PLLCFGR_PLLP_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd" kindref="member">RCC_PLLCFGR_PLLP_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP division factor = 32 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="499" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="499" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
