Fitter report for eda1
Sun Dec 05 03:32:06 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec 05 03:32:06 2021       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; eda1                                        ;
; Top-level Entity Name              ; eda1                                        ;
; Family                             ; Cyclone III                                 ;
; Device                             ; EP3C16Q240C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,511 / 15,408 ( 10 % )                     ;
;     Total combinational functions  ; 1,511 / 15,408 ( 10 % )                     ;
;     Dedicated logic registers      ; 19 / 15,408 ( < 1 % )                       ;
; Total registers                    ; 19                                          ;
; Total pins                         ; 24 / 161 ( 15 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16Q240C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.63        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  37.5%      ;
;     Processors 5-6         ;  25.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; wordout[0] ; Missing drive strength and slew rate ;
; wordout[1] ; Missing drive strength and slew rate ;
; wordout[2] ; Missing drive strength and slew rate ;
; wordout[3] ; Missing drive strength and slew rate ;
; wordout[4] ; Missing drive strength and slew rate ;
; wordout[5] ; Missing drive strength and slew rate ;
; wordout[6] ; Missing drive strength and slew rate ;
; segout[0]  ; Missing drive strength and slew rate ;
; segout[1]  ; Missing drive strength and slew rate ;
; segout[2]  ; Missing drive strength and slew rate ;
; segout[3]  ; Missing drive strength and slew rate ;
; segout[4]  ; Missing drive strength and slew rate ;
; segout[5]  ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1591 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1591 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1581    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Xsu1023/Desktop/eda13/output_files/eda1.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,511 / 15,408 ( 10 % ) ;
;     -- Combinational with no register       ; 1492                    ;
;     -- Register only                        ; 0                       ;
;     -- Combinational with a register        ; 19                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 456                     ;
;     -- 3 input functions                    ; 549                     ;
;     -- <=2 input functions                  ; 506                     ;
;     -- Register only                        ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 972                     ;
;     -- arithmetic mode                      ; 539                     ;
;                                             ;                         ;
; Total registers*                            ; 19 / 16,138 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 19 / 15,408 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 730 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 109 / 963 ( 11 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 24 / 161 ( 15 % )       ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 0 / 56 ( 0 % )          ;
; Total block memory bits                     ; 0 / 516,096 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 516,096 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 2 / 20 ( 10 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%            ;
; Peak interconnect usage (total/H/V)         ; 9% / 7% / 12%           ;
; Maximum fan-out                             ; 85                      ;
; Highest non-global fan-out                  ; 85                      ;
; Total fan-out                               ; 4502                    ;
; Average fan-out                             ; 2.83                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1511 / 15408 ( 10 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 1492                  ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;     -- Combinational with a register        ; 19                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 456                   ; 0                              ;
;     -- 3 input functions                    ; 549                   ; 0                              ;
;     -- <=2 input functions                  ; 506                   ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 972                   ; 0                              ;
;     -- arithmetic mode                      ; 539                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 19                    ; 0                              ;
;     -- Dedicated logic registers            ; 19 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 109 / 963 ( 11 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 24                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 4497                  ; 5                              ;
;     -- Registered Connections               ; 84                    ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 11                    ; 0                              ;
;     -- Output Ports                         ; 13                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; a[0]        ; 164   ; 6        ; 41           ; 19           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; a[1]        ; 166   ; 6        ; 41           ; 19           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; a[2]        ; 161   ; 6        ; 41           ; 18           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; a[3]        ; 160   ; 6        ; 41           ; 18           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; b[0]        ; 176   ; 6        ; 41           ; 27           ; 21           ; 84                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; b[1]        ; 177   ; 6        ; 41           ; 27           ; 14           ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; b[2]        ; 175   ; 6        ; 41           ; 25           ; 14           ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; b[3]        ; 174   ; 6        ; 41           ; 25           ; 21           ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk         ; 152   ; 6        ; 41           ; 15           ; 0            ; 16                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; operator[0] ; 131   ; 5        ; 41           ; 5            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; operator[1] ; 128   ; 5        ; 41           ; 3            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; segout[0]  ; 69    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segout[1]  ; 64    ; 3        ; 5            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segout[2]  ; 57    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segout[3]  ; 51    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segout[4]  ; 50    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segout[5]  ; 49    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[0] ; 56    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[1] ; 68    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[2] ; 65    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[3] ; 55    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[4] ; 70    ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[5] ; 52    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; wordout[6] ; 63    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L6p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; 23       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 24       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; 30       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; 153      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 160      ; DIFFIO_R17p, CRC_ERROR                 ; Use as regular IO        ; a[3]                    ; Dual Purpose Pin          ;
; 162      ; DIFFIO_R16n, nCEO                      ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R16p, CLKUSR                    ; Use as regular IO        ; a[0]                    ; Dual Purpose Pin          ;
; 174      ; DIFFIO_R6n, nAVD                       ; Use as regular IO        ; b[3]                    ; Dual Purpose Pin          ;
; 175      ; DIFFIO_R6p                             ; Use as regular IO        ; b[2]                    ; Dual Purpose Pin          ;
; 176      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; b[0]                    ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ;
; 2        ; 7 / 17 ( 41 % )  ; 2.5V          ; --           ;
; 3        ; 6 / 22 ( 27 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 2 / 19 ( 11 % )  ; 2.5V          ; --           ;
; 6        ; 10 / 17 ( 59 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 6        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 14       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 19       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 20       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 21       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 33       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 34       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 38       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 39       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 44       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 45       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 46       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 75         ; 2        ; segout[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 50       ; 76         ; 2        ; segout[4]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 51       ; 77         ; 2        ; segout[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 52       ; 78         ; 2        ; wordout[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 81         ; 2        ; wordout[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 82         ; 2        ; wordout[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 83         ; 2        ; segout[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 96         ; 3        ; wordout[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ; 98         ; 3        ; segout[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 99         ; 3        ; wordout[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 101        ; 3        ; wordout[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 102        ; 3        ; segout[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 103        ; 3        ; wordout[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 78       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 81       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 82       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 83       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 84       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 85       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 86       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 87       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 88       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 89       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 94       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 95       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 99       ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 100      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 101      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 102      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 103      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 107      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 108      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 109      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 110      ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 118      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 127      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 128      ; 183        ; 5        ; operator[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 190        ; 5        ; operator[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 132      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 133      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 134      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 135      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 137      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 143      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 144      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 145      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 146      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 147      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 148      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 149      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 150      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 226        ; 6        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 160      ; 235        ; 6        ; a[3]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 161      ; 237        ; 6        ; a[2]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 162      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 240        ; 6        ; a[0]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 241        ; 6        ; a[1]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 167      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 168      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 169      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 171      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 174      ; 262        ; 6        ; b[3]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 175      ; 263        ; 6        ; b[2]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 176      ; 270        ; 6        ; b[0]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 177      ; 271        ; 6        ; b[1]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 182      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 185      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 186      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 187      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 189      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 195      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 196      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 197      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 199      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 200      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 201      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 202      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 203      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 207      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 214      ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 217      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 218      ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 219      ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 220      ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 221      ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 222      ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 223      ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 224      ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 226      ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 231      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 232      ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 233      ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 234      ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 235      ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 236      ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 238      ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 239      ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                  ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |eda1                                     ; 1511 (0)    ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 24   ; 0            ; 1492 (0)     ; 0 (0)             ; 19 (0)           ; |eda1                                                                                                                ;              ;
;    |clock:my_clock|                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |eda1|clock:my_clock                                                                                                 ;              ;
;    |counter:my_counter|                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |eda1|counter:my_counter                                                                                             ;              ;
;    |div32:my_div32|                       ; 1454 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1454 (0)     ; 0 (0)             ; 0 (0)            ; |eda1|div32:my_div32                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 1454 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1454 (0)     ; 0 (0)             ; 0 (0)            ; |eda1|div32:my_div32|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_8jm:auto_generated|  ; 1454 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1454 (0)     ; 0 (0)             ; 0 (0)            ; |eda1|div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9nh:divider| ; 1454 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1454 (0)     ; 0 (0)             ; 0 (0)            ; |eda1|div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                |alt_u_div_t8f:divider|    ; 1454 (1454) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1454 (1454)  ; 0 (0)             ; 0 (0)            ; |eda1|div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ;              ;
;    |gettempnumber:my_gettempnumber|       ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |eda1|gettempnumber:my_gettempnumber                                                                                 ;              ;
;    |numbertranslator:my_numbertranslator| ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |eda1|numbertranslator:my_numbertranslator                                                                           ;              ;
;    |sub32:my_sub32|                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |eda1|sub32:my_sub32                                                                                                 ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; wordout[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wordout[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wordout[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wordout[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wordout[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wordout[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wordout[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segout[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segout[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segout[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segout[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segout[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segout[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; operator[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; operator[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; b[3]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; b[2]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; b[1]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; b[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; a[1]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; a[2]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; a[3]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; a[0]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_31_result_int[0]~1 ; 0                 ; 6       ;
;      - sub32:my_sub32|LessThan0~0                                                                                                                ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~3                                                                                                     ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~5                                                                                                     ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~7                                                                                                     ; 0                 ; 6       ;
; operator[0]                                                                                                                                      ;                   ;         ;
;      - gettempnumber:my_gettempnumber|Mux3~3                                                                                                     ; 1                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~5                                                                                                     ; 1                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~7                                                                                                     ; 1                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~8                                                                                                     ; 1                 ; 6       ;
; operator[1]                                                                                                                                      ;                   ;         ;
;      - gettempnumber:my_gettempnumber|Mux3~2                                                                                                     ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~5                                                                                                     ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~7                                                                                                     ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~8                                                                                                     ; 0                 ; 6       ;
; b[3]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~6                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~6                    ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[3]~6 ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[3]~6 ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_30_result_int[3]~6 ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_31_result_int[3]~7 ; 1                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~2                                                                                                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[66]~862           ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[65]~863           ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[64]~864           ; 1                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux0~2                                                                                                     ; 1                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[99]~1330          ; 1                 ; 6       ;
; b[2]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_11~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~4                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~4                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[2]~4 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[2]~4 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_30_result_int[2]~4 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_31_result_int[2]~5 ; 0                 ; 6       ;
;      - sub32:my_sub32|LessThan0~1                                                                                                                ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux1~2                                                                                                     ; 0                 ; 6       ;
; b[1]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_11~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~2                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~2                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[1]~2 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[1]~2 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_30_result_int[1]~2 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_31_result_int[1]~3 ; 0                 ; 6       ;
;      - sub32:my_sub32|LessThan0~0                                                                                                                ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux2~2                                                                                                     ; 0                 ; 6       ;
; b[0]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_11~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~1                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~1                    ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[0]~0 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[0]~0 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_30_result_int[0]~0 ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_31_result_int[0]~1 ; 0                 ; 6       ;
;      - sub32:my_sub32|LessThan0~0                                                                                                                ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~6                                                                                                     ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~7                                                                                                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[64]~864           ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[96]~868           ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[128]~872          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[160]~877          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[192]~883          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[224]~890          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[256]~898          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[288]~907          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[320]~917          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[352]~928          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[384]~940          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[416]~953          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[448]~967          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[480]~982          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[512]~998          ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[544]~1015         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[576]~1033         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[608]~1052         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[640]~1072         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[672]~1093         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[704]~1115         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[736]~1138         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[768]~1162         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[800]~1187         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[832]~1213         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[864]~1240         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[129]~1333         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[161]~1337         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[193]~1342         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[225]~1348         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[257]~1355         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[289]~1363         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[321]~1372         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[353]~1382         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[385]~1393         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[417]~1405         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[449]~1418         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[481]~1432         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[513]~1447         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[545]~1463         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[577]~1480         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[609]~1498         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[641]~1517         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[673]~1537         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[705]~1558         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[737]~1580         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[769]~1603         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[801]~1627         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[833]~1652         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[865]~1678         ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[897]~1705         ; 0                 ; 6       ;
; a[1]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_30_result_int[0]~0 ; 0                 ; 6       ;
;      - sub32:my_sub32|LessThan0~0                                                                                                                ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[960]~1329         ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux2~2                                                                                                     ; 0                 ; 6       ;
; a[2]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[0]~0 ; 0                 ; 6       ;
;      - sub32:my_sub32|LessThan0~1                                                                                                                ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[928]~1298         ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux1~2                                                                                                     ; 0                 ; 6       ;
; a[3]                                                                                                                                             ;                   ;         ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[0]~0 ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux3~2                                                                                                     ; 0                 ; 6       ;
;      - div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[896]~1268         ; 0                 ; 6       ;
;      - gettempnumber:my_gettempnumber|Mux0~2                                                                                                     ; 0                 ; 6       ;
; clk                                                                                                                                              ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                           ;
+--------------------------+---------------+---------+-------+--------+----------------------+------------------+---------------------------+
; Name                     ; Location      ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+---------------+---------+-------+--------+----------------------+------------------+---------------------------+
; clk                      ; PIN_152       ; 16      ; Clock ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; clock:my_clock|count[15] ; FF_X22_Y1_N29 ; 3       ; Clock ; yes    ; Global Clock         ; GCLK16           ; --                        ;
+--------------------------+---------------+---------+-------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                     ;
+--------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                     ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                      ; PIN_152       ; 16      ; 3                                    ; Global Clock         ; GCLK9            ; --                        ;
; clock:my_clock|count[15] ; FF_X22_Y1_N29 ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+--------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[30]~60 ; 85      ;
; b[0]~input                                                                                                                                  ; 84      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[29]~58 ; 82      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~56                     ; 80      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~54                     ; 77      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~52                     ; 74      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~50                     ; 71      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~48                     ; 68      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~46                     ; 65      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~44                     ; 62      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_30_result_int[31]~62 ; 59      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~42                     ; 59      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~40                     ; 56      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~38                      ; 53      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~36                      ; 50      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~34                      ; 47      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~32                      ; 44      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~30                      ; 41      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~28                      ; 38      ;
; b[3]~input                                                                                                                                  ; 35      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~26                      ; 35      ;
; b[1]~input                                                                                                                                  ; 32      ;
; b[2]~input                                                                                                                                  ; 32      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~24                      ; 32      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~22                      ; 29      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~20                     ; 26      ;
; counter:my_counter|wordselector[0]                                                                                                          ; 25      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~18                     ; 23      ;
; counter:my_counter|wordselector[1]                                                                                                          ; 21      ;
; counter:my_counter|wordselector[2]                                                                                                          ; 20      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~16                     ; 20      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~14                     ; 17      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~12                     ; 14      ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~10                     ; 11      ;
; gettempnumber:my_gettempnumber|Mux3~9                                                                                                       ; 8       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~8                      ; 8       ;
; gettempnumber:my_gettempnumber|Mux0~3                                                                                                       ; 7       ;
; gettempnumber:my_gettempnumber|Mux1~3                                                                                                       ; 7       ;
; gettempnumber:my_gettempnumber|Mux2~3                                                                                                       ; 7       ;
; a[0]~input                                                                                                                                  ; 5       ;
; a[3]~input                                                                                                                                  ; 4       ;
; a[2]~input                                                                                                                                  ; 4       ;
; a[1]~input                                                                                                                                  ; 4       ;
; operator[1]~input                                                                                                                           ; 4       ;
; operator[0]~input                                                                                                                           ; 4       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_11~6                      ; 4       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[897]~1705           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[865]~1678           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[833]~1652           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[801]~1627           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[769]~1603           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[737]~1580           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[705]~1558           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[673]~1537           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[641]~1517           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[609]~1498           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[577]~1480           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[545]~1463           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[513]~1447           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[481]~1432           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[449]~1418           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[417]~1405           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[385]~1393           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[353]~1382           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[321]~1372           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[289]~1363           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[257]~1355           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[225]~1348           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[193]~1342           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[161]~1337           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[129]~1333           ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[97]~867             ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[65]~863             ; 3       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[931]~1732           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[932]~1731           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[933]~1730           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[934]~1729           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[935]~1728           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[936]~1727           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[937]~1726           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[938]~1725           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[939]~1724           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[940]~1723           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[941]~1722           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[942]~1721           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[943]~1720           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[944]~1719           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[945]~1718           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[946]~1717           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[947]~1716           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[948]~1715           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[949]~1714           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[950]~1713           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[951]~1712           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[952]~1711           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[953]~1710           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[954]~1709           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[955]~1708           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[956]~1707           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[957]~1706           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[899]~1704           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[900]~1703           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[901]~1702           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[902]~1701           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[903]~1700           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[904]~1699           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[905]~1698           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[906]~1697           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[907]~1696           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[908]~1695           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[909]~1694           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[910]~1693           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[911]~1692           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[912]~1691           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[913]~1690           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[914]~1689           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[915]~1688           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[916]~1687           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[917]~1686           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[918]~1685           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[919]~1684           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[920]~1683           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[921]~1682           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[922]~1681           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[923]~1680           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[924]~1679           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[867]~1677           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[868]~1676           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[869]~1675           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[870]~1674           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[871]~1673           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[872]~1672           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[873]~1671           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[874]~1670           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[875]~1669           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[876]~1668           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[877]~1667           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[878]~1666           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[879]~1665           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[880]~1664           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[881]~1663           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[882]~1662           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[883]~1661           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[884]~1660           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[885]~1659           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[886]~1658           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[887]~1657           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[888]~1656           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[889]~1655           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[890]~1654           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[891]~1653           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[835]~1651           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[836]~1650           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[837]~1649           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[838]~1648           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[839]~1647           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[840]~1646           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[841]~1645           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[842]~1644           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[843]~1643           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[844]~1642           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[845]~1641           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[846]~1640           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[847]~1639           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[848]~1638           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[849]~1637           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[850]~1636           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[851]~1635           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[852]~1634           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[853]~1633           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[854]~1632           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[855]~1631           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[856]~1630           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[857]~1629           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[858]~1628           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[803]~1626           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[804]~1625           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[805]~1624           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[806]~1623           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[807]~1622           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[808]~1621           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[809]~1620           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[810]~1619           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[811]~1618           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[812]~1617           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[813]~1616           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[814]~1615           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[815]~1614           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[816]~1613           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[817]~1612           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[818]~1611           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[819]~1610           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[820]~1609           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[821]~1608           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[822]~1607           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[823]~1606           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[824]~1605           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[825]~1604           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[771]~1602           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[772]~1601           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[773]~1600           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[774]~1599           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[775]~1598           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[776]~1597           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[777]~1596           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[778]~1595           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[779]~1594           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[780]~1593           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[781]~1592           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[782]~1591           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[783]~1590           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[784]~1589           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[785]~1588           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[786]~1587           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[787]~1586           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[788]~1585           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[789]~1584           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[790]~1583           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[791]~1582           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[792]~1581           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[739]~1579           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[740]~1578           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[741]~1577           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[742]~1576           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[743]~1575           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[744]~1574           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[745]~1573           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[746]~1572           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[747]~1571           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[748]~1570           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[749]~1569           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[750]~1568           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[751]~1567           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[752]~1566           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[753]~1565           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[754]~1564           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[755]~1563           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[756]~1562           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[757]~1561           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[758]~1560           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[759]~1559           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[707]~1557           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[708]~1556           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[709]~1555           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[710]~1554           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[711]~1553           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[712]~1552           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[713]~1551           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[714]~1550           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[715]~1549           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[716]~1548           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[717]~1547           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[718]~1546           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[719]~1545           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[720]~1544           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[721]~1543           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[722]~1542           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[723]~1541           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[724]~1540           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[725]~1539           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[726]~1538           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[675]~1536           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[676]~1535           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[677]~1534           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[678]~1533           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[679]~1532           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[680]~1531           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[681]~1530           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[682]~1529           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[683]~1528           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[684]~1527           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[685]~1526           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[686]~1525           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[687]~1524           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[688]~1523           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[689]~1522           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[690]~1521           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[691]~1520           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[692]~1519           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[693]~1518           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[643]~1516           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[644]~1515           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[645]~1514           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[646]~1513           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[647]~1512           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[648]~1511           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[649]~1510           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[650]~1509           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[651]~1508           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[652]~1507           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[653]~1506           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[654]~1505           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[655]~1504           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[656]~1503           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[657]~1502           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[658]~1501           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[659]~1500           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[660]~1499           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[611]~1497           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[612]~1496           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[613]~1495           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[614]~1494           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[615]~1493           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[616]~1492           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[617]~1491           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[618]~1490           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[619]~1489           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[620]~1488           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[621]~1487           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[622]~1486           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[623]~1485           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[624]~1484           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[625]~1483           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[626]~1482           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[627]~1481           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[579]~1479           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[580]~1478           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[581]~1477           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[582]~1476           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[583]~1475           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[584]~1474           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[585]~1473           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[586]~1472           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[587]~1471           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[588]~1470           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[589]~1469           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[590]~1468           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[591]~1467           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[592]~1466           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[593]~1465           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[594]~1464           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[547]~1462           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[548]~1461           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[549]~1460           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[550]~1459           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[551]~1458           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[552]~1457           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[553]~1456           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[554]~1455           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[555]~1454           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[556]~1453           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[557]~1452           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[558]~1451           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[559]~1450           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[560]~1449           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[561]~1448           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[515]~1446           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[516]~1445           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[517]~1444           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[518]~1443           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[519]~1442           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[520]~1441           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[521]~1440           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[522]~1439           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[523]~1438           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[524]~1437           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[525]~1436           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[526]~1435           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[527]~1434           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[528]~1433           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[483]~1431           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[484]~1430           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[485]~1429           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[486]~1428           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[487]~1427           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[488]~1426           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[489]~1425           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[490]~1424           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[491]~1423           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[492]~1422           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[493]~1421           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[494]~1420           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[495]~1419           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[451]~1417           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[452]~1416           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[453]~1415           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[454]~1414           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[455]~1413           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[456]~1412           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[457]~1411           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[458]~1410           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[459]~1409           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[460]~1408           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[461]~1407           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[462]~1406           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[419]~1404           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[420]~1403           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[421]~1402           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[422]~1401           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[423]~1400           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[424]~1399           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[425]~1398           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[426]~1397           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[427]~1396           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[428]~1395           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[429]~1394           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[387]~1392           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[388]~1391           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[389]~1390           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[390]~1389           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[391]~1388           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[392]~1387           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[393]~1386           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[394]~1385           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[395]~1384           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[396]~1383           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[355]~1381           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[356]~1380           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[357]~1379           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[358]~1378           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[359]~1377           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[360]~1376           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[361]~1375           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[362]~1374           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[363]~1373           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[323]~1371           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[324]~1370           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[325]~1369           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[326]~1368           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[327]~1367           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[328]~1366           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[329]~1365           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[330]~1364           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[291]~1362           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[292]~1361           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[293]~1360           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[294]~1359           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[295]~1358           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[296]~1357           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[297]~1356           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[259]~1354           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[260]~1353           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[261]~1352           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[262]~1351           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[263]~1350           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[264]~1349           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[227]~1347           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[228]~1346           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[229]~1345           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[230]~1344           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[231]~1343           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[195]~1341           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[196]~1340           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[197]~1339           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[198]~1338           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[163]~1336           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[164]~1335           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[165]~1334           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[131]~1332           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[132]~1331           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[99]~1330            ; 2       ;
; clock:my_clock|count[0]                                                                                                                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[928]~1298           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[929]~1297           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[896]~1268           ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[64]~864             ; 2       ;
; gettempnumber:my_gettempnumber|Decoder0~0                                                                                                   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[29]~58 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[28]~56 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[27]~54 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[26]~52 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[25]~50 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[24]~48 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[23]~46 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[22]~44 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[21]~42 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[20]~40 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[19]~38 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[18]~36 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[17]~34 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[16]~32 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[15]~30 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[14]~28 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[13]~26 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[12]~24 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[11]~22 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[10]~20 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[9]~18  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[8]~16  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[7]~14  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[6]~12  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[5]~10  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[4]~8   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[3]~6   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_29_result_int[2]~4   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[28]~56 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[27]~54 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[26]~52 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[25]~50 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[24]~48 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[23]~46 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[22]~44 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[21]~42 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[20]~40 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[19]~38 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[18]~36 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[17]~34 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[16]~32 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[15]~30 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[14]~28 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[13]~26 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[12]~24 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[11]~22 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[10]~20 ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[9]~18  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[8]~16  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[7]~14  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[6]~12  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[5]~10  ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[4]~8   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[3]~6   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_28_result_int[2]~4   ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~54                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~52                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~50                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~48                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~46                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~44                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_19~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~52                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~50                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~48                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~46                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~44                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_18~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~50                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~48                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~46                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~44                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_17~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~48                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~46                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~44                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_16~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~46                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~44                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_15~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~44                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_14~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~42                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_13~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~40                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~38                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~36                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~34                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~32                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~30                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~28                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~26                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~24                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~22                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~20                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_10~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~36                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~34                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~32                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~30                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~28                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~26                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_9~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~34                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~32                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~30                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~28                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~26                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_8~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~32                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~30                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~28                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~26                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_7~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~30                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~28                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~26                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_6~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~28                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~26                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~26                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~24                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~22                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~20                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~18                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~16                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~14                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~12                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~10                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~8                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~6                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~4                       ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~18                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_30~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~16                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_29~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~14                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_28~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~12                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_27~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~10                     ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_26~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~8                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_25~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~6                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_22~4                      ; 2       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_11~4                      ; 2       ;
; clock:my_clock|count[0]~45                                                                                                                  ; 1       ;
; counter:my_counter|wordselector[0]~2                                                                                                        ; 1       ;
; numbertranslator:my_numbertranslator|WideOr1~3                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr2~3                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr3~3                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr4~3                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr5~3                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr6~3                                                                                              ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[963]~1760           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[964]~1759           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[965]~1758           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[966]~1757           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[967]~1756           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[968]~1755           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[969]~1754           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[970]~1753           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[971]~1752           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[972]~1751           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[973]~1750           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[974]~1749           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[975]~1748           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[976]~1747           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[977]~1746           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[978]~1745           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[979]~1744           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[980]~1743           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[981]~1742           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[982]~1741           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[983]~1740           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[984]~1739           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[985]~1738           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[986]~1737           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[987]~1736           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[988]~1735           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[989]~1734           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[990]~1733           ; 1       ;
; gettempnumber:my_gettempnumber|Mux3~10                                                                                                      ; 1       ;
; counter:my_counter|wordselector[1]~1                                                                                                        ; 1       ;
; counter:my_counter|wordselector[2]~0                                                                                                        ; 1       ;
; gettempnumber:my_gettempnumber|Decoder0~5                                                                                                   ; 1       ;
; gettempnumber:my_gettempnumber|Decoder0~4                                                                                                   ; 1       ;
; gettempnumber:my_gettempnumber|Decoder0~3                                                                                                   ; 1       ;
; gettempnumber:my_gettempnumber|Decoder0~2                                                                                                   ; 1       ;
; gettempnumber:my_gettempnumber|Decoder0~1                                                                                                   ; 1       ;
; numbertranslator:my_numbertranslator|WideOr0~1                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr0~0                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr1~2                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr2~2                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr3~2                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr4~2                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr5~2                                                                                              ; 1       ;
; numbertranslator:my_numbertranslator|WideOr6~2                                                                                              ; 1       ;
; gettempnumber:my_gettempnumber|Mux0~2                                                                                                       ; 1       ;
; gettempnumber:my_gettempnumber|Mux1~2                                                                                                       ; 1       ;
; gettempnumber:my_gettempnumber|WideOr0~0                                                                                                    ; 1       ;
; gettempnumber:my_gettempnumber|Mux2~2                                                                                                       ; 1       ;
; gettempnumber:my_gettempnumber|Mux3~8                                                                                                       ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[960]~1329           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[961]~1328           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[962]~1327           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[963]~1326           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[964]~1325           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[965]~1324           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[966]~1323           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[967]~1322           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[968]~1321           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[969]~1320           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[970]~1319           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[971]~1318           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[972]~1317           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[973]~1316           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[974]~1315           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[975]~1314           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[976]~1313           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[977]~1312           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[978]~1311           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[979]~1310           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[980]~1309           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[981]~1308           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[982]~1307           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[983]~1306           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[984]~1305           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[985]~1304           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[986]~1303           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[987]~1302           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[988]~1301           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[989]~1300           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[990]~1299           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[930]~1296           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[931]~1295           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[932]~1294           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[933]~1293           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[934]~1292           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[935]~1291           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[936]~1290           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[937]~1289           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[938]~1288           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[939]~1287           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[940]~1286           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[941]~1285           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[942]~1284           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[943]~1283           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[944]~1282           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[945]~1281           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[946]~1280           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[947]~1279           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[948]~1278           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[949]~1277           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[950]~1276           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[951]~1275           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[952]~1274           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[953]~1273           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[954]~1272           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[955]~1271           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[956]~1270           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[957]~1269           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[898]~1267           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[899]~1266           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[900]~1265           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[901]~1264           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[902]~1263           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[903]~1262           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[904]~1261           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[905]~1260           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[906]~1259           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[907]~1258           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[908]~1257           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[909]~1256           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[910]~1255           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[911]~1254           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[912]~1253           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[913]~1252           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[914]~1251           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[915]~1250           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[916]~1249           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[917]~1248           ; 1       ;
; div32:my_div32|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|StageOut[918]~1247           ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 2,025 / 47,787 ( 4 % ) ;
; C16 interconnects           ; 13 / 1,804 ( < 1 % )   ;
; C4 interconnects            ; 875 / 31,272 ( 3 % )   ;
; Direct links                ; 409 / 47,787 ( < 1 % ) ;
; Global clocks               ; 2 / 20 ( 10 % )        ;
; Local interconnects         ; 318 / 15,408 ( 2 % )   ;
; R24 interconnects           ; 19 / 1,775 ( 1 % )     ;
; R4 interconnects            ; 917 / 41,310 ( 2 % )   ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.86) ; Number of LABs  (Total = 109) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 3                             ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 0                             ;
; 10                                          ; 1                             ;
; 11                                          ; 1                             ;
; 12                                          ; 1                             ;
; 13                                          ; 5                             ;
; 14                                          ; 5                             ;
; 15                                          ; 11                            ;
; 16                                          ; 72                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.02) ; Number of LABs  (Total = 109) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.50) ; Number of LABs  (Total = 109) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 3                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 5                             ;
; 14                                           ; 7                             ;
; 15                                           ; 33                            ;
; 16                                           ; 45                            ;
; 17                                           ; 0                             ;
; 18                                           ; 0                             ;
; 19                                           ; 0                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 0                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.98) ; Number of LABs  (Total = 109) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 10                            ;
; 2                                                ; 4                             ;
; 3                                                ; 1                             ;
; 4                                                ; 1                             ;
; 5                                                ; 0                             ;
; 6                                                ; 1                             ;
; 7                                                ; 1                             ;
; 8                                                ; 0                             ;
; 9                                                ; 2                             ;
; 10                                               ; 2                             ;
; 11                                               ; 9                             ;
; 12                                               ; 5                             ;
; 13                                               ; 11                            ;
; 14                                               ; 15                            ;
; 15                                               ; 18                            ;
; 16                                               ; 28                            ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.58) ; Number of LABs  (Total = 109) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 4                             ;
; 15                                           ; 15                            ;
; 16                                           ; 11                            ;
; 17                                           ; 9                             ;
; 18                                           ; 9                             ;
; 19                                           ; 7                             ;
; 20                                           ; 2                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 1                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 24        ; 0            ; 24        ; 0            ; 0            ; 24        ; 24        ; 0            ; 24        ; 24        ; 0            ; 13           ; 0            ; 0            ; 11           ; 0            ; 13           ; 11           ; 0            ; 0            ; 0            ; 13           ; 0            ; 0            ; 0            ; 0            ; 0            ; 24        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 24           ; 0         ; 24           ; 24           ; 0         ; 0         ; 24           ; 0         ; 0         ; 24           ; 11           ; 24           ; 24           ; 13           ; 24           ; 11           ; 13           ; 24           ; 24           ; 24           ; 11           ; 24           ; 24           ; 24           ; 24           ; 24           ; 0         ; 24           ; 24           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; wordout[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wordout[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wordout[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wordout[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wordout[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wordout[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wordout[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segout[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segout[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segout[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segout[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segout[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segout[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; operator[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; operator[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 2.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                           ;
+--------------------------+--------------------------+-------------------+
; Source Register          ; Destination Register     ; Delay Added in ns ;
+--------------------------+--------------------------+-------------------+
; clock:my_clock|count[15] ; clock:my_clock|count[15] ; 2.830             ;
+--------------------------+--------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP3C16Q240C8 for design "eda1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C25Q240C8 is compatible
    Info (176445): Device EP3C40Q240C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 23
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 24
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 162
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'eda1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 152 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node clock:my_clock|count[15] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clock:my_clock|count[15]~43
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.72 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Xsu1023/Desktop/eda13/output_files/eda1.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5464 megabytes
    Info: Processing ended: Sun Dec 05 03:32:06 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Xsu1023/Desktop/eda13/output_files/eda1.fit.smsg.


