Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 17 21:48:05 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: u1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/output_matrix_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u1/current_state_reg[2]/CK (DFFR_X1)                  0.0000     0.0000 r
  u1/current_state_reg[2]/Q (DFFR_X1)                   0.6953     0.6953 f
  U222/ZN (NOR2_X1)                                     0.1916     0.8868 r
  U77/ZN (NAND2_X1)                                     0.1473     1.0342 f
  U192/ZN (INV_X4)                                      0.1243     1.1585 r
  U233/ZN (NAND2_X1)                                    0.0664     1.2249 f
  U83/ZN (AND2_X1)                                      0.1536     1.3785 f
  U82/ZN (NAND3_X1)                                     0.2288     1.6073 r
  U81/ZN (XNOR2_X1)                                     0.3952     2.0025 r
  U283/ZN (XNOR2_X1)                                    0.3729     2.3754 r
  U85/ZN (XNOR2_X1)                                     0.3716     2.7470 r
  U84/ZN (INV_X2)                                       0.0596     2.8066 f
  U284/ZN (OAI21_X1)                                    0.2183     3.0249 r
  U286/ZN (NAND2_X1)                                    0.1033     3.1282 f
  U76/ZN (NAND2_X1)                                     0.1490     3.2772 r
  U80/ZN (OR2_X1)                                       0.1647     3.4418 r
  U79/ZN (NAND2_X1)                                     0.0583     3.5001 f
  U78/ZN (NAND2_X1)                                     0.1220     3.6221 r
  U91/ZN (NAND2_X2)                                     0.1050     3.7271 f
  U90/ZN (NAND2_X2)                                     0.0893     3.8164 r
  U307/ZN (NAND2_X1)                                    0.0713     3.8876 f
  u2/output_matrix_reg[0]/D (DFF_X1)                    0.0000     3.8876 f
  data arrival time                                                3.8876

  clock clk (rise edge)                                 4.2500     4.2500
  clock network delay (ideal)                           0.0000     4.2500
  clock uncertainty                                    -0.0500     4.2000
  u2/output_matrix_reg[0]/CK (DFF_X1)                   0.0000     4.2000 r
  library setup time                                   -0.3100     3.8900
  data required time                                               3.8900
  --------------------------------------------------------------------------
  data required time                                               3.8900
  data arrival time                                               -3.8876
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0024


1
