{"vcs1":{"timestamp_begin":1739188710.692146186, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739188711.026032317, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739188711.345331800, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188710.462280466}
{"VCS_COMP_START_TIME": 1739188710.462280466}
{"VCS_COMP_END_TIME": 1739188711.565708210}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
