

================================================================
== Vitis HLS Report for 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1'
================================================================
* Date:           Fri Mar 21 12:05:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_266_1  |       70|       70|         8|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2202|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     349|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     349|   2270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |i_34_fu_92_p2         |         +|   0|  0|    14|           7|           1|
    |icmp_ln266_fu_86_p2   |      icmp|   0|  0|    15|           7|           8|
    |lshr_ln268_fu_119_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  2202|        4111|        4107|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_37_fu_38               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_174                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |i_37_fu_38                         |   7|   0|    7|          0|
    |mid_0_load_reg_164                 |  64|   0|   64|          0|
    |trunc_ln268_reg_159                |  64|   0|   64|          0|
    |trunc_ln268_reg_159_pp0_iter1_reg  |  64|   0|   64|          0|
    |zext_ln266_reg_149                 |   7|   0|   64|         57|
    |zext_ln266_reg_149                 |  64|  32|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 349|  32|  406|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+-----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |                 Source Object                 |    C Type    |
+-----------------------+-----+------+------------+-----------------------------------------------+--------------+
|ap_clk                 |   in|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|grp_fu_11624_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|grp_fu_11624_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|grp_fu_11624_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|grp_fu_11624_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|grp_fu_11624_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1|  return value|
|mid_0_address0         |  out|     6|   ap_memory|                                          mid_0|         array|
|mid_0_ce0              |  out|     1|   ap_memory|                                          mid_0|         array|
|mid_0_q0               |   in|    64|   ap_memory|                                          mid_0|         array|
|biases_val             |   in|  4096|     ap_none|                                     biases_val|        scalar|
|net_0_address0         |  out|     6|   ap_memory|                                          net_0|         array|
|net_0_ce0              |  out|     1|   ap_memory|                                          net_0|         array|
|net_0_we0              |  out|     1|   ap_memory|                                          net_0|         array|
|net_0_d0               |  out|    64|   ap_memory|                                          net_0|         array|
+-----------------------+-----+------+------------+-----------------------------------------------+--------------+

