<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>hog_mdl_only_axi_lite</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axil</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axil"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axi:s_axil</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m_axi</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_AW&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">2147483648</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DW&apos;)) - 1) + 1">512</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axil</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIL_DW&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>hog_mdl_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>73381a62</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>hog_mdl_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>73381a62</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>hog_mdl_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6410d8cb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>be4c1eba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arest_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rd1_wr1_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIL_DW&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIL_DW&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_AW&apos;)) - 1)">30</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DW&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DW&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_AW&apos;)) - 1)">30</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DW&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AXIL_AW</spirit:name>
        <spirit:displayName>Axil Aw</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIL_AW">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXIL_DW</spirit:name>
        <spirit:displayName>Axil Dw</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIL_DW">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_AW</spirit:name>
        <spirit:displayName>Axi Aw</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_AW">31</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_DW</spirit:name>
        <spirit:displayName>Axi Dw</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_DW">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IMAGE_SIZE</spirit:name>
        <spirit:displayName>Image Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IMAGE_SIZE">18495</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IMAGE_WIDTH</spirit:name>
        <spirit:displayName>Image Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IMAGE_WIDTH">136</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>QN</spirit:name>
        <spirit:displayName>Qn</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.QN">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TOTAL_BIT_WIDTH</spirit:name>
        <spirit:displayName>Total Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TOTAL_BIT_WIDTH">35</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>P_WIDTH</spirit:name>
        <spirit:displayName>P Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.P_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DELAY</spirit:name>
        <spirit:displayName>Delay</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DELAY">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>PARAM_TRUNCATE</spirit:name>
        <spirit:displayName>Param Truncate</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PARAM_TRUNCATE" spirit:bitStringLength="35">&quot;00000000000000000000000000000110011&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>PARAM_GAMA</spirit:name>
        <spirit:displayName>Param Gama</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PARAM_GAMA" spirit:bitStringLength="35">&quot;00000000000000000000000000000111100&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IMGX</spirit:name>
        <spirit:displayName>Imgx</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IMGX">136</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IMGY</spirit:name>
        <spirit:displayName>Imgy</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IMGY">136</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bram_w8_d8192/bram_w8_d8192.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_8_8/mult_8_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/disrom_hamming/disrom_hamming.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_0/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/float32_to_point27_8/float32_to_point27_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fixed_to_float/fixed_to_float.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dist_ram_w35_r35_d32/dist_ram_w35_r35_d32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bram_w35_r35_d5202/bram_w35_r35_d5202.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dist_ram_w8_r8_d144/dist_ram_w8_r8_d144.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IMG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IMG_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RAM4bank.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/calculate_bin.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/calculate_sum_of_squares.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/histogram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/histogram_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_imagescaling_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/normalization_pca_hamming_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/normalize_truncate_pca.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_aport_cell_bin.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_bport_cell_bin.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_result_feature.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_write_cell_bram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sos_cache.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/write_bin0_31_feature.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hamming_param.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_mdl_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f9f0bde9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dist_mem_gen" xilinx:version="8.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bram_w8_d8192/bram_w8_d8192.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_8_8/mult_8_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/disrom_hamming/disrom_hamming.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_0/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/float32_to_point27_8/float32_to_point27_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fixed_to_float/fixed_to_float.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dist_ram_w35_r35_d32/dist_ram_w35_r35_d32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bram_w35_r35_d5202/bram_w35_r35_d5202.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dist_ram_w8_r8_d144/dist_ram_w8_r8_d144.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IMG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IMG_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RAM4bank.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/calculate_bin.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/calculate_sum_of_squares.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/histogram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/histogram_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_imagescaling_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/normalization_pca_hamming_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/normalize_truncate_pca.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_aport_cell_bin.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_bport_cell_bin.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_result_feature.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/read_write_cell_bram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sos_cache.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/write_bin0_31_feature.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hamming_param.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hog_mdl_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dist_mem_gen" xilinx:version="8.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/hog_top_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/hog_mdl_only_axi_lite_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_be4c1eba</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hog_mdl_only_axi_lite_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AXIL_AW</spirit:name>
      <spirit:displayName>Axil Aw</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIL_AW">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIL_DW</spirit:name>
      <spirit:displayName>Axil Dw</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIL_DW">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_AW</spirit:name>
      <spirit:displayName>Axi Aw</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_AW">31</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_DW</spirit:name>
      <spirit:displayName>Axi Dw</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_DW">512</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IMAGE_SIZE</spirit:name>
      <spirit:displayName>Image Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IMAGE_SIZE">18495</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IMAGE_WIDTH</spirit:name>
      <spirit:displayName>Image Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IMAGE_WIDTH">136</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>QN</spirit:name>
      <spirit:displayName>Qn</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.QN">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TOTAL_BIT_WIDTH</spirit:name>
      <spirit:displayName>Total Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TOTAL_BIT_WIDTH">35</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>P_WIDTH</spirit:name>
      <spirit:displayName>P Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.P_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DELAY</spirit:name>
      <spirit:displayName>Delay</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DELAY">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PARAM_TRUNCATE</spirit:name>
      <spirit:displayName>Param Truncate</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.PARAM_TRUNCATE" spirit:bitStringLength="35">&quot;00000000000000000000000000000110011&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PARAM_GAMA</spirit:name>
      <spirit:displayName>Param Gama</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.PARAM_GAMA" spirit:bitStringLength="35">&quot;00000000000000000000000000000111100&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IMGX</spirit:name>
      <spirit:displayName>Imgx</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IMGX">136</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IMGY</spirit:name>
      <spirit:displayName>Imgy</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IMGY">136</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">hog_mdl_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>hog_mdl_only_axi_lite_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:hog_mdl_top:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-03-09T12:58:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147bb7cc_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_axi_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c588082_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_axi_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84aab6b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_axi_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b83499_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_axi_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d60ba9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_axi_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341b84e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e96a592_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178c0416_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18490d72_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435a498a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b306fc8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f50c482_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b01caee_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7840b99a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3ff72b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ff2b8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb91a1d_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60250636_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78265bcb_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2560d34e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374a71bd_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a8fa29_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a1afda_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab77e02_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7768580_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc11779_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2667d6d1_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df1b21c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35de7f51_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0f882c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bb9151_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47af954b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7126af07_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623f73dd_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8c1f92_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4391190f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae176b8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11828624_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385861d2_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c2a593_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38da83b4_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63306c32_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ed9174_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333693c9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203f51d4_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e6c7d1_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a200a85_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267b9b68_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b78ecf_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af4949a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fa0d8c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fc1963_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7274e3_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb47b7a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f158a9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c77e387_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70358305_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c484ac_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3feea141_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b320eae_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ac815f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5301ca_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f448866_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665982d3_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626bbd53_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba8293a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676874ef_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5539c7b5_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228bafa9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2b036b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7301c658_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bdafc4_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c08f76_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262d0ef7_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eef9f4c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37653387_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133abe2b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e892676_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcd84e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c09f6e3_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc6756e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec2649b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb2124_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266ef042_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df61cb0_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fde18c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a413ae4_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274089a6_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ffb88d_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cbd1ed_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6974cd1b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eea68c4_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc08262_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e3ffe_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b43477e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734610b9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de6969a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622b08e9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1db5dd_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d1a8f8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540a723d_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a0e269_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2031542a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7045b4a8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7907e861_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b19557_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfc0d26_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c3cb59_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376b0e7e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514b4564_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117445e7_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6b8c78_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cd4c9a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5b961_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f82224f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3546d818_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b73469_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf7e09d_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce4145a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12aedf41_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6903c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353d1c4c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e80f5bd_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a48f57b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d02cd8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb2b5b5_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ee672a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d602d1e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d15815c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309e8f18_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1744a5c2_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186b7f5c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734e2937_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663b106d_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56531365_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f35b43_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d64c8e6_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c20a96_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d95b4d8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdc86c6_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3479ca55_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0c3658_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a72b82e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdab46f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361610e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799c03b0_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad2dfc9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab7bdd5_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc6de96_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626bd39c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd29c7e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68648220_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b655d69_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c470f3f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b140e0_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198f5893_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa2136e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183671a8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e77aa8b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba1dc27_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eccfc7_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ad07bd_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589e13a3_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cc7df7_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e28f68_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f73977d_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c606d61_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62458334_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd8f376_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@899fc2f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4bebf1_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30385ed2_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7d12df_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e74061_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4aa674_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c44b961_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6c682f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796de3b9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cf6605_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5d0097_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b9d8c9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638b8984_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1d9169_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560b9aa9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8abad17_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2223b5_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b59a4f2_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3422d424_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31884b8b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209d112c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d0c321_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7fdb14_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193b526a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17914dae_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b612bef_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d044ca0_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b7a2b8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1e51fd_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e74e5a0_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed99b4_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b36c29_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11322a80_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd2ffed_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb8ba25_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21445f0c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67664cfc_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67783ebf_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a7fc1_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703b9f85_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6c6ff3_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9cd1a6_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d0208b_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9f6e06_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc17abe_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ad795c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bc86a9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d63df86_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c71f22f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c133b94_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d989171_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5487f07c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bc60ce_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e90c81_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4923f30e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a572ede_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36319864_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549ecf06_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3488cb87_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cd18be_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7869223a_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5c0cc1_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411c4d1c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2250429_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c928609_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780929b0_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6bf3f9_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56be1a13_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297f1d1c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1477f4eb_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c7eb7f_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6998a78c_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6610dee8_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f9a3c5_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5820356e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ebaf1e_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ac9c11_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afe66be_ARCHIVE_LOCATION">d:/code/vivado_prj/211222_AXI_arc_test/ip_package/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560cdec5_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c58d90_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da4597c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75498bab_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad7f66f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f56d4ac_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c6e9f2_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d54321_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16502726_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629707a5_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d619bc3_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338ac3f1_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd64f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21409a9b_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae345da_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3b0e7d_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea230e3_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7756cd_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9d557e_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa55524_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a0f686_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715514ff_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2622c5c4_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49950f5f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff4ef28_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2596da24_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df4ef3f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471043ac_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29faf89b_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8b133c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ac8f45_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c0f906_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d0aa64_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c59846c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1881048c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfa9b8f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6ba14a_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7819257c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b81e19e_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1394efcb_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537c48a5_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30934d13_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20234043_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4615a44a_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a489cdf_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73954775_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efb99b7_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa5352f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324ff1d7_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5418c16b_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aff257c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f56cc5a_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7f96f4_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c8d1ed_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7411e947_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec69aa6_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130b8e1c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a316b7_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aea67d2_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac9ed84_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fdb124_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d35dd9_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8bfe6c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f93a74c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfd3e86_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121e4152_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e26a0e6_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ca1d4f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdb894b_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1986ee5b_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609eee08_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204e15f8_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a16ad31_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8d4126_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c28fef_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbdc082_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1f4cc0_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a047d1b_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e352897_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430c28b9_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e80dc16_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cd9256_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f69637_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33481c11_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eca4431_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5ea3f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81cd734_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7422b97c_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7654850f_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b283854_ARCHIVE_LOCATION">c:/Users/LinMian/Desktop/hog_mdl_only_axi_lite</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="15ecd21f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="e08d91e5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="d49099d9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bd6b09f9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e445d3de"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="37f48fd5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c151c4d7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
