// Seed: 878678980
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire id_3
);
  assign id_2 = id_0 - id_3;
  assign module_1.id_2 = 0;
  uwire id_5 = id_3;
  module_2 modCall_1 (
      id_5,
      id_3,
      id_5
  );
  assign modCall_1.type_1 = 0;
  assign id_5 = !1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wor id_3
);
  tri1 id_5 = 1;
  assign id_5 = id_1 ==? id_1;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3
  );
  supply0 id_8 = 1'b0;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1
    , id_4,
    input tri id_2
);
  assign id_4[1] = 1'b0;
endmodule
