
PhobosMainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007544  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08007718  08007718  00017718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c0c  08007c0c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007c0c  08007c0c  00017c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c14  08007c14  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c14  08007c14  00017c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c18  08007c18  00017c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007c1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200001dc  08007df8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  08007df8  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000177c9  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003121  00000000  00000000  000379d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f80  00000000  00000000  0003aaf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e38  00000000  00000000  0003ba78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024825  00000000  00000000  0003c8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000141d4  00000000  00000000  000610d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d30e2  00000000  00000000  000752a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014838b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fa4  00000000  00000000  001483e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080076fc 	.word	0x080076fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080076fc 	.word	0x080076fc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <bezier_new>:
#include "bezier.h"


Bezier* bezier_new(float x1, float y1, float x2, float y2, float x3, float y3, float x4, float y4, int lutLength) {
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b091      	sub	sp, #68	; 0x44
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8000eea:	edc7 0a08 	vstr	s1, [r7, #32]
 8000eee:	ed87 1a07 	vstr	s2, [r7, #28]
 8000ef2:	edc7 1a06 	vstr	s3, [r7, #24]
 8000ef6:	ed87 2a05 	vstr	s4, [r7, #20]
 8000efa:	edc7 2a04 	vstr	s5, [r7, #16]
 8000efe:	ed87 3a03 	vstr	s6, [r7, #12]
 8000f02:	edc7 3a02 	vstr	s7, [r7, #8]
 8000f06:	6078      	str	r0, [r7, #4]
    Bezier* b = (Bezier*) malloc(sizeof(Bezier));
 8000f08:	2028      	movs	r0, #40	; 0x28
 8000f0a:	f003 fe91 	bl	8004c30 <malloc>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	63bb      	str	r3, [r7, #56]	; 0x38
    b->p1 = vector2_new(x1, y1);
 8000f12:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8000f14:	edd7 0a08 	vldr	s1, [r7, #32]
 8000f18:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8000f1c:	f000 fa90 	bl	8001440 <vector2_new>
 8000f20:	eeb0 7a40 	vmov.f32	s14, s0
 8000f24:	eef0 7a60 	vmov.f32	s15, s1
 8000f28:	ed84 7a00 	vstr	s14, [r4]
 8000f2c:	edc4 7a01 	vstr	s15, [r4, #4]
    b->p2 = vector2_new(x2, y2);
 8000f30:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8000f32:	edd7 0a06 	vldr	s1, [r7, #24]
 8000f36:	ed97 0a07 	vldr	s0, [r7, #28]
 8000f3a:	f000 fa81 	bl	8001440 <vector2_new>
 8000f3e:	eeb0 7a40 	vmov.f32	s14, s0
 8000f42:	eef0 7a60 	vmov.f32	s15, s1
 8000f46:	ed84 7a02 	vstr	s14, [r4, #8]
 8000f4a:	edc4 7a03 	vstr	s15, [r4, #12]
    b->p3 = vector2_new(x3, y3);
 8000f4e:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8000f50:	edd7 0a04 	vldr	s1, [r7, #16]
 8000f54:	ed97 0a05 	vldr	s0, [r7, #20]
 8000f58:	f000 fa72 	bl	8001440 <vector2_new>
 8000f5c:	eeb0 7a40 	vmov.f32	s14, s0
 8000f60:	eef0 7a60 	vmov.f32	s15, s1
 8000f64:	ed84 7a04 	vstr	s14, [r4, #16]
 8000f68:	edc4 7a05 	vstr	s15, [r4, #20]
    b->p4 = vector2_new(x4, y4);
 8000f6c:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8000f6e:	edd7 0a02 	vldr	s1, [r7, #8]
 8000f72:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f76:	f000 fa63 	bl	8001440 <vector2_new>
 8000f7a:	eeb0 7a40 	vmov.f32	s14, s0
 8000f7e:	eef0 7a60 	vmov.f32	s15, s1
 8000f82:	ed84 7a06 	vstr	s14, [r4, #24]
 8000f86:	edc4 7a07 	vstr	s15, [r4, #28]
    b->lutLength = lutLength;
 8000f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f8c:	687a      	ldr	r2, [r7, #4]
 8000f8e:	625a      	str	r2, [r3, #36]	; 0x24
    b->lut = (Vector2*) malloc(sizeof(Vector2) * b->lutLength);
 8000f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	4618      	mov	r0, r3
 8000f98:	f003 fe4a 	bl	8004c30 <malloc>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fa2:	621a      	str	r2, [r3, #32]
    for (int i=0; i<b->lutLength; i++) {
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000fa8:	e02b      	b.n	8001002 <bezier_new+0x122>
        float t = (float) i/(b->lutLength-1);
 8000faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fac:	ee07 3a90 	vmov	s15, r3
 8000fb0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fc6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        Vector2 eval = bezier_eval(b, t);
 8000fca:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8000fce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000fd0:	f000 f86c 	bl	80010ac <bezier_eval>
 8000fd4:	eeb0 7a40 	vmov.f32	s14, s0
 8000fd8:	eef0 7a60 	vmov.f32	s15, s1
 8000fdc:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 8000fe0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        b->lut[i] = eval;
 8000fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fe6:	6a1a      	ldr	r2, [r3, #32]
 8000fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	4413      	add	r3, r2
 8000fee:	461a      	mov	r2, r3
 8000ff0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ff4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ff8:	e882 0003 	stmia.w	r2, {r0, r1}
    for (int i=0; i<b->lutLength; i++) {
 8000ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ffe:	3301      	adds	r3, #1
 8001000:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001006:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001008:	429a      	cmp	r2, r3
 800100a:	dbce      	blt.n	8000faa <bezier_new+0xca>
    }
    return b;
 800100c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800100e:	4618      	mov	r0, r3
 8001010:	3744      	adds	r7, #68	; 0x44
 8001012:	46bd      	mov	sp, r7
 8001014:	bd90      	pop	{r4, r7, pc}
	...

08001018 <bezier_display>:


void bezier_display(Bezier* b) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    printf("Bezier {\r\n    ");
 8001020:	481f      	ldr	r0, [pc, #124]	; (80010a0 <bezier_display+0x88>)
 8001022:	f004 fb29 	bl	8005678 <iprintf>
    vector2_display(b->p1);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	ed93 7a00 	vldr	s14, [r3]
 800102c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001030:	eeb0 0a47 	vmov.f32	s0, s14
 8001034:	eef0 0a67 	vmov.f32	s1, s15
 8001038:	f000 fa24 	bl	8001484 <vector2_display>
    printf("    ");
 800103c:	4819      	ldr	r0, [pc, #100]	; (80010a4 <bezier_display+0x8c>)
 800103e:	f004 fb1b 	bl	8005678 <iprintf>
    vector2_display(b->p2);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	ed93 7a02 	vldr	s14, [r3, #8]
 8001048:	edd3 7a03 	vldr	s15, [r3, #12]
 800104c:	eeb0 0a47 	vmov.f32	s0, s14
 8001050:	eef0 0a67 	vmov.f32	s1, s15
 8001054:	f000 fa16 	bl	8001484 <vector2_display>
    printf("    ");
 8001058:	4812      	ldr	r0, [pc, #72]	; (80010a4 <bezier_display+0x8c>)
 800105a:	f004 fb0d 	bl	8005678 <iprintf>
    vector2_display(b->p3);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	ed93 7a04 	vldr	s14, [r3, #16]
 8001064:	edd3 7a05 	vldr	s15, [r3, #20]
 8001068:	eeb0 0a47 	vmov.f32	s0, s14
 800106c:	eef0 0a67 	vmov.f32	s1, s15
 8001070:	f000 fa08 	bl	8001484 <vector2_display>
    printf("    ");
 8001074:	480b      	ldr	r0, [pc, #44]	; (80010a4 <bezier_display+0x8c>)
 8001076:	f004 faff 	bl	8005678 <iprintf>
    vector2_display(b->p4);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001080:	edd3 7a07 	vldr	s15, [r3, #28]
 8001084:	eeb0 0a47 	vmov.f32	s0, s14
 8001088:	eef0 0a67 	vmov.f32	s1, s15
 800108c:	f000 f9fa 	bl	8001484 <vector2_display>
    printf("}\r\n");
 8001090:	4805      	ldr	r0, [pc, #20]	; (80010a8 <bezier_display+0x90>)
 8001092:	f004 fb77 	bl	8005784 <puts>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	08007718 	.word	0x08007718
 80010a4:	08007728 	.word	0x08007728
 80010a8:	08007730 	.word	0x08007730

080010ac <bezier_eval>:


Vector2 bezier_eval(Bezier* b, float t) {
 80010ac:	b480      	push	{r7}
 80010ae:	b08d      	sub	sp, #52	; 0x34
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	ed87 0a02 	vstr	s0, [r7, #8]
    float u = 1-t;
 80010b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80010c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float x = b->p1.x * u*u*u + b->p2.x * 3*u*u*t + b->p3.x * 3*u*t*t + b->p4.x * t*t*t;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	ed93 7a00 	vldr	s14, [r3]
 80010ce:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010de:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80010ec:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80010f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80010f4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80010fc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001100:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001104:	edd7 7a02 	vldr	s15, [r7, #8]
 8001108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800110c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	edd3 7a04 	vldr	s15, [r3, #16]
 8001116:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800111a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800111e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001122:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001126:	edd7 7a02 	vldr	s15, [r7, #8]
 800112a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800112e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001136:	ee37 7a27 	vadd.f32	s14, s14, s15
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	edd3 6a06 	vldr	s13, [r3, #24]
 8001140:	edd7 7a02 	vldr	s15, [r7, #8]
 8001144:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001148:	edd7 7a02 	vldr	s15, [r7, #8]
 800114c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001150:	edd7 7a02 	vldr	s15, [r7, #8]
 8001154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800115c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float y = b->p1.y * u*u*u + b->p2.y * 3*u*u*t + b->p3.y * 3*u*t*t + b->p4.y * t*t*t;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	ed93 7a01 	vldr	s14, [r3, #4]
 8001166:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800116a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800116e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001172:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001176:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800117a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	edd3 7a03 	vldr	s15, [r3, #12]
 8001184:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001188:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800118c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001190:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001194:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001198:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800119c:	edd7 7a02 	vldr	s15, [r7, #8]
 80011a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	edd3 7a05 	vldr	s15, [r3, #20]
 80011ae:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80011b2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80011b6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011be:	edd7 7a02 	vldr	s15, [r7, #8]
 80011c2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80011ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	edd3 6a07 	vldr	s13, [r3, #28]
 80011d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80011dc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80011e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80011ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    Vector2 eval = { x, y };
 80011f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	61bb      	str	r3, [r7, #24]
    return eval;
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	f107 0214 	add.w	r2, r7, #20
 8001208:	e892 0003 	ldmia.w	r2, {r0, r1}
 800120c:	e883 0003 	stmia.w	r3, {r0, r1}
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	ee07 2a10 	vmov	s14, r2
 8001218:	ee07 3a90 	vmov	s15, r3
}
 800121c:	eeb0 0a47 	vmov.f32	s0, s14
 8001220:	eef0 0a67 	vmov.f32	s1, s15
 8001224:	3734      	adds	r7, #52	; 0x34
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <bezier_deriv2>:
    Vector2 eval = { x, y };
    return eval;
}


Vector2 bezier_deriv2(Bezier* b, float t) {
 800122e:	b480      	push	{r7}
 8001230:	b08d      	sub	sp, #52	; 0x34
 8001232:	af00      	add	r7, sp, #0
 8001234:	60f8      	str	r0, [r7, #12]
 8001236:	ed87 0a02 	vstr	s0, [r7, #8]
    float u = 1-t;
 800123a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800123e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001246:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float x = (b->p3.x - 2*b->p2.x + b->p1.x) * 6*u + (b->p4.x - 2*b->p3.x + b->p2.x) * 6*t;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	ed93 7a04 	vldr	s14, [r3, #16]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	edd3 7a02 	vldr	s15, [r3, #8]
 8001256:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800125a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	edd3 7a00 	vldr	s15, [r3]
 8001264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001268:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800126c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001270:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001274:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	edd3 6a06 	vldr	s13, [r3, #24]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	edd3 7a04 	vldr	s15, [r3, #16]
 8001284:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001288:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001296:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800129a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800129e:	edd7 7a02 	vldr	s15, [r7, #8]
 80012a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012aa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float y = (b->p3.y - 2*b->p2.y + b->p1.y) * 6*u + (b->p4.y - 2*b->p3.y + b->p2.y) * 6*t;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	ed93 7a05 	vldr	s14, [r3, #20]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80012ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012cc:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80012d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012d4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80012d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	edd3 6a07 	vldr	s13, [r3, #28]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	edd3 7a05 	vldr	s15, [r3, #20]
 80012e8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012ec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80012f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80012fa:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80012fe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001302:	edd7 7a02 	vldr	s15, [r7, #8]
 8001306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800130a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800130e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    Vector2 eval = { x, y };
 8001312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001318:	61bb      	str	r3, [r7, #24]
    return eval;
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	f107 0214 	add.w	r2, r7, #20
 8001322:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001326:	e883 0003 	stmia.w	r3, {r0, r1}
 800132a:	69fa      	ldr	r2, [r7, #28]
 800132c:	6a3b      	ldr	r3, [r7, #32]
 800132e:	ee07 2a10 	vmov	s14, r2
 8001332:	ee07 3a90 	vmov	s15, r3
}
 8001336:	eeb0 0a47 	vmov.f32	s0, s14
 800133a:	eef0 0a67 	vmov.f32	s1, s15
 800133e:	3734      	adds	r7, #52	; 0x34
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <drv8825_init>:


void drv8825_init(Stepper *stepper, uint16_t enablePin, 
                  GPIO_TypeDef* enableGPIO, uint16_t dirPin, 
                  GPIO_TypeDef *dirGPIO, TIM_HandleTypeDef *timer, 
                  uint8_t channel) {
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	607a      	str	r2, [r7, #4]
 8001352:	461a      	mov	r2, r3
 8001354:	460b      	mov	r3, r1
 8001356:	817b      	strh	r3, [r7, #10]
 8001358:	4613      	mov	r3, r2
 800135a:	813b      	strh	r3, [r7, #8]
	stepper->enablePin = enablePin;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	897a      	ldrh	r2, [r7, #10]
 8001360:	801a      	strh	r2, [r3, #0]
	stepper->enableGPIO = enableGPIO;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	605a      	str	r2, [r3, #4]

	stepper->dirPin = dirPin;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	893a      	ldrh	r2, [r7, #8]
 800136c:	811a      	strh	r2, [r3, #8]
	stepper->dirGPIO = dirGPIO;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	60da      	str	r2, [r3, #12]

	stepper->timer = timer;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	69fa      	ldr	r2, [r7, #28]
 8001378:	611a      	str	r2, [r3, #16]
	stepper->channel = channel;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001380:	751a      	strb	r2, [r3, #20]
}
 8001382:	bf00      	nop
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <drv8825_enable>:
void drv8825_setDirection(Stepper *stepper, StepperDirection direction) {
	HAL_GPIO_WritePin(stepper->dirGPIO, stepper->dirPin, (uint8_t) direction);
}


void drv8825_enable(Stepper *stepper) {
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6858      	ldr	r0, [r3, #4]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	2200      	movs	r2, #0
 80013a0:	4619      	mov	r1, r3
 80013a2:	f001 fb53 	bl	8002a4c <HAL_GPIO_WritePin>
		stepper->enableGPIO, 
		stepper->enablePin, 
		(uint8_t) ACTIVE
	);
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <propulsion_initialize>:


extern Robot robot;


void propulsion_initialize() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af04      	add	r7, sp, #16
	robot.leftMotor = (Stepper*) malloc(sizeof(Stepper));
 80013b6:	2018      	movs	r0, #24
 80013b8:	f003 fc3a 	bl	8004c30 <malloc>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	4b13      	ldr	r3, [pc, #76]	; (8001410 <propulsion_initialize+0x60>)
 80013c2:	60da      	str	r2, [r3, #12]
	robot.rightMotor = (Stepper*) malloc(sizeof(Stepper));
 80013c4:	2018      	movs	r0, #24
 80013c6:	f003 fc33 	bl	8004c30 <malloc>
 80013ca:	4603      	mov	r3, r0
 80013cc:	461a      	mov	r2, r3
 80013ce:	4b10      	ldr	r3, [pc, #64]	; (8001410 <propulsion_initialize+0x60>)
 80013d0:	611a      	str	r2, [r3, #16]

	drv8825_init(
 80013d2:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <propulsion_initialize+0x60>)
 80013d4:	68d8      	ldr	r0, [r3, #12]
 80013d6:	2300      	movs	r3, #0
 80013d8:	9302      	str	r3, [sp, #8]
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <propulsion_initialize+0x64>)
 80013dc:	9301      	str	r3, [sp, #4]
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <propulsion_initialize+0x68>)
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	2304      	movs	r3, #4
 80013e4:	4a0c      	ldr	r2, [pc, #48]	; (8001418 <propulsion_initialize+0x68>)
 80013e6:	2101      	movs	r1, #1
 80013e8:	f7ff ffae 	bl	8001348 <drv8825_init>
		robot.leftMotor,
		L_MOTOR_EN_Pin, L_MOTOR_EN_GPIO_Port, 
		L_MOTOR_DIR_Pin, L_MOTOR_DIR_GPIO_Port, 
		&L_MOTOR_TIMER, TIM_CHANNEL_1
	);
	drv8825_init(
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <propulsion_initialize+0x60>)
 80013ee:	6918      	ldr	r0, [r3, #16]
 80013f0:	230c      	movs	r3, #12
 80013f2:	9302      	str	r3, [sp, #8]
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <propulsion_initialize+0x6c>)
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <propulsion_initialize+0x68>)
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001400:	4a05      	ldr	r2, [pc, #20]	; (8001418 <propulsion_initialize+0x68>)
 8001402:	2102      	movs	r1, #2
 8001404:	f7ff ffa0 	bl	8001348 <drv8825_init>
		robot.rightMotor,
		R_MOTOR_EN_Pin, R_MOTOR_EN_GPIO_Port, 
		R_MOTOR_DIR_Pin, R_MOTOR_DIR_GPIO_Port, 
		&R_MOTOR_TIMER, TIM_CHANNEL_4
	);
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000204 	.word	0x20000204
 8001414:	200002f0 	.word	0x200002f0
 8001418:	40020800 	.word	0x40020800
 800141c:	20000218 	.word	0x20000218

08001420 <propulsion_enableMotors>:


void propulsion_enableMotors() {
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
	drv8825_enable(robot.leftMotor);
 8001424:	4b05      	ldr	r3, [pc, #20]	; (800143c <propulsion_enableMotors+0x1c>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ffb0 	bl	800138e <drv8825_enable>
	drv8825_enable(robot.rightMotor);
 800142e:	4b03      	ldr	r3, [pc, #12]	; (800143c <propulsion_enableMotors+0x1c>)
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff ffab 	bl	800138e <drv8825_enable>
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000204 	.word	0x20000204

08001440 <vector2_new>:
#include "vector2.h"


Vector2 vector2_new(float x, float y) {
 8001440:	b480      	push	{r7}
 8001442:	b089      	sub	sp, #36	; 0x24
 8001444:	af00      	add	r7, sp, #0
 8001446:	ed87 0a03 	vstr	s0, [r7, #12]
 800144a:	edc7 0a02 	vstr	s1, [r7, #8]
    Vector2 u = { x, y };
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	617b      	str	r3, [r7, #20]
    return u;
 8001456:	f107 0318 	add.w	r3, r7, #24
 800145a:	f107 0210 	add.w	r2, r7, #16
 800145e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001462:	e883 0003 	stmia.w	r3, {r0, r1}
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	ee07 2a10 	vmov	s14, r2
 800146e:	ee07 3a90 	vmov	s15, r3
}
 8001472:	eeb0 0a47 	vmov.f32	s0, s14
 8001476:	eef0 0a67 	vmov.f32	s1, s15
 800147a:	3724      	adds	r7, #36	; 0x24
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <vector2_display>:


void vector2_display(Vector2 u) {
 8001484:	b5b0      	push	{r4, r5, r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af02      	add	r7, sp, #8
 800148a:	eeb0 7a40 	vmov.f32	s14, s0
 800148e:	eef0 7a60 	vmov.f32	s15, s1
 8001492:	ed87 7a00 	vstr	s14, [r7]
 8001496:	edc7 7a01 	vstr	s15, [r7, #4]
    printf("{ x: %f, y: %f }\r\n", u.x, u.y);
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f873 	bl	8000588 <__aeabi_f2d>
 80014a2:	4604      	mov	r4, r0
 80014a4:	460d      	mov	r5, r1
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff f86d 	bl	8000588 <__aeabi_f2d>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	e9cd 2300 	strd	r2, r3, [sp]
 80014b6:	4622      	mov	r2, r4
 80014b8:	462b      	mov	r3, r5
 80014ba:	4803      	ldr	r0, [pc, #12]	; (80014c8 <vector2_display+0x44>)
 80014bc:	f004 f8dc 	bl	8005678 <iprintf>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bdb0      	pop	{r4, r5, r7, pc}
 80014c8:	08007734 	.word	0x08007734

080014cc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b088      	sub	sp, #32
 80014d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d2:	f107 030c 	add.w	r3, r7, #12
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
 80014e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <MX_GPIO_Init+0xc4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a29      	ldr	r2, [pc, #164]	; (8001590 <MX_GPIO_Init+0xc4>)
 80014ec:	f043 0304 	orr.w	r3, r3, #4
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b27      	ldr	r3, [pc, #156]	; (8001590 <MX_GPIO_Init+0xc4>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0304 	and.w	r3, r3, #4
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	4b23      	ldr	r3, [pc, #140]	; (8001590 <MX_GPIO_Init+0xc4>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a22      	ldr	r2, [pc, #136]	; (8001590 <MX_GPIO_Init+0xc4>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b20      	ldr	r3, [pc, #128]	; (8001590 <MX_GPIO_Init+0xc4>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	603b      	str	r3, [r7, #0]
 800151e:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <MX_GPIO_Init+0xc4>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a1b      	ldr	r2, [pc, #108]	; (8001590 <MX_GPIO_Init+0xc4>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b19      	ldr	r3, [pc, #100]	; (8001590 <MX_GPIO_Init+0xc4>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L_MOTOR_EN_Pin|R_MOTOR_EN_Pin|L_MOTOR_DIR_Pin|R_MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	f640 0107 	movw	r1, #2055	; 0x807
 800153c:	4815      	ldr	r0, [pc, #84]	; (8001594 <MX_GPIO_Init+0xc8>)
 800153e:	f001 fa85 	bl	8002a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	2120      	movs	r1, #32
 8001546:	4814      	ldr	r0, [pc, #80]	; (8001598 <MX_GPIO_Init+0xcc>)
 8001548:	f001 fa80 	bl	8002a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = L_MOTOR_EN_Pin|R_MOTOR_EN_Pin|L_MOTOR_DIR_Pin|R_MOTOR_DIR_Pin;
 800154c:	f640 0307 	movw	r3, #2055	; 0x807
 8001550:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001552:	2301      	movs	r3, #1
 8001554:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	2300      	movs	r3, #0
 800155c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155e:	f107 030c 	add.w	r3, r7, #12
 8001562:	4619      	mov	r1, r3
 8001564:	480b      	ldr	r0, [pc, #44]	; (8001594 <MX_GPIO_Init+0xc8>)
 8001566:	f001 f8dd 	bl	8002724 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800156a:	2320      	movs	r3, #32
 800156c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156e:	2301      	movs	r3, #1
 8001570:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001576:	2300      	movs	r3, #0
 8001578:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800157a:	f107 030c 	add.w	r3, r7, #12
 800157e:	4619      	mov	r1, r3
 8001580:	4805      	ldr	r0, [pc, #20]	; (8001598 <MX_GPIO_Init+0xcc>)
 8001582:	f001 f8cf 	bl	8002724 <HAL_GPIO_Init>

}
 8001586:	bf00      	nop
 8001588:	3720      	adds	r7, #32
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	40020800 	.word	0x40020800
 8001598:	40020000 	.word	0x40020000

0800159c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	e00b      	b.n	80015c6 <_write+0x2a>
		HAL_UART_Transmit(&huart2, (uint8_t *) ptr++, 1, HAL_MAX_DELAY);
 80015ae:	68b9      	ldr	r1, [r7, #8]
 80015b0:	1c4b      	adds	r3, r1, #1
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015b8:	2201      	movs	r2, #1
 80015ba:	4807      	ldr	r0, [pc, #28]	; (80015d8 <_write+0x3c>)
 80015bc:	f003 f845 	bl	800464a <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	3301      	adds	r3, #1
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbef      	blt.n	80015ae <_write+0x12>
	}
	return len;
 80015ce:	687b      	ldr	r3, [r7, #4]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000458 	.word	0x20000458

080015dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e2:	f000 fef7 	bl	80023d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e6:	f000 f86d 	bl	80016c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ea:	f7ff ff6f 	bl	80014cc <MX_GPIO_Init>
  MX_TIM1_Init();
 80015ee:	f000 fa29 	bl	8001a44 <MX_TIM1_Init>
  MX_TIM8_Init();
 80015f2:	f000 fbd9 	bl	8001da8 <MX_TIM8_Init>
  MX_TIM11_Init();
 80015f6:	f000 fc77 	bl	8001ee8 <MX_TIM11_Init>
  MX_TIM3_Init();
 80015fa:	f000 fac9 	bl	8001b90 <MX_TIM3_Init>
  MX_TIM7_Init();
 80015fe:	f000 fb9d 	bl	8001d3c <MX_TIM7_Init>
  MX_TIM2_Init();
 8001602:	f000 fa77 	bl	8001af4 <MX_TIM2_Init>
  MX_TIM6_Init();
 8001606:	f000 fb63 	bl	8001cd0 <MX_TIM6_Init>
  MX_TIM4_Init();
 800160a:	f000 fb15 	bl	8001c38 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800160e:	f000 fe45 	bl	800229c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Initializing propulsion system.\r\n");
 8001612:	4824      	ldr	r0, [pc, #144]	; (80016a4 <main+0xc8>)
 8001614:	f004 f8b6 	bl	8005784 <puts>
  propulsion_initialize();
 8001618:	f7ff feca 	bl	80013b0 <propulsion_initialize>

  printf("Enabling propulsion system.\r\n");
 800161c:	4822      	ldr	r0, [pc, #136]	; (80016a8 <main+0xcc>)
 800161e:	f004 f8b1 	bl	8005784 <puts>
  propulsion_enableMotors();
 8001622:	f7ff fefd 	bl	8001420 <propulsion_enableMotors>

  Bezier* b = bezier_new(0, 0, 100, 0, 0, 100, 100, 100, 30);
 8001626:	201e      	movs	r0, #30
 8001628:	eddf 3a20 	vldr	s7, [pc, #128]	; 80016ac <main+0xd0>
 800162c:	ed9f 3a1f 	vldr	s6, [pc, #124]	; 80016ac <main+0xd0>
 8001630:	eddf 2a1e 	vldr	s5, [pc, #120]	; 80016ac <main+0xd0>
 8001634:	ed9f 2a1e 	vldr	s4, [pc, #120]	; 80016b0 <main+0xd4>
 8001638:	eddf 1a1d 	vldr	s3, [pc, #116]	; 80016b0 <main+0xd4>
 800163c:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 80016ac <main+0xd0>
 8001640:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80016b0 <main+0xd4>
 8001644:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 80016b0 <main+0xd4>
 8001648:	f7ff fc4a 	bl	8000ee0 <bezier_new>
 800164c:	6078      	str	r0, [r7, #4]

  bezier_display(b);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff fce2 	bl	8001018 <bezier_display>

  float t = 0.25;
 8001654:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8001658:	603b      	str	r3, [r7, #0]

  printf("Ready?\r\n");
 800165a:	4816      	ldr	r0, [pc, #88]	; (80016b4 <main+0xd8>)
 800165c:	f004 f892 	bl	8005784 <puts>

  HAL_Delay(1000);
 8001660:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001664:	f000 ff28 	bl	80024b8 <HAL_Delay>

  printf("Batch start.\r\n");
 8001668:	4813      	ldr	r0, [pc, #76]	; (80016b8 <main+0xdc>)
 800166a:	f004 f88b 	bl	8005784 <puts>

  for (int i=0; i<10000000; i++) {
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	e007      	b.n	8001684 <main+0xa8>
	  bezier_deriv2(b, t);
 8001674:	ed97 0a00 	vldr	s0, [r7]
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff fdd8 	bl	800122e <bezier_deriv2>
  for (int i=0; i<10000000; i++) {
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	3301      	adds	r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4a0d      	ldr	r2, [pc, #52]	; (80016bc <main+0xe0>)
 8001688:	4293      	cmp	r3, r2
 800168a:	dbf3      	blt.n	8001674 <main+0x98>
  }

  printf("Batch stop.\r\n");
 800168c:	480c      	ldr	r0, [pc, #48]	; (80016c0 <main+0xe4>)
 800168e:	f004 f879 	bl	8005784 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	60bb      	str	r3, [r7, #8]

  while (1) {
	  count++;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	3301      	adds	r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
	  HAL_Delay(100);
 800169c:	2064      	movs	r0, #100	; 0x64
 800169e:	f000 ff0b 	bl	80024b8 <HAL_Delay>
	  count++;
 80016a2:	e7f8      	b.n	8001696 <main+0xba>
 80016a4:	08007748 	.word	0x08007748
 80016a8:	0800776c 	.word	0x0800776c
 80016ac:	42c80000 	.word	0x42c80000
 80016b0:	00000000 	.word	0x00000000
 80016b4:	0800778c 	.word	0x0800778c
 80016b8:	08007794 	.word	0x08007794
 80016bc:	00989680 	.word	0x00989680
 80016c0:	080077a4 	.word	0x080077a4

080016c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b094      	sub	sp, #80	; 0x50
 80016c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	2234      	movs	r2, #52	; 0x34
 80016d0:	2100      	movs	r1, #0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f003 fab4 	bl	8004c40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d8:	f107 0308 	add.w	r3, r7, #8
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e8:	2300      	movs	r3, #0
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	4b2d      	ldr	r3, [pc, #180]	; (80017a4 <SystemClock_Config+0xe0>)
 80016ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f0:	4a2c      	ldr	r2, [pc, #176]	; (80017a4 <SystemClock_Config+0xe0>)
 80016f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f6:	6413      	str	r3, [r2, #64]	; 0x40
 80016f8:	4b2a      	ldr	r3, [pc, #168]	; (80017a4 <SystemClock_Config+0xe0>)
 80016fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001704:	2300      	movs	r3, #0
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <SystemClock_Config+0xe4>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a26      	ldr	r2, [pc, #152]	; (80017a8 <SystemClock_Config+0xe4>)
 800170e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	4b24      	ldr	r3, [pc, #144]	; (80017a8 <SystemClock_Config+0xe4>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800171c:	603b      	str	r3, [r7, #0]
 800171e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001720:	2302      	movs	r3, #2
 8001722:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001724:	2301      	movs	r3, #1
 8001726:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001728:	2310      	movs	r3, #16
 800172a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800172c:	2302      	movs	r3, #2
 800172e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001730:	2300      	movs	r3, #0
 8001732:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001734:	2310      	movs	r3, #16
 8001736:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001738:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800173c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800173e:	2302      	movs	r3, #2
 8001740:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001742:	2302      	movs	r3, #2
 8001744:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001746:	2302      	movs	r3, #2
 8001748:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800174a:	f107 031c 	add.w	r3, r7, #28
 800174e:	4618      	mov	r0, r3
 8001750:	f001 fcb2 	bl	80030b8 <HAL_RCC_OscConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800175a:	f000 f827 	bl	80017ac <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800175e:	f001 f98f 	bl	8002a80 <HAL_PWREx_EnableOverDrive>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001768:	f000 f820 	bl	80017ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800176c:	230f      	movs	r3, #15
 800176e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001770:	2302      	movs	r3, #2
 8001772:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001774:	2300      	movs	r3, #0
 8001776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001778:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800177c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800177e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001782:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001784:	f107 0308 	add.w	r3, r7, #8
 8001788:	2105      	movs	r1, #5
 800178a:	4618      	mov	r0, r3
 800178c:	f001 f9c8 	bl	8002b20 <HAL_RCC_ClockConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001796:	f000 f809 	bl	80017ac <Error_Handler>
  }
}
 800179a:	bf00      	nop
 800179c:	3750      	adds	r7, #80	; 0x50
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40007000 	.word	0x40007000

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("A runtime error occurred.\r\n");
 80017b4:	4801      	ldr	r0, [pc, #4]	; (80017bc <Error_Handler+0x10>)
 80017b6:	f003 ffe5 	bl	8005784 <puts>
  while (1) {
 80017ba:	e7fe      	b.n	80017ba <Error_Handler+0xe>
 80017bc:	080077b4 	.word	0x080077b4

080017c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <HAL_MspInit+0x4c>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ce:	4a0f      	ldr	r2, [pc, #60]	; (800180c <HAL_MspInit+0x4c>)
 80017d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d4:	6453      	str	r3, [r2, #68]	; 0x44
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <HAL_MspInit+0x4c>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	603b      	str	r3, [r7, #0]
 80017e6:	4b09      	ldr	r3, [pc, #36]	; (800180c <HAL_MspInit+0x4c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	4a08      	ldr	r2, [pc, #32]	; (800180c <HAL_MspInit+0x4c>)
 80017ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f0:	6413      	str	r3, [r2, #64]	; 0x40
 80017f2:	4b06      	ldr	r3, [pc, #24]	; (800180c <HAL_MspInit+0x4c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40023800 	.word	0x40023800

08001810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001814:	e7fe      	b.n	8001814 <NMI_Handler+0x4>
	...

08001818 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printf("A hard fault occurred.\r\n");
 800181c:	4801      	ldr	r0, [pc, #4]	; (8001824 <HardFault_Handler+0xc>)
 800181e:	f003 ffb1 	bl	8005784 <puts>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001822:	e7fe      	b.n	8001822 <HardFault_Handler+0xa>
 8001824:	080077d0 	.word	0x080077d0

08001828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  printf("A memory management fault occurred.\r\n");
 800182c:	4801      	ldr	r0, [pc, #4]	; (8001834 <MemManage_Handler+0xc>)
 800182e:	f003 ffa9 	bl	8005784 <puts>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001832:	e7fe      	b.n	8001832 <MemManage_Handler+0xa>
 8001834:	080077e8 	.word	0x080077e8

08001838 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183c:	e7fe      	b.n	800183c <BusFault_Handler+0x4>

0800183e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <UsageFault_Handler+0x4>

08001844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001872:	f000 fe01 	bl	8002478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <TIM2_IRQHandler+0x10>)
 8001882:	f002 f805 	bl	8003890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200003c8 	.word	0x200003c8

08001890 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001894:	4802      	ldr	r0, [pc, #8]	; (80018a0 <TIM4_IRQHandler+0x10>)
 8001896:	f001 fffb 	bl	8003890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000260 	.word	0x20000260

080018a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <TIM6_DAC_IRQHandler+0x10>)
 80018aa:	f001 fff1 	bl	8003890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000338 	.word	0x20000338

080018b8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <TIM7_IRQHandler+0x10>)
 80018be:	f001 ffe7 	bl	8003890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000410 	.word	0x20000410

080018cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
	return 1;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <_kill>:

int _kill(int pid, int sig)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018e6:	f003 f979 	bl	8004bdc <__errno>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2216      	movs	r2, #22
 80018ee:	601a      	str	r2, [r3, #0]
	return -1;
 80018f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <_exit>:

void _exit (int status)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001904:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ffe7 	bl	80018dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800190e:	e7fe      	b.n	800190e <_exit+0x12>

08001910 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	e00a      	b.n	8001938 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001922:	f3af 8000 	nop.w
 8001926:	4601      	mov	r1, r0
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	1c5a      	adds	r2, r3, #1
 800192c:	60ba      	str	r2, [r7, #8]
 800192e:	b2ca      	uxtb	r2, r1
 8001930:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	3301      	adds	r3, #1
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	429a      	cmp	r2, r3
 800193e:	dbf0      	blt.n	8001922 <_read+0x12>
	}

return len;
 8001940:	687b      	ldr	r3, [r7, #4]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <_close>:
	}
	return len;
}

int _close(int file)
{
 800194a:	b480      	push	{r7}
 800194c:	b083      	sub	sp, #12
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
	return -1;
 8001952:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001956:	4618      	mov	r0, r3
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001962:	b480      	push	{r7}
 8001964:	b083      	sub	sp, #12
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
 800196a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001972:	605a      	str	r2, [r3, #4]
	return 0;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <_isatty>:

int _isatty(int file)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
	return 1;
 800198a:	2301      	movs	r3, #1
}
 800198c:	4618      	mov	r0, r3
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
	return 0;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3714      	adds	r7, #20
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
	...

080019b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019bc:	4a14      	ldr	r2, [pc, #80]	; (8001a10 <_sbrk+0x5c>)
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <_sbrk+0x60>)
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019c8:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <_sbrk+0x64>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d102      	bne.n	80019d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019d0:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <_sbrk+0x64>)
 80019d2:	4a12      	ldr	r2, [pc, #72]	; (8001a1c <_sbrk+0x68>)
 80019d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <_sbrk+0x64>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d207      	bcs.n	80019f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019e4:	f003 f8fa 	bl	8004bdc <__errno>
 80019e8:	4603      	mov	r3, r0
 80019ea:	220c      	movs	r2, #12
 80019ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019f2:	e009      	b.n	8001a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019f4:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <_sbrk+0x64>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019fa:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <_sbrk+0x64>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	4a05      	ldr	r2, [pc, #20]	; (8001a18 <_sbrk+0x64>)
 8001a04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a06:	68fb      	ldr	r3, [r7, #12]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20020000 	.word	0x20020000
 8001a14:	00000400 	.word	0x00000400
 8001a18:	200001f8 	.word	0x200001f8
 8001a1c:	200004b0 	.word	0x200004b0

08001a20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <SystemInit+0x20>)
 8001a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a2a:	4a05      	ldr	r2, [pc, #20]	; (8001a40 <SystemInit+0x20>)
 8001a2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	; 0x30
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a4a:	f107 030c 	add.w	r3, r7, #12
 8001a4e:	2224      	movs	r2, #36	; 0x24
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f003 f8f4 	bl	8004c40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a60:	4b22      	ldr	r3, [pc, #136]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a62:	4a23      	ldr	r2, [pc, #140]	; (8001af0 <MX_TIM1_Init+0xac>)
 8001a64:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a66:	4b21      	ldr	r3, [pc, #132]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6c:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a72:	4b1e      	ldr	r3, [pc, #120]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a78:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a86:	4b19      	ldr	r3, [pc, #100]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a90:	2300      	movs	r3, #0
 8001a92:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a94:	2301      	movs	r3, #1
 8001a96:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001a9c:	230a      	movs	r3, #10
 8001a9e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480d      	ldr	r0, [pc, #52]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001ab8:	f001 fe44 	bl	8003744 <HAL_TIM_Encoder_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001ac2:	f7ff fe73 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4806      	ldr	r0, [pc, #24]	; (8001aec <MX_TIM1_Init+0xa8>)
 8001ad4:	f002 fc8a 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001ade:	f7ff fe65 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	3730      	adds	r7, #48	; 0x30
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000380 	.word	0x20000380
 8001af0:	40010000 	.word	0x40010000

08001af4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afa:	f107 0308 	add.w	r3, r7, #8
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b08:	463b      	mov	r3, r7
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b10:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2686;
 8001b18:	4b1c      	ldr	r3, [pc, #112]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b1a:	f640 227e 	movw	r2, #2686	; 0xa7e
 8001b1e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b20:	4b1a      	ldr	r3, [pc, #104]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001b26:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b17      	ldr	r3, [pc, #92]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b3a:	4814      	ldr	r0, [pc, #80]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b3c:	f001 fd5a 	bl	80035f4 <HAL_TIM_Base_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b46:	f7ff fe31 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b50:	f107 0308 	add.w	r3, r7, #8
 8001b54:	4619      	mov	r1, r3
 8001b56:	480d      	ldr	r0, [pc, #52]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b58:	f002 f864 	bl	8003c24 <HAL_TIM_ConfigClockSource>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b62:	f7ff fe23 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b66:	2300      	movs	r3, #0
 8001b68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b6e:	463b      	mov	r3, r7
 8001b70:	4619      	mov	r1, r3
 8001b72:	4806      	ldr	r0, [pc, #24]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b74:	f002 fc3a 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b7e:	f7ff fe15 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	3718      	adds	r7, #24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200003c8 	.word	0x200003c8

08001b90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08c      	sub	sp, #48	; 0x30
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b96:	f107 030c 	add.w	r3, r7, #12
 8001b9a:	2224      	movs	r2, #36	; 0x24
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 f84e 	bl	8004c40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bac:	4b20      	ldr	r3, [pc, #128]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bae:	4a21      	ldr	r2, [pc, #132]	; (8001c34 <MX_TIM3_Init+0xa4>)
 8001bb0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bc4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc6:	4b1a      	ldr	r3, [pc, #104]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bcc:	4b18      	ldr	r3, [pc, #96]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001be6:	2300      	movs	r3, #0
 8001be8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bea:	2301      	movs	r3, #1
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	480c      	ldr	r0, [pc, #48]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001bfe:	f001 fda1 	bl	8003744 <HAL_TIM_Encoder_Init>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c08:	f7ff fdd0 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c14:	1d3b      	adds	r3, r7, #4
 8001c16:	4619      	mov	r1, r3
 8001c18:	4805      	ldr	r0, [pc, #20]	; (8001c30 <MX_TIM3_Init+0xa0>)
 8001c1a:	f002 fbe7 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c24:	f7ff fdc2 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c28:	bf00      	nop
 8001c2a:	3730      	adds	r7, #48	; 0x30
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	200002a8 	.word	0x200002a8
 8001c34:	40000400 	.word	0x40000400

08001c38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c4c:	463b      	mov	r3, r7
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c54:	4b1c      	ldr	r3, [pc, #112]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c56:	4a1d      	ldr	r2, [pc, #116]	; (8001ccc <MX_TIM4_Init+0x94>)
 8001c58:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001c5a:	4b1b      	ldr	r3, [pc, #108]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c60:	4b19      	ldr	r3, [pc, #100]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 90;
 8001c66:	4b18      	ldr	r3, [pc, #96]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c68:	225a      	movs	r2, #90	; 0x5a
 8001c6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6c:	4b16      	ldr	r3, [pc, #88]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c78:	4813      	ldr	r0, [pc, #76]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c7a:	f001 fcbb 	bl	80035f4 <HAL_TIM_Base_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001c84:	f7ff fd92 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c8e:	f107 0308 	add.w	r3, r7, #8
 8001c92:	4619      	mov	r1, r3
 8001c94:	480c      	ldr	r0, [pc, #48]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001c96:	f001 ffc5 	bl	8003c24 <HAL_TIM_ConfigClockSource>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001ca0:	f7ff fd84 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cac:	463b      	mov	r3, r7
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <MX_TIM4_Init+0x90>)
 8001cb2:	f002 fb9b 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001cbc:	f7ff fd76 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cc0:	bf00      	nop
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000260 	.word	0x20000260
 8001ccc:	40000800 	.word	0x40000800

08001cd0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd6:	463b      	mov	r3, r7
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001cde:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001ce0:	4a15      	ldr	r2, [pc, #84]	; (8001d38 <MX_TIM6_Init+0x68>)
 8001ce2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8999;
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001ce6:	f242 3227 	movw	r2, #8999	; 0x2327
 8001cea:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cec:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8001cf2:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001cf4:	2263      	movs	r2, #99	; 0x63
 8001cf6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cfe:	480d      	ldr	r0, [pc, #52]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001d00:	f001 fc78 	bl	80035f4 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001d0a:	f7ff fd4f 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d16:	463b      	mov	r3, r7
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4806      	ldr	r0, [pc, #24]	; (8001d34 <MX_TIM6_Init+0x64>)
 8001d1c:	f002 fb66 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001d26:	f7ff fd41 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000338 	.word	0x20000338
 8001d38:	40001000 	.word	0x40001000

08001d3c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d42:	463b      	mov	r3, r7
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001d4a:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d4c:	4a15      	ldr	r2, [pc, #84]	; (8001da4 <MX_TIM7_Init+0x68>)
 8001d4e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8999;
 8001d50:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d52:	f242 3227 	movw	r2, #8999	; 0x2327
 8001d56:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d58:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8001d5e:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d60:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d64:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001d6c:	480c      	ldr	r0, [pc, #48]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d6e:	f001 fc41 	bl	80035f4 <HAL_TIM_Base_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001d78:	f7ff fd18 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d80:	2300      	movs	r3, #0
 8001d82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001d84:	463b      	mov	r3, r7
 8001d86:	4619      	mov	r1, r3
 8001d88:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_TIM7_Init+0x64>)
 8001d8a:	f002 fb2f 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001d94:	f7ff fd0a 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000410 	.word	0x20000410
 8001da4:	40001400 	.word	0x40001400

08001da8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b096      	sub	sp, #88	; 0x58
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dbc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	605a      	str	r2, [r3, #4]
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	60da      	str	r2, [r3, #12]
 8001dd4:	611a      	str	r2, [r3, #16]
 8001dd6:	615a      	str	r2, [r3, #20]
 8001dd8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	2220      	movs	r2, #32
 8001dde:	2100      	movs	r1, #0
 8001de0:	4618      	mov	r0, r3
 8001de2:	f002 ff2d 	bl	8004c40 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001de6:	4b3e      	ldr	r3, [pc, #248]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001de8:	4a3e      	ldr	r2, [pc, #248]	; (8001ee4 <MX_TIM8_Init+0x13c>)
 8001dea:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 179;
 8001dec:	4b3c      	ldr	r3, [pc, #240]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001dee:	22b3      	movs	r2, #179	; 0xb3
 8001df0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df2:	4b3b      	ldr	r3, [pc, #236]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8001df8:	4b39      	ldr	r3, [pc, #228]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001dfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001dfe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e00:	4b37      	ldr	r3, [pc, #220]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001e06:	4b36      	ldr	r3, [pc, #216]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0c:	4b34      	ldr	r3, [pc, #208]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001e12:	4833      	ldr	r0, [pc, #204]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e14:	f001 fbee 	bl	80035f4 <HAL_TIM_Base_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001e1e:	f7ff fcc5 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e26:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001e28:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	482c      	ldr	r0, [pc, #176]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e30:	f001 fef8 	bl	8003c24 <HAL_TIM_ConfigClockSource>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001e3a:	f7ff fcb7 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001e3e:	4828      	ldr	r0, [pc, #160]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e40:	f001 fc27 	bl	8003692 <HAL_TIM_PWM_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001e4a:	f7ff fcaf 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001e56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4820      	ldr	r0, [pc, #128]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e5e:	f002 fac5 	bl	80043ec <HAL_TIMEx_MasterConfigSynchronization>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001e68:	f7ff fca0 	bl	80017ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e6c:	2360      	movs	r3, #96	; 0x60
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8001e70:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e76:	2300      	movs	r3, #0
 8001e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e82:	2300      	movs	r3, #0
 8001e84:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4814      	ldr	r0, [pc, #80]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001e90:	f001 fe06 	bl	8003aa0 <HAL_TIM_PWM_ConfigChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001e9a:	f7ff fc87 	bl	80017ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eb6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001ebc:	1d3b      	adds	r3, r7, #4
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4807      	ldr	r0, [pc, #28]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001ec2:	f002 fb0f 	bl	80044e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001ecc:	f7ff fc6e 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001ed0:	4803      	ldr	r0, [pc, #12]	; (8001ee0 <MX_TIM8_Init+0x138>)
 8001ed2:	f000 f97f 	bl	80021d4 <HAL_TIM_MspPostInit>

}
 8001ed6:	bf00      	nop
 8001ed8:	3758      	adds	r7, #88	; 0x58
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000218 	.word	0x20000218
 8001ee4:	40010400 	.word	0x40010400

08001ee8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b088      	sub	sp, #32
 8001eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
 8001efc:	615a      	str	r2, [r3, #20]
 8001efe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001f00:	4b1e      	ldr	r3, [pc, #120]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f02:	4a1f      	ldr	r2, [pc, #124]	; (8001f80 <MX_TIM11_Init+0x98>)
 8001f04:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 179;
 8001f06:	4b1d      	ldr	r3, [pc, #116]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f08:	22b3      	movs	r2, #179	; 0xb3
 8001f0a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f0c:	4b1b      	ldr	r3, [pc, #108]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000;
 8001f12:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f18:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1a:	4b18      	ldr	r3, [pc, #96]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f20:	4b16      	ldr	r3, [pc, #88]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001f26:	4815      	ldr	r0, [pc, #84]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f28:	f001 fb64 	bl	80035f4 <HAL_TIM_Base_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8001f32:	f7ff fc3b 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8001f36:	4811      	ldr	r0, [pc, #68]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f38:	f001 fbab 	bl	8003692 <HAL_TIM_PWM_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8001f42:	f7ff fc33 	bl	80017ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f46:	2360      	movs	r3, #96	; 0x60
 8001f48:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	2200      	movs	r2, #0
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4807      	ldr	r0, [pc, #28]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f5e:	f001 fd9f 	bl	8003aa0 <HAL_TIM_PWM_ConfigChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8001f68:	f7ff fc20 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8001f6c:	4803      	ldr	r0, [pc, #12]	; (8001f7c <MX_TIM11_Init+0x94>)
 8001f6e:	f000 f931 	bl	80021d4 <HAL_TIM_MspPostInit>

}
 8001f72:	bf00      	nop
 8001f74:	3720      	adds	r7, #32
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200002f0 	.word	0x200002f0
 8001f80:	40014800 	.word	0x40014800

08001f84 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08c      	sub	sp, #48	; 0x30
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a32      	ldr	r2, [pc, #200]	; (800206c <HAL_TIM_Encoder_MspInit+0xe8>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d12d      	bne.n	8002002 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	4b31      	ldr	r3, [pc, #196]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	4a30      	ldr	r2, [pc, #192]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fb6:	4b2e      	ldr	r3, [pc, #184]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	4b2a      	ldr	r3, [pc, #168]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	4a29      	ldr	r2, [pc, #164]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd2:	4b27      	ldr	r3, [pc, #156]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fde:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 031c 	add.w	r3, r7, #28
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	481e      	ldr	r0, [pc, #120]	; (8002074 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ffc:	f000 fb92 	bl	8002724 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002000:	e030      	b.n	8002064 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM3)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d12b      	bne.n	8002064 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800200c:	2300      	movs	r3, #0
 800200e:	613b      	str	r3, [r7, #16]
 8002010:	4b17      	ldr	r3, [pc, #92]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	4a16      	ldr	r2, [pc, #88]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8002016:	f043 0302 	orr.w	r3, r3, #2
 800201a:	6413      	str	r3, [r2, #64]	; 0x40
 800201c:	4b14      	ldr	r3, [pc, #80]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 800201e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	613b      	str	r3, [r7, #16]
 8002026:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002028:	2300      	movs	r3, #0
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	4b10      	ldr	r3, [pc, #64]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 800202e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002030:	4a0f      	ldr	r2, [pc, #60]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	6313      	str	r3, [r2, #48]	; 0x30
 8002038:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <HAL_TIM_Encoder_MspInit+0xec>)
 800203a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203c:	f003 0301 	and.w	r3, r3, #1
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002044:	23c0      	movs	r3, #192	; 0xc0
 8002046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002054:	2302      	movs	r3, #2
 8002056:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	4619      	mov	r1, r3
 800205e:	4805      	ldr	r0, [pc, #20]	; (8002074 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002060:	f000 fb60 	bl	8002724 <HAL_GPIO_Init>
}
 8002064:	bf00      	nop
 8002066:	3730      	adds	r7, #48	; 0x30
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40010000 	.word	0x40010000
 8002070:	40023800 	.word	0x40023800
 8002074:	40020000 	.word	0x40020000
 8002078:	40000400 	.word	0x40000400

0800207c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800208c:	d116      	bne.n	80020bc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
 8002092:	4b4a      	ldr	r3, [pc, #296]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	4a49      	ldr	r2, [pc, #292]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6413      	str	r3, [r2, #64]	; 0x40
 800209e:	4b47      	ldr	r3, [pc, #284]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	61fb      	str	r3, [r7, #28]
 80020a8:	69fb      	ldr	r3, [r7, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2100      	movs	r1, #0
 80020ae:	201c      	movs	r0, #28
 80020b0:	f000 fb01 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020b4:	201c      	movs	r0, #28
 80020b6:	f000 fb1a 	bl	80026ee <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80020ba:	e07a      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x136>
  else if(tim_baseHandle->Instance==TIM4)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a3f      	ldr	r2, [pc, #252]	; (80021c0 <HAL_TIM_Base_MspInit+0x144>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d116      	bne.n	80020f4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
 80020ca:	4b3c      	ldr	r3, [pc, #240]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	4a3b      	ldr	r2, [pc, #236]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	6413      	str	r3, [r2, #64]	; 0x40
 80020d6:	4b39      	ldr	r3, [pc, #228]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	61bb      	str	r3, [r7, #24]
 80020e0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80020e2:	2200      	movs	r2, #0
 80020e4:	2100      	movs	r1, #0
 80020e6:	201e      	movs	r0, #30
 80020e8:	f000 fae5 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80020ec:	201e      	movs	r0, #30
 80020ee:	f000 fafe 	bl	80026ee <HAL_NVIC_EnableIRQ>
}
 80020f2:	e05e      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x136>
  else if(tim_baseHandle->Instance==TIM6)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a32      	ldr	r2, [pc, #200]	; (80021c4 <HAL_TIM_Base_MspInit+0x148>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d116      	bne.n	800212c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	4b2e      	ldr	r3, [pc, #184]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	4a2d      	ldr	r2, [pc, #180]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002108:	f043 0310 	orr.w	r3, r3, #16
 800210c:	6413      	str	r3, [r2, #64]	; 0x40
 800210e:	4b2b      	ldr	r3, [pc, #172]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	2036      	movs	r0, #54	; 0x36
 8002120:	f000 fac9 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002124:	2036      	movs	r0, #54	; 0x36
 8002126:	f000 fae2 	bl	80026ee <HAL_NVIC_EnableIRQ>
}
 800212a:	e042      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x136>
  else if(tim_baseHandle->Instance==TIM7)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a25      	ldr	r2, [pc, #148]	; (80021c8 <HAL_TIM_Base_MspInit+0x14c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d116      	bne.n	8002164 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	4a1f      	ldr	r2, [pc, #124]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002140:	f043 0320 	orr.w	r3, r3, #32
 8002144:	6413      	str	r3, [r2, #64]	; 0x40
 8002146:	4b1d      	ldr	r3, [pc, #116]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f003 0320 	and.w	r3, r3, #32
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	2102      	movs	r1, #2
 8002156:	2037      	movs	r0, #55	; 0x37
 8002158:	f000 faad 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800215c:	2037      	movs	r0, #55	; 0x37
 800215e:	f000 fac6 	bl	80026ee <HAL_NVIC_EnableIRQ>
}
 8002162:	e026      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x136>
  else if(tim_baseHandle->Instance==TIM8)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a18      	ldr	r2, [pc, #96]	; (80021cc <HAL_TIM_Base_MspInit+0x150>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d10e      	bne.n	800218c <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	4b12      	ldr	r3, [pc, #72]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002176:	4a11      	ldr	r2, [pc, #68]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	6453      	str	r3, [r2, #68]	; 0x44
 800217e:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 8002180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
}
 800218a:	e012      	b.n	80021b2 <HAL_TIM_Base_MspInit+0x136>
  else if(tim_baseHandle->Instance==TIM11)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0f      	ldr	r2, [pc, #60]	; (80021d0 <HAL_TIM_Base_MspInit+0x154>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d10d      	bne.n	80021b2 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	4a07      	ldr	r2, [pc, #28]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 80021a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a4:	6453      	str	r3, [r2, #68]	; 0x44
 80021a6:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_TIM_Base_MspInit+0x140>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]
}
 80021b2:	bf00      	nop
 80021b4:	3720      	adds	r7, #32
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40000800 	.word	0x40000800
 80021c4:	40001000 	.word	0x40001000
 80021c8:	40001400 	.word	0x40001400
 80021cc:	40010400 	.word	0x40010400
 80021d0:	40014800 	.word	0x40014800

080021d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08a      	sub	sp, #40	; 0x28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a25      	ldr	r2, [pc, #148]	; (8002288 <HAL_TIM_MspPostInit+0xb4>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d11f      	bne.n	8002236 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
 80021fa:	4b24      	ldr	r3, [pc, #144]	; (800228c <HAL_TIM_MspPostInit+0xb8>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	4a23      	ldr	r2, [pc, #140]	; (800228c <HAL_TIM_MspPostInit+0xb8>)
 8002200:	f043 0304 	orr.w	r3, r3, #4
 8002204:	6313      	str	r3, [r2, #48]	; 0x30
 8002206:	4b21      	ldr	r3, [pc, #132]	; (800228c <HAL_TIM_MspPostInit+0xb8>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	f003 0304 	and.w	r3, r3, #4
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002218:	2302      	movs	r3, #2
 800221a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002224:	2303      	movs	r3, #3
 8002226:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	4619      	mov	r1, r3
 800222e:	4818      	ldr	r0, [pc, #96]	; (8002290 <HAL_TIM_MspPostInit+0xbc>)
 8002230:	f000 fa78 	bl	8002724 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8002234:	e023      	b.n	800227e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM11)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a16      	ldr	r2, [pc, #88]	; (8002294 <HAL_TIM_MspPostInit+0xc0>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d11e      	bne.n	800227e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	4b11      	ldr	r3, [pc, #68]	; (800228c <HAL_TIM_MspPostInit+0xb8>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	4a10      	ldr	r2, [pc, #64]	; (800228c <HAL_TIM_MspPostInit+0xb8>)
 800224a:	f043 0302 	orr.w	r3, r3, #2
 800224e:	6313      	str	r3, [r2, #48]	; 0x30
 8002250:	4b0e      	ldr	r3, [pc, #56]	; (800228c <HAL_TIM_MspPostInit+0xb8>)
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800225c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002262:	2302      	movs	r3, #2
 8002264:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226a:	2300      	movs	r3, #0
 800226c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800226e:	2303      	movs	r3, #3
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	4807      	ldr	r0, [pc, #28]	; (8002298 <HAL_TIM_MspPostInit+0xc4>)
 800227a:	f000 fa53 	bl	8002724 <HAL_GPIO_Init>
}
 800227e:	bf00      	nop
 8002280:	3728      	adds	r7, #40	; 0x28
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40010400 	.word	0x40010400
 800228c:	40023800 	.word	0x40023800
 8002290:	40020800 	.word	0x40020800
 8002294:	40014800 	.word	0x40014800
 8002298:	40020400 	.word	0x40020400

0800229c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022a0:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022a2:	4a12      	ldr	r2, [pc, #72]	; (80022ec <MX_USART2_UART_Init+0x50>)
 80022a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022a6:	4b10      	ldr	r3, [pc, #64]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022c0:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022c2:	220c      	movs	r2, #12
 80022c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022d2:	4805      	ldr	r0, [pc, #20]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022d4:	f002 f96c 	bl	80045b0 <HAL_UART_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022de:	f7ff fa65 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000458 	.word	0x20000458
 80022ec:	40004400 	.word	0x40004400

080022f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	; 0x28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0314 	add.w	r3, r7, #20
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a19      	ldr	r2, [pc, #100]	; (8002374 <HAL_UART_MspInit+0x84>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d12b      	bne.n	800236a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	4b18      	ldr	r3, [pc, #96]	; (8002378 <HAL_UART_MspInit+0x88>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	4a17      	ldr	r2, [pc, #92]	; (8002378 <HAL_UART_MspInit+0x88>)
 800231c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002320:	6413      	str	r3, [r2, #64]	; 0x40
 8002322:	4b15      	ldr	r3, [pc, #84]	; (8002378 <HAL_UART_MspInit+0x88>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	4b11      	ldr	r3, [pc, #68]	; (8002378 <HAL_UART_MspInit+0x88>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a10      	ldr	r2, [pc, #64]	; (8002378 <HAL_UART_MspInit+0x88>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <HAL_UART_MspInit+0x88>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800234a:	230c      	movs	r3, #12
 800234c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234e:	2302      	movs	r3, #2
 8002350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002356:	2303      	movs	r3, #3
 8002358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800235a:	2307      	movs	r3, #7
 800235c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235e:	f107 0314 	add.w	r3, r7, #20
 8002362:	4619      	mov	r1, r3
 8002364:	4805      	ldr	r0, [pc, #20]	; (800237c <HAL_UART_MspInit+0x8c>)
 8002366:	f000 f9dd 	bl	8002724 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800236a:	bf00      	nop
 800236c:	3728      	adds	r7, #40	; 0x28
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40004400 	.word	0x40004400
 8002378:	40023800 	.word	0x40023800
 800237c:	40020000 	.word	0x40020000

08002380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002380:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002384:	480d      	ldr	r0, [pc, #52]	; (80023bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002386:	490e      	ldr	r1, [pc, #56]	; (80023c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002388:	4a0e      	ldr	r2, [pc, #56]	; (80023c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800238a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800238c:	e002      	b.n	8002394 <LoopCopyDataInit>

0800238e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800238e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002392:	3304      	adds	r3, #4

08002394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002398:	d3f9      	bcc.n	800238e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239a:	4a0b      	ldr	r2, [pc, #44]	; (80023c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800239c:	4c0b      	ldr	r4, [pc, #44]	; (80023cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800239e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a0:	e001      	b.n	80023a6 <LoopFillZerobss>

080023a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a4:	3204      	adds	r2, #4

080023a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a8:	d3fb      	bcc.n	80023a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023aa:	f7ff fb39 	bl	8001a20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ae:	f002 fc1b 	bl	8004be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023b2:	f7ff f913 	bl	80015dc <main>
  bx  lr    
 80023b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80023c4:	08007c1c 	.word	0x08007c1c
  ldr r2, =_sbss
 80023c8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80023cc:	200004b0 	.word	0x200004b0

080023d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d0:	e7fe      	b.n	80023d0 <ADC_IRQHandler>
	...

080023d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023d8:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <HAL_Init+0x40>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0d      	ldr	r2, [pc, #52]	; (8002414 <HAL_Init+0x40>)
 80023de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <HAL_Init+0x40>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a0a      	ldr	r2, [pc, #40]	; (8002414 <HAL_Init+0x40>)
 80023ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <HAL_Init+0x40>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a07      	ldr	r2, [pc, #28]	; (8002414 <HAL_Init+0x40>)
 80023f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023fc:	2003      	movs	r0, #3
 80023fe:	f000 f94f 	bl	80026a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002402:	2000      	movs	r0, #0
 8002404:	f000 f808 	bl	8002418 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002408:	f7ff f9da 	bl	80017c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40023c00 	.word	0x40023c00

08002418 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002420:	4b12      	ldr	r3, [pc, #72]	; (800246c <HAL_InitTick+0x54>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b12      	ldr	r3, [pc, #72]	; (8002470 <HAL_InitTick+0x58>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	4619      	mov	r1, r3
 800242a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800242e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002432:	fbb2 f3f3 	udiv	r3, r2, r3
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f967 	bl	800270a <HAL_SYSTICK_Config>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e00e      	b.n	8002464 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b0f      	cmp	r3, #15
 800244a:	d80a      	bhi.n	8002462 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800244c:	2200      	movs	r2, #0
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002454:	f000 f92f 	bl	80026b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002458:	4a06      	ldr	r2, [pc, #24]	; (8002474 <HAL_InitTick+0x5c>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	e000      	b.n	8002464 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
}
 8002464:	4618      	mov	r0, r3
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000000 	.word	0x20000000
 8002470:	20000008 	.word	0x20000008
 8002474:	20000004 	.word	0x20000004

08002478 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800247c:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_IncTick+0x20>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	461a      	mov	r2, r3
 8002482:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_IncTick+0x24>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4413      	add	r3, r2
 8002488:	4a04      	ldr	r2, [pc, #16]	; (800249c <HAL_IncTick+0x24>)
 800248a:	6013      	str	r3, [r2, #0]
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	20000008 	.word	0x20000008
 800249c:	2000049c 	.word	0x2000049c

080024a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return uwTick;
 80024a4:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <HAL_GetTick+0x14>)
 80024a6:	681b      	ldr	r3, [r3, #0]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	2000049c 	.word	0x2000049c

080024b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c0:	f7ff ffee 	bl	80024a0 <HAL_GetTick>
 80024c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024d0:	d005      	beq.n	80024de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d2:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <HAL_Delay+0x44>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4413      	add	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024de:	bf00      	nop
 80024e0:	f7ff ffde 	bl	80024a0 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d8f7      	bhi.n	80024e0 <HAL_Delay+0x28>
  {
  }
}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000008 	.word	0x20000008

08002500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <__NVIC_SetPriorityGrouping+0x44>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800251c:	4013      	ands	r3, r2
 800251e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002528:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800252c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002532:	4a04      	ldr	r2, [pc, #16]	; (8002544 <__NVIC_SetPriorityGrouping+0x44>)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	60d3      	str	r3, [r2, #12]
}
 8002538:	bf00      	nop
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800254c:	4b04      	ldr	r3, [pc, #16]	; (8002560 <__NVIC_GetPriorityGrouping+0x18>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	f003 0307 	and.w	r3, r3, #7
}
 8002556:	4618      	mov	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	2b00      	cmp	r3, #0
 8002574:	db0b      	blt.n	800258e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	f003 021f 	and.w	r2, r3, #31
 800257c:	4907      	ldr	r1, [pc, #28]	; (800259c <__NVIC_EnableIRQ+0x38>)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	2001      	movs	r0, #1
 8002586:	fa00 f202 	lsl.w	r2, r0, r2
 800258a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000e100 	.word	0xe000e100

080025a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	db0a      	blt.n	80025ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	490c      	ldr	r1, [pc, #48]	; (80025ec <__NVIC_SetPriority+0x4c>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	0112      	lsls	r2, r2, #4
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	440b      	add	r3, r1
 80025c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c8:	e00a      	b.n	80025e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4908      	ldr	r1, [pc, #32]	; (80025f0 <__NVIC_SetPriority+0x50>)
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	3b04      	subs	r3, #4
 80025d8:	0112      	lsls	r2, r2, #4
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	440b      	add	r3, r1
 80025de:	761a      	strb	r2, [r3, #24]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000e100 	.word	0xe000e100
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	; 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f1c3 0307 	rsb	r3, r3, #7
 800260e:	2b04      	cmp	r3, #4
 8002610:	bf28      	it	cs
 8002612:	2304      	movcs	r3, #4
 8002614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3304      	adds	r3, #4
 800261a:	2b06      	cmp	r3, #6
 800261c:	d902      	bls.n	8002624 <NVIC_EncodePriority+0x30>
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	3b03      	subs	r3, #3
 8002622:	e000      	b.n	8002626 <NVIC_EncodePriority+0x32>
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	401a      	ands	r2, r3
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800263c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa01 f303 	lsl.w	r3, r1, r3
 8002646:	43d9      	mvns	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	4313      	orrs	r3, r2
         );
}
 800264e:	4618      	mov	r0, r3
 8002650:	3724      	adds	r7, #36	; 0x24
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800266c:	d301      	bcc.n	8002672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800266e:	2301      	movs	r3, #1
 8002670:	e00f      	b.n	8002692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002672:	4a0a      	ldr	r2, [pc, #40]	; (800269c <SysTick_Config+0x40>)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800267a:	210f      	movs	r1, #15
 800267c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002680:	f7ff ff8e 	bl	80025a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002684:	4b05      	ldr	r3, [pc, #20]	; (800269c <SysTick_Config+0x40>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800268a:	4b04      	ldr	r3, [pc, #16]	; (800269c <SysTick_Config+0x40>)
 800268c:	2207      	movs	r2, #7
 800268e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	e000e010 	.word	0xe000e010

080026a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7ff ff29 	bl	8002500 <__NVIC_SetPriorityGrouping>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
 80026c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026c8:	f7ff ff3e 	bl	8002548 <__NVIC_GetPriorityGrouping>
 80026cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	68b9      	ldr	r1, [r7, #8]
 80026d2:	6978      	ldr	r0, [r7, #20]
 80026d4:	f7ff ff8e 	bl	80025f4 <NVIC_EncodePriority>
 80026d8:	4602      	mov	r2, r0
 80026da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026de:	4611      	mov	r1, r2
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ff5d 	bl	80025a0 <__NVIC_SetPriority>
}
 80026e6:	bf00      	nop
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	4603      	mov	r3, r0
 80026f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff ff31 	bl	8002564 <__NVIC_EnableIRQ>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b082      	sub	sp, #8
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff ffa2 	bl	800265c <SysTick_Config>
 8002718:	4603      	mov	r3, r0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	; 0x24
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800272e:	2300      	movs	r3, #0
 8002730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002736:	2300      	movs	r3, #0
 8002738:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
 800273e:	e165      	b.n	8002a0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002740:	2201      	movs	r2, #1
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	4013      	ands	r3, r2
 8002752:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	429a      	cmp	r2, r3
 800275a:	f040 8154 	bne.w	8002a06 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	2b01      	cmp	r3, #1
 8002768:	d005      	beq.n	8002776 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002772:	2b02      	cmp	r3, #2
 8002774:	d130      	bne.n	80027d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	2203      	movs	r2, #3
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4013      	ands	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	68da      	ldr	r2, [r3, #12]
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4313      	orrs	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027ac:	2201      	movs	r2, #1
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	091b      	lsrs	r3, r3, #4
 80027c2:	f003 0201 	and.w	r2, r3, #1
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d017      	beq.n	8002814 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	2203      	movs	r2, #3
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	4013      	ands	r3, r2
 80027fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	689a      	ldr	r2, [r3, #8]
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4313      	orrs	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d123      	bne.n	8002868 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	08da      	lsrs	r2, r3, #3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3208      	adds	r2, #8
 8002828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	220f      	movs	r2, #15
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4013      	ands	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	691a      	ldr	r2, [r3, #16]
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	08da      	lsrs	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3208      	adds	r2, #8
 8002862:	69b9      	ldr	r1, [r7, #24]
 8002864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	2203      	movs	r2, #3
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4013      	ands	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 0203 	and.w	r2, r3, #3
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4313      	orrs	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 80ae 	beq.w	8002a06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	4b5d      	ldr	r3, [pc, #372]	; (8002a24 <HAL_GPIO_Init+0x300>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b2:	4a5c      	ldr	r2, [pc, #368]	; (8002a24 <HAL_GPIO_Init+0x300>)
 80028b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028b8:	6453      	str	r3, [r2, #68]	; 0x44
 80028ba:	4b5a      	ldr	r3, [pc, #360]	; (8002a24 <HAL_GPIO_Init+0x300>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028c6:	4a58      	ldr	r2, [pc, #352]	; (8002a28 <HAL_GPIO_Init+0x304>)
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	3302      	adds	r3, #2
 80028ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f003 0303 	and.w	r3, r3, #3
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	220f      	movs	r2, #15
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43db      	mvns	r3, r3
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	4013      	ands	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a4f      	ldr	r2, [pc, #316]	; (8002a2c <HAL_GPIO_Init+0x308>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d025      	beq.n	800293e <HAL_GPIO_Init+0x21a>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a4e      	ldr	r2, [pc, #312]	; (8002a30 <HAL_GPIO_Init+0x30c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d01f      	beq.n	800293a <HAL_GPIO_Init+0x216>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a4d      	ldr	r2, [pc, #308]	; (8002a34 <HAL_GPIO_Init+0x310>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d019      	beq.n	8002936 <HAL_GPIO_Init+0x212>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a4c      	ldr	r2, [pc, #304]	; (8002a38 <HAL_GPIO_Init+0x314>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d013      	beq.n	8002932 <HAL_GPIO_Init+0x20e>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a4b      	ldr	r2, [pc, #300]	; (8002a3c <HAL_GPIO_Init+0x318>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d00d      	beq.n	800292e <HAL_GPIO_Init+0x20a>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a4a      	ldr	r2, [pc, #296]	; (8002a40 <HAL_GPIO_Init+0x31c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d007      	beq.n	800292a <HAL_GPIO_Init+0x206>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a49      	ldr	r2, [pc, #292]	; (8002a44 <HAL_GPIO_Init+0x320>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d101      	bne.n	8002926 <HAL_GPIO_Init+0x202>
 8002922:	2306      	movs	r3, #6
 8002924:	e00c      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 8002926:	2307      	movs	r3, #7
 8002928:	e00a      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 800292a:	2305      	movs	r3, #5
 800292c:	e008      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 800292e:	2304      	movs	r3, #4
 8002930:	e006      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 8002932:	2303      	movs	r3, #3
 8002934:	e004      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 8002936:	2302      	movs	r3, #2
 8002938:	e002      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <HAL_GPIO_Init+0x21c>
 800293e:	2300      	movs	r3, #0
 8002940:	69fa      	ldr	r2, [r7, #28]
 8002942:	f002 0203 	and.w	r2, r2, #3
 8002946:	0092      	lsls	r2, r2, #2
 8002948:	4093      	lsls	r3, r2
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4313      	orrs	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002950:	4935      	ldr	r1, [pc, #212]	; (8002a28 <HAL_GPIO_Init+0x304>)
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	089b      	lsrs	r3, r3, #2
 8002956:	3302      	adds	r3, #2
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800295e:	4b3a      	ldr	r3, [pc, #232]	; (8002a48 <HAL_GPIO_Init+0x324>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	43db      	mvns	r3, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4013      	ands	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4313      	orrs	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002982:	4a31      	ldr	r2, [pc, #196]	; (8002a48 <HAL_GPIO_Init+0x324>)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002988:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_GPIO_Init+0x324>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	43db      	mvns	r3, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4013      	ands	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d003      	beq.n	80029ac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ac:	4a26      	ldr	r2, [pc, #152]	; (8002a48 <HAL_GPIO_Init+0x324>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029b2:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <HAL_GPIO_Init+0x324>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	43db      	mvns	r3, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4013      	ands	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029d6:	4a1c      	ldr	r2, [pc, #112]	; (8002a48 <HAL_GPIO_Init+0x324>)
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029dc:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <HAL_GPIO_Init+0x324>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a00:	4a11      	ldr	r2, [pc, #68]	; (8002a48 <HAL_GPIO_Init+0x324>)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	61fb      	str	r3, [r7, #28]
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	2b0f      	cmp	r3, #15
 8002a10:	f67f ae96 	bls.w	8002740 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	3724      	adds	r7, #36	; 0x24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	40023800 	.word	0x40023800
 8002a28:	40013800 	.word	0x40013800
 8002a2c:	40020000 	.word	0x40020000
 8002a30:	40020400 	.word	0x40020400
 8002a34:	40020800 	.word	0x40020800
 8002a38:	40020c00 	.word	0x40020c00
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40021400 	.word	0x40021400
 8002a44:	40021800 	.word	0x40021800
 8002a48:	40013c00 	.word	0x40013c00

08002a4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	460b      	mov	r3, r1
 8002a56:	807b      	strh	r3, [r7, #2]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a5c:	787b      	ldrb	r3, [r7, #1]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a62:	887a      	ldrh	r2, [r7, #2]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a68:	e003      	b.n	8002a72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a6a:	887b      	ldrh	r3, [r7, #2]
 8002a6c:	041a      	lsls	r2, r3, #16
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	619a      	str	r2, [r3, #24]
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
	...

08002a80 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	603b      	str	r3, [r7, #0]
 8002a8e:	4b20      	ldr	r3, [pc, #128]	; (8002b10 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	4a1f      	ldr	r2, [pc, #124]	; (8002b10 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a98:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9a:	4b1d      	ldr	r3, [pc, #116]	; (8002b10 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <HAL_PWREx_EnableOverDrive+0x94>)
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aac:	f7ff fcf8 	bl	80024a0 <HAL_GetTick>
 8002ab0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ab2:	e009      	b.n	8002ac8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ab4:	f7ff fcf4 	bl	80024a0 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ac2:	d901      	bls.n	8002ac8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e01f      	b.n	8002b08 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ac8:	4b13      	ldr	r3, [pc, #76]	; (8002b18 <HAL_PWREx_EnableOverDrive+0x98>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ad0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad4:	d1ee      	bne.n	8002ab4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ad6:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002adc:	f7ff fce0 	bl	80024a0 <HAL_GetTick>
 8002ae0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ae2:	e009      	b.n	8002af8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ae4:	f7ff fcdc 	bl	80024a0 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002af2:	d901      	bls.n	8002af8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e007      	b.n	8002b08 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002af8:	4b07      	ldr	r3, [pc, #28]	; (8002b18 <HAL_PWREx_EnableOverDrive+0x98>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b04:	d1ee      	bne.n	8002ae4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40023800 	.word	0x40023800
 8002b14:	420e0040 	.word	0x420e0040
 8002b18:	40007000 	.word	0x40007000
 8002b1c:	420e0044 	.word	0x420e0044

08002b20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e0cc      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b34:	4b68      	ldr	r3, [pc, #416]	; (8002cd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 030f 	and.w	r3, r3, #15
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d90c      	bls.n	8002b5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b42:	4b65      	ldr	r3, [pc, #404]	; (8002cd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	b2d2      	uxtb	r2, r2
 8002b48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4a:	4b63      	ldr	r3, [pc, #396]	; (8002cd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d001      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e0b8      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d020      	beq.n	8002baa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b74:	4b59      	ldr	r3, [pc, #356]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	4a58      	ldr	r2, [pc, #352]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b8c:	4b53      	ldr	r3, [pc, #332]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	4a52      	ldr	r2, [pc, #328]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b98:	4b50      	ldr	r3, [pc, #320]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	494d      	ldr	r1, [pc, #308]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d044      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bbe:	4b47      	ldr	r3, [pc, #284]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d119      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e07f      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d003      	beq.n	8002bde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d107      	bne.n	8002bee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bde:	4b3f      	ldr	r3, [pc, #252]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d109      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e06f      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bee:	4b3b      	ldr	r3, [pc, #236]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e067      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bfe:	4b37      	ldr	r3, [pc, #220]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f023 0203 	bic.w	r2, r3, #3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	4934      	ldr	r1, [pc, #208]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c10:	f7ff fc46 	bl	80024a0 <HAL_GetTick>
 8002c14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c16:	e00a      	b.n	8002c2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c18:	f7ff fc42 	bl	80024a0 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e04f      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c2e:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 020c 	and.w	r2, r3, #12
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d1eb      	bne.n	8002c18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c40:	4b25      	ldr	r3, [pc, #148]	; (8002cd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d20c      	bcs.n	8002c68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4e:	4b22      	ldr	r3, [pc, #136]	; (8002cd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c56:	4b20      	ldr	r3, [pc, #128]	; (8002cd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d001      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e032      	b.n	8002cce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0304 	and.w	r3, r3, #4
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d008      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c74:	4b19      	ldr	r3, [pc, #100]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	4916      	ldr	r1, [pc, #88]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d009      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c92:	4b12      	ldr	r3, [pc, #72]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	490e      	ldr	r1, [pc, #56]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ca6:	f000 f855 	bl	8002d54 <HAL_RCC_GetSysClockFreq>
 8002caa:	4602      	mov	r2, r0
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	091b      	lsrs	r3, r3, #4
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	490a      	ldr	r1, [pc, #40]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb8:	5ccb      	ldrb	r3, [r1, r3]
 8002cba:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbe:	4a09      	ldr	r2, [pc, #36]	; (8002ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cc2:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff fba6 	bl	8002418 <HAL_InitTick>

  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023c00 	.word	0x40023c00
 8002cdc:	40023800 	.word	0x40023800
 8002ce0:	08007810 	.word	0x08007810
 8002ce4:	20000000 	.word	0x20000000
 8002ce8:	20000004 	.word	0x20000004

08002cec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf0:	4b03      	ldr	r3, [pc, #12]	; (8002d00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	20000000 	.word	0x20000000

08002d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d08:	f7ff fff0 	bl	8002cec <HAL_RCC_GetHCLKFreq>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	0a9b      	lsrs	r3, r3, #10
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	4903      	ldr	r1, [pc, #12]	; (8002d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d1a:	5ccb      	ldrb	r3, [r1, r3]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40023800 	.word	0x40023800
 8002d28:	08007820 	.word	0x08007820

08002d2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d30:	f7ff ffdc 	bl	8002cec <HAL_RCC_GetHCLKFreq>
 8002d34:	4602      	mov	r2, r0
 8002d36:	4b05      	ldr	r3, [pc, #20]	; (8002d4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	0b5b      	lsrs	r3, r3, #13
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	4903      	ldr	r1, [pc, #12]	; (8002d50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d42:	5ccb      	ldrb	r3, [r1, r3]
 8002d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	08007820 	.word	0x08007820

08002d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d58:	b088      	sub	sp, #32
 8002d5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d70:	4bce      	ldr	r3, [pc, #824]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 030c 	and.w	r3, r3, #12
 8002d78:	2b0c      	cmp	r3, #12
 8002d7a:	f200 818d 	bhi.w	8003098 <HAL_RCC_GetSysClockFreq+0x344>
 8002d7e:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <HAL_RCC_GetSysClockFreq+0x30>)
 8002d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d84:	08002db9 	.word	0x08002db9
 8002d88:	08003099 	.word	0x08003099
 8002d8c:	08003099 	.word	0x08003099
 8002d90:	08003099 	.word	0x08003099
 8002d94:	08002dbf 	.word	0x08002dbf
 8002d98:	08003099 	.word	0x08003099
 8002d9c:	08003099 	.word	0x08003099
 8002da0:	08003099 	.word	0x08003099
 8002da4:	08002dc5 	.word	0x08002dc5
 8002da8:	08003099 	.word	0x08003099
 8002dac:	08003099 	.word	0x08003099
 8002db0:	08003099 	.word	0x08003099
 8002db4:	08002f39 	.word	0x08002f39
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002db8:	4bbd      	ldr	r3, [pc, #756]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002dba:	61bb      	str	r3, [r7, #24]
       break;
 8002dbc:	e16f      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dbe:	4bbd      	ldr	r3, [pc, #756]	; (80030b4 <HAL_RCC_GetSysClockFreq+0x360>)
 8002dc0:	61bb      	str	r3, [r7, #24]
      break;
 8002dc2:	e16c      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dc4:	4bb9      	ldr	r3, [pc, #740]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002dcc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dce:	4bb7      	ldr	r3, [pc, #732]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d053      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dda:	4bb4      	ldr	r3, [pc, #720]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	099b      	lsrs	r3, r3, #6
 8002de0:	461a      	mov	r2, r3
 8002de2:	f04f 0300 	mov.w	r3, #0
 8002de6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002dea:	f04f 0100 	mov.w	r1, #0
 8002dee:	ea02 0400 	and.w	r4, r2, r0
 8002df2:	603c      	str	r4, [r7, #0]
 8002df4:	400b      	ands	r3, r1
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002dfc:	4620      	mov	r0, r4
 8002dfe:	4629      	mov	r1, r5
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	f04f 0300 	mov.w	r3, #0
 8002e08:	014b      	lsls	r3, r1, #5
 8002e0a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002e0e:	0142      	lsls	r2, r0, #5
 8002e10:	4610      	mov	r0, r2
 8002e12:	4619      	mov	r1, r3
 8002e14:	4623      	mov	r3, r4
 8002e16:	1ac0      	subs	r0, r0, r3
 8002e18:	462b      	mov	r3, r5
 8002e1a:	eb61 0103 	sbc.w	r1, r1, r3
 8002e1e:	f04f 0200 	mov.w	r2, #0
 8002e22:	f04f 0300 	mov.w	r3, #0
 8002e26:	018b      	lsls	r3, r1, #6
 8002e28:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002e2c:	0182      	lsls	r2, r0, #6
 8002e2e:	1a12      	subs	r2, r2, r0
 8002e30:	eb63 0301 	sbc.w	r3, r3, r1
 8002e34:	f04f 0000 	mov.w	r0, #0
 8002e38:	f04f 0100 	mov.w	r1, #0
 8002e3c:	00d9      	lsls	r1, r3, #3
 8002e3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e42:	00d0      	lsls	r0, r2, #3
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	4621      	mov	r1, r4
 8002e4a:	1852      	adds	r2, r2, r1
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	eb43 0101 	adc.w	r1, r3, r1
 8002e52:	460b      	mov	r3, r1
 8002e54:	f04f 0000 	mov.w	r0, #0
 8002e58:	f04f 0100 	mov.w	r1, #0
 8002e5c:	0259      	lsls	r1, r3, #9
 8002e5e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002e62:	0250      	lsls	r0, r2, #9
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	4610      	mov	r0, r2
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	f04f 0300 	mov.w	r3, #0
 8002e74:	f7fd feb8 	bl	8000be8 <__aeabi_uldivmod>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	e04c      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e82:	4b8a      	ldr	r3, [pc, #552]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	099b      	lsrs	r3, r3, #6
 8002e88:	461a      	mov	r2, r3
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002e92:	f04f 0100 	mov.w	r1, #0
 8002e96:	ea02 0a00 	and.w	sl, r2, r0
 8002e9a:	ea03 0b01 	and.w	fp, r3, r1
 8002e9e:	4650      	mov	r0, sl
 8002ea0:	4659      	mov	r1, fp
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	014b      	lsls	r3, r1, #5
 8002eac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002eb0:	0142      	lsls	r2, r0, #5
 8002eb2:	4610      	mov	r0, r2
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	ebb0 000a 	subs.w	r0, r0, sl
 8002eba:	eb61 010b 	sbc.w	r1, r1, fp
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	f04f 0300 	mov.w	r3, #0
 8002ec6:	018b      	lsls	r3, r1, #6
 8002ec8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ecc:	0182      	lsls	r2, r0, #6
 8002ece:	1a12      	subs	r2, r2, r0
 8002ed0:	eb63 0301 	sbc.w	r3, r3, r1
 8002ed4:	f04f 0000 	mov.w	r0, #0
 8002ed8:	f04f 0100 	mov.w	r1, #0
 8002edc:	00d9      	lsls	r1, r3, #3
 8002ede:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ee2:	00d0      	lsls	r0, r2, #3
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	eb12 020a 	adds.w	r2, r2, sl
 8002eec:	eb43 030b 	adc.w	r3, r3, fp
 8002ef0:	f04f 0000 	mov.w	r0, #0
 8002ef4:	f04f 0100 	mov.w	r1, #0
 8002ef8:	0299      	lsls	r1, r3, #10
 8002efa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002efe:	0290      	lsls	r0, r2, #10
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4610      	mov	r0, r2
 8002f06:	4619      	mov	r1, r3
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	f7fd fe6a 	bl	8000be8 <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4613      	mov	r3, r2
 8002f1a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f1c:	4b63      	ldr	r3, [pc, #396]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	0c1b      	lsrs	r3, r3, #16
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	3301      	adds	r3, #1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002f2c:	69fa      	ldr	r2, [r7, #28]
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	61bb      	str	r3, [r7, #24]
      break;
 8002f36:	e0b2      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f38:	4b5c      	ldr	r3, [pc, #368]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f40:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f42:	4b5a      	ldr	r3, [pc, #360]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d04d      	beq.n	8002fea <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f4e:	4b57      	ldr	r3, [pc, #348]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	099b      	lsrs	r3, r3, #6
 8002f54:	461a      	mov	r2, r3
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f5e:	f04f 0100 	mov.w	r1, #0
 8002f62:	ea02 0800 	and.w	r8, r2, r0
 8002f66:	ea03 0901 	and.w	r9, r3, r1
 8002f6a:	4640      	mov	r0, r8
 8002f6c:	4649      	mov	r1, r9
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	f04f 0300 	mov.w	r3, #0
 8002f76:	014b      	lsls	r3, r1, #5
 8002f78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f7c:	0142      	lsls	r2, r0, #5
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	ebb0 0008 	subs.w	r0, r0, r8
 8002f86:	eb61 0109 	sbc.w	r1, r1, r9
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	f04f 0300 	mov.w	r3, #0
 8002f92:	018b      	lsls	r3, r1, #6
 8002f94:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002f98:	0182      	lsls	r2, r0, #6
 8002f9a:	1a12      	subs	r2, r2, r0
 8002f9c:	eb63 0301 	sbc.w	r3, r3, r1
 8002fa0:	f04f 0000 	mov.w	r0, #0
 8002fa4:	f04f 0100 	mov.w	r1, #0
 8002fa8:	00d9      	lsls	r1, r3, #3
 8002faa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002fae:	00d0      	lsls	r0, r2, #3
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	eb12 0208 	adds.w	r2, r2, r8
 8002fb8:	eb43 0309 	adc.w	r3, r3, r9
 8002fbc:	f04f 0000 	mov.w	r0, #0
 8002fc0:	f04f 0100 	mov.w	r1, #0
 8002fc4:	0259      	lsls	r1, r3, #9
 8002fc6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002fca:	0250      	lsls	r0, r2, #9
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4610      	mov	r0, r2
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	f04f 0300 	mov.w	r3, #0
 8002fdc:	f7fd fe04 	bl	8000be8 <__aeabi_uldivmod>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	61fb      	str	r3, [r7, #28]
 8002fe8:	e04a      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fea:	4b30      	ldr	r3, [pc, #192]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	099b      	lsrs	r3, r3, #6
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	f04f 0300 	mov.w	r3, #0
 8002ff6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002ffa:	f04f 0100 	mov.w	r1, #0
 8002ffe:	ea02 0400 	and.w	r4, r2, r0
 8003002:	ea03 0501 	and.w	r5, r3, r1
 8003006:	4620      	mov	r0, r4
 8003008:	4629      	mov	r1, r5
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	014b      	lsls	r3, r1, #5
 8003014:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003018:	0142      	lsls	r2, r0, #5
 800301a:	4610      	mov	r0, r2
 800301c:	4619      	mov	r1, r3
 800301e:	1b00      	subs	r0, r0, r4
 8003020:	eb61 0105 	sbc.w	r1, r1, r5
 8003024:	f04f 0200 	mov.w	r2, #0
 8003028:	f04f 0300 	mov.w	r3, #0
 800302c:	018b      	lsls	r3, r1, #6
 800302e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003032:	0182      	lsls	r2, r0, #6
 8003034:	1a12      	subs	r2, r2, r0
 8003036:	eb63 0301 	sbc.w	r3, r3, r1
 800303a:	f04f 0000 	mov.w	r0, #0
 800303e:	f04f 0100 	mov.w	r1, #0
 8003042:	00d9      	lsls	r1, r3, #3
 8003044:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003048:	00d0      	lsls	r0, r2, #3
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	1912      	adds	r2, r2, r4
 8003050:	eb45 0303 	adc.w	r3, r5, r3
 8003054:	f04f 0000 	mov.w	r0, #0
 8003058:	f04f 0100 	mov.w	r1, #0
 800305c:	0299      	lsls	r1, r3, #10
 800305e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003062:	0290      	lsls	r0, r2, #10
 8003064:	4602      	mov	r2, r0
 8003066:	460b      	mov	r3, r1
 8003068:	4610      	mov	r0, r2
 800306a:	4619      	mov	r1, r3
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	461a      	mov	r2, r3
 8003070:	f04f 0300 	mov.w	r3, #0
 8003074:	f7fd fdb8 	bl	8000be8 <__aeabi_uldivmod>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	4613      	mov	r3, r2
 800307e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003080:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	0f1b      	lsrs	r3, r3, #28
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 800308c:	69fa      	ldr	r2, [r7, #28]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	fbb2 f3f3 	udiv	r3, r2, r3
 8003094:	61bb      	str	r3, [r7, #24]
      break;
 8003096:	e002      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003098:	4b05      	ldr	r3, [pc, #20]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 800309a:	61bb      	str	r3, [r7, #24]
      break;
 800309c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800309e:	69bb      	ldr	r3, [r7, #24]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3720      	adds	r7, #32
 80030a4:	46bd      	mov	sp, r7
 80030a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030aa:	bf00      	nop
 80030ac:	40023800 	.word	0x40023800
 80030b0:	00f42400 	.word	0x00f42400
 80030b4:	007a1200 	.word	0x007a1200

080030b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e28d      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 8083 	beq.w	80031de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80030d8:	4b94      	ldr	r3, [pc, #592]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d019      	beq.n	8003118 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030e4:	4b91      	ldr	r3, [pc, #580]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d106      	bne.n	80030fe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030f0:	4b8e      	ldr	r3, [pc, #568]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030fc:	d00c      	beq.n	8003118 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030fe:	4b8b      	ldr	r3, [pc, #556]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003106:	2b0c      	cmp	r3, #12
 8003108:	d112      	bne.n	8003130 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800310a:	4b88      	ldr	r3, [pc, #544]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003112:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003116:	d10b      	bne.n	8003130 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003118:	4b84      	ldr	r3, [pc, #528]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d05b      	beq.n	80031dc <HAL_RCC_OscConfig+0x124>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d157      	bne.n	80031dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e25a      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003138:	d106      	bne.n	8003148 <HAL_RCC_OscConfig+0x90>
 800313a:	4b7c      	ldr	r3, [pc, #496]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a7b      	ldr	r2, [pc, #492]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e01d      	b.n	8003184 <HAL_RCC_OscConfig+0xcc>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003150:	d10c      	bne.n	800316c <HAL_RCC_OscConfig+0xb4>
 8003152:	4b76      	ldr	r3, [pc, #472]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a75      	ldr	r2, [pc, #468]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	4b73      	ldr	r3, [pc, #460]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a72      	ldr	r2, [pc, #456]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	e00b      	b.n	8003184 <HAL_RCC_OscConfig+0xcc>
 800316c:	4b6f      	ldr	r3, [pc, #444]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a6e      	ldr	r2, [pc, #440]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003176:	6013      	str	r3, [r2, #0]
 8003178:	4b6c      	ldr	r3, [pc, #432]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a6b      	ldr	r2, [pc, #428]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800317e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d013      	beq.n	80031b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800318c:	f7ff f988 	bl	80024a0 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003194:	f7ff f984 	bl	80024a0 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b64      	cmp	r3, #100	; 0x64
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e21f      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a6:	4b61      	ldr	r3, [pc, #388]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f0      	beq.n	8003194 <HAL_RCC_OscConfig+0xdc>
 80031b2:	e014      	b.n	80031de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7ff f974 	bl	80024a0 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031bc:	f7ff f970 	bl	80024a0 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	; 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e20b      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ce:	4b57      	ldr	r3, [pc, #348]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f0      	bne.n	80031bc <HAL_RCC_OscConfig+0x104>
 80031da:	e000      	b.n	80031de <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d06f      	beq.n	80032ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80031ea:	4b50      	ldr	r3, [pc, #320]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d017      	beq.n	8003226 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80031f6:	4b4d      	ldr	r3, [pc, #308]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d105      	bne.n	800320e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003202:	4b4a      	ldr	r3, [pc, #296]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00b      	beq.n	8003226 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800320e:	4b47      	ldr	r3, [pc, #284]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003216:	2b0c      	cmp	r3, #12
 8003218:	d11c      	bne.n	8003254 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321a:	4b44      	ldr	r3, [pc, #272]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d116      	bne.n	8003254 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003226:	4b41      	ldr	r3, [pc, #260]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_RCC_OscConfig+0x186>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d001      	beq.n	800323e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e1d3      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323e:	4b3b      	ldr	r3, [pc, #236]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4937      	ldr	r1, [pc, #220]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003252:	e03a      	b.n	80032ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d020      	beq.n	800329e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800325c:	4b34      	ldr	r3, [pc, #208]	; (8003330 <HAL_RCC_OscConfig+0x278>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003262:	f7ff f91d 	bl	80024a0 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800326a:	f7ff f919 	bl	80024a0 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e1b4      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327c:	4b2b      	ldr	r3, [pc, #172]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003288:	4b28      	ldr	r3, [pc, #160]	; (800332c <HAL_RCC_OscConfig+0x274>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4925      	ldr	r1, [pc, #148]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]
 800329c:	e015      	b.n	80032ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800329e:	4b24      	ldr	r3, [pc, #144]	; (8003330 <HAL_RCC_OscConfig+0x278>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7ff f8fc 	bl	80024a0 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ac:	f7ff f8f8 	bl	80024a0 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e193      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032be:	4b1b      	ldr	r3, [pc, #108]	; (800332c <HAL_RCC_OscConfig+0x274>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d036      	beq.n	8003344 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d016      	beq.n	800330c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032de:	4b15      	ldr	r3, [pc, #84]	; (8003334 <HAL_RCC_OscConfig+0x27c>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e4:	f7ff f8dc 	bl	80024a0 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032ec:	f7ff f8d8 	bl	80024a0 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e173      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fe:	4b0b      	ldr	r3, [pc, #44]	; (800332c <HAL_RCC_OscConfig+0x274>)
 8003300:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0x234>
 800330a:	e01b      	b.n	8003344 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800330c:	4b09      	ldr	r3, [pc, #36]	; (8003334 <HAL_RCC_OscConfig+0x27c>)
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003312:	f7ff f8c5 	bl	80024a0 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003318:	e00e      	b.n	8003338 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800331a:	f7ff f8c1 	bl	80024a0 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d907      	bls.n	8003338 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e15c      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
 800332c:	40023800 	.word	0x40023800
 8003330:	42470000 	.word	0x42470000
 8003334:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003338:	4b8a      	ldr	r3, [pc, #552]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800333a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1ea      	bne.n	800331a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 8097 	beq.w	8003480 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003352:	2300      	movs	r3, #0
 8003354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003356:	4b83      	ldr	r3, [pc, #524]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10f      	bne.n	8003382 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	60bb      	str	r3, [r7, #8]
 8003366:	4b7f      	ldr	r3, [pc, #508]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	4a7e      	ldr	r2, [pc, #504]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800336c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	; 0x40
 8003372:	4b7c      	ldr	r3, [pc, #496]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800337e:	2301      	movs	r3, #1
 8003380:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003382:	4b79      	ldr	r3, [pc, #484]	; (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338a:	2b00      	cmp	r3, #0
 800338c:	d118      	bne.n	80033c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800338e:	4b76      	ldr	r3, [pc, #472]	; (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a75      	ldr	r2, [pc, #468]	; (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800339a:	f7ff f881 	bl	80024a0 <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a2:	f7ff f87d 	bl	80024a0 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e118      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b4:	4b6c      	ldr	r3, [pc, #432]	; (8003568 <HAL_RCC_OscConfig+0x4b0>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0f0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d106      	bne.n	80033d6 <HAL_RCC_OscConfig+0x31e>
 80033c8:	4b66      	ldr	r3, [pc, #408]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033cc:	4a65      	ldr	r2, [pc, #404]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6713      	str	r3, [r2, #112]	; 0x70
 80033d4:	e01c      	b.n	8003410 <HAL_RCC_OscConfig+0x358>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b05      	cmp	r3, #5
 80033dc:	d10c      	bne.n	80033f8 <HAL_RCC_OscConfig+0x340>
 80033de:	4b61      	ldr	r3, [pc, #388]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e2:	4a60      	ldr	r2, [pc, #384]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033e4:	f043 0304 	orr.w	r3, r3, #4
 80033e8:	6713      	str	r3, [r2, #112]	; 0x70
 80033ea:	4b5e      	ldr	r3, [pc, #376]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	4a5d      	ldr	r2, [pc, #372]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6713      	str	r3, [r2, #112]	; 0x70
 80033f6:	e00b      	b.n	8003410 <HAL_RCC_OscConfig+0x358>
 80033f8:	4b5a      	ldr	r3, [pc, #360]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fc:	4a59      	ldr	r2, [pc, #356]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033fe:	f023 0301 	bic.w	r3, r3, #1
 8003402:	6713      	str	r3, [r2, #112]	; 0x70
 8003404:	4b57      	ldr	r3, [pc, #348]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003408:	4a56      	ldr	r2, [pc, #344]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800340a:	f023 0304 	bic.w	r3, r3, #4
 800340e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d015      	beq.n	8003444 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003418:	f7ff f842 	bl	80024a0 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341e:	e00a      	b.n	8003436 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003420:	f7ff f83e 	bl	80024a0 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	f241 3288 	movw	r2, #5000	; 0x1388
 800342e:	4293      	cmp	r3, r2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e0d7      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003436:	4b4b      	ldr	r3, [pc, #300]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0ee      	beq.n	8003420 <HAL_RCC_OscConfig+0x368>
 8003442:	e014      	b.n	800346e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003444:	f7ff f82c 	bl	80024a0 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800344a:	e00a      	b.n	8003462 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800344c:	f7ff f828 	bl	80024a0 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	f241 3288 	movw	r2, #5000	; 0x1388
 800345a:	4293      	cmp	r3, r2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e0c1      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003462:	4b40      	ldr	r3, [pc, #256]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1ee      	bne.n	800344c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800346e:	7dfb      	ldrb	r3, [r7, #23]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d105      	bne.n	8003480 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003474:	4b3b      	ldr	r3, [pc, #236]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	4a3a      	ldr	r2, [pc, #232]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800347a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800347e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 80ad 	beq.w	80035e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800348a:	4b36      	ldr	r3, [pc, #216]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	2b08      	cmp	r3, #8
 8003494:	d060      	beq.n	8003558 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d145      	bne.n	800352a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349e:	4b33      	ldr	r3, [pc, #204]	; (800356c <HAL_RCC_OscConfig+0x4b4>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fe fffc 	bl	80024a0 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ac:	f7fe fff8 	bl	80024a0 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e093      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034be:	4b29      	ldr	r3, [pc, #164]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1f0      	bne.n	80034ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d8:	019b      	lsls	r3, r3, #6
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e0:	085b      	lsrs	r3, r3, #1
 80034e2:	3b01      	subs	r3, #1
 80034e4:	041b      	lsls	r3, r3, #16
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ec:	061b      	lsls	r3, r3, #24
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f4:	071b      	lsls	r3, r3, #28
 80034f6:	491b      	ldr	r1, [pc, #108]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034fc:	4b1b      	ldr	r3, [pc, #108]	; (800356c <HAL_RCC_OscConfig+0x4b4>)
 80034fe:	2201      	movs	r2, #1
 8003500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003502:	f7fe ffcd 	bl	80024a0 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800350a:	f7fe ffc9 	bl	80024a0 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e064      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351c:	4b11      	ldr	r3, [pc, #68]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0f0      	beq.n	800350a <HAL_RCC_OscConfig+0x452>
 8003528:	e05c      	b.n	80035e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800352a:	4b10      	ldr	r3, [pc, #64]	; (800356c <HAL_RCC_OscConfig+0x4b4>)
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003530:	f7fe ffb6 	bl	80024a0 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003538:	f7fe ffb2 	bl	80024a0 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e04d      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354a:	4b06      	ldr	r3, [pc, #24]	; (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1f0      	bne.n	8003538 <HAL_RCC_OscConfig+0x480>
 8003556:	e045      	b.n	80035e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d107      	bne.n	8003570 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e040      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
 8003564:	40023800 	.word	0x40023800
 8003568:	40007000 	.word	0x40007000
 800356c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003570:	4b1f      	ldr	r3, [pc, #124]	; (80035f0 <HAL_RCC_OscConfig+0x538>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d030      	beq.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d129      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003596:	429a      	cmp	r2, r3
 8003598:	d122      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035a0:	4013      	ands	r3, r2
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d119      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b6:	085b      	lsrs	r3, r3, #1
 80035b8:	3b01      	subs	r3, #1
 80035ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d10f      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d107      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e000      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800

080035f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e041      	b.n	800368a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d106      	bne.n	8003620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7fe fd2e 	bl	800207c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3304      	adds	r3, #4
 8003630:	4619      	mov	r1, r3
 8003632:	4610      	mov	r0, r2
 8003634:	f000 fbf0 	bl	8003e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e041      	b.n	8003728 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d106      	bne.n	80036be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 f839 	bl	8003730 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2202      	movs	r2, #2
 80036c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3304      	adds	r3, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4610      	mov	r0, r2
 80036d2:	f000 fba1 	bl	8003e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2201      	movs	r2, #1
 8003712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e097      	b.n	8003888 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	d106      	bne.n	8003772 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f7fe fc09 	bl	8001f84 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2202      	movs	r2, #2
 8003776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003788:	f023 0307 	bic.w	r3, r3, #7
 800378c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3304      	adds	r3, #4
 8003796:	4619      	mov	r1, r3
 8003798:	4610      	mov	r0, r2
 800379a:	f000 fb3d 	bl	8003e18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4313      	orrs	r3, r2
 80037be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037c6:	f023 0303 	bic.w	r3, r3, #3
 80037ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	021b      	lsls	r3, r3, #8
 80037d6:	4313      	orrs	r3, r2
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80037e4:	f023 030c 	bic.w	r3, r3, #12
 80037e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	021b      	lsls	r3, r3, #8
 8003800:	4313      	orrs	r3, r2
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4313      	orrs	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	011a      	lsls	r2, r3, #4
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	031b      	lsls	r3, r3, #12
 8003814:	4313      	orrs	r3, r2
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003822:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800382a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	4313      	orrs	r3, r2
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3718      	adds	r7, #24
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d122      	bne.n	80038ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d11b      	bne.n	80038ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f06f 0202 	mvn.w	r2, #2
 80038bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 fa81 	bl	8003dda <HAL_TIM_IC_CaptureCallback>
 80038d8:	e005      	b.n	80038e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fa73 	bl	8003dc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 fa84 	bl	8003dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0304 	and.w	r3, r3, #4
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d122      	bne.n	8003940 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	f003 0304 	and.w	r3, r3, #4
 8003904:	2b04      	cmp	r3, #4
 8003906:	d11b      	bne.n	8003940 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0204 	mvn.w	r2, #4
 8003910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2202      	movs	r2, #2
 8003916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 fa57 	bl	8003dda <HAL_TIM_IC_CaptureCallback>
 800392c:	e005      	b.n	800393a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 fa49 	bl	8003dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fa5a 	bl	8003dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	2b08      	cmp	r3, #8
 800394c:	d122      	bne.n	8003994 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f003 0308 	and.w	r3, r3, #8
 8003958:	2b08      	cmp	r3, #8
 800395a:	d11b      	bne.n	8003994 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0208 	mvn.w	r2, #8
 8003964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2204      	movs	r2, #4
 800396a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 fa2d 	bl	8003dda <HAL_TIM_IC_CaptureCallback>
 8003980:	e005      	b.n	800398e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 fa1f 	bl	8003dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 fa30 	bl	8003dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f003 0310 	and.w	r3, r3, #16
 800399e:	2b10      	cmp	r3, #16
 80039a0:	d122      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f003 0310 	and.w	r3, r3, #16
 80039ac:	2b10      	cmp	r3, #16
 80039ae:	d11b      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0210 	mvn.w	r2, #16
 80039b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2208      	movs	r2, #8
 80039be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	69db      	ldr	r3, [r3, #28]
 80039c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 fa03 	bl	8003dda <HAL_TIM_IC_CaptureCallback>
 80039d4:	e005      	b.n	80039e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f9f5 	bl	8003dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fa06 	bl	8003dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d10e      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d107      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0201 	mvn.w	r2, #1
 8003a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 f9cf 	bl	8003db2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a1e:	2b80      	cmp	r3, #128	; 0x80
 8003a20:	d10e      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a2c:	2b80      	cmp	r3, #128	; 0x80
 8003a2e:	d107      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 fdae 	bl	800459c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4a:	2b40      	cmp	r3, #64	; 0x40
 8003a4c:	d10e      	bne.n	8003a6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a58:	2b40      	cmp	r3, #64	; 0x40
 8003a5a:	d107      	bne.n	8003a6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f9cb 	bl	8003e02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	f003 0320 	and.w	r3, r3, #32
 8003a76:	2b20      	cmp	r3, #32
 8003a78:	d10e      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	f003 0320 	and.w	r3, r3, #32
 8003a84:	2b20      	cmp	r3, #32
 8003a86:	d107      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f06f 0220 	mvn.w	r2, #32
 8003a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fd78 	bl	8004588 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aac:	2300      	movs	r3, #0
 8003aae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d101      	bne.n	8003abe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003aba:	2302      	movs	r3, #2
 8003abc:	e0ae      	b.n	8003c1c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b0c      	cmp	r3, #12
 8003aca:	f200 809f 	bhi.w	8003c0c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ace:	a201      	add	r2, pc, #4	; (adr r2, 8003ad4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad4:	08003b09 	.word	0x08003b09
 8003ad8:	08003c0d 	.word	0x08003c0d
 8003adc:	08003c0d 	.word	0x08003c0d
 8003ae0:	08003c0d 	.word	0x08003c0d
 8003ae4:	08003b49 	.word	0x08003b49
 8003ae8:	08003c0d 	.word	0x08003c0d
 8003aec:	08003c0d 	.word	0x08003c0d
 8003af0:	08003c0d 	.word	0x08003c0d
 8003af4:	08003b8b 	.word	0x08003b8b
 8003af8:	08003c0d 	.word	0x08003c0d
 8003afc:	08003c0d 	.word	0x08003c0d
 8003b00:	08003c0d 	.word	0x08003c0d
 8003b04:	08003bcb 	.word	0x08003bcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68b9      	ldr	r1, [r7, #8]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 fa22 	bl	8003f58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699a      	ldr	r2, [r3, #24]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0208 	orr.w	r2, r2, #8
 8003b22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0204 	bic.w	r2, r2, #4
 8003b32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6999      	ldr	r1, [r3, #24]
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	619a      	str	r2, [r3, #24]
      break;
 8003b46:	e064      	b.n	8003c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68b9      	ldr	r1, [r7, #8]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fa72 	bl	8004038 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699a      	ldr	r2, [r3, #24]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699a      	ldr	r2, [r3, #24]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6999      	ldr	r1, [r3, #24]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	021a      	lsls	r2, r3, #8
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	619a      	str	r2, [r3, #24]
      break;
 8003b88:	e043      	b.n	8003c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68b9      	ldr	r1, [r7, #8]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fac7 	bl	8004124 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	69da      	ldr	r2, [r3, #28]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f042 0208 	orr.w	r2, r2, #8
 8003ba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	69da      	ldr	r2, [r3, #28]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0204 	bic.w	r2, r2, #4
 8003bb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	69d9      	ldr	r1, [r3, #28]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	691a      	ldr	r2, [r3, #16]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	61da      	str	r2, [r3, #28]
      break;
 8003bc8:	e023      	b.n	8003c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68b9      	ldr	r1, [r7, #8]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f000 fb1b 	bl	800420c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	69da      	ldr	r2, [r3, #28]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003be4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	69da      	ldr	r2, [r3, #28]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	69d9      	ldr	r1, [r3, #28]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	021a      	lsls	r2, r3, #8
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	61da      	str	r2, [r3, #28]
      break;
 8003c0a:	e002      	b.n	8003c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_TIM_ConfigClockSource+0x1c>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e0b4      	b.n	8003daa <HAL_TIM_ConfigClockSource+0x186>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c78:	d03e      	beq.n	8003cf8 <HAL_TIM_ConfigClockSource+0xd4>
 8003c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c7e:	f200 8087 	bhi.w	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c86:	f000 8086 	beq.w	8003d96 <HAL_TIM_ConfigClockSource+0x172>
 8003c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c8e:	d87f      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003c90:	2b70      	cmp	r3, #112	; 0x70
 8003c92:	d01a      	beq.n	8003cca <HAL_TIM_ConfigClockSource+0xa6>
 8003c94:	2b70      	cmp	r3, #112	; 0x70
 8003c96:	d87b      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003c98:	2b60      	cmp	r3, #96	; 0x60
 8003c9a:	d050      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x11a>
 8003c9c:	2b60      	cmp	r3, #96	; 0x60
 8003c9e:	d877      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca0:	2b50      	cmp	r3, #80	; 0x50
 8003ca2:	d03c      	beq.n	8003d1e <HAL_TIM_ConfigClockSource+0xfa>
 8003ca4:	2b50      	cmp	r3, #80	; 0x50
 8003ca6:	d873      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca8:	2b40      	cmp	r3, #64	; 0x40
 8003caa:	d058      	beq.n	8003d5e <HAL_TIM_ConfigClockSource+0x13a>
 8003cac:	2b40      	cmp	r3, #64	; 0x40
 8003cae:	d86f      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb0:	2b30      	cmp	r3, #48	; 0x30
 8003cb2:	d064      	beq.n	8003d7e <HAL_TIM_ConfigClockSource+0x15a>
 8003cb4:	2b30      	cmp	r3, #48	; 0x30
 8003cb6:	d86b      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	d060      	beq.n	8003d7e <HAL_TIM_ConfigClockSource+0x15a>
 8003cbc:	2b20      	cmp	r3, #32
 8003cbe:	d867      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d05c      	beq.n	8003d7e <HAL_TIM_ConfigClockSource+0x15a>
 8003cc4:	2b10      	cmp	r3, #16
 8003cc6:	d05a      	beq.n	8003d7e <HAL_TIM_ConfigClockSource+0x15a>
 8003cc8:	e062      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6818      	ldr	r0, [r3, #0]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	6899      	ldr	r1, [r3, #8]
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f000 fb67 	bl	80043ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003cec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	609a      	str	r2, [r3, #8]
      break;
 8003cf6:	e04f      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6818      	ldr	r0, [r3, #0]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	6899      	ldr	r1, [r3, #8]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f000 fb50 	bl	80043ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689a      	ldr	r2, [r3, #8]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d1a:	609a      	str	r2, [r3, #8]
      break;
 8003d1c:	e03c      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6859      	ldr	r1, [r3, #4]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f000 fac4 	bl	80042b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2150      	movs	r1, #80	; 0x50
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 fb1d 	bl	8004376 <TIM_ITRx_SetConfig>
      break;
 8003d3c:	e02c      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	6859      	ldr	r1, [r3, #4]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	f000 fae3 	bl	8004316 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2160      	movs	r1, #96	; 0x60
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 fb0d 	bl	8004376 <TIM_ITRx_SetConfig>
      break;
 8003d5c:	e01c      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6818      	ldr	r0, [r3, #0]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	6859      	ldr	r1, [r3, #4]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	f000 faa4 	bl	80042b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2140      	movs	r1, #64	; 0x40
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fafd 	bl	8004376 <TIM_ITRx_SetConfig>
      break;
 8003d7c:	e00c      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4619      	mov	r1, r3
 8003d88:	4610      	mov	r0, r2
 8003d8a:	f000 faf4 	bl	8004376 <TIM_ITRx_SetConfig>
      break;
 8003d8e:	e003      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	73fb      	strb	r3, [r7, #15]
      break;
 8003d94:	e000      	b.n	8003d98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003de2:	bf00      	nop
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b083      	sub	sp, #12
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003df6:	bf00      	nop
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e02:	b480      	push	{r7}
 8003e04:	b083      	sub	sp, #12
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e0a:	bf00      	nop
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
	...

08003e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a40      	ldr	r2, [pc, #256]	; (8003f2c <TIM_Base_SetConfig+0x114>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d013      	beq.n	8003e58 <TIM_Base_SetConfig+0x40>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e36:	d00f      	beq.n	8003e58 <TIM_Base_SetConfig+0x40>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a3d      	ldr	r2, [pc, #244]	; (8003f30 <TIM_Base_SetConfig+0x118>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d00b      	beq.n	8003e58 <TIM_Base_SetConfig+0x40>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a3c      	ldr	r2, [pc, #240]	; (8003f34 <TIM_Base_SetConfig+0x11c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d007      	beq.n	8003e58 <TIM_Base_SetConfig+0x40>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a3b      	ldr	r2, [pc, #236]	; (8003f38 <TIM_Base_SetConfig+0x120>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d003      	beq.n	8003e58 <TIM_Base_SetConfig+0x40>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a3a      	ldr	r2, [pc, #232]	; (8003f3c <TIM_Base_SetConfig+0x124>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d108      	bne.n	8003e6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a2f      	ldr	r2, [pc, #188]	; (8003f2c <TIM_Base_SetConfig+0x114>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d02b      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e78:	d027      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a2c      	ldr	r2, [pc, #176]	; (8003f30 <TIM_Base_SetConfig+0x118>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d023      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a2b      	ldr	r2, [pc, #172]	; (8003f34 <TIM_Base_SetConfig+0x11c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d01f      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a2a      	ldr	r2, [pc, #168]	; (8003f38 <TIM_Base_SetConfig+0x120>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d01b      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a29      	ldr	r2, [pc, #164]	; (8003f3c <TIM_Base_SetConfig+0x124>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d017      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a28      	ldr	r2, [pc, #160]	; (8003f40 <TIM_Base_SetConfig+0x128>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d013      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a27      	ldr	r2, [pc, #156]	; (8003f44 <TIM_Base_SetConfig+0x12c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00f      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a26      	ldr	r2, [pc, #152]	; (8003f48 <TIM_Base_SetConfig+0x130>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d00b      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a25      	ldr	r2, [pc, #148]	; (8003f4c <TIM_Base_SetConfig+0x134>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d007      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a24      	ldr	r2, [pc, #144]	; (8003f50 <TIM_Base_SetConfig+0x138>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d003      	beq.n	8003eca <TIM_Base_SetConfig+0xb2>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a23      	ldr	r2, [pc, #140]	; (8003f54 <TIM_Base_SetConfig+0x13c>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d108      	bne.n	8003edc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ed0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a0a      	ldr	r2, [pc, #40]	; (8003f2c <TIM_Base_SetConfig+0x114>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d003      	beq.n	8003f10 <TIM_Base_SetConfig+0xf8>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a0c      	ldr	r2, [pc, #48]	; (8003f3c <TIM_Base_SetConfig+0x124>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d103      	bne.n	8003f18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	691a      	ldr	r2, [r3, #16]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	615a      	str	r2, [r3, #20]
}
 8003f1e:	bf00      	nop
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40010000 	.word	0x40010000
 8003f30:	40000400 	.word	0x40000400
 8003f34:	40000800 	.word	0x40000800
 8003f38:	40000c00 	.word	0x40000c00
 8003f3c:	40010400 	.word	0x40010400
 8003f40:	40014000 	.word	0x40014000
 8003f44:	40014400 	.word	0x40014400
 8003f48:	40014800 	.word	0x40014800
 8003f4c:	40001800 	.word	0x40001800
 8003f50:	40001c00 	.word	0x40001c00
 8003f54:	40002000 	.word	0x40002000

08003f58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b087      	sub	sp, #28
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	f023 0201 	bic.w	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0303 	bic.w	r3, r3, #3
 8003f8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f023 0302 	bic.w	r3, r3, #2
 8003fa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a20      	ldr	r2, [pc, #128]	; (8004030 <TIM_OC1_SetConfig+0xd8>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d003      	beq.n	8003fbc <TIM_OC1_SetConfig+0x64>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a1f      	ldr	r2, [pc, #124]	; (8004034 <TIM_OC1_SetConfig+0xdc>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d10c      	bne.n	8003fd6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f023 0308 	bic.w	r3, r3, #8
 8003fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f023 0304 	bic.w	r3, r3, #4
 8003fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a15      	ldr	r2, [pc, #84]	; (8004030 <TIM_OC1_SetConfig+0xd8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d003      	beq.n	8003fe6 <TIM_OC1_SetConfig+0x8e>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a14      	ldr	r2, [pc, #80]	; (8004034 <TIM_OC1_SetConfig+0xdc>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d111      	bne.n	800400a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	621a      	str	r2, [r3, #32]
}
 8004024:	bf00      	nop
 8004026:	371c      	adds	r7, #28
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	40010000 	.word	0x40010000
 8004034:	40010400 	.word	0x40010400

08004038 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004038:	b480      	push	{r7}
 800403a:	b087      	sub	sp, #28
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	f023 0210 	bic.w	r2, r3, #16
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800406e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	021b      	lsls	r3, r3, #8
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4313      	orrs	r3, r2
 800407a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f023 0320 	bic.w	r3, r3, #32
 8004082:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	4313      	orrs	r3, r2
 800408e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a22      	ldr	r2, [pc, #136]	; (800411c <TIM_OC2_SetConfig+0xe4>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d003      	beq.n	80040a0 <TIM_OC2_SetConfig+0x68>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a21      	ldr	r2, [pc, #132]	; (8004120 <TIM_OC2_SetConfig+0xe8>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d10d      	bne.n	80040bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	011b      	lsls	r3, r3, #4
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a17      	ldr	r2, [pc, #92]	; (800411c <TIM_OC2_SetConfig+0xe4>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d003      	beq.n	80040cc <TIM_OC2_SetConfig+0x94>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a16      	ldr	r2, [pc, #88]	; (8004120 <TIM_OC2_SetConfig+0xe8>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d113      	bne.n	80040f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	621a      	str	r2, [r3, #32]
}
 800410e:	bf00      	nop
 8004110:	371c      	adds	r7, #28
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	40010000 	.word	0x40010000
 8004120:	40010400 	.word	0x40010400

08004124 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004124:	b480      	push	{r7}
 8004126:	b087      	sub	sp, #28
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0303 	bic.w	r3, r3, #3
 800415a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	4313      	orrs	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800416c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	4313      	orrs	r3, r2
 8004178:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a21      	ldr	r2, [pc, #132]	; (8004204 <TIM_OC3_SetConfig+0xe0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d003      	beq.n	800418a <TIM_OC3_SetConfig+0x66>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a20      	ldr	r2, [pc, #128]	; (8004208 <TIM_OC3_SetConfig+0xe4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d10d      	bne.n	80041a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004190:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	021b      	lsls	r3, r3, #8
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	4313      	orrs	r3, r2
 800419c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a16      	ldr	r2, [pc, #88]	; (8004204 <TIM_OC3_SetConfig+0xe0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d003      	beq.n	80041b6 <TIM_OC3_SetConfig+0x92>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a15      	ldr	r2, [pc, #84]	; (8004208 <TIM_OC3_SetConfig+0xe4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d113      	bne.n	80041de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	011b      	lsls	r3, r3, #4
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	011b      	lsls	r3, r3, #4
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	621a      	str	r2, [r3, #32]
}
 80041f8:	bf00      	nop
 80041fa:	371c      	adds	r7, #28
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	40010000 	.word	0x40010000
 8004208:	40010400 	.word	0x40010400

0800420c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800423a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	4313      	orrs	r3, r2
 800424e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004256:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	031b      	lsls	r3, r3, #12
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a12      	ldr	r2, [pc, #72]	; (80042b0 <TIM_OC4_SetConfig+0xa4>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d003      	beq.n	8004274 <TIM_OC4_SetConfig+0x68>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a11      	ldr	r2, [pc, #68]	; (80042b4 <TIM_OC4_SetConfig+0xa8>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d109      	bne.n	8004288 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800427a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	019b      	lsls	r3, r3, #6
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	4313      	orrs	r3, r2
 8004286:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	621a      	str	r2, [r3, #32]
}
 80042a2:	bf00      	nop
 80042a4:	371c      	adds	r7, #28
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40010000 	.word	0x40010000
 80042b4:	40010400 	.word	0x40010400

080042b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b087      	sub	sp, #28
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	f023 0201 	bic.w	r2, r3, #1
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f023 030a 	bic.w	r3, r3, #10
 80042f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	621a      	str	r2, [r3, #32]
}
 800430a:	bf00      	nop
 800430c:	371c      	adds	r7, #28
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004316:	b480      	push	{r7}
 8004318:	b087      	sub	sp, #28
 800431a:	af00      	add	r7, sp, #0
 800431c:	60f8      	str	r0, [r7, #12]
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	f023 0210 	bic.w	r2, r3, #16
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004340:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	031b      	lsls	r3, r3, #12
 8004346:	697a      	ldr	r2, [r7, #20]
 8004348:	4313      	orrs	r3, r2
 800434a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004352:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	621a      	str	r2, [r3, #32]
}
 800436a:	bf00      	nop
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004376:	b480      	push	{r7}
 8004378:	b085      	sub	sp, #20
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800438c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4313      	orrs	r3, r2
 8004394:	f043 0307 	orr.w	r3, r3, #7
 8004398:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	609a      	str	r2, [r3, #8]
}
 80043a0:	bf00      	nop
 80043a2:	3714      	adds	r7, #20
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b087      	sub	sp, #28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
 80043b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	021a      	lsls	r2, r3, #8
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	431a      	orrs	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	609a      	str	r2, [r3, #8]
}
 80043e0:	bf00      	nop
 80043e2:	371c      	adds	r7, #28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d101      	bne.n	8004404 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004400:	2302      	movs	r3, #2
 8004402:	e05a      	b.n	80044ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800442a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a21      	ldr	r2, [pc, #132]	; (80044c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d022      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004450:	d01d      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1d      	ldr	r2, [pc, #116]	; (80044cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d018      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a1b      	ldr	r2, [pc, #108]	; (80044d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d013      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1a      	ldr	r2, [pc, #104]	; (80044d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d00e      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a18      	ldr	r2, [pc, #96]	; (80044d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d009      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a17      	ldr	r2, [pc, #92]	; (80044dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d004      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a15      	ldr	r2, [pc, #84]	; (80044e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d10c      	bne.n	80044a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004494:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	4313      	orrs	r3, r2
 800449e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3714      	adds	r7, #20
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40010000 	.word	0x40010000
 80044cc:	40000400 	.word	0x40000400
 80044d0:	40000800 	.word	0x40000800
 80044d4:	40000c00 	.word	0x40000c00
 80044d8:	40010400 	.word	0x40010400
 80044dc:	40014000 	.word	0x40014000
 80044e0:	40001800 	.word	0x40001800

080044e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e03d      	b.n	800457c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	4313      	orrs	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	4313      	orrs	r3, r2
 8004522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4313      	orrs	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4313      	orrs	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	4313      	orrs	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	695b      	ldr	r3, [r3, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	4313      	orrs	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e03f      	b.n	8004642 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d106      	bne.n	80045dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7fd fe8a 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2224      	movs	r2, #36	; 0x24
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 f929 	bl	800484c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	691a      	ldr	r2, [r3, #16]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004608:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695a      	ldr	r2, [r3, #20]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004618:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68da      	ldr	r2, [r3, #12]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004628:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2220      	movs	r2, #32
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b08a      	sub	sp, #40	; 0x28
 800464e:	af02      	add	r7, sp, #8
 8004650:	60f8      	str	r0, [r7, #12]
 8004652:	60b9      	str	r1, [r7, #8]
 8004654:	603b      	str	r3, [r7, #0]
 8004656:	4613      	mov	r3, r2
 8004658:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b20      	cmp	r3, #32
 8004668:	d17c      	bne.n	8004764 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <HAL_UART_Transmit+0x2c>
 8004670:	88fb      	ldrh	r3, [r7, #6]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e075      	b.n	8004766 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004680:	2b01      	cmp	r3, #1
 8004682:	d101      	bne.n	8004688 <HAL_UART_Transmit+0x3e>
 8004684:	2302      	movs	r3, #2
 8004686:	e06e      	b.n	8004766 <HAL_UART_Transmit+0x11c>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2221      	movs	r2, #33	; 0x21
 800469a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800469e:	f7fd feff 	bl	80024a0 <HAL_GetTick>
 80046a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	88fa      	ldrh	r2, [r7, #6]
 80046a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	88fa      	ldrh	r2, [r7, #6]
 80046ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b8:	d108      	bne.n	80046cc <HAL_UART_Transmit+0x82>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d104      	bne.n	80046cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80046c2:	2300      	movs	r3, #0
 80046c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	61bb      	str	r3, [r7, #24]
 80046ca:	e003      	b.n	80046d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046dc:	e02a      	b.n	8004734 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2200      	movs	r2, #0
 80046e6:	2180      	movs	r1, #128	; 0x80
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 f840 	bl	800476e <UART_WaitOnFlagUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e036      	b.n	8004766 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10b      	bne.n	8004716 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	461a      	mov	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800470c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	3302      	adds	r3, #2
 8004712:	61bb      	str	r3, [r7, #24]
 8004714:	e007      	b.n	8004726 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	781a      	ldrb	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	3301      	adds	r3, #1
 8004724:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800472a:	b29b      	uxth	r3, r3
 800472c:	3b01      	subs	r3, #1
 800472e:	b29a      	uxth	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004738:	b29b      	uxth	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1cf      	bne.n	80046de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2200      	movs	r2, #0
 8004746:	2140      	movs	r1, #64	; 0x40
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f000 f810 	bl	800476e <UART_WaitOnFlagUntilTimeout>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e006      	b.n	8004766 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	e000      	b.n	8004766 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004764:	2302      	movs	r3, #2
  }
}
 8004766:	4618      	mov	r0, r3
 8004768:	3720      	adds	r7, #32
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b090      	sub	sp, #64	; 0x40
 8004772:	af00      	add	r7, sp, #0
 8004774:	60f8      	str	r0, [r7, #12]
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	603b      	str	r3, [r7, #0]
 800477a:	4613      	mov	r3, r2
 800477c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800477e:	e050      	b.n	8004822 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004780:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004782:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004786:	d04c      	beq.n	8004822 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004788:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800478a:	2b00      	cmp	r3, #0
 800478c:	d007      	beq.n	800479e <UART_WaitOnFlagUntilTimeout+0x30>
 800478e:	f7fd fe87 	bl	80024a0 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800479a:	429a      	cmp	r2, r3
 800479c:	d241      	bcs.n	8004822 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	330c      	adds	r3, #12
 80047a4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	e853 3f00 	ldrex	r3, [r3]
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80047b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	330c      	adds	r3, #12
 80047bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047be:	637a      	str	r2, [r7, #52]	; 0x34
 80047c0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80047cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e5      	bne.n	800479e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3314      	adds	r3, #20
 80047d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	613b      	str	r3, [r7, #16]
   return(result);
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	f023 0301 	bic.w	r3, r3, #1
 80047e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3314      	adds	r3, #20
 80047f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047f2:	623a      	str	r2, [r7, #32]
 80047f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	69f9      	ldr	r1, [r7, #28]
 80047f8:	6a3a      	ldr	r2, [r7, #32]
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e5      	bne.n	80047d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2220      	movs	r2, #32
 800480a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e00f      	b.n	8004842 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4013      	ands	r3, r2
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	429a      	cmp	r2, r3
 8004830:	bf0c      	ite	eq
 8004832:	2301      	moveq	r3, #1
 8004834:	2300      	movne	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	461a      	mov	r2, r3
 800483a:	79fb      	ldrb	r3, [r7, #7]
 800483c:	429a      	cmp	r2, r3
 800483e:	d09f      	beq.n	8004780 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3740      	adds	r7, #64	; 0x40
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
	...

0800484c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800484c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004850:	b09f      	sub	sp, #124	; 0x7c
 8004852:	af00      	add	r7, sp, #0
 8004854:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004856:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004860:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004862:	68d9      	ldr	r1, [r3, #12]
 8004864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	ea40 0301 	orr.w	r3, r0, r1
 800486c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800486e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004870:	689a      	ldr	r2, [r3, #8]
 8004872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	431a      	orrs	r2, r3
 8004878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	431a      	orrs	r2, r3
 800487e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	4313      	orrs	r3, r2
 8004884:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004886:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004890:	f021 010c 	bic.w	r1, r1, #12
 8004894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800489a:	430b      	orrs	r3, r1
 800489c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800489e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80048a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048aa:	6999      	ldr	r1, [r3, #24]
 80048ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	ea40 0301 	orr.w	r3, r0, r1
 80048b4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	4bc5      	ldr	r3, [pc, #788]	; (8004bd0 <UART_SetConfig+0x384>)
 80048bc:	429a      	cmp	r2, r3
 80048be:	d004      	beq.n	80048ca <UART_SetConfig+0x7e>
 80048c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	4bc3      	ldr	r3, [pc, #780]	; (8004bd4 <UART_SetConfig+0x388>)
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d103      	bne.n	80048d2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048ca:	f7fe fa2f 	bl	8002d2c <HAL_RCC_GetPCLK2Freq>
 80048ce:	6778      	str	r0, [r7, #116]	; 0x74
 80048d0:	e002      	b.n	80048d8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048d2:	f7fe fa17 	bl	8002d04 <HAL_RCC_GetPCLK1Freq>
 80048d6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048da:	69db      	ldr	r3, [r3, #28]
 80048dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048e0:	f040 80b6 	bne.w	8004a50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048e6:	461c      	mov	r4, r3
 80048e8:	f04f 0500 	mov.w	r5, #0
 80048ec:	4622      	mov	r2, r4
 80048ee:	462b      	mov	r3, r5
 80048f0:	1891      	adds	r1, r2, r2
 80048f2:	6439      	str	r1, [r7, #64]	; 0x40
 80048f4:	415b      	adcs	r3, r3
 80048f6:	647b      	str	r3, [r7, #68]	; 0x44
 80048f8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048fc:	1912      	adds	r2, r2, r4
 80048fe:	eb45 0303 	adc.w	r3, r5, r3
 8004902:	f04f 0000 	mov.w	r0, #0
 8004906:	f04f 0100 	mov.w	r1, #0
 800490a:	00d9      	lsls	r1, r3, #3
 800490c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004910:	00d0      	lsls	r0, r2, #3
 8004912:	4602      	mov	r2, r0
 8004914:	460b      	mov	r3, r1
 8004916:	1911      	adds	r1, r2, r4
 8004918:	6639      	str	r1, [r7, #96]	; 0x60
 800491a:	416b      	adcs	r3, r5
 800491c:	667b      	str	r3, [r7, #100]	; 0x64
 800491e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	461a      	mov	r2, r3
 8004924:	f04f 0300 	mov.w	r3, #0
 8004928:	1891      	adds	r1, r2, r2
 800492a:	63b9      	str	r1, [r7, #56]	; 0x38
 800492c:	415b      	adcs	r3, r3
 800492e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004930:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004934:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004938:	f7fc f956 	bl	8000be8 <__aeabi_uldivmod>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4ba5      	ldr	r3, [pc, #660]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004942:	fba3 2302 	umull	r2, r3, r3, r2
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	011e      	lsls	r6, r3, #4
 800494a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800494c:	461c      	mov	r4, r3
 800494e:	f04f 0500 	mov.w	r5, #0
 8004952:	4622      	mov	r2, r4
 8004954:	462b      	mov	r3, r5
 8004956:	1891      	adds	r1, r2, r2
 8004958:	6339      	str	r1, [r7, #48]	; 0x30
 800495a:	415b      	adcs	r3, r3
 800495c:	637b      	str	r3, [r7, #52]	; 0x34
 800495e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004962:	1912      	adds	r2, r2, r4
 8004964:	eb45 0303 	adc.w	r3, r5, r3
 8004968:	f04f 0000 	mov.w	r0, #0
 800496c:	f04f 0100 	mov.w	r1, #0
 8004970:	00d9      	lsls	r1, r3, #3
 8004972:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004976:	00d0      	lsls	r0, r2, #3
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	1911      	adds	r1, r2, r4
 800497e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004980:	416b      	adcs	r3, r5
 8004982:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	461a      	mov	r2, r3
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	1891      	adds	r1, r2, r2
 8004990:	62b9      	str	r1, [r7, #40]	; 0x28
 8004992:	415b      	adcs	r3, r3
 8004994:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800499a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800499e:	f7fc f923 	bl	8000be8 <__aeabi_uldivmod>
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	4b8c      	ldr	r3, [pc, #560]	; (8004bd8 <UART_SetConfig+0x38c>)
 80049a8:	fba3 1302 	umull	r1, r3, r3, r2
 80049ac:	095b      	lsrs	r3, r3, #5
 80049ae:	2164      	movs	r1, #100	; 0x64
 80049b0:	fb01 f303 	mul.w	r3, r1, r3
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	3332      	adds	r3, #50	; 0x32
 80049ba:	4a87      	ldr	r2, [pc, #540]	; (8004bd8 <UART_SetConfig+0x38c>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049c8:	441e      	add	r6, r3
 80049ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049cc:	4618      	mov	r0, r3
 80049ce:	f04f 0100 	mov.w	r1, #0
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	1894      	adds	r4, r2, r2
 80049d8:	623c      	str	r4, [r7, #32]
 80049da:	415b      	adcs	r3, r3
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
 80049de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049e2:	1812      	adds	r2, r2, r0
 80049e4:	eb41 0303 	adc.w	r3, r1, r3
 80049e8:	f04f 0400 	mov.w	r4, #0
 80049ec:	f04f 0500 	mov.w	r5, #0
 80049f0:	00dd      	lsls	r5, r3, #3
 80049f2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80049f6:	00d4      	lsls	r4, r2, #3
 80049f8:	4622      	mov	r2, r4
 80049fa:	462b      	mov	r3, r5
 80049fc:	1814      	adds	r4, r2, r0
 80049fe:	653c      	str	r4, [r7, #80]	; 0x50
 8004a00:	414b      	adcs	r3, r1
 8004a02:	657b      	str	r3, [r7, #84]	; 0x54
 8004a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	461a      	mov	r2, r3
 8004a0a:	f04f 0300 	mov.w	r3, #0
 8004a0e:	1891      	adds	r1, r2, r2
 8004a10:	61b9      	str	r1, [r7, #24]
 8004a12:	415b      	adcs	r3, r3
 8004a14:	61fb      	str	r3, [r7, #28]
 8004a16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004a1e:	f7fc f8e3 	bl	8000be8 <__aeabi_uldivmod>
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	4b6c      	ldr	r3, [pc, #432]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004a28:	fba3 1302 	umull	r1, r3, r3, r2
 8004a2c:	095b      	lsrs	r3, r3, #5
 8004a2e:	2164      	movs	r1, #100	; 0x64
 8004a30:	fb01 f303 	mul.w	r3, r1, r3
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	3332      	adds	r3, #50	; 0x32
 8004a3a:	4a67      	ldr	r2, [pc, #412]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a40:	095b      	lsrs	r3, r3, #5
 8004a42:	f003 0207 	and.w	r2, r3, #7
 8004a46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4432      	add	r2, r6
 8004a4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a4e:	e0b9      	b.n	8004bc4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a52:	461c      	mov	r4, r3
 8004a54:	f04f 0500 	mov.w	r5, #0
 8004a58:	4622      	mov	r2, r4
 8004a5a:	462b      	mov	r3, r5
 8004a5c:	1891      	adds	r1, r2, r2
 8004a5e:	6139      	str	r1, [r7, #16]
 8004a60:	415b      	adcs	r3, r3
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a68:	1912      	adds	r2, r2, r4
 8004a6a:	eb45 0303 	adc.w	r3, r5, r3
 8004a6e:	f04f 0000 	mov.w	r0, #0
 8004a72:	f04f 0100 	mov.w	r1, #0
 8004a76:	00d9      	lsls	r1, r3, #3
 8004a78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a7c:	00d0      	lsls	r0, r2, #3
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	eb12 0804 	adds.w	r8, r2, r4
 8004a86:	eb43 0905 	adc.w	r9, r3, r5
 8004a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f04f 0100 	mov.w	r1, #0
 8004a94:	f04f 0200 	mov.w	r2, #0
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	008b      	lsls	r3, r1, #2
 8004a9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004aa2:	0082      	lsls	r2, r0, #2
 8004aa4:	4640      	mov	r0, r8
 8004aa6:	4649      	mov	r1, r9
 8004aa8:	f7fc f89e 	bl	8000be8 <__aeabi_uldivmod>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4b49      	ldr	r3, [pc, #292]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	011e      	lsls	r6, r3, #4
 8004aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004abc:	4618      	mov	r0, r3
 8004abe:	f04f 0100 	mov.w	r1, #0
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	1894      	adds	r4, r2, r2
 8004ac8:	60bc      	str	r4, [r7, #8]
 8004aca:	415b      	adcs	r3, r3
 8004acc:	60fb      	str	r3, [r7, #12]
 8004ace:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ad2:	1812      	adds	r2, r2, r0
 8004ad4:	eb41 0303 	adc.w	r3, r1, r3
 8004ad8:	f04f 0400 	mov.w	r4, #0
 8004adc:	f04f 0500 	mov.w	r5, #0
 8004ae0:	00dd      	lsls	r5, r3, #3
 8004ae2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004ae6:	00d4      	lsls	r4, r2, #3
 8004ae8:	4622      	mov	r2, r4
 8004aea:	462b      	mov	r3, r5
 8004aec:	1814      	adds	r4, r2, r0
 8004aee:	64bc      	str	r4, [r7, #72]	; 0x48
 8004af0:	414b      	adcs	r3, r1
 8004af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	4618      	mov	r0, r3
 8004afa:	f04f 0100 	mov.w	r1, #0
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	008b      	lsls	r3, r1, #2
 8004b08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b0c:	0082      	lsls	r2, r0, #2
 8004b0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004b12:	f7fc f869 	bl	8000be8 <__aeabi_uldivmod>
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4b2f      	ldr	r3, [pc, #188]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004b20:	095b      	lsrs	r3, r3, #5
 8004b22:	2164      	movs	r1, #100	; 0x64
 8004b24:	fb01 f303 	mul.w	r3, r1, r3
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	011b      	lsls	r3, r3, #4
 8004b2c:	3332      	adds	r3, #50	; 0x32
 8004b2e:	4a2a      	ldr	r2, [pc, #168]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004b30:	fba2 2303 	umull	r2, r3, r2, r3
 8004b34:	095b      	lsrs	r3, r3, #5
 8004b36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b3a:	441e      	add	r6, r3
 8004b3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f04f 0100 	mov.w	r1, #0
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	1894      	adds	r4, r2, r2
 8004b4a:	603c      	str	r4, [r7, #0]
 8004b4c:	415b      	adcs	r3, r3
 8004b4e:	607b      	str	r3, [r7, #4]
 8004b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b54:	1812      	adds	r2, r2, r0
 8004b56:	eb41 0303 	adc.w	r3, r1, r3
 8004b5a:	f04f 0400 	mov.w	r4, #0
 8004b5e:	f04f 0500 	mov.w	r5, #0
 8004b62:	00dd      	lsls	r5, r3, #3
 8004b64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b68:	00d4      	lsls	r4, r2, #3
 8004b6a:	4622      	mov	r2, r4
 8004b6c:	462b      	mov	r3, r5
 8004b6e:	eb12 0a00 	adds.w	sl, r2, r0
 8004b72:	eb43 0b01 	adc.w	fp, r3, r1
 8004b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f04f 0100 	mov.w	r1, #0
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	008b      	lsls	r3, r1, #2
 8004b8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b8e:	0082      	lsls	r2, r0, #2
 8004b90:	4650      	mov	r0, sl
 8004b92:	4659      	mov	r1, fp
 8004b94:	f7fc f828 	bl	8000be8 <__aeabi_uldivmod>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4b0e      	ldr	r3, [pc, #56]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004b9e:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba2:	095b      	lsrs	r3, r3, #5
 8004ba4:	2164      	movs	r1, #100	; 0x64
 8004ba6:	fb01 f303 	mul.w	r3, r1, r3
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	3332      	adds	r3, #50	; 0x32
 8004bb0:	4a09      	ldr	r2, [pc, #36]	; (8004bd8 <UART_SetConfig+0x38c>)
 8004bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb6:	095b      	lsrs	r3, r3, #5
 8004bb8:	f003 020f 	and.w	r2, r3, #15
 8004bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4432      	add	r2, r6
 8004bc2:	609a      	str	r2, [r3, #8]
}
 8004bc4:	bf00      	nop
 8004bc6:	377c      	adds	r7, #124	; 0x7c
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bce:	bf00      	nop
 8004bd0:	40011000 	.word	0x40011000
 8004bd4:	40011400 	.word	0x40011400
 8004bd8:	51eb851f 	.word	0x51eb851f

08004bdc <__errno>:
 8004bdc:	4b01      	ldr	r3, [pc, #4]	; (8004be4 <__errno+0x8>)
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	2000000c 	.word	0x2000000c

08004be8 <__libc_init_array>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	4d0d      	ldr	r5, [pc, #52]	; (8004c20 <__libc_init_array+0x38>)
 8004bec:	4c0d      	ldr	r4, [pc, #52]	; (8004c24 <__libc_init_array+0x3c>)
 8004bee:	1b64      	subs	r4, r4, r5
 8004bf0:	10a4      	asrs	r4, r4, #2
 8004bf2:	2600      	movs	r6, #0
 8004bf4:	42a6      	cmp	r6, r4
 8004bf6:	d109      	bne.n	8004c0c <__libc_init_array+0x24>
 8004bf8:	4d0b      	ldr	r5, [pc, #44]	; (8004c28 <__libc_init_array+0x40>)
 8004bfa:	4c0c      	ldr	r4, [pc, #48]	; (8004c2c <__libc_init_array+0x44>)
 8004bfc:	f002 fd7e 	bl	80076fc <_init>
 8004c00:	1b64      	subs	r4, r4, r5
 8004c02:	10a4      	asrs	r4, r4, #2
 8004c04:	2600      	movs	r6, #0
 8004c06:	42a6      	cmp	r6, r4
 8004c08:	d105      	bne.n	8004c16 <__libc_init_array+0x2e>
 8004c0a:	bd70      	pop	{r4, r5, r6, pc}
 8004c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c10:	4798      	blx	r3
 8004c12:	3601      	adds	r6, #1
 8004c14:	e7ee      	b.n	8004bf4 <__libc_init_array+0xc>
 8004c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c1a:	4798      	blx	r3
 8004c1c:	3601      	adds	r6, #1
 8004c1e:	e7f2      	b.n	8004c06 <__libc_init_array+0x1e>
 8004c20:	08007c14 	.word	0x08007c14
 8004c24:	08007c14 	.word	0x08007c14
 8004c28:	08007c14 	.word	0x08007c14
 8004c2c:	08007c18 	.word	0x08007c18

08004c30 <malloc>:
 8004c30:	4b02      	ldr	r3, [pc, #8]	; (8004c3c <malloc+0xc>)
 8004c32:	4601      	mov	r1, r0
 8004c34:	6818      	ldr	r0, [r3, #0]
 8004c36:	f000 b85b 	b.w	8004cf0 <_malloc_r>
 8004c3a:	bf00      	nop
 8004c3c:	2000000c 	.word	0x2000000c

08004c40 <memset>:
 8004c40:	4402      	add	r2, r0
 8004c42:	4603      	mov	r3, r0
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d100      	bne.n	8004c4a <memset+0xa>
 8004c48:	4770      	bx	lr
 8004c4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c4e:	e7f9      	b.n	8004c44 <memset+0x4>

08004c50 <_free_r>:
 8004c50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004c52:	2900      	cmp	r1, #0
 8004c54:	d048      	beq.n	8004ce8 <_free_r+0x98>
 8004c56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c5a:	9001      	str	r0, [sp, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f1a1 0404 	sub.w	r4, r1, #4
 8004c62:	bfb8      	it	lt
 8004c64:	18e4      	addlt	r4, r4, r3
 8004c66:	f001 ff11 	bl	8006a8c <__malloc_lock>
 8004c6a:	4a20      	ldr	r2, [pc, #128]	; (8004cec <_free_r+0x9c>)
 8004c6c:	9801      	ldr	r0, [sp, #4]
 8004c6e:	6813      	ldr	r3, [r2, #0]
 8004c70:	4615      	mov	r5, r2
 8004c72:	b933      	cbnz	r3, 8004c82 <_free_r+0x32>
 8004c74:	6063      	str	r3, [r4, #4]
 8004c76:	6014      	str	r4, [r2, #0]
 8004c78:	b003      	add	sp, #12
 8004c7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c7e:	f001 bf0b 	b.w	8006a98 <__malloc_unlock>
 8004c82:	42a3      	cmp	r3, r4
 8004c84:	d90b      	bls.n	8004c9e <_free_r+0x4e>
 8004c86:	6821      	ldr	r1, [r4, #0]
 8004c88:	1862      	adds	r2, r4, r1
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	bf04      	itt	eq
 8004c8e:	681a      	ldreq	r2, [r3, #0]
 8004c90:	685b      	ldreq	r3, [r3, #4]
 8004c92:	6063      	str	r3, [r4, #4]
 8004c94:	bf04      	itt	eq
 8004c96:	1852      	addeq	r2, r2, r1
 8004c98:	6022      	streq	r2, [r4, #0]
 8004c9a:	602c      	str	r4, [r5, #0]
 8004c9c:	e7ec      	b.n	8004c78 <_free_r+0x28>
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	b10b      	cbz	r3, 8004ca8 <_free_r+0x58>
 8004ca4:	42a3      	cmp	r3, r4
 8004ca6:	d9fa      	bls.n	8004c9e <_free_r+0x4e>
 8004ca8:	6811      	ldr	r1, [r2, #0]
 8004caa:	1855      	adds	r5, r2, r1
 8004cac:	42a5      	cmp	r5, r4
 8004cae:	d10b      	bne.n	8004cc8 <_free_r+0x78>
 8004cb0:	6824      	ldr	r4, [r4, #0]
 8004cb2:	4421      	add	r1, r4
 8004cb4:	1854      	adds	r4, r2, r1
 8004cb6:	42a3      	cmp	r3, r4
 8004cb8:	6011      	str	r1, [r2, #0]
 8004cba:	d1dd      	bne.n	8004c78 <_free_r+0x28>
 8004cbc:	681c      	ldr	r4, [r3, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	6053      	str	r3, [r2, #4]
 8004cc2:	4421      	add	r1, r4
 8004cc4:	6011      	str	r1, [r2, #0]
 8004cc6:	e7d7      	b.n	8004c78 <_free_r+0x28>
 8004cc8:	d902      	bls.n	8004cd0 <_free_r+0x80>
 8004cca:	230c      	movs	r3, #12
 8004ccc:	6003      	str	r3, [r0, #0]
 8004cce:	e7d3      	b.n	8004c78 <_free_r+0x28>
 8004cd0:	6825      	ldr	r5, [r4, #0]
 8004cd2:	1961      	adds	r1, r4, r5
 8004cd4:	428b      	cmp	r3, r1
 8004cd6:	bf04      	itt	eq
 8004cd8:	6819      	ldreq	r1, [r3, #0]
 8004cda:	685b      	ldreq	r3, [r3, #4]
 8004cdc:	6063      	str	r3, [r4, #4]
 8004cde:	bf04      	itt	eq
 8004ce0:	1949      	addeq	r1, r1, r5
 8004ce2:	6021      	streq	r1, [r4, #0]
 8004ce4:	6054      	str	r4, [r2, #4]
 8004ce6:	e7c7      	b.n	8004c78 <_free_r+0x28>
 8004ce8:	b003      	add	sp, #12
 8004cea:	bd30      	pop	{r4, r5, pc}
 8004cec:	200001fc 	.word	0x200001fc

08004cf0 <_malloc_r>:
 8004cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cf2:	1ccd      	adds	r5, r1, #3
 8004cf4:	f025 0503 	bic.w	r5, r5, #3
 8004cf8:	3508      	adds	r5, #8
 8004cfa:	2d0c      	cmp	r5, #12
 8004cfc:	bf38      	it	cc
 8004cfe:	250c      	movcc	r5, #12
 8004d00:	2d00      	cmp	r5, #0
 8004d02:	4606      	mov	r6, r0
 8004d04:	db01      	blt.n	8004d0a <_malloc_r+0x1a>
 8004d06:	42a9      	cmp	r1, r5
 8004d08:	d903      	bls.n	8004d12 <_malloc_r+0x22>
 8004d0a:	230c      	movs	r3, #12
 8004d0c:	6033      	str	r3, [r6, #0]
 8004d0e:	2000      	movs	r0, #0
 8004d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d12:	f001 febb 	bl	8006a8c <__malloc_lock>
 8004d16:	4921      	ldr	r1, [pc, #132]	; (8004d9c <_malloc_r+0xac>)
 8004d18:	680a      	ldr	r2, [r1, #0]
 8004d1a:	4614      	mov	r4, r2
 8004d1c:	b99c      	cbnz	r4, 8004d46 <_malloc_r+0x56>
 8004d1e:	4f20      	ldr	r7, [pc, #128]	; (8004da0 <_malloc_r+0xb0>)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	b923      	cbnz	r3, 8004d2e <_malloc_r+0x3e>
 8004d24:	4621      	mov	r1, r4
 8004d26:	4630      	mov	r0, r6
 8004d28:	f000 fd34 	bl	8005794 <_sbrk_r>
 8004d2c:	6038      	str	r0, [r7, #0]
 8004d2e:	4629      	mov	r1, r5
 8004d30:	4630      	mov	r0, r6
 8004d32:	f000 fd2f 	bl	8005794 <_sbrk_r>
 8004d36:	1c43      	adds	r3, r0, #1
 8004d38:	d123      	bne.n	8004d82 <_malloc_r+0x92>
 8004d3a:	230c      	movs	r3, #12
 8004d3c:	6033      	str	r3, [r6, #0]
 8004d3e:	4630      	mov	r0, r6
 8004d40:	f001 feaa 	bl	8006a98 <__malloc_unlock>
 8004d44:	e7e3      	b.n	8004d0e <_malloc_r+0x1e>
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	1b5b      	subs	r3, r3, r5
 8004d4a:	d417      	bmi.n	8004d7c <_malloc_r+0x8c>
 8004d4c:	2b0b      	cmp	r3, #11
 8004d4e:	d903      	bls.n	8004d58 <_malloc_r+0x68>
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	441c      	add	r4, r3
 8004d54:	6025      	str	r5, [r4, #0]
 8004d56:	e004      	b.n	8004d62 <_malloc_r+0x72>
 8004d58:	6863      	ldr	r3, [r4, #4]
 8004d5a:	42a2      	cmp	r2, r4
 8004d5c:	bf0c      	ite	eq
 8004d5e:	600b      	streq	r3, [r1, #0]
 8004d60:	6053      	strne	r3, [r2, #4]
 8004d62:	4630      	mov	r0, r6
 8004d64:	f001 fe98 	bl	8006a98 <__malloc_unlock>
 8004d68:	f104 000b 	add.w	r0, r4, #11
 8004d6c:	1d23      	adds	r3, r4, #4
 8004d6e:	f020 0007 	bic.w	r0, r0, #7
 8004d72:	1ac2      	subs	r2, r0, r3
 8004d74:	d0cc      	beq.n	8004d10 <_malloc_r+0x20>
 8004d76:	1a1b      	subs	r3, r3, r0
 8004d78:	50a3      	str	r3, [r4, r2]
 8004d7a:	e7c9      	b.n	8004d10 <_malloc_r+0x20>
 8004d7c:	4622      	mov	r2, r4
 8004d7e:	6864      	ldr	r4, [r4, #4]
 8004d80:	e7cc      	b.n	8004d1c <_malloc_r+0x2c>
 8004d82:	1cc4      	adds	r4, r0, #3
 8004d84:	f024 0403 	bic.w	r4, r4, #3
 8004d88:	42a0      	cmp	r0, r4
 8004d8a:	d0e3      	beq.n	8004d54 <_malloc_r+0x64>
 8004d8c:	1a21      	subs	r1, r4, r0
 8004d8e:	4630      	mov	r0, r6
 8004d90:	f000 fd00 	bl	8005794 <_sbrk_r>
 8004d94:	3001      	adds	r0, #1
 8004d96:	d1dd      	bne.n	8004d54 <_malloc_r+0x64>
 8004d98:	e7cf      	b.n	8004d3a <_malloc_r+0x4a>
 8004d9a:	bf00      	nop
 8004d9c:	200001fc 	.word	0x200001fc
 8004da0:	20000200 	.word	0x20000200

08004da4 <__cvt>:
 8004da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004da8:	ec55 4b10 	vmov	r4, r5, d0
 8004dac:	2d00      	cmp	r5, #0
 8004dae:	460e      	mov	r6, r1
 8004db0:	4619      	mov	r1, r3
 8004db2:	462b      	mov	r3, r5
 8004db4:	bfbb      	ittet	lt
 8004db6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004dba:	461d      	movlt	r5, r3
 8004dbc:	2300      	movge	r3, #0
 8004dbe:	232d      	movlt	r3, #45	; 0x2d
 8004dc0:	700b      	strb	r3, [r1, #0]
 8004dc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dc4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004dc8:	4691      	mov	r9, r2
 8004dca:	f023 0820 	bic.w	r8, r3, #32
 8004dce:	bfbc      	itt	lt
 8004dd0:	4622      	movlt	r2, r4
 8004dd2:	4614      	movlt	r4, r2
 8004dd4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004dd8:	d005      	beq.n	8004de6 <__cvt+0x42>
 8004dda:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004dde:	d100      	bne.n	8004de2 <__cvt+0x3e>
 8004de0:	3601      	adds	r6, #1
 8004de2:	2102      	movs	r1, #2
 8004de4:	e000      	b.n	8004de8 <__cvt+0x44>
 8004de6:	2103      	movs	r1, #3
 8004de8:	ab03      	add	r3, sp, #12
 8004dea:	9301      	str	r3, [sp, #4]
 8004dec:	ab02      	add	r3, sp, #8
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	ec45 4b10 	vmov	d0, r4, r5
 8004df4:	4653      	mov	r3, sl
 8004df6:	4632      	mov	r2, r6
 8004df8:	f000 fe2a 	bl	8005a50 <_dtoa_r>
 8004dfc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e00:	4607      	mov	r7, r0
 8004e02:	d102      	bne.n	8004e0a <__cvt+0x66>
 8004e04:	f019 0f01 	tst.w	r9, #1
 8004e08:	d022      	beq.n	8004e50 <__cvt+0xac>
 8004e0a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e0e:	eb07 0906 	add.w	r9, r7, r6
 8004e12:	d110      	bne.n	8004e36 <__cvt+0x92>
 8004e14:	783b      	ldrb	r3, [r7, #0]
 8004e16:	2b30      	cmp	r3, #48	; 0x30
 8004e18:	d10a      	bne.n	8004e30 <__cvt+0x8c>
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	4620      	mov	r0, r4
 8004e20:	4629      	mov	r1, r5
 8004e22:	f7fb fe71 	bl	8000b08 <__aeabi_dcmpeq>
 8004e26:	b918      	cbnz	r0, 8004e30 <__cvt+0x8c>
 8004e28:	f1c6 0601 	rsb	r6, r6, #1
 8004e2c:	f8ca 6000 	str.w	r6, [sl]
 8004e30:	f8da 3000 	ldr.w	r3, [sl]
 8004e34:	4499      	add	r9, r3
 8004e36:	2200      	movs	r2, #0
 8004e38:	2300      	movs	r3, #0
 8004e3a:	4620      	mov	r0, r4
 8004e3c:	4629      	mov	r1, r5
 8004e3e:	f7fb fe63 	bl	8000b08 <__aeabi_dcmpeq>
 8004e42:	b108      	cbz	r0, 8004e48 <__cvt+0xa4>
 8004e44:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e48:	2230      	movs	r2, #48	; 0x30
 8004e4a:	9b03      	ldr	r3, [sp, #12]
 8004e4c:	454b      	cmp	r3, r9
 8004e4e:	d307      	bcc.n	8004e60 <__cvt+0xbc>
 8004e50:	9b03      	ldr	r3, [sp, #12]
 8004e52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e54:	1bdb      	subs	r3, r3, r7
 8004e56:	4638      	mov	r0, r7
 8004e58:	6013      	str	r3, [r2, #0]
 8004e5a:	b004      	add	sp, #16
 8004e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e60:	1c59      	adds	r1, r3, #1
 8004e62:	9103      	str	r1, [sp, #12]
 8004e64:	701a      	strb	r2, [r3, #0]
 8004e66:	e7f0      	b.n	8004e4a <__cvt+0xa6>

08004e68 <__exponent>:
 8004e68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2900      	cmp	r1, #0
 8004e6e:	bfb8      	it	lt
 8004e70:	4249      	neglt	r1, r1
 8004e72:	f803 2b02 	strb.w	r2, [r3], #2
 8004e76:	bfb4      	ite	lt
 8004e78:	222d      	movlt	r2, #45	; 0x2d
 8004e7a:	222b      	movge	r2, #43	; 0x2b
 8004e7c:	2909      	cmp	r1, #9
 8004e7e:	7042      	strb	r2, [r0, #1]
 8004e80:	dd2a      	ble.n	8004ed8 <__exponent+0x70>
 8004e82:	f10d 0407 	add.w	r4, sp, #7
 8004e86:	46a4      	mov	ip, r4
 8004e88:	270a      	movs	r7, #10
 8004e8a:	46a6      	mov	lr, r4
 8004e8c:	460a      	mov	r2, r1
 8004e8e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004e92:	fb07 1516 	mls	r5, r7, r6, r1
 8004e96:	3530      	adds	r5, #48	; 0x30
 8004e98:	2a63      	cmp	r2, #99	; 0x63
 8004e9a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004e9e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004ea2:	4631      	mov	r1, r6
 8004ea4:	dcf1      	bgt.n	8004e8a <__exponent+0x22>
 8004ea6:	3130      	adds	r1, #48	; 0x30
 8004ea8:	f1ae 0502 	sub.w	r5, lr, #2
 8004eac:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004eb0:	1c44      	adds	r4, r0, #1
 8004eb2:	4629      	mov	r1, r5
 8004eb4:	4561      	cmp	r1, ip
 8004eb6:	d30a      	bcc.n	8004ece <__exponent+0x66>
 8004eb8:	f10d 0209 	add.w	r2, sp, #9
 8004ebc:	eba2 020e 	sub.w	r2, r2, lr
 8004ec0:	4565      	cmp	r5, ip
 8004ec2:	bf88      	it	hi
 8004ec4:	2200      	movhi	r2, #0
 8004ec6:	4413      	add	r3, r2
 8004ec8:	1a18      	subs	r0, r3, r0
 8004eca:	b003      	add	sp, #12
 8004ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ed2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004ed6:	e7ed      	b.n	8004eb4 <__exponent+0x4c>
 8004ed8:	2330      	movs	r3, #48	; 0x30
 8004eda:	3130      	adds	r1, #48	; 0x30
 8004edc:	7083      	strb	r3, [r0, #2]
 8004ede:	70c1      	strb	r1, [r0, #3]
 8004ee0:	1d03      	adds	r3, r0, #4
 8004ee2:	e7f1      	b.n	8004ec8 <__exponent+0x60>

08004ee4 <_printf_float>:
 8004ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ee8:	ed2d 8b02 	vpush	{d8}
 8004eec:	b08d      	sub	sp, #52	; 0x34
 8004eee:	460c      	mov	r4, r1
 8004ef0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004ef4:	4616      	mov	r6, r2
 8004ef6:	461f      	mov	r7, r3
 8004ef8:	4605      	mov	r5, r0
 8004efa:	f001 fd4d 	bl	8006998 <_localeconv_r>
 8004efe:	f8d0 a000 	ldr.w	sl, [r0]
 8004f02:	4650      	mov	r0, sl
 8004f04:	f7fb f984 	bl	8000210 <strlen>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	9305      	str	r3, [sp, #20]
 8004f10:	f8d8 3000 	ldr.w	r3, [r8]
 8004f14:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004f18:	3307      	adds	r3, #7
 8004f1a:	f023 0307 	bic.w	r3, r3, #7
 8004f1e:	f103 0208 	add.w	r2, r3, #8
 8004f22:	f8c8 2000 	str.w	r2, [r8]
 8004f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004f2e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004f32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f36:	9307      	str	r3, [sp, #28]
 8004f38:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f3c:	ee08 0a10 	vmov	s16, r0
 8004f40:	4b9f      	ldr	r3, [pc, #636]	; (80051c0 <_printf_float+0x2dc>)
 8004f42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f4a:	f7fb fe0f 	bl	8000b6c <__aeabi_dcmpun>
 8004f4e:	bb88      	cbnz	r0, 8004fb4 <_printf_float+0xd0>
 8004f50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f54:	4b9a      	ldr	r3, [pc, #616]	; (80051c0 <_printf_float+0x2dc>)
 8004f56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f5a:	f7fb fde9 	bl	8000b30 <__aeabi_dcmple>
 8004f5e:	bb48      	cbnz	r0, 8004fb4 <_printf_float+0xd0>
 8004f60:	2200      	movs	r2, #0
 8004f62:	2300      	movs	r3, #0
 8004f64:	4640      	mov	r0, r8
 8004f66:	4649      	mov	r1, r9
 8004f68:	f7fb fdd8 	bl	8000b1c <__aeabi_dcmplt>
 8004f6c:	b110      	cbz	r0, 8004f74 <_printf_float+0x90>
 8004f6e:	232d      	movs	r3, #45	; 0x2d
 8004f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f74:	4b93      	ldr	r3, [pc, #588]	; (80051c4 <_printf_float+0x2e0>)
 8004f76:	4894      	ldr	r0, [pc, #592]	; (80051c8 <_printf_float+0x2e4>)
 8004f78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004f7c:	bf94      	ite	ls
 8004f7e:	4698      	movls	r8, r3
 8004f80:	4680      	movhi	r8, r0
 8004f82:	2303      	movs	r3, #3
 8004f84:	6123      	str	r3, [r4, #16]
 8004f86:	9b05      	ldr	r3, [sp, #20]
 8004f88:	f023 0204 	bic.w	r2, r3, #4
 8004f8c:	6022      	str	r2, [r4, #0]
 8004f8e:	f04f 0900 	mov.w	r9, #0
 8004f92:	9700      	str	r7, [sp, #0]
 8004f94:	4633      	mov	r3, r6
 8004f96:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f98:	4621      	mov	r1, r4
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	f000 f9d8 	bl	8005350 <_printf_common>
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	f040 8090 	bne.w	80050c6 <_printf_float+0x1e2>
 8004fa6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004faa:	b00d      	add	sp, #52	; 0x34
 8004fac:	ecbd 8b02 	vpop	{d8}
 8004fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	464b      	mov	r3, r9
 8004fb8:	4640      	mov	r0, r8
 8004fba:	4649      	mov	r1, r9
 8004fbc:	f7fb fdd6 	bl	8000b6c <__aeabi_dcmpun>
 8004fc0:	b140      	cbz	r0, 8004fd4 <_printf_float+0xf0>
 8004fc2:	464b      	mov	r3, r9
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	bfbc      	itt	lt
 8004fc8:	232d      	movlt	r3, #45	; 0x2d
 8004fca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004fce:	487f      	ldr	r0, [pc, #508]	; (80051cc <_printf_float+0x2e8>)
 8004fd0:	4b7f      	ldr	r3, [pc, #508]	; (80051d0 <_printf_float+0x2ec>)
 8004fd2:	e7d1      	b.n	8004f78 <_printf_float+0x94>
 8004fd4:	6863      	ldr	r3, [r4, #4]
 8004fd6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004fda:	9206      	str	r2, [sp, #24]
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	d13f      	bne.n	8005060 <_printf_float+0x17c>
 8004fe0:	2306      	movs	r3, #6
 8004fe2:	6063      	str	r3, [r4, #4]
 8004fe4:	9b05      	ldr	r3, [sp, #20]
 8004fe6:	6861      	ldr	r1, [r4, #4]
 8004fe8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004fec:	2300      	movs	r3, #0
 8004fee:	9303      	str	r3, [sp, #12]
 8004ff0:	ab0a      	add	r3, sp, #40	; 0x28
 8004ff2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004ff6:	ab09      	add	r3, sp, #36	; 0x24
 8004ff8:	ec49 8b10 	vmov	d0, r8, r9
 8004ffc:	9300      	str	r3, [sp, #0]
 8004ffe:	6022      	str	r2, [r4, #0]
 8005000:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005004:	4628      	mov	r0, r5
 8005006:	f7ff fecd 	bl	8004da4 <__cvt>
 800500a:	9b06      	ldr	r3, [sp, #24]
 800500c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800500e:	2b47      	cmp	r3, #71	; 0x47
 8005010:	4680      	mov	r8, r0
 8005012:	d108      	bne.n	8005026 <_printf_float+0x142>
 8005014:	1cc8      	adds	r0, r1, #3
 8005016:	db02      	blt.n	800501e <_printf_float+0x13a>
 8005018:	6863      	ldr	r3, [r4, #4]
 800501a:	4299      	cmp	r1, r3
 800501c:	dd41      	ble.n	80050a2 <_printf_float+0x1be>
 800501e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005022:	fa5f fb8b 	uxtb.w	fp, fp
 8005026:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800502a:	d820      	bhi.n	800506e <_printf_float+0x18a>
 800502c:	3901      	subs	r1, #1
 800502e:	465a      	mov	r2, fp
 8005030:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005034:	9109      	str	r1, [sp, #36]	; 0x24
 8005036:	f7ff ff17 	bl	8004e68 <__exponent>
 800503a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800503c:	1813      	adds	r3, r2, r0
 800503e:	2a01      	cmp	r2, #1
 8005040:	4681      	mov	r9, r0
 8005042:	6123      	str	r3, [r4, #16]
 8005044:	dc02      	bgt.n	800504c <_printf_float+0x168>
 8005046:	6822      	ldr	r2, [r4, #0]
 8005048:	07d2      	lsls	r2, r2, #31
 800504a:	d501      	bpl.n	8005050 <_printf_float+0x16c>
 800504c:	3301      	adds	r3, #1
 800504e:	6123      	str	r3, [r4, #16]
 8005050:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005054:	2b00      	cmp	r3, #0
 8005056:	d09c      	beq.n	8004f92 <_printf_float+0xae>
 8005058:	232d      	movs	r3, #45	; 0x2d
 800505a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800505e:	e798      	b.n	8004f92 <_printf_float+0xae>
 8005060:	9a06      	ldr	r2, [sp, #24]
 8005062:	2a47      	cmp	r2, #71	; 0x47
 8005064:	d1be      	bne.n	8004fe4 <_printf_float+0x100>
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1bc      	bne.n	8004fe4 <_printf_float+0x100>
 800506a:	2301      	movs	r3, #1
 800506c:	e7b9      	b.n	8004fe2 <_printf_float+0xfe>
 800506e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005072:	d118      	bne.n	80050a6 <_printf_float+0x1c2>
 8005074:	2900      	cmp	r1, #0
 8005076:	6863      	ldr	r3, [r4, #4]
 8005078:	dd0b      	ble.n	8005092 <_printf_float+0x1ae>
 800507a:	6121      	str	r1, [r4, #16]
 800507c:	b913      	cbnz	r3, 8005084 <_printf_float+0x1a0>
 800507e:	6822      	ldr	r2, [r4, #0]
 8005080:	07d0      	lsls	r0, r2, #31
 8005082:	d502      	bpl.n	800508a <_printf_float+0x1a6>
 8005084:	3301      	adds	r3, #1
 8005086:	440b      	add	r3, r1
 8005088:	6123      	str	r3, [r4, #16]
 800508a:	65a1      	str	r1, [r4, #88]	; 0x58
 800508c:	f04f 0900 	mov.w	r9, #0
 8005090:	e7de      	b.n	8005050 <_printf_float+0x16c>
 8005092:	b913      	cbnz	r3, 800509a <_printf_float+0x1b6>
 8005094:	6822      	ldr	r2, [r4, #0]
 8005096:	07d2      	lsls	r2, r2, #31
 8005098:	d501      	bpl.n	800509e <_printf_float+0x1ba>
 800509a:	3302      	adds	r3, #2
 800509c:	e7f4      	b.n	8005088 <_printf_float+0x1a4>
 800509e:	2301      	movs	r3, #1
 80050a0:	e7f2      	b.n	8005088 <_printf_float+0x1a4>
 80050a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80050a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050a8:	4299      	cmp	r1, r3
 80050aa:	db05      	blt.n	80050b8 <_printf_float+0x1d4>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	6121      	str	r1, [r4, #16]
 80050b0:	07d8      	lsls	r0, r3, #31
 80050b2:	d5ea      	bpl.n	800508a <_printf_float+0x1a6>
 80050b4:	1c4b      	adds	r3, r1, #1
 80050b6:	e7e7      	b.n	8005088 <_printf_float+0x1a4>
 80050b8:	2900      	cmp	r1, #0
 80050ba:	bfd4      	ite	le
 80050bc:	f1c1 0202 	rsble	r2, r1, #2
 80050c0:	2201      	movgt	r2, #1
 80050c2:	4413      	add	r3, r2
 80050c4:	e7e0      	b.n	8005088 <_printf_float+0x1a4>
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	055a      	lsls	r2, r3, #21
 80050ca:	d407      	bmi.n	80050dc <_printf_float+0x1f8>
 80050cc:	6923      	ldr	r3, [r4, #16]
 80050ce:	4642      	mov	r2, r8
 80050d0:	4631      	mov	r1, r6
 80050d2:	4628      	mov	r0, r5
 80050d4:	47b8      	blx	r7
 80050d6:	3001      	adds	r0, #1
 80050d8:	d12c      	bne.n	8005134 <_printf_float+0x250>
 80050da:	e764      	b.n	8004fa6 <_printf_float+0xc2>
 80050dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80050e0:	f240 80e0 	bls.w	80052a4 <_printf_float+0x3c0>
 80050e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050e8:	2200      	movs	r2, #0
 80050ea:	2300      	movs	r3, #0
 80050ec:	f7fb fd0c 	bl	8000b08 <__aeabi_dcmpeq>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	d034      	beq.n	800515e <_printf_float+0x27a>
 80050f4:	4a37      	ldr	r2, [pc, #220]	; (80051d4 <_printf_float+0x2f0>)
 80050f6:	2301      	movs	r3, #1
 80050f8:	4631      	mov	r1, r6
 80050fa:	4628      	mov	r0, r5
 80050fc:	47b8      	blx	r7
 80050fe:	3001      	adds	r0, #1
 8005100:	f43f af51 	beq.w	8004fa6 <_printf_float+0xc2>
 8005104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005108:	429a      	cmp	r2, r3
 800510a:	db02      	blt.n	8005112 <_printf_float+0x22e>
 800510c:	6823      	ldr	r3, [r4, #0]
 800510e:	07d8      	lsls	r0, r3, #31
 8005110:	d510      	bpl.n	8005134 <_printf_float+0x250>
 8005112:	ee18 3a10 	vmov	r3, s16
 8005116:	4652      	mov	r2, sl
 8005118:	4631      	mov	r1, r6
 800511a:	4628      	mov	r0, r5
 800511c:	47b8      	blx	r7
 800511e:	3001      	adds	r0, #1
 8005120:	f43f af41 	beq.w	8004fa6 <_printf_float+0xc2>
 8005124:	f04f 0800 	mov.w	r8, #0
 8005128:	f104 091a 	add.w	r9, r4, #26
 800512c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800512e:	3b01      	subs	r3, #1
 8005130:	4543      	cmp	r3, r8
 8005132:	dc09      	bgt.n	8005148 <_printf_float+0x264>
 8005134:	6823      	ldr	r3, [r4, #0]
 8005136:	079b      	lsls	r3, r3, #30
 8005138:	f100 8105 	bmi.w	8005346 <_printf_float+0x462>
 800513c:	68e0      	ldr	r0, [r4, #12]
 800513e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005140:	4298      	cmp	r0, r3
 8005142:	bfb8      	it	lt
 8005144:	4618      	movlt	r0, r3
 8005146:	e730      	b.n	8004faa <_printf_float+0xc6>
 8005148:	2301      	movs	r3, #1
 800514a:	464a      	mov	r2, r9
 800514c:	4631      	mov	r1, r6
 800514e:	4628      	mov	r0, r5
 8005150:	47b8      	blx	r7
 8005152:	3001      	adds	r0, #1
 8005154:	f43f af27 	beq.w	8004fa6 <_printf_float+0xc2>
 8005158:	f108 0801 	add.w	r8, r8, #1
 800515c:	e7e6      	b.n	800512c <_printf_float+0x248>
 800515e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005160:	2b00      	cmp	r3, #0
 8005162:	dc39      	bgt.n	80051d8 <_printf_float+0x2f4>
 8005164:	4a1b      	ldr	r2, [pc, #108]	; (80051d4 <_printf_float+0x2f0>)
 8005166:	2301      	movs	r3, #1
 8005168:	4631      	mov	r1, r6
 800516a:	4628      	mov	r0, r5
 800516c:	47b8      	blx	r7
 800516e:	3001      	adds	r0, #1
 8005170:	f43f af19 	beq.w	8004fa6 <_printf_float+0xc2>
 8005174:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005178:	4313      	orrs	r3, r2
 800517a:	d102      	bne.n	8005182 <_printf_float+0x29e>
 800517c:	6823      	ldr	r3, [r4, #0]
 800517e:	07d9      	lsls	r1, r3, #31
 8005180:	d5d8      	bpl.n	8005134 <_printf_float+0x250>
 8005182:	ee18 3a10 	vmov	r3, s16
 8005186:	4652      	mov	r2, sl
 8005188:	4631      	mov	r1, r6
 800518a:	4628      	mov	r0, r5
 800518c:	47b8      	blx	r7
 800518e:	3001      	adds	r0, #1
 8005190:	f43f af09 	beq.w	8004fa6 <_printf_float+0xc2>
 8005194:	f04f 0900 	mov.w	r9, #0
 8005198:	f104 0a1a 	add.w	sl, r4, #26
 800519c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800519e:	425b      	negs	r3, r3
 80051a0:	454b      	cmp	r3, r9
 80051a2:	dc01      	bgt.n	80051a8 <_printf_float+0x2c4>
 80051a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051a6:	e792      	b.n	80050ce <_printf_float+0x1ea>
 80051a8:	2301      	movs	r3, #1
 80051aa:	4652      	mov	r2, sl
 80051ac:	4631      	mov	r1, r6
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	f43f aef7 	beq.w	8004fa6 <_printf_float+0xc2>
 80051b8:	f109 0901 	add.w	r9, r9, #1
 80051bc:	e7ee      	b.n	800519c <_printf_float+0x2b8>
 80051be:	bf00      	nop
 80051c0:	7fefffff 	.word	0x7fefffff
 80051c4:	0800782c 	.word	0x0800782c
 80051c8:	08007830 	.word	0x08007830
 80051cc:	08007838 	.word	0x08007838
 80051d0:	08007834 	.word	0x08007834
 80051d4:	0800783c 	.word	0x0800783c
 80051d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051dc:	429a      	cmp	r2, r3
 80051de:	bfa8      	it	ge
 80051e0:	461a      	movge	r2, r3
 80051e2:	2a00      	cmp	r2, #0
 80051e4:	4691      	mov	r9, r2
 80051e6:	dc37      	bgt.n	8005258 <_printf_float+0x374>
 80051e8:	f04f 0b00 	mov.w	fp, #0
 80051ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051f0:	f104 021a 	add.w	r2, r4, #26
 80051f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051f6:	9305      	str	r3, [sp, #20]
 80051f8:	eba3 0309 	sub.w	r3, r3, r9
 80051fc:	455b      	cmp	r3, fp
 80051fe:	dc33      	bgt.n	8005268 <_printf_float+0x384>
 8005200:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005204:	429a      	cmp	r2, r3
 8005206:	db3b      	blt.n	8005280 <_printf_float+0x39c>
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	07da      	lsls	r2, r3, #31
 800520c:	d438      	bmi.n	8005280 <_printf_float+0x39c>
 800520e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005210:	9b05      	ldr	r3, [sp, #20]
 8005212:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	eba2 0901 	sub.w	r9, r2, r1
 800521a:	4599      	cmp	r9, r3
 800521c:	bfa8      	it	ge
 800521e:	4699      	movge	r9, r3
 8005220:	f1b9 0f00 	cmp.w	r9, #0
 8005224:	dc35      	bgt.n	8005292 <_printf_float+0x3ae>
 8005226:	f04f 0800 	mov.w	r8, #0
 800522a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800522e:	f104 0a1a 	add.w	sl, r4, #26
 8005232:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005236:	1a9b      	subs	r3, r3, r2
 8005238:	eba3 0309 	sub.w	r3, r3, r9
 800523c:	4543      	cmp	r3, r8
 800523e:	f77f af79 	ble.w	8005134 <_printf_float+0x250>
 8005242:	2301      	movs	r3, #1
 8005244:	4652      	mov	r2, sl
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	47b8      	blx	r7
 800524c:	3001      	adds	r0, #1
 800524e:	f43f aeaa 	beq.w	8004fa6 <_printf_float+0xc2>
 8005252:	f108 0801 	add.w	r8, r8, #1
 8005256:	e7ec      	b.n	8005232 <_printf_float+0x34e>
 8005258:	4613      	mov	r3, r2
 800525a:	4631      	mov	r1, r6
 800525c:	4642      	mov	r2, r8
 800525e:	4628      	mov	r0, r5
 8005260:	47b8      	blx	r7
 8005262:	3001      	adds	r0, #1
 8005264:	d1c0      	bne.n	80051e8 <_printf_float+0x304>
 8005266:	e69e      	b.n	8004fa6 <_printf_float+0xc2>
 8005268:	2301      	movs	r3, #1
 800526a:	4631      	mov	r1, r6
 800526c:	4628      	mov	r0, r5
 800526e:	9205      	str	r2, [sp, #20]
 8005270:	47b8      	blx	r7
 8005272:	3001      	adds	r0, #1
 8005274:	f43f ae97 	beq.w	8004fa6 <_printf_float+0xc2>
 8005278:	9a05      	ldr	r2, [sp, #20]
 800527a:	f10b 0b01 	add.w	fp, fp, #1
 800527e:	e7b9      	b.n	80051f4 <_printf_float+0x310>
 8005280:	ee18 3a10 	vmov	r3, s16
 8005284:	4652      	mov	r2, sl
 8005286:	4631      	mov	r1, r6
 8005288:	4628      	mov	r0, r5
 800528a:	47b8      	blx	r7
 800528c:	3001      	adds	r0, #1
 800528e:	d1be      	bne.n	800520e <_printf_float+0x32a>
 8005290:	e689      	b.n	8004fa6 <_printf_float+0xc2>
 8005292:	9a05      	ldr	r2, [sp, #20]
 8005294:	464b      	mov	r3, r9
 8005296:	4442      	add	r2, r8
 8005298:	4631      	mov	r1, r6
 800529a:	4628      	mov	r0, r5
 800529c:	47b8      	blx	r7
 800529e:	3001      	adds	r0, #1
 80052a0:	d1c1      	bne.n	8005226 <_printf_float+0x342>
 80052a2:	e680      	b.n	8004fa6 <_printf_float+0xc2>
 80052a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052a6:	2a01      	cmp	r2, #1
 80052a8:	dc01      	bgt.n	80052ae <_printf_float+0x3ca>
 80052aa:	07db      	lsls	r3, r3, #31
 80052ac:	d538      	bpl.n	8005320 <_printf_float+0x43c>
 80052ae:	2301      	movs	r3, #1
 80052b0:	4642      	mov	r2, r8
 80052b2:	4631      	mov	r1, r6
 80052b4:	4628      	mov	r0, r5
 80052b6:	47b8      	blx	r7
 80052b8:	3001      	adds	r0, #1
 80052ba:	f43f ae74 	beq.w	8004fa6 <_printf_float+0xc2>
 80052be:	ee18 3a10 	vmov	r3, s16
 80052c2:	4652      	mov	r2, sl
 80052c4:	4631      	mov	r1, r6
 80052c6:	4628      	mov	r0, r5
 80052c8:	47b8      	blx	r7
 80052ca:	3001      	adds	r0, #1
 80052cc:	f43f ae6b 	beq.w	8004fa6 <_printf_float+0xc2>
 80052d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80052d4:	2200      	movs	r2, #0
 80052d6:	2300      	movs	r3, #0
 80052d8:	f7fb fc16 	bl	8000b08 <__aeabi_dcmpeq>
 80052dc:	b9d8      	cbnz	r0, 8005316 <_printf_float+0x432>
 80052de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052e0:	f108 0201 	add.w	r2, r8, #1
 80052e4:	3b01      	subs	r3, #1
 80052e6:	4631      	mov	r1, r6
 80052e8:	4628      	mov	r0, r5
 80052ea:	47b8      	blx	r7
 80052ec:	3001      	adds	r0, #1
 80052ee:	d10e      	bne.n	800530e <_printf_float+0x42a>
 80052f0:	e659      	b.n	8004fa6 <_printf_float+0xc2>
 80052f2:	2301      	movs	r3, #1
 80052f4:	4652      	mov	r2, sl
 80052f6:	4631      	mov	r1, r6
 80052f8:	4628      	mov	r0, r5
 80052fa:	47b8      	blx	r7
 80052fc:	3001      	adds	r0, #1
 80052fe:	f43f ae52 	beq.w	8004fa6 <_printf_float+0xc2>
 8005302:	f108 0801 	add.w	r8, r8, #1
 8005306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005308:	3b01      	subs	r3, #1
 800530a:	4543      	cmp	r3, r8
 800530c:	dcf1      	bgt.n	80052f2 <_printf_float+0x40e>
 800530e:	464b      	mov	r3, r9
 8005310:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005314:	e6dc      	b.n	80050d0 <_printf_float+0x1ec>
 8005316:	f04f 0800 	mov.w	r8, #0
 800531a:	f104 0a1a 	add.w	sl, r4, #26
 800531e:	e7f2      	b.n	8005306 <_printf_float+0x422>
 8005320:	2301      	movs	r3, #1
 8005322:	4642      	mov	r2, r8
 8005324:	e7df      	b.n	80052e6 <_printf_float+0x402>
 8005326:	2301      	movs	r3, #1
 8005328:	464a      	mov	r2, r9
 800532a:	4631      	mov	r1, r6
 800532c:	4628      	mov	r0, r5
 800532e:	47b8      	blx	r7
 8005330:	3001      	adds	r0, #1
 8005332:	f43f ae38 	beq.w	8004fa6 <_printf_float+0xc2>
 8005336:	f108 0801 	add.w	r8, r8, #1
 800533a:	68e3      	ldr	r3, [r4, #12]
 800533c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800533e:	1a5b      	subs	r3, r3, r1
 8005340:	4543      	cmp	r3, r8
 8005342:	dcf0      	bgt.n	8005326 <_printf_float+0x442>
 8005344:	e6fa      	b.n	800513c <_printf_float+0x258>
 8005346:	f04f 0800 	mov.w	r8, #0
 800534a:	f104 0919 	add.w	r9, r4, #25
 800534e:	e7f4      	b.n	800533a <_printf_float+0x456>

08005350 <_printf_common>:
 8005350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005354:	4616      	mov	r6, r2
 8005356:	4699      	mov	r9, r3
 8005358:	688a      	ldr	r2, [r1, #8]
 800535a:	690b      	ldr	r3, [r1, #16]
 800535c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005360:	4293      	cmp	r3, r2
 8005362:	bfb8      	it	lt
 8005364:	4613      	movlt	r3, r2
 8005366:	6033      	str	r3, [r6, #0]
 8005368:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800536c:	4607      	mov	r7, r0
 800536e:	460c      	mov	r4, r1
 8005370:	b10a      	cbz	r2, 8005376 <_printf_common+0x26>
 8005372:	3301      	adds	r3, #1
 8005374:	6033      	str	r3, [r6, #0]
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	0699      	lsls	r1, r3, #26
 800537a:	bf42      	ittt	mi
 800537c:	6833      	ldrmi	r3, [r6, #0]
 800537e:	3302      	addmi	r3, #2
 8005380:	6033      	strmi	r3, [r6, #0]
 8005382:	6825      	ldr	r5, [r4, #0]
 8005384:	f015 0506 	ands.w	r5, r5, #6
 8005388:	d106      	bne.n	8005398 <_printf_common+0x48>
 800538a:	f104 0a19 	add.w	sl, r4, #25
 800538e:	68e3      	ldr	r3, [r4, #12]
 8005390:	6832      	ldr	r2, [r6, #0]
 8005392:	1a9b      	subs	r3, r3, r2
 8005394:	42ab      	cmp	r3, r5
 8005396:	dc26      	bgt.n	80053e6 <_printf_common+0x96>
 8005398:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800539c:	1e13      	subs	r3, r2, #0
 800539e:	6822      	ldr	r2, [r4, #0]
 80053a0:	bf18      	it	ne
 80053a2:	2301      	movne	r3, #1
 80053a4:	0692      	lsls	r2, r2, #26
 80053a6:	d42b      	bmi.n	8005400 <_printf_common+0xb0>
 80053a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053ac:	4649      	mov	r1, r9
 80053ae:	4638      	mov	r0, r7
 80053b0:	47c0      	blx	r8
 80053b2:	3001      	adds	r0, #1
 80053b4:	d01e      	beq.n	80053f4 <_printf_common+0xa4>
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	68e5      	ldr	r5, [r4, #12]
 80053ba:	6832      	ldr	r2, [r6, #0]
 80053bc:	f003 0306 	and.w	r3, r3, #6
 80053c0:	2b04      	cmp	r3, #4
 80053c2:	bf08      	it	eq
 80053c4:	1aad      	subeq	r5, r5, r2
 80053c6:	68a3      	ldr	r3, [r4, #8]
 80053c8:	6922      	ldr	r2, [r4, #16]
 80053ca:	bf0c      	ite	eq
 80053cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053d0:	2500      	movne	r5, #0
 80053d2:	4293      	cmp	r3, r2
 80053d4:	bfc4      	itt	gt
 80053d6:	1a9b      	subgt	r3, r3, r2
 80053d8:	18ed      	addgt	r5, r5, r3
 80053da:	2600      	movs	r6, #0
 80053dc:	341a      	adds	r4, #26
 80053de:	42b5      	cmp	r5, r6
 80053e0:	d11a      	bne.n	8005418 <_printf_common+0xc8>
 80053e2:	2000      	movs	r0, #0
 80053e4:	e008      	b.n	80053f8 <_printf_common+0xa8>
 80053e6:	2301      	movs	r3, #1
 80053e8:	4652      	mov	r2, sl
 80053ea:	4649      	mov	r1, r9
 80053ec:	4638      	mov	r0, r7
 80053ee:	47c0      	blx	r8
 80053f0:	3001      	adds	r0, #1
 80053f2:	d103      	bne.n	80053fc <_printf_common+0xac>
 80053f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053fc:	3501      	adds	r5, #1
 80053fe:	e7c6      	b.n	800538e <_printf_common+0x3e>
 8005400:	18e1      	adds	r1, r4, r3
 8005402:	1c5a      	adds	r2, r3, #1
 8005404:	2030      	movs	r0, #48	; 0x30
 8005406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800540a:	4422      	add	r2, r4
 800540c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005414:	3302      	adds	r3, #2
 8005416:	e7c7      	b.n	80053a8 <_printf_common+0x58>
 8005418:	2301      	movs	r3, #1
 800541a:	4622      	mov	r2, r4
 800541c:	4649      	mov	r1, r9
 800541e:	4638      	mov	r0, r7
 8005420:	47c0      	blx	r8
 8005422:	3001      	adds	r0, #1
 8005424:	d0e6      	beq.n	80053f4 <_printf_common+0xa4>
 8005426:	3601      	adds	r6, #1
 8005428:	e7d9      	b.n	80053de <_printf_common+0x8e>
	...

0800542c <_printf_i>:
 800542c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005430:	460c      	mov	r4, r1
 8005432:	4691      	mov	r9, r2
 8005434:	7e27      	ldrb	r7, [r4, #24]
 8005436:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005438:	2f78      	cmp	r7, #120	; 0x78
 800543a:	4680      	mov	r8, r0
 800543c:	469a      	mov	sl, r3
 800543e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005442:	d807      	bhi.n	8005454 <_printf_i+0x28>
 8005444:	2f62      	cmp	r7, #98	; 0x62
 8005446:	d80a      	bhi.n	800545e <_printf_i+0x32>
 8005448:	2f00      	cmp	r7, #0
 800544a:	f000 80d8 	beq.w	80055fe <_printf_i+0x1d2>
 800544e:	2f58      	cmp	r7, #88	; 0x58
 8005450:	f000 80a3 	beq.w	800559a <_printf_i+0x16e>
 8005454:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005458:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800545c:	e03a      	b.n	80054d4 <_printf_i+0xa8>
 800545e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005462:	2b15      	cmp	r3, #21
 8005464:	d8f6      	bhi.n	8005454 <_printf_i+0x28>
 8005466:	a001      	add	r0, pc, #4	; (adr r0, 800546c <_printf_i+0x40>)
 8005468:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800546c:	080054c5 	.word	0x080054c5
 8005470:	080054d9 	.word	0x080054d9
 8005474:	08005455 	.word	0x08005455
 8005478:	08005455 	.word	0x08005455
 800547c:	08005455 	.word	0x08005455
 8005480:	08005455 	.word	0x08005455
 8005484:	080054d9 	.word	0x080054d9
 8005488:	08005455 	.word	0x08005455
 800548c:	08005455 	.word	0x08005455
 8005490:	08005455 	.word	0x08005455
 8005494:	08005455 	.word	0x08005455
 8005498:	080055e5 	.word	0x080055e5
 800549c:	08005509 	.word	0x08005509
 80054a0:	080055c7 	.word	0x080055c7
 80054a4:	08005455 	.word	0x08005455
 80054a8:	08005455 	.word	0x08005455
 80054ac:	08005607 	.word	0x08005607
 80054b0:	08005455 	.word	0x08005455
 80054b4:	08005509 	.word	0x08005509
 80054b8:	08005455 	.word	0x08005455
 80054bc:	08005455 	.word	0x08005455
 80054c0:	080055cf 	.word	0x080055cf
 80054c4:	680b      	ldr	r3, [r1, #0]
 80054c6:	1d1a      	adds	r2, r3, #4
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	600a      	str	r2, [r1, #0]
 80054cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80054d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054d4:	2301      	movs	r3, #1
 80054d6:	e0a3      	b.n	8005620 <_printf_i+0x1f4>
 80054d8:	6825      	ldr	r5, [r4, #0]
 80054da:	6808      	ldr	r0, [r1, #0]
 80054dc:	062e      	lsls	r6, r5, #24
 80054de:	f100 0304 	add.w	r3, r0, #4
 80054e2:	d50a      	bpl.n	80054fa <_printf_i+0xce>
 80054e4:	6805      	ldr	r5, [r0, #0]
 80054e6:	600b      	str	r3, [r1, #0]
 80054e8:	2d00      	cmp	r5, #0
 80054ea:	da03      	bge.n	80054f4 <_printf_i+0xc8>
 80054ec:	232d      	movs	r3, #45	; 0x2d
 80054ee:	426d      	negs	r5, r5
 80054f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054f4:	485e      	ldr	r0, [pc, #376]	; (8005670 <_printf_i+0x244>)
 80054f6:	230a      	movs	r3, #10
 80054f8:	e019      	b.n	800552e <_printf_i+0x102>
 80054fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80054fe:	6805      	ldr	r5, [r0, #0]
 8005500:	600b      	str	r3, [r1, #0]
 8005502:	bf18      	it	ne
 8005504:	b22d      	sxthne	r5, r5
 8005506:	e7ef      	b.n	80054e8 <_printf_i+0xbc>
 8005508:	680b      	ldr	r3, [r1, #0]
 800550a:	6825      	ldr	r5, [r4, #0]
 800550c:	1d18      	adds	r0, r3, #4
 800550e:	6008      	str	r0, [r1, #0]
 8005510:	0628      	lsls	r0, r5, #24
 8005512:	d501      	bpl.n	8005518 <_printf_i+0xec>
 8005514:	681d      	ldr	r5, [r3, #0]
 8005516:	e002      	b.n	800551e <_printf_i+0xf2>
 8005518:	0669      	lsls	r1, r5, #25
 800551a:	d5fb      	bpl.n	8005514 <_printf_i+0xe8>
 800551c:	881d      	ldrh	r5, [r3, #0]
 800551e:	4854      	ldr	r0, [pc, #336]	; (8005670 <_printf_i+0x244>)
 8005520:	2f6f      	cmp	r7, #111	; 0x6f
 8005522:	bf0c      	ite	eq
 8005524:	2308      	moveq	r3, #8
 8005526:	230a      	movne	r3, #10
 8005528:	2100      	movs	r1, #0
 800552a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800552e:	6866      	ldr	r6, [r4, #4]
 8005530:	60a6      	str	r6, [r4, #8]
 8005532:	2e00      	cmp	r6, #0
 8005534:	bfa2      	ittt	ge
 8005536:	6821      	ldrge	r1, [r4, #0]
 8005538:	f021 0104 	bicge.w	r1, r1, #4
 800553c:	6021      	strge	r1, [r4, #0]
 800553e:	b90d      	cbnz	r5, 8005544 <_printf_i+0x118>
 8005540:	2e00      	cmp	r6, #0
 8005542:	d04d      	beq.n	80055e0 <_printf_i+0x1b4>
 8005544:	4616      	mov	r6, r2
 8005546:	fbb5 f1f3 	udiv	r1, r5, r3
 800554a:	fb03 5711 	mls	r7, r3, r1, r5
 800554e:	5dc7      	ldrb	r7, [r0, r7]
 8005550:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005554:	462f      	mov	r7, r5
 8005556:	42bb      	cmp	r3, r7
 8005558:	460d      	mov	r5, r1
 800555a:	d9f4      	bls.n	8005546 <_printf_i+0x11a>
 800555c:	2b08      	cmp	r3, #8
 800555e:	d10b      	bne.n	8005578 <_printf_i+0x14c>
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	07df      	lsls	r7, r3, #31
 8005564:	d508      	bpl.n	8005578 <_printf_i+0x14c>
 8005566:	6923      	ldr	r3, [r4, #16]
 8005568:	6861      	ldr	r1, [r4, #4]
 800556a:	4299      	cmp	r1, r3
 800556c:	bfde      	ittt	le
 800556e:	2330      	movle	r3, #48	; 0x30
 8005570:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005574:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005578:	1b92      	subs	r2, r2, r6
 800557a:	6122      	str	r2, [r4, #16]
 800557c:	f8cd a000 	str.w	sl, [sp]
 8005580:	464b      	mov	r3, r9
 8005582:	aa03      	add	r2, sp, #12
 8005584:	4621      	mov	r1, r4
 8005586:	4640      	mov	r0, r8
 8005588:	f7ff fee2 	bl	8005350 <_printf_common>
 800558c:	3001      	adds	r0, #1
 800558e:	d14c      	bne.n	800562a <_printf_i+0x1fe>
 8005590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005594:	b004      	add	sp, #16
 8005596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800559a:	4835      	ldr	r0, [pc, #212]	; (8005670 <_printf_i+0x244>)
 800559c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80055a0:	6823      	ldr	r3, [r4, #0]
 80055a2:	680e      	ldr	r6, [r1, #0]
 80055a4:	061f      	lsls	r7, r3, #24
 80055a6:	f856 5b04 	ldr.w	r5, [r6], #4
 80055aa:	600e      	str	r6, [r1, #0]
 80055ac:	d514      	bpl.n	80055d8 <_printf_i+0x1ac>
 80055ae:	07d9      	lsls	r1, r3, #31
 80055b0:	bf44      	itt	mi
 80055b2:	f043 0320 	orrmi.w	r3, r3, #32
 80055b6:	6023      	strmi	r3, [r4, #0]
 80055b8:	b91d      	cbnz	r5, 80055c2 <_printf_i+0x196>
 80055ba:	6823      	ldr	r3, [r4, #0]
 80055bc:	f023 0320 	bic.w	r3, r3, #32
 80055c0:	6023      	str	r3, [r4, #0]
 80055c2:	2310      	movs	r3, #16
 80055c4:	e7b0      	b.n	8005528 <_printf_i+0xfc>
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	f043 0320 	orr.w	r3, r3, #32
 80055cc:	6023      	str	r3, [r4, #0]
 80055ce:	2378      	movs	r3, #120	; 0x78
 80055d0:	4828      	ldr	r0, [pc, #160]	; (8005674 <_printf_i+0x248>)
 80055d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80055d6:	e7e3      	b.n	80055a0 <_printf_i+0x174>
 80055d8:	065e      	lsls	r6, r3, #25
 80055da:	bf48      	it	mi
 80055dc:	b2ad      	uxthmi	r5, r5
 80055de:	e7e6      	b.n	80055ae <_printf_i+0x182>
 80055e0:	4616      	mov	r6, r2
 80055e2:	e7bb      	b.n	800555c <_printf_i+0x130>
 80055e4:	680b      	ldr	r3, [r1, #0]
 80055e6:	6826      	ldr	r6, [r4, #0]
 80055e8:	6960      	ldr	r0, [r4, #20]
 80055ea:	1d1d      	adds	r5, r3, #4
 80055ec:	600d      	str	r5, [r1, #0]
 80055ee:	0635      	lsls	r5, r6, #24
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	d501      	bpl.n	80055f8 <_printf_i+0x1cc>
 80055f4:	6018      	str	r0, [r3, #0]
 80055f6:	e002      	b.n	80055fe <_printf_i+0x1d2>
 80055f8:	0671      	lsls	r1, r6, #25
 80055fa:	d5fb      	bpl.n	80055f4 <_printf_i+0x1c8>
 80055fc:	8018      	strh	r0, [r3, #0]
 80055fe:	2300      	movs	r3, #0
 8005600:	6123      	str	r3, [r4, #16]
 8005602:	4616      	mov	r6, r2
 8005604:	e7ba      	b.n	800557c <_printf_i+0x150>
 8005606:	680b      	ldr	r3, [r1, #0]
 8005608:	1d1a      	adds	r2, r3, #4
 800560a:	600a      	str	r2, [r1, #0]
 800560c:	681e      	ldr	r6, [r3, #0]
 800560e:	6862      	ldr	r2, [r4, #4]
 8005610:	2100      	movs	r1, #0
 8005612:	4630      	mov	r0, r6
 8005614:	f7fa fe04 	bl	8000220 <memchr>
 8005618:	b108      	cbz	r0, 800561e <_printf_i+0x1f2>
 800561a:	1b80      	subs	r0, r0, r6
 800561c:	6060      	str	r0, [r4, #4]
 800561e:	6863      	ldr	r3, [r4, #4]
 8005620:	6123      	str	r3, [r4, #16]
 8005622:	2300      	movs	r3, #0
 8005624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005628:	e7a8      	b.n	800557c <_printf_i+0x150>
 800562a:	6923      	ldr	r3, [r4, #16]
 800562c:	4632      	mov	r2, r6
 800562e:	4649      	mov	r1, r9
 8005630:	4640      	mov	r0, r8
 8005632:	47d0      	blx	sl
 8005634:	3001      	adds	r0, #1
 8005636:	d0ab      	beq.n	8005590 <_printf_i+0x164>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	079b      	lsls	r3, r3, #30
 800563c:	d413      	bmi.n	8005666 <_printf_i+0x23a>
 800563e:	68e0      	ldr	r0, [r4, #12]
 8005640:	9b03      	ldr	r3, [sp, #12]
 8005642:	4298      	cmp	r0, r3
 8005644:	bfb8      	it	lt
 8005646:	4618      	movlt	r0, r3
 8005648:	e7a4      	b.n	8005594 <_printf_i+0x168>
 800564a:	2301      	movs	r3, #1
 800564c:	4632      	mov	r2, r6
 800564e:	4649      	mov	r1, r9
 8005650:	4640      	mov	r0, r8
 8005652:	47d0      	blx	sl
 8005654:	3001      	adds	r0, #1
 8005656:	d09b      	beq.n	8005590 <_printf_i+0x164>
 8005658:	3501      	adds	r5, #1
 800565a:	68e3      	ldr	r3, [r4, #12]
 800565c:	9903      	ldr	r1, [sp, #12]
 800565e:	1a5b      	subs	r3, r3, r1
 8005660:	42ab      	cmp	r3, r5
 8005662:	dcf2      	bgt.n	800564a <_printf_i+0x21e>
 8005664:	e7eb      	b.n	800563e <_printf_i+0x212>
 8005666:	2500      	movs	r5, #0
 8005668:	f104 0619 	add.w	r6, r4, #25
 800566c:	e7f5      	b.n	800565a <_printf_i+0x22e>
 800566e:	bf00      	nop
 8005670:	0800783e 	.word	0x0800783e
 8005674:	0800784f 	.word	0x0800784f

08005678 <iprintf>:
 8005678:	b40f      	push	{r0, r1, r2, r3}
 800567a:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <iprintf+0x2c>)
 800567c:	b513      	push	{r0, r1, r4, lr}
 800567e:	681c      	ldr	r4, [r3, #0]
 8005680:	b124      	cbz	r4, 800568c <iprintf+0x14>
 8005682:	69a3      	ldr	r3, [r4, #24]
 8005684:	b913      	cbnz	r3, 800568c <iprintf+0x14>
 8005686:	4620      	mov	r0, r4
 8005688:	f001 f8e8 	bl	800685c <__sinit>
 800568c:	ab05      	add	r3, sp, #20
 800568e:	9a04      	ldr	r2, [sp, #16]
 8005690:	68a1      	ldr	r1, [r4, #8]
 8005692:	9301      	str	r3, [sp, #4]
 8005694:	4620      	mov	r0, r4
 8005696:	f001 fdbb 	bl	8007210 <_vfiprintf_r>
 800569a:	b002      	add	sp, #8
 800569c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056a0:	b004      	add	sp, #16
 80056a2:	4770      	bx	lr
 80056a4:	2000000c 	.word	0x2000000c

080056a8 <_puts_r>:
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	460e      	mov	r6, r1
 80056ac:	4605      	mov	r5, r0
 80056ae:	b118      	cbz	r0, 80056b8 <_puts_r+0x10>
 80056b0:	6983      	ldr	r3, [r0, #24]
 80056b2:	b90b      	cbnz	r3, 80056b8 <_puts_r+0x10>
 80056b4:	f001 f8d2 	bl	800685c <__sinit>
 80056b8:	69ab      	ldr	r3, [r5, #24]
 80056ba:	68ac      	ldr	r4, [r5, #8]
 80056bc:	b913      	cbnz	r3, 80056c4 <_puts_r+0x1c>
 80056be:	4628      	mov	r0, r5
 80056c0:	f001 f8cc 	bl	800685c <__sinit>
 80056c4:	4b2c      	ldr	r3, [pc, #176]	; (8005778 <_puts_r+0xd0>)
 80056c6:	429c      	cmp	r4, r3
 80056c8:	d120      	bne.n	800570c <_puts_r+0x64>
 80056ca:	686c      	ldr	r4, [r5, #4]
 80056cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056ce:	07db      	lsls	r3, r3, #31
 80056d0:	d405      	bmi.n	80056de <_puts_r+0x36>
 80056d2:	89a3      	ldrh	r3, [r4, #12]
 80056d4:	0598      	lsls	r0, r3, #22
 80056d6:	d402      	bmi.n	80056de <_puts_r+0x36>
 80056d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056da:	f001 f962 	bl	80069a2 <__retarget_lock_acquire_recursive>
 80056de:	89a3      	ldrh	r3, [r4, #12]
 80056e0:	0719      	lsls	r1, r3, #28
 80056e2:	d51d      	bpl.n	8005720 <_puts_r+0x78>
 80056e4:	6923      	ldr	r3, [r4, #16]
 80056e6:	b1db      	cbz	r3, 8005720 <_puts_r+0x78>
 80056e8:	3e01      	subs	r6, #1
 80056ea:	68a3      	ldr	r3, [r4, #8]
 80056ec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80056f0:	3b01      	subs	r3, #1
 80056f2:	60a3      	str	r3, [r4, #8]
 80056f4:	bb39      	cbnz	r1, 8005746 <_puts_r+0x9e>
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	da38      	bge.n	800576c <_puts_r+0xc4>
 80056fa:	4622      	mov	r2, r4
 80056fc:	210a      	movs	r1, #10
 80056fe:	4628      	mov	r0, r5
 8005700:	f000 f858 	bl	80057b4 <__swbuf_r>
 8005704:	3001      	adds	r0, #1
 8005706:	d011      	beq.n	800572c <_puts_r+0x84>
 8005708:	250a      	movs	r5, #10
 800570a:	e011      	b.n	8005730 <_puts_r+0x88>
 800570c:	4b1b      	ldr	r3, [pc, #108]	; (800577c <_puts_r+0xd4>)
 800570e:	429c      	cmp	r4, r3
 8005710:	d101      	bne.n	8005716 <_puts_r+0x6e>
 8005712:	68ac      	ldr	r4, [r5, #8]
 8005714:	e7da      	b.n	80056cc <_puts_r+0x24>
 8005716:	4b1a      	ldr	r3, [pc, #104]	; (8005780 <_puts_r+0xd8>)
 8005718:	429c      	cmp	r4, r3
 800571a:	bf08      	it	eq
 800571c:	68ec      	ldreq	r4, [r5, #12]
 800571e:	e7d5      	b.n	80056cc <_puts_r+0x24>
 8005720:	4621      	mov	r1, r4
 8005722:	4628      	mov	r0, r5
 8005724:	f000 f898 	bl	8005858 <__swsetup_r>
 8005728:	2800      	cmp	r0, #0
 800572a:	d0dd      	beq.n	80056e8 <_puts_r+0x40>
 800572c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005730:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005732:	07da      	lsls	r2, r3, #31
 8005734:	d405      	bmi.n	8005742 <_puts_r+0x9a>
 8005736:	89a3      	ldrh	r3, [r4, #12]
 8005738:	059b      	lsls	r3, r3, #22
 800573a:	d402      	bmi.n	8005742 <_puts_r+0x9a>
 800573c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800573e:	f001 f931 	bl	80069a4 <__retarget_lock_release_recursive>
 8005742:	4628      	mov	r0, r5
 8005744:	bd70      	pop	{r4, r5, r6, pc}
 8005746:	2b00      	cmp	r3, #0
 8005748:	da04      	bge.n	8005754 <_puts_r+0xac>
 800574a:	69a2      	ldr	r2, [r4, #24]
 800574c:	429a      	cmp	r2, r3
 800574e:	dc06      	bgt.n	800575e <_puts_r+0xb6>
 8005750:	290a      	cmp	r1, #10
 8005752:	d004      	beq.n	800575e <_puts_r+0xb6>
 8005754:	6823      	ldr	r3, [r4, #0]
 8005756:	1c5a      	adds	r2, r3, #1
 8005758:	6022      	str	r2, [r4, #0]
 800575a:	7019      	strb	r1, [r3, #0]
 800575c:	e7c5      	b.n	80056ea <_puts_r+0x42>
 800575e:	4622      	mov	r2, r4
 8005760:	4628      	mov	r0, r5
 8005762:	f000 f827 	bl	80057b4 <__swbuf_r>
 8005766:	3001      	adds	r0, #1
 8005768:	d1bf      	bne.n	80056ea <_puts_r+0x42>
 800576a:	e7df      	b.n	800572c <_puts_r+0x84>
 800576c:	6823      	ldr	r3, [r4, #0]
 800576e:	250a      	movs	r5, #10
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	6022      	str	r2, [r4, #0]
 8005774:	701d      	strb	r5, [r3, #0]
 8005776:	e7db      	b.n	8005730 <_puts_r+0x88>
 8005778:	08007914 	.word	0x08007914
 800577c:	08007934 	.word	0x08007934
 8005780:	080078f4 	.word	0x080078f4

08005784 <puts>:
 8005784:	4b02      	ldr	r3, [pc, #8]	; (8005790 <puts+0xc>)
 8005786:	4601      	mov	r1, r0
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	f7ff bf8d 	b.w	80056a8 <_puts_r>
 800578e:	bf00      	nop
 8005790:	2000000c 	.word	0x2000000c

08005794 <_sbrk_r>:
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4d06      	ldr	r5, [pc, #24]	; (80057b0 <_sbrk_r+0x1c>)
 8005798:	2300      	movs	r3, #0
 800579a:	4604      	mov	r4, r0
 800579c:	4608      	mov	r0, r1
 800579e:	602b      	str	r3, [r5, #0]
 80057a0:	f7fc f908 	bl	80019b4 <_sbrk>
 80057a4:	1c43      	adds	r3, r0, #1
 80057a6:	d102      	bne.n	80057ae <_sbrk_r+0x1a>
 80057a8:	682b      	ldr	r3, [r5, #0]
 80057aa:	b103      	cbz	r3, 80057ae <_sbrk_r+0x1a>
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	bd38      	pop	{r3, r4, r5, pc}
 80057b0:	200004ac 	.word	0x200004ac

080057b4 <__swbuf_r>:
 80057b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b6:	460e      	mov	r6, r1
 80057b8:	4614      	mov	r4, r2
 80057ba:	4605      	mov	r5, r0
 80057bc:	b118      	cbz	r0, 80057c6 <__swbuf_r+0x12>
 80057be:	6983      	ldr	r3, [r0, #24]
 80057c0:	b90b      	cbnz	r3, 80057c6 <__swbuf_r+0x12>
 80057c2:	f001 f84b 	bl	800685c <__sinit>
 80057c6:	4b21      	ldr	r3, [pc, #132]	; (800584c <__swbuf_r+0x98>)
 80057c8:	429c      	cmp	r4, r3
 80057ca:	d12b      	bne.n	8005824 <__swbuf_r+0x70>
 80057cc:	686c      	ldr	r4, [r5, #4]
 80057ce:	69a3      	ldr	r3, [r4, #24]
 80057d0:	60a3      	str	r3, [r4, #8]
 80057d2:	89a3      	ldrh	r3, [r4, #12]
 80057d4:	071a      	lsls	r2, r3, #28
 80057d6:	d52f      	bpl.n	8005838 <__swbuf_r+0x84>
 80057d8:	6923      	ldr	r3, [r4, #16]
 80057da:	b36b      	cbz	r3, 8005838 <__swbuf_r+0x84>
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	6820      	ldr	r0, [r4, #0]
 80057e0:	1ac0      	subs	r0, r0, r3
 80057e2:	6963      	ldr	r3, [r4, #20]
 80057e4:	b2f6      	uxtb	r6, r6
 80057e6:	4283      	cmp	r3, r0
 80057e8:	4637      	mov	r7, r6
 80057ea:	dc04      	bgt.n	80057f6 <__swbuf_r+0x42>
 80057ec:	4621      	mov	r1, r4
 80057ee:	4628      	mov	r0, r5
 80057f0:	f000 ffa0 	bl	8006734 <_fflush_r>
 80057f4:	bb30      	cbnz	r0, 8005844 <__swbuf_r+0x90>
 80057f6:	68a3      	ldr	r3, [r4, #8]
 80057f8:	3b01      	subs	r3, #1
 80057fa:	60a3      	str	r3, [r4, #8]
 80057fc:	6823      	ldr	r3, [r4, #0]
 80057fe:	1c5a      	adds	r2, r3, #1
 8005800:	6022      	str	r2, [r4, #0]
 8005802:	701e      	strb	r6, [r3, #0]
 8005804:	6963      	ldr	r3, [r4, #20]
 8005806:	3001      	adds	r0, #1
 8005808:	4283      	cmp	r3, r0
 800580a:	d004      	beq.n	8005816 <__swbuf_r+0x62>
 800580c:	89a3      	ldrh	r3, [r4, #12]
 800580e:	07db      	lsls	r3, r3, #31
 8005810:	d506      	bpl.n	8005820 <__swbuf_r+0x6c>
 8005812:	2e0a      	cmp	r6, #10
 8005814:	d104      	bne.n	8005820 <__swbuf_r+0x6c>
 8005816:	4621      	mov	r1, r4
 8005818:	4628      	mov	r0, r5
 800581a:	f000 ff8b 	bl	8006734 <_fflush_r>
 800581e:	b988      	cbnz	r0, 8005844 <__swbuf_r+0x90>
 8005820:	4638      	mov	r0, r7
 8005822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005824:	4b0a      	ldr	r3, [pc, #40]	; (8005850 <__swbuf_r+0x9c>)
 8005826:	429c      	cmp	r4, r3
 8005828:	d101      	bne.n	800582e <__swbuf_r+0x7a>
 800582a:	68ac      	ldr	r4, [r5, #8]
 800582c:	e7cf      	b.n	80057ce <__swbuf_r+0x1a>
 800582e:	4b09      	ldr	r3, [pc, #36]	; (8005854 <__swbuf_r+0xa0>)
 8005830:	429c      	cmp	r4, r3
 8005832:	bf08      	it	eq
 8005834:	68ec      	ldreq	r4, [r5, #12]
 8005836:	e7ca      	b.n	80057ce <__swbuf_r+0x1a>
 8005838:	4621      	mov	r1, r4
 800583a:	4628      	mov	r0, r5
 800583c:	f000 f80c 	bl	8005858 <__swsetup_r>
 8005840:	2800      	cmp	r0, #0
 8005842:	d0cb      	beq.n	80057dc <__swbuf_r+0x28>
 8005844:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005848:	e7ea      	b.n	8005820 <__swbuf_r+0x6c>
 800584a:	bf00      	nop
 800584c:	08007914 	.word	0x08007914
 8005850:	08007934 	.word	0x08007934
 8005854:	080078f4 	.word	0x080078f4

08005858 <__swsetup_r>:
 8005858:	4b32      	ldr	r3, [pc, #200]	; (8005924 <__swsetup_r+0xcc>)
 800585a:	b570      	push	{r4, r5, r6, lr}
 800585c:	681d      	ldr	r5, [r3, #0]
 800585e:	4606      	mov	r6, r0
 8005860:	460c      	mov	r4, r1
 8005862:	b125      	cbz	r5, 800586e <__swsetup_r+0x16>
 8005864:	69ab      	ldr	r3, [r5, #24]
 8005866:	b913      	cbnz	r3, 800586e <__swsetup_r+0x16>
 8005868:	4628      	mov	r0, r5
 800586a:	f000 fff7 	bl	800685c <__sinit>
 800586e:	4b2e      	ldr	r3, [pc, #184]	; (8005928 <__swsetup_r+0xd0>)
 8005870:	429c      	cmp	r4, r3
 8005872:	d10f      	bne.n	8005894 <__swsetup_r+0x3c>
 8005874:	686c      	ldr	r4, [r5, #4]
 8005876:	89a3      	ldrh	r3, [r4, #12]
 8005878:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800587c:	0719      	lsls	r1, r3, #28
 800587e:	d42c      	bmi.n	80058da <__swsetup_r+0x82>
 8005880:	06dd      	lsls	r5, r3, #27
 8005882:	d411      	bmi.n	80058a8 <__swsetup_r+0x50>
 8005884:	2309      	movs	r3, #9
 8005886:	6033      	str	r3, [r6, #0]
 8005888:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800588c:	81a3      	strh	r3, [r4, #12]
 800588e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005892:	e03e      	b.n	8005912 <__swsetup_r+0xba>
 8005894:	4b25      	ldr	r3, [pc, #148]	; (800592c <__swsetup_r+0xd4>)
 8005896:	429c      	cmp	r4, r3
 8005898:	d101      	bne.n	800589e <__swsetup_r+0x46>
 800589a:	68ac      	ldr	r4, [r5, #8]
 800589c:	e7eb      	b.n	8005876 <__swsetup_r+0x1e>
 800589e:	4b24      	ldr	r3, [pc, #144]	; (8005930 <__swsetup_r+0xd8>)
 80058a0:	429c      	cmp	r4, r3
 80058a2:	bf08      	it	eq
 80058a4:	68ec      	ldreq	r4, [r5, #12]
 80058a6:	e7e6      	b.n	8005876 <__swsetup_r+0x1e>
 80058a8:	0758      	lsls	r0, r3, #29
 80058aa:	d512      	bpl.n	80058d2 <__swsetup_r+0x7a>
 80058ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058ae:	b141      	cbz	r1, 80058c2 <__swsetup_r+0x6a>
 80058b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058b4:	4299      	cmp	r1, r3
 80058b6:	d002      	beq.n	80058be <__swsetup_r+0x66>
 80058b8:	4630      	mov	r0, r6
 80058ba:	f7ff f9c9 	bl	8004c50 <_free_r>
 80058be:	2300      	movs	r3, #0
 80058c0:	6363      	str	r3, [r4, #52]	; 0x34
 80058c2:	89a3      	ldrh	r3, [r4, #12]
 80058c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80058c8:	81a3      	strh	r3, [r4, #12]
 80058ca:	2300      	movs	r3, #0
 80058cc:	6063      	str	r3, [r4, #4]
 80058ce:	6923      	ldr	r3, [r4, #16]
 80058d0:	6023      	str	r3, [r4, #0]
 80058d2:	89a3      	ldrh	r3, [r4, #12]
 80058d4:	f043 0308 	orr.w	r3, r3, #8
 80058d8:	81a3      	strh	r3, [r4, #12]
 80058da:	6923      	ldr	r3, [r4, #16]
 80058dc:	b94b      	cbnz	r3, 80058f2 <__swsetup_r+0x9a>
 80058de:	89a3      	ldrh	r3, [r4, #12]
 80058e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058e8:	d003      	beq.n	80058f2 <__swsetup_r+0x9a>
 80058ea:	4621      	mov	r1, r4
 80058ec:	4630      	mov	r0, r6
 80058ee:	f001 f87f 	bl	80069f0 <__smakebuf_r>
 80058f2:	89a0      	ldrh	r0, [r4, #12]
 80058f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058f8:	f010 0301 	ands.w	r3, r0, #1
 80058fc:	d00a      	beq.n	8005914 <__swsetup_r+0xbc>
 80058fe:	2300      	movs	r3, #0
 8005900:	60a3      	str	r3, [r4, #8]
 8005902:	6963      	ldr	r3, [r4, #20]
 8005904:	425b      	negs	r3, r3
 8005906:	61a3      	str	r3, [r4, #24]
 8005908:	6923      	ldr	r3, [r4, #16]
 800590a:	b943      	cbnz	r3, 800591e <__swsetup_r+0xc6>
 800590c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005910:	d1ba      	bne.n	8005888 <__swsetup_r+0x30>
 8005912:	bd70      	pop	{r4, r5, r6, pc}
 8005914:	0781      	lsls	r1, r0, #30
 8005916:	bf58      	it	pl
 8005918:	6963      	ldrpl	r3, [r4, #20]
 800591a:	60a3      	str	r3, [r4, #8]
 800591c:	e7f4      	b.n	8005908 <__swsetup_r+0xb0>
 800591e:	2000      	movs	r0, #0
 8005920:	e7f7      	b.n	8005912 <__swsetup_r+0xba>
 8005922:	bf00      	nop
 8005924:	2000000c 	.word	0x2000000c
 8005928:	08007914 	.word	0x08007914
 800592c:	08007934 	.word	0x08007934
 8005930:	080078f4 	.word	0x080078f4

08005934 <quorem>:
 8005934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005938:	6903      	ldr	r3, [r0, #16]
 800593a:	690c      	ldr	r4, [r1, #16]
 800593c:	42a3      	cmp	r3, r4
 800593e:	4607      	mov	r7, r0
 8005940:	f2c0 8081 	blt.w	8005a46 <quorem+0x112>
 8005944:	3c01      	subs	r4, #1
 8005946:	f101 0814 	add.w	r8, r1, #20
 800594a:	f100 0514 	add.w	r5, r0, #20
 800594e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005952:	9301      	str	r3, [sp, #4]
 8005954:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005958:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800595c:	3301      	adds	r3, #1
 800595e:	429a      	cmp	r2, r3
 8005960:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005964:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005968:	fbb2 f6f3 	udiv	r6, r2, r3
 800596c:	d331      	bcc.n	80059d2 <quorem+0x9e>
 800596e:	f04f 0e00 	mov.w	lr, #0
 8005972:	4640      	mov	r0, r8
 8005974:	46ac      	mov	ip, r5
 8005976:	46f2      	mov	sl, lr
 8005978:	f850 2b04 	ldr.w	r2, [r0], #4
 800597c:	b293      	uxth	r3, r2
 800597e:	fb06 e303 	mla	r3, r6, r3, lr
 8005982:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005986:	b29b      	uxth	r3, r3
 8005988:	ebaa 0303 	sub.w	r3, sl, r3
 800598c:	0c12      	lsrs	r2, r2, #16
 800598e:	f8dc a000 	ldr.w	sl, [ip]
 8005992:	fb06 e202 	mla	r2, r6, r2, lr
 8005996:	fa13 f38a 	uxtah	r3, r3, sl
 800599a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800599e:	fa1f fa82 	uxth.w	sl, r2
 80059a2:	f8dc 2000 	ldr.w	r2, [ip]
 80059a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80059aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059b4:	4581      	cmp	r9, r0
 80059b6:	f84c 3b04 	str.w	r3, [ip], #4
 80059ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059be:	d2db      	bcs.n	8005978 <quorem+0x44>
 80059c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80059c4:	b92b      	cbnz	r3, 80059d2 <quorem+0x9e>
 80059c6:	9b01      	ldr	r3, [sp, #4]
 80059c8:	3b04      	subs	r3, #4
 80059ca:	429d      	cmp	r5, r3
 80059cc:	461a      	mov	r2, r3
 80059ce:	d32e      	bcc.n	8005a2e <quorem+0xfa>
 80059d0:	613c      	str	r4, [r7, #16]
 80059d2:	4638      	mov	r0, r7
 80059d4:	f001 fae4 	bl	8006fa0 <__mcmp>
 80059d8:	2800      	cmp	r0, #0
 80059da:	db24      	blt.n	8005a26 <quorem+0xf2>
 80059dc:	3601      	adds	r6, #1
 80059de:	4628      	mov	r0, r5
 80059e0:	f04f 0c00 	mov.w	ip, #0
 80059e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80059e8:	f8d0 e000 	ldr.w	lr, [r0]
 80059ec:	b293      	uxth	r3, r2
 80059ee:	ebac 0303 	sub.w	r3, ip, r3
 80059f2:	0c12      	lsrs	r2, r2, #16
 80059f4:	fa13 f38e 	uxtah	r3, r3, lr
 80059f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80059fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a06:	45c1      	cmp	r9, r8
 8005a08:	f840 3b04 	str.w	r3, [r0], #4
 8005a0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a10:	d2e8      	bcs.n	80059e4 <quorem+0xb0>
 8005a12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a1a:	b922      	cbnz	r2, 8005a26 <quorem+0xf2>
 8005a1c:	3b04      	subs	r3, #4
 8005a1e:	429d      	cmp	r5, r3
 8005a20:	461a      	mov	r2, r3
 8005a22:	d30a      	bcc.n	8005a3a <quorem+0x106>
 8005a24:	613c      	str	r4, [r7, #16]
 8005a26:	4630      	mov	r0, r6
 8005a28:	b003      	add	sp, #12
 8005a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a2e:	6812      	ldr	r2, [r2, #0]
 8005a30:	3b04      	subs	r3, #4
 8005a32:	2a00      	cmp	r2, #0
 8005a34:	d1cc      	bne.n	80059d0 <quorem+0x9c>
 8005a36:	3c01      	subs	r4, #1
 8005a38:	e7c7      	b.n	80059ca <quorem+0x96>
 8005a3a:	6812      	ldr	r2, [r2, #0]
 8005a3c:	3b04      	subs	r3, #4
 8005a3e:	2a00      	cmp	r2, #0
 8005a40:	d1f0      	bne.n	8005a24 <quorem+0xf0>
 8005a42:	3c01      	subs	r4, #1
 8005a44:	e7eb      	b.n	8005a1e <quorem+0xea>
 8005a46:	2000      	movs	r0, #0
 8005a48:	e7ee      	b.n	8005a28 <quorem+0xf4>
 8005a4a:	0000      	movs	r0, r0
 8005a4c:	0000      	movs	r0, r0
	...

08005a50 <_dtoa_r>:
 8005a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a54:	ed2d 8b02 	vpush	{d8}
 8005a58:	ec57 6b10 	vmov	r6, r7, d0
 8005a5c:	b095      	sub	sp, #84	; 0x54
 8005a5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a64:	9105      	str	r1, [sp, #20]
 8005a66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005a6a:	4604      	mov	r4, r0
 8005a6c:	9209      	str	r2, [sp, #36]	; 0x24
 8005a6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a70:	b975      	cbnz	r5, 8005a90 <_dtoa_r+0x40>
 8005a72:	2010      	movs	r0, #16
 8005a74:	f7ff f8dc 	bl	8004c30 <malloc>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	6260      	str	r0, [r4, #36]	; 0x24
 8005a7c:	b920      	cbnz	r0, 8005a88 <_dtoa_r+0x38>
 8005a7e:	4bb2      	ldr	r3, [pc, #712]	; (8005d48 <_dtoa_r+0x2f8>)
 8005a80:	21ea      	movs	r1, #234	; 0xea
 8005a82:	48b2      	ldr	r0, [pc, #712]	; (8005d4c <_dtoa_r+0x2fc>)
 8005a84:	f001 fd4a 	bl	800751c <__assert_func>
 8005a88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a8c:	6005      	str	r5, [r0, #0]
 8005a8e:	60c5      	str	r5, [r0, #12]
 8005a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a92:	6819      	ldr	r1, [r3, #0]
 8005a94:	b151      	cbz	r1, 8005aac <_dtoa_r+0x5c>
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	604a      	str	r2, [r1, #4]
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4093      	lsls	r3, r2
 8005a9e:	608b      	str	r3, [r1, #8]
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	f001 f83f 	bl	8006b24 <_Bfree>
 8005aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	1e3b      	subs	r3, r7, #0
 8005aae:	bfb9      	ittee	lt
 8005ab0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005ab4:	9303      	strlt	r3, [sp, #12]
 8005ab6:	2300      	movge	r3, #0
 8005ab8:	f8c8 3000 	strge.w	r3, [r8]
 8005abc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005ac0:	4ba3      	ldr	r3, [pc, #652]	; (8005d50 <_dtoa_r+0x300>)
 8005ac2:	bfbc      	itt	lt
 8005ac4:	2201      	movlt	r2, #1
 8005ac6:	f8c8 2000 	strlt.w	r2, [r8]
 8005aca:	ea33 0309 	bics.w	r3, r3, r9
 8005ace:	d11b      	bne.n	8005b08 <_dtoa_r+0xb8>
 8005ad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005ad2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ad6:	6013      	str	r3, [r2, #0]
 8005ad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005adc:	4333      	orrs	r3, r6
 8005ade:	f000 857a 	beq.w	80065d6 <_dtoa_r+0xb86>
 8005ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ae4:	b963      	cbnz	r3, 8005b00 <_dtoa_r+0xb0>
 8005ae6:	4b9b      	ldr	r3, [pc, #620]	; (8005d54 <_dtoa_r+0x304>)
 8005ae8:	e024      	b.n	8005b34 <_dtoa_r+0xe4>
 8005aea:	4b9b      	ldr	r3, [pc, #620]	; (8005d58 <_dtoa_r+0x308>)
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	3308      	adds	r3, #8
 8005af0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	9800      	ldr	r0, [sp, #0]
 8005af6:	b015      	add	sp, #84	; 0x54
 8005af8:	ecbd 8b02 	vpop	{d8}
 8005afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b00:	4b94      	ldr	r3, [pc, #592]	; (8005d54 <_dtoa_r+0x304>)
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	3303      	adds	r3, #3
 8005b06:	e7f3      	b.n	8005af0 <_dtoa_r+0xa0>
 8005b08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	ec51 0b17 	vmov	r0, r1, d7
 8005b12:	2300      	movs	r3, #0
 8005b14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005b18:	f7fa fff6 	bl	8000b08 <__aeabi_dcmpeq>
 8005b1c:	4680      	mov	r8, r0
 8005b1e:	b158      	cbz	r0, 8005b38 <_dtoa_r+0xe8>
 8005b20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b22:	2301      	movs	r3, #1
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 8551 	beq.w	80065d0 <_dtoa_r+0xb80>
 8005b2e:	488b      	ldr	r0, [pc, #556]	; (8005d5c <_dtoa_r+0x30c>)
 8005b30:	6018      	str	r0, [r3, #0]
 8005b32:	1e43      	subs	r3, r0, #1
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	e7dd      	b.n	8005af4 <_dtoa_r+0xa4>
 8005b38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005b3c:	aa12      	add	r2, sp, #72	; 0x48
 8005b3e:	a913      	add	r1, sp, #76	; 0x4c
 8005b40:	4620      	mov	r0, r4
 8005b42:	f001 fad1 	bl	80070e8 <__d2b>
 8005b46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005b4a:	4683      	mov	fp, r0
 8005b4c:	2d00      	cmp	r5, #0
 8005b4e:	d07c      	beq.n	8005c4a <_dtoa_r+0x1fa>
 8005b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005b56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005b5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005b62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005b66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b6a:	4b7d      	ldr	r3, [pc, #500]	; (8005d60 <_dtoa_r+0x310>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	4630      	mov	r0, r6
 8005b70:	4639      	mov	r1, r7
 8005b72:	f7fa fba9 	bl	80002c8 <__aeabi_dsub>
 8005b76:	a36e      	add	r3, pc, #440	; (adr r3, 8005d30 <_dtoa_r+0x2e0>)
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	f7fa fd5c 	bl	8000638 <__aeabi_dmul>
 8005b80:	a36d      	add	r3, pc, #436	; (adr r3, 8005d38 <_dtoa_r+0x2e8>)
 8005b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b86:	f7fa fba1 	bl	80002cc <__adddf3>
 8005b8a:	4606      	mov	r6, r0
 8005b8c:	4628      	mov	r0, r5
 8005b8e:	460f      	mov	r7, r1
 8005b90:	f7fa fce8 	bl	8000564 <__aeabi_i2d>
 8005b94:	a36a      	add	r3, pc, #424	; (adr r3, 8005d40 <_dtoa_r+0x2f0>)
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	f7fa fd4d 	bl	8000638 <__aeabi_dmul>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	4639      	mov	r1, r7
 8005ba6:	f7fa fb91 	bl	80002cc <__adddf3>
 8005baa:	4606      	mov	r6, r0
 8005bac:	460f      	mov	r7, r1
 8005bae:	f7fa fff3 	bl	8000b98 <__aeabi_d2iz>
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	4682      	mov	sl, r0
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	4630      	mov	r0, r6
 8005bba:	4639      	mov	r1, r7
 8005bbc:	f7fa ffae 	bl	8000b1c <__aeabi_dcmplt>
 8005bc0:	b148      	cbz	r0, 8005bd6 <_dtoa_r+0x186>
 8005bc2:	4650      	mov	r0, sl
 8005bc4:	f7fa fcce 	bl	8000564 <__aeabi_i2d>
 8005bc8:	4632      	mov	r2, r6
 8005bca:	463b      	mov	r3, r7
 8005bcc:	f7fa ff9c 	bl	8000b08 <__aeabi_dcmpeq>
 8005bd0:	b908      	cbnz	r0, 8005bd6 <_dtoa_r+0x186>
 8005bd2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005bd6:	f1ba 0f16 	cmp.w	sl, #22
 8005bda:	d854      	bhi.n	8005c86 <_dtoa_r+0x236>
 8005bdc:	4b61      	ldr	r3, [pc, #388]	; (8005d64 <_dtoa_r+0x314>)
 8005bde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005bea:	f7fa ff97 	bl	8000b1c <__aeabi_dcmplt>
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	d04b      	beq.n	8005c8a <_dtoa_r+0x23a>
 8005bf2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	930e      	str	r3, [sp, #56]	; 0x38
 8005bfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bfc:	1b5d      	subs	r5, r3, r5
 8005bfe:	1e6b      	subs	r3, r5, #1
 8005c00:	9304      	str	r3, [sp, #16]
 8005c02:	bf43      	ittte	mi
 8005c04:	2300      	movmi	r3, #0
 8005c06:	f1c5 0801 	rsbmi	r8, r5, #1
 8005c0a:	9304      	strmi	r3, [sp, #16]
 8005c0c:	f04f 0800 	movpl.w	r8, #0
 8005c10:	f1ba 0f00 	cmp.w	sl, #0
 8005c14:	db3b      	blt.n	8005c8e <_dtoa_r+0x23e>
 8005c16:	9b04      	ldr	r3, [sp, #16]
 8005c18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005c1c:	4453      	add	r3, sl
 8005c1e:	9304      	str	r3, [sp, #16]
 8005c20:	2300      	movs	r3, #0
 8005c22:	9306      	str	r3, [sp, #24]
 8005c24:	9b05      	ldr	r3, [sp, #20]
 8005c26:	2b09      	cmp	r3, #9
 8005c28:	d869      	bhi.n	8005cfe <_dtoa_r+0x2ae>
 8005c2a:	2b05      	cmp	r3, #5
 8005c2c:	bfc4      	itt	gt
 8005c2e:	3b04      	subgt	r3, #4
 8005c30:	9305      	strgt	r3, [sp, #20]
 8005c32:	9b05      	ldr	r3, [sp, #20]
 8005c34:	f1a3 0302 	sub.w	r3, r3, #2
 8005c38:	bfcc      	ite	gt
 8005c3a:	2500      	movgt	r5, #0
 8005c3c:	2501      	movle	r5, #1
 8005c3e:	2b03      	cmp	r3, #3
 8005c40:	d869      	bhi.n	8005d16 <_dtoa_r+0x2c6>
 8005c42:	e8df f003 	tbb	[pc, r3]
 8005c46:	4e2c      	.short	0x4e2c
 8005c48:	5a4c      	.short	0x5a4c
 8005c4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005c4e:	441d      	add	r5, r3
 8005c50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c54:	2b20      	cmp	r3, #32
 8005c56:	bfc1      	itttt	gt
 8005c58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005c60:	fa09 f303 	lslgt.w	r3, r9, r3
 8005c64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c68:	bfda      	itte	le
 8005c6a:	f1c3 0320 	rsble	r3, r3, #32
 8005c6e:	fa06 f003 	lslle.w	r0, r6, r3
 8005c72:	4318      	orrgt	r0, r3
 8005c74:	f7fa fc66 	bl	8000544 <__aeabi_ui2d>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	4606      	mov	r6, r0
 8005c7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005c80:	3d01      	subs	r5, #1
 8005c82:	9310      	str	r3, [sp, #64]	; 0x40
 8005c84:	e771      	b.n	8005b6a <_dtoa_r+0x11a>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e7b6      	b.n	8005bf8 <_dtoa_r+0x1a8>
 8005c8a:	900e      	str	r0, [sp, #56]	; 0x38
 8005c8c:	e7b5      	b.n	8005bfa <_dtoa_r+0x1aa>
 8005c8e:	f1ca 0300 	rsb	r3, sl, #0
 8005c92:	9306      	str	r3, [sp, #24]
 8005c94:	2300      	movs	r3, #0
 8005c96:	eba8 080a 	sub.w	r8, r8, sl
 8005c9a:	930d      	str	r3, [sp, #52]	; 0x34
 8005c9c:	e7c2      	b.n	8005c24 <_dtoa_r+0x1d4>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9308      	str	r3, [sp, #32]
 8005ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	dc39      	bgt.n	8005d1c <_dtoa_r+0x2cc>
 8005ca8:	f04f 0901 	mov.w	r9, #1
 8005cac:	f8cd 9004 	str.w	r9, [sp, #4]
 8005cb0:	464b      	mov	r3, r9
 8005cb2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005cb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005cb8:	2200      	movs	r2, #0
 8005cba:	6042      	str	r2, [r0, #4]
 8005cbc:	2204      	movs	r2, #4
 8005cbe:	f102 0614 	add.w	r6, r2, #20
 8005cc2:	429e      	cmp	r6, r3
 8005cc4:	6841      	ldr	r1, [r0, #4]
 8005cc6:	d92f      	bls.n	8005d28 <_dtoa_r+0x2d8>
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f000 feeb 	bl	8006aa4 <_Balloc>
 8005cce:	9000      	str	r0, [sp, #0]
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d14b      	bne.n	8005d6c <_dtoa_r+0x31c>
 8005cd4:	4b24      	ldr	r3, [pc, #144]	; (8005d68 <_dtoa_r+0x318>)
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005cdc:	e6d1      	b.n	8005a82 <_dtoa_r+0x32>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e7de      	b.n	8005ca0 <_dtoa_r+0x250>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	9308      	str	r3, [sp, #32]
 8005ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce8:	eb0a 0903 	add.w	r9, sl, r3
 8005cec:	f109 0301 	add.w	r3, r9, #1
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	9301      	str	r3, [sp, #4]
 8005cf4:	bfb8      	it	lt
 8005cf6:	2301      	movlt	r3, #1
 8005cf8:	e7dd      	b.n	8005cb6 <_dtoa_r+0x266>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e7f2      	b.n	8005ce4 <_dtoa_r+0x294>
 8005cfe:	2501      	movs	r5, #1
 8005d00:	2300      	movs	r3, #0
 8005d02:	9305      	str	r3, [sp, #20]
 8005d04:	9508      	str	r5, [sp, #32]
 8005d06:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d10:	2312      	movs	r3, #18
 8005d12:	9209      	str	r2, [sp, #36]	; 0x24
 8005d14:	e7cf      	b.n	8005cb6 <_dtoa_r+0x266>
 8005d16:	2301      	movs	r3, #1
 8005d18:	9308      	str	r3, [sp, #32]
 8005d1a:	e7f4      	b.n	8005d06 <_dtoa_r+0x2b6>
 8005d1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005d20:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d24:	464b      	mov	r3, r9
 8005d26:	e7c6      	b.n	8005cb6 <_dtoa_r+0x266>
 8005d28:	3101      	adds	r1, #1
 8005d2a:	6041      	str	r1, [r0, #4]
 8005d2c:	0052      	lsls	r2, r2, #1
 8005d2e:	e7c6      	b.n	8005cbe <_dtoa_r+0x26e>
 8005d30:	636f4361 	.word	0x636f4361
 8005d34:	3fd287a7 	.word	0x3fd287a7
 8005d38:	8b60c8b3 	.word	0x8b60c8b3
 8005d3c:	3fc68a28 	.word	0x3fc68a28
 8005d40:	509f79fb 	.word	0x509f79fb
 8005d44:	3fd34413 	.word	0x3fd34413
 8005d48:	0800786d 	.word	0x0800786d
 8005d4c:	08007884 	.word	0x08007884
 8005d50:	7ff00000 	.word	0x7ff00000
 8005d54:	08007869 	.word	0x08007869
 8005d58:	08007860 	.word	0x08007860
 8005d5c:	0800783d 	.word	0x0800783d
 8005d60:	3ff80000 	.word	0x3ff80000
 8005d64:	080079e0 	.word	0x080079e0
 8005d68:	080078e3 	.word	0x080078e3
 8005d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d6e:	9a00      	ldr	r2, [sp, #0]
 8005d70:	601a      	str	r2, [r3, #0]
 8005d72:	9b01      	ldr	r3, [sp, #4]
 8005d74:	2b0e      	cmp	r3, #14
 8005d76:	f200 80ad 	bhi.w	8005ed4 <_dtoa_r+0x484>
 8005d7a:	2d00      	cmp	r5, #0
 8005d7c:	f000 80aa 	beq.w	8005ed4 <_dtoa_r+0x484>
 8005d80:	f1ba 0f00 	cmp.w	sl, #0
 8005d84:	dd36      	ble.n	8005df4 <_dtoa_r+0x3a4>
 8005d86:	4ac3      	ldr	r2, [pc, #780]	; (8006094 <_dtoa_r+0x644>)
 8005d88:	f00a 030f 	and.w	r3, sl, #15
 8005d8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d90:	ed93 7b00 	vldr	d7, [r3]
 8005d94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d98:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005d9c:	eeb0 8a47 	vmov.f32	s16, s14
 8005da0:	eef0 8a67 	vmov.f32	s17, s15
 8005da4:	d016      	beq.n	8005dd4 <_dtoa_r+0x384>
 8005da6:	4bbc      	ldr	r3, [pc, #752]	; (8006098 <_dtoa_r+0x648>)
 8005da8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005dac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005db0:	f7fa fd6c 	bl	800088c <__aeabi_ddiv>
 8005db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005db8:	f007 070f 	and.w	r7, r7, #15
 8005dbc:	2503      	movs	r5, #3
 8005dbe:	4eb6      	ldr	r6, [pc, #728]	; (8006098 <_dtoa_r+0x648>)
 8005dc0:	b957      	cbnz	r7, 8005dd8 <_dtoa_r+0x388>
 8005dc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dc6:	ec53 2b18 	vmov	r2, r3, d8
 8005dca:	f7fa fd5f 	bl	800088c <__aeabi_ddiv>
 8005dce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dd2:	e029      	b.n	8005e28 <_dtoa_r+0x3d8>
 8005dd4:	2502      	movs	r5, #2
 8005dd6:	e7f2      	b.n	8005dbe <_dtoa_r+0x36e>
 8005dd8:	07f9      	lsls	r1, r7, #31
 8005dda:	d508      	bpl.n	8005dee <_dtoa_r+0x39e>
 8005ddc:	ec51 0b18 	vmov	r0, r1, d8
 8005de0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005de4:	f7fa fc28 	bl	8000638 <__aeabi_dmul>
 8005de8:	ec41 0b18 	vmov	d8, r0, r1
 8005dec:	3501      	adds	r5, #1
 8005dee:	107f      	asrs	r7, r7, #1
 8005df0:	3608      	adds	r6, #8
 8005df2:	e7e5      	b.n	8005dc0 <_dtoa_r+0x370>
 8005df4:	f000 80a6 	beq.w	8005f44 <_dtoa_r+0x4f4>
 8005df8:	f1ca 0600 	rsb	r6, sl, #0
 8005dfc:	4ba5      	ldr	r3, [pc, #660]	; (8006094 <_dtoa_r+0x644>)
 8005dfe:	4fa6      	ldr	r7, [pc, #664]	; (8006098 <_dtoa_r+0x648>)
 8005e00:	f006 020f 	and.w	r2, r6, #15
 8005e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e10:	f7fa fc12 	bl	8000638 <__aeabi_dmul>
 8005e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e18:	1136      	asrs	r6, r6, #4
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	2502      	movs	r5, #2
 8005e1e:	2e00      	cmp	r6, #0
 8005e20:	f040 8085 	bne.w	8005f2e <_dtoa_r+0x4de>
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1d2      	bne.n	8005dce <_dtoa_r+0x37e>
 8005e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 808c 	beq.w	8005f48 <_dtoa_r+0x4f8>
 8005e30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e34:	4b99      	ldr	r3, [pc, #612]	; (800609c <_dtoa_r+0x64c>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	4630      	mov	r0, r6
 8005e3a:	4639      	mov	r1, r7
 8005e3c:	f7fa fe6e 	bl	8000b1c <__aeabi_dcmplt>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	f000 8081 	beq.w	8005f48 <_dtoa_r+0x4f8>
 8005e46:	9b01      	ldr	r3, [sp, #4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d07d      	beq.n	8005f48 <_dtoa_r+0x4f8>
 8005e4c:	f1b9 0f00 	cmp.w	r9, #0
 8005e50:	dd3c      	ble.n	8005ecc <_dtoa_r+0x47c>
 8005e52:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005e56:	9307      	str	r3, [sp, #28]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4b91      	ldr	r3, [pc, #580]	; (80060a0 <_dtoa_r+0x650>)
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	4639      	mov	r1, r7
 8005e60:	f7fa fbea 	bl	8000638 <__aeabi_dmul>
 8005e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e68:	3501      	adds	r5, #1
 8005e6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005e6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e72:	4628      	mov	r0, r5
 8005e74:	f7fa fb76 	bl	8000564 <__aeabi_i2d>
 8005e78:	4632      	mov	r2, r6
 8005e7a:	463b      	mov	r3, r7
 8005e7c:	f7fa fbdc 	bl	8000638 <__aeabi_dmul>
 8005e80:	4b88      	ldr	r3, [pc, #544]	; (80060a4 <_dtoa_r+0x654>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	f7fa fa22 	bl	80002cc <__adddf3>
 8005e88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e90:	9303      	str	r3, [sp, #12]
 8005e92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d15c      	bne.n	8005f52 <_dtoa_r+0x502>
 8005e98:	4b83      	ldr	r3, [pc, #524]	; (80060a8 <_dtoa_r+0x658>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	4639      	mov	r1, r7
 8005ea0:	f7fa fa12 	bl	80002c8 <__aeabi_dsub>
 8005ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ea8:	4606      	mov	r6, r0
 8005eaa:	460f      	mov	r7, r1
 8005eac:	f7fa fe54 	bl	8000b58 <__aeabi_dcmpgt>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	f040 8296 	bne.w	80063e2 <_dtoa_r+0x992>
 8005eb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005eba:	4630      	mov	r0, r6
 8005ebc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ec0:	4639      	mov	r1, r7
 8005ec2:	f7fa fe2b 	bl	8000b1c <__aeabi_dcmplt>
 8005ec6:	2800      	cmp	r0, #0
 8005ec8:	f040 8288 	bne.w	80063dc <_dtoa_r+0x98c>
 8005ecc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ed0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ed4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f2c0 8158 	blt.w	800618c <_dtoa_r+0x73c>
 8005edc:	f1ba 0f0e 	cmp.w	sl, #14
 8005ee0:	f300 8154 	bgt.w	800618c <_dtoa_r+0x73c>
 8005ee4:	4b6b      	ldr	r3, [pc, #428]	; (8006094 <_dtoa_r+0x644>)
 8005ee6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005eea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f280 80e3 	bge.w	80060bc <_dtoa_r+0x66c>
 8005ef6:	9b01      	ldr	r3, [sp, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f300 80df 	bgt.w	80060bc <_dtoa_r+0x66c>
 8005efe:	f040 826d 	bne.w	80063dc <_dtoa_r+0x98c>
 8005f02:	4b69      	ldr	r3, [pc, #420]	; (80060a8 <_dtoa_r+0x658>)
 8005f04:	2200      	movs	r2, #0
 8005f06:	4640      	mov	r0, r8
 8005f08:	4649      	mov	r1, r9
 8005f0a:	f7fa fb95 	bl	8000638 <__aeabi_dmul>
 8005f0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f12:	f7fa fe17 	bl	8000b44 <__aeabi_dcmpge>
 8005f16:	9e01      	ldr	r6, [sp, #4]
 8005f18:	4637      	mov	r7, r6
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	f040 8243 	bne.w	80063a6 <_dtoa_r+0x956>
 8005f20:	9d00      	ldr	r5, [sp, #0]
 8005f22:	2331      	movs	r3, #49	; 0x31
 8005f24:	f805 3b01 	strb.w	r3, [r5], #1
 8005f28:	f10a 0a01 	add.w	sl, sl, #1
 8005f2c:	e23f      	b.n	80063ae <_dtoa_r+0x95e>
 8005f2e:	07f2      	lsls	r2, r6, #31
 8005f30:	d505      	bpl.n	8005f3e <_dtoa_r+0x4ee>
 8005f32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f36:	f7fa fb7f 	bl	8000638 <__aeabi_dmul>
 8005f3a:	3501      	adds	r5, #1
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	1076      	asrs	r6, r6, #1
 8005f40:	3708      	adds	r7, #8
 8005f42:	e76c      	b.n	8005e1e <_dtoa_r+0x3ce>
 8005f44:	2502      	movs	r5, #2
 8005f46:	e76f      	b.n	8005e28 <_dtoa_r+0x3d8>
 8005f48:	9b01      	ldr	r3, [sp, #4]
 8005f4a:	f8cd a01c 	str.w	sl, [sp, #28]
 8005f4e:	930c      	str	r3, [sp, #48]	; 0x30
 8005f50:	e78d      	b.n	8005e6e <_dtoa_r+0x41e>
 8005f52:	9900      	ldr	r1, [sp, #0]
 8005f54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005f56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f58:	4b4e      	ldr	r3, [pc, #312]	; (8006094 <_dtoa_r+0x644>)
 8005f5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f5e:	4401      	add	r1, r0
 8005f60:	9102      	str	r1, [sp, #8]
 8005f62:	9908      	ldr	r1, [sp, #32]
 8005f64:	eeb0 8a47 	vmov.f32	s16, s14
 8005f68:	eef0 8a67 	vmov.f32	s17, s15
 8005f6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f74:	2900      	cmp	r1, #0
 8005f76:	d045      	beq.n	8006004 <_dtoa_r+0x5b4>
 8005f78:	494c      	ldr	r1, [pc, #304]	; (80060ac <_dtoa_r+0x65c>)
 8005f7a:	2000      	movs	r0, #0
 8005f7c:	f7fa fc86 	bl	800088c <__aeabi_ddiv>
 8005f80:	ec53 2b18 	vmov	r2, r3, d8
 8005f84:	f7fa f9a0 	bl	80002c8 <__aeabi_dsub>
 8005f88:	9d00      	ldr	r5, [sp, #0]
 8005f8a:	ec41 0b18 	vmov	d8, r0, r1
 8005f8e:	4639      	mov	r1, r7
 8005f90:	4630      	mov	r0, r6
 8005f92:	f7fa fe01 	bl	8000b98 <__aeabi_d2iz>
 8005f96:	900c      	str	r0, [sp, #48]	; 0x30
 8005f98:	f7fa fae4 	bl	8000564 <__aeabi_i2d>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	4639      	mov	r1, r7
 8005fa4:	f7fa f990 	bl	80002c8 <__aeabi_dsub>
 8005fa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005faa:	3330      	adds	r3, #48	; 0x30
 8005fac:	f805 3b01 	strb.w	r3, [r5], #1
 8005fb0:	ec53 2b18 	vmov	r2, r3, d8
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	460f      	mov	r7, r1
 8005fb8:	f7fa fdb0 	bl	8000b1c <__aeabi_dcmplt>
 8005fbc:	2800      	cmp	r0, #0
 8005fbe:	d165      	bne.n	800608c <_dtoa_r+0x63c>
 8005fc0:	4632      	mov	r2, r6
 8005fc2:	463b      	mov	r3, r7
 8005fc4:	4935      	ldr	r1, [pc, #212]	; (800609c <_dtoa_r+0x64c>)
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	f7fa f97e 	bl	80002c8 <__aeabi_dsub>
 8005fcc:	ec53 2b18 	vmov	r2, r3, d8
 8005fd0:	f7fa fda4 	bl	8000b1c <__aeabi_dcmplt>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	f040 80b9 	bne.w	800614c <_dtoa_r+0x6fc>
 8005fda:	9b02      	ldr	r3, [sp, #8]
 8005fdc:	429d      	cmp	r5, r3
 8005fde:	f43f af75 	beq.w	8005ecc <_dtoa_r+0x47c>
 8005fe2:	4b2f      	ldr	r3, [pc, #188]	; (80060a0 <_dtoa_r+0x650>)
 8005fe4:	ec51 0b18 	vmov	r0, r1, d8
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f7fa fb25 	bl	8000638 <__aeabi_dmul>
 8005fee:	4b2c      	ldr	r3, [pc, #176]	; (80060a0 <_dtoa_r+0x650>)
 8005ff0:	ec41 0b18 	vmov	d8, r0, r1
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	4639      	mov	r1, r7
 8005ffa:	f7fa fb1d 	bl	8000638 <__aeabi_dmul>
 8005ffe:	4606      	mov	r6, r0
 8006000:	460f      	mov	r7, r1
 8006002:	e7c4      	b.n	8005f8e <_dtoa_r+0x53e>
 8006004:	ec51 0b17 	vmov	r0, r1, d7
 8006008:	f7fa fb16 	bl	8000638 <__aeabi_dmul>
 800600c:	9b02      	ldr	r3, [sp, #8]
 800600e:	9d00      	ldr	r5, [sp, #0]
 8006010:	930c      	str	r3, [sp, #48]	; 0x30
 8006012:	ec41 0b18 	vmov	d8, r0, r1
 8006016:	4639      	mov	r1, r7
 8006018:	4630      	mov	r0, r6
 800601a:	f7fa fdbd 	bl	8000b98 <__aeabi_d2iz>
 800601e:	9011      	str	r0, [sp, #68]	; 0x44
 8006020:	f7fa faa0 	bl	8000564 <__aeabi_i2d>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4630      	mov	r0, r6
 800602a:	4639      	mov	r1, r7
 800602c:	f7fa f94c 	bl	80002c8 <__aeabi_dsub>
 8006030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006032:	3330      	adds	r3, #48	; 0x30
 8006034:	f805 3b01 	strb.w	r3, [r5], #1
 8006038:	9b02      	ldr	r3, [sp, #8]
 800603a:	429d      	cmp	r5, r3
 800603c:	4606      	mov	r6, r0
 800603e:	460f      	mov	r7, r1
 8006040:	f04f 0200 	mov.w	r2, #0
 8006044:	d134      	bne.n	80060b0 <_dtoa_r+0x660>
 8006046:	4b19      	ldr	r3, [pc, #100]	; (80060ac <_dtoa_r+0x65c>)
 8006048:	ec51 0b18 	vmov	r0, r1, d8
 800604c:	f7fa f93e 	bl	80002cc <__adddf3>
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	4630      	mov	r0, r6
 8006056:	4639      	mov	r1, r7
 8006058:	f7fa fd7e 	bl	8000b58 <__aeabi_dcmpgt>
 800605c:	2800      	cmp	r0, #0
 800605e:	d175      	bne.n	800614c <_dtoa_r+0x6fc>
 8006060:	ec53 2b18 	vmov	r2, r3, d8
 8006064:	4911      	ldr	r1, [pc, #68]	; (80060ac <_dtoa_r+0x65c>)
 8006066:	2000      	movs	r0, #0
 8006068:	f7fa f92e 	bl	80002c8 <__aeabi_dsub>
 800606c:	4602      	mov	r2, r0
 800606e:	460b      	mov	r3, r1
 8006070:	4630      	mov	r0, r6
 8006072:	4639      	mov	r1, r7
 8006074:	f7fa fd52 	bl	8000b1c <__aeabi_dcmplt>
 8006078:	2800      	cmp	r0, #0
 800607a:	f43f af27 	beq.w	8005ecc <_dtoa_r+0x47c>
 800607e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006080:	1e6b      	subs	r3, r5, #1
 8006082:	930c      	str	r3, [sp, #48]	; 0x30
 8006084:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006088:	2b30      	cmp	r3, #48	; 0x30
 800608a:	d0f8      	beq.n	800607e <_dtoa_r+0x62e>
 800608c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006090:	e04a      	b.n	8006128 <_dtoa_r+0x6d8>
 8006092:	bf00      	nop
 8006094:	080079e0 	.word	0x080079e0
 8006098:	080079b8 	.word	0x080079b8
 800609c:	3ff00000 	.word	0x3ff00000
 80060a0:	40240000 	.word	0x40240000
 80060a4:	401c0000 	.word	0x401c0000
 80060a8:	40140000 	.word	0x40140000
 80060ac:	3fe00000 	.word	0x3fe00000
 80060b0:	4baf      	ldr	r3, [pc, #700]	; (8006370 <_dtoa_r+0x920>)
 80060b2:	f7fa fac1 	bl	8000638 <__aeabi_dmul>
 80060b6:	4606      	mov	r6, r0
 80060b8:	460f      	mov	r7, r1
 80060ba:	e7ac      	b.n	8006016 <_dtoa_r+0x5c6>
 80060bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80060c0:	9d00      	ldr	r5, [sp, #0]
 80060c2:	4642      	mov	r2, r8
 80060c4:	464b      	mov	r3, r9
 80060c6:	4630      	mov	r0, r6
 80060c8:	4639      	mov	r1, r7
 80060ca:	f7fa fbdf 	bl	800088c <__aeabi_ddiv>
 80060ce:	f7fa fd63 	bl	8000b98 <__aeabi_d2iz>
 80060d2:	9002      	str	r0, [sp, #8]
 80060d4:	f7fa fa46 	bl	8000564 <__aeabi_i2d>
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	f7fa faac 	bl	8000638 <__aeabi_dmul>
 80060e0:	4602      	mov	r2, r0
 80060e2:	460b      	mov	r3, r1
 80060e4:	4630      	mov	r0, r6
 80060e6:	4639      	mov	r1, r7
 80060e8:	f7fa f8ee 	bl	80002c8 <__aeabi_dsub>
 80060ec:	9e02      	ldr	r6, [sp, #8]
 80060ee:	9f01      	ldr	r7, [sp, #4]
 80060f0:	3630      	adds	r6, #48	; 0x30
 80060f2:	f805 6b01 	strb.w	r6, [r5], #1
 80060f6:	9e00      	ldr	r6, [sp, #0]
 80060f8:	1bae      	subs	r6, r5, r6
 80060fa:	42b7      	cmp	r7, r6
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	d137      	bne.n	8006172 <_dtoa_r+0x722>
 8006102:	f7fa f8e3 	bl	80002cc <__adddf3>
 8006106:	4642      	mov	r2, r8
 8006108:	464b      	mov	r3, r9
 800610a:	4606      	mov	r6, r0
 800610c:	460f      	mov	r7, r1
 800610e:	f7fa fd23 	bl	8000b58 <__aeabi_dcmpgt>
 8006112:	b9c8      	cbnz	r0, 8006148 <_dtoa_r+0x6f8>
 8006114:	4642      	mov	r2, r8
 8006116:	464b      	mov	r3, r9
 8006118:	4630      	mov	r0, r6
 800611a:	4639      	mov	r1, r7
 800611c:	f7fa fcf4 	bl	8000b08 <__aeabi_dcmpeq>
 8006120:	b110      	cbz	r0, 8006128 <_dtoa_r+0x6d8>
 8006122:	9b02      	ldr	r3, [sp, #8]
 8006124:	07d9      	lsls	r1, r3, #31
 8006126:	d40f      	bmi.n	8006148 <_dtoa_r+0x6f8>
 8006128:	4620      	mov	r0, r4
 800612a:	4659      	mov	r1, fp
 800612c:	f000 fcfa 	bl	8006b24 <_Bfree>
 8006130:	2300      	movs	r3, #0
 8006132:	702b      	strb	r3, [r5, #0]
 8006134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006136:	f10a 0001 	add.w	r0, sl, #1
 800613a:	6018      	str	r0, [r3, #0]
 800613c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800613e:	2b00      	cmp	r3, #0
 8006140:	f43f acd8 	beq.w	8005af4 <_dtoa_r+0xa4>
 8006144:	601d      	str	r5, [r3, #0]
 8006146:	e4d5      	b.n	8005af4 <_dtoa_r+0xa4>
 8006148:	f8cd a01c 	str.w	sl, [sp, #28]
 800614c:	462b      	mov	r3, r5
 800614e:	461d      	mov	r5, r3
 8006150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006154:	2a39      	cmp	r2, #57	; 0x39
 8006156:	d108      	bne.n	800616a <_dtoa_r+0x71a>
 8006158:	9a00      	ldr	r2, [sp, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d1f7      	bne.n	800614e <_dtoa_r+0x6fe>
 800615e:	9a07      	ldr	r2, [sp, #28]
 8006160:	9900      	ldr	r1, [sp, #0]
 8006162:	3201      	adds	r2, #1
 8006164:	9207      	str	r2, [sp, #28]
 8006166:	2230      	movs	r2, #48	; 0x30
 8006168:	700a      	strb	r2, [r1, #0]
 800616a:	781a      	ldrb	r2, [r3, #0]
 800616c:	3201      	adds	r2, #1
 800616e:	701a      	strb	r2, [r3, #0]
 8006170:	e78c      	b.n	800608c <_dtoa_r+0x63c>
 8006172:	4b7f      	ldr	r3, [pc, #508]	; (8006370 <_dtoa_r+0x920>)
 8006174:	2200      	movs	r2, #0
 8006176:	f7fa fa5f 	bl	8000638 <__aeabi_dmul>
 800617a:	2200      	movs	r2, #0
 800617c:	2300      	movs	r3, #0
 800617e:	4606      	mov	r6, r0
 8006180:	460f      	mov	r7, r1
 8006182:	f7fa fcc1 	bl	8000b08 <__aeabi_dcmpeq>
 8006186:	2800      	cmp	r0, #0
 8006188:	d09b      	beq.n	80060c2 <_dtoa_r+0x672>
 800618a:	e7cd      	b.n	8006128 <_dtoa_r+0x6d8>
 800618c:	9a08      	ldr	r2, [sp, #32]
 800618e:	2a00      	cmp	r2, #0
 8006190:	f000 80c4 	beq.w	800631c <_dtoa_r+0x8cc>
 8006194:	9a05      	ldr	r2, [sp, #20]
 8006196:	2a01      	cmp	r2, #1
 8006198:	f300 80a8 	bgt.w	80062ec <_dtoa_r+0x89c>
 800619c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800619e:	2a00      	cmp	r2, #0
 80061a0:	f000 80a0 	beq.w	80062e4 <_dtoa_r+0x894>
 80061a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061a8:	9e06      	ldr	r6, [sp, #24]
 80061aa:	4645      	mov	r5, r8
 80061ac:	9a04      	ldr	r2, [sp, #16]
 80061ae:	2101      	movs	r1, #1
 80061b0:	441a      	add	r2, r3
 80061b2:	4620      	mov	r0, r4
 80061b4:	4498      	add	r8, r3
 80061b6:	9204      	str	r2, [sp, #16]
 80061b8:	f000 fd70 	bl	8006c9c <__i2b>
 80061bc:	4607      	mov	r7, r0
 80061be:	2d00      	cmp	r5, #0
 80061c0:	dd0b      	ble.n	80061da <_dtoa_r+0x78a>
 80061c2:	9b04      	ldr	r3, [sp, #16]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	dd08      	ble.n	80061da <_dtoa_r+0x78a>
 80061c8:	42ab      	cmp	r3, r5
 80061ca:	9a04      	ldr	r2, [sp, #16]
 80061cc:	bfa8      	it	ge
 80061ce:	462b      	movge	r3, r5
 80061d0:	eba8 0803 	sub.w	r8, r8, r3
 80061d4:	1aed      	subs	r5, r5, r3
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	9304      	str	r3, [sp, #16]
 80061da:	9b06      	ldr	r3, [sp, #24]
 80061dc:	b1fb      	cbz	r3, 800621e <_dtoa_r+0x7ce>
 80061de:	9b08      	ldr	r3, [sp, #32]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 809f 	beq.w	8006324 <_dtoa_r+0x8d4>
 80061e6:	2e00      	cmp	r6, #0
 80061e8:	dd11      	ble.n	800620e <_dtoa_r+0x7be>
 80061ea:	4639      	mov	r1, r7
 80061ec:	4632      	mov	r2, r6
 80061ee:	4620      	mov	r0, r4
 80061f0:	f000 fe10 	bl	8006e14 <__pow5mult>
 80061f4:	465a      	mov	r2, fp
 80061f6:	4601      	mov	r1, r0
 80061f8:	4607      	mov	r7, r0
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 fd64 	bl	8006cc8 <__multiply>
 8006200:	4659      	mov	r1, fp
 8006202:	9007      	str	r0, [sp, #28]
 8006204:	4620      	mov	r0, r4
 8006206:	f000 fc8d 	bl	8006b24 <_Bfree>
 800620a:	9b07      	ldr	r3, [sp, #28]
 800620c:	469b      	mov	fp, r3
 800620e:	9b06      	ldr	r3, [sp, #24]
 8006210:	1b9a      	subs	r2, r3, r6
 8006212:	d004      	beq.n	800621e <_dtoa_r+0x7ce>
 8006214:	4659      	mov	r1, fp
 8006216:	4620      	mov	r0, r4
 8006218:	f000 fdfc 	bl	8006e14 <__pow5mult>
 800621c:	4683      	mov	fp, r0
 800621e:	2101      	movs	r1, #1
 8006220:	4620      	mov	r0, r4
 8006222:	f000 fd3b 	bl	8006c9c <__i2b>
 8006226:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006228:	2b00      	cmp	r3, #0
 800622a:	4606      	mov	r6, r0
 800622c:	dd7c      	ble.n	8006328 <_dtoa_r+0x8d8>
 800622e:	461a      	mov	r2, r3
 8006230:	4601      	mov	r1, r0
 8006232:	4620      	mov	r0, r4
 8006234:	f000 fdee 	bl	8006e14 <__pow5mult>
 8006238:	9b05      	ldr	r3, [sp, #20]
 800623a:	2b01      	cmp	r3, #1
 800623c:	4606      	mov	r6, r0
 800623e:	dd76      	ble.n	800632e <_dtoa_r+0x8de>
 8006240:	2300      	movs	r3, #0
 8006242:	9306      	str	r3, [sp, #24]
 8006244:	6933      	ldr	r3, [r6, #16]
 8006246:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800624a:	6918      	ldr	r0, [r3, #16]
 800624c:	f000 fcd6 	bl	8006bfc <__hi0bits>
 8006250:	f1c0 0020 	rsb	r0, r0, #32
 8006254:	9b04      	ldr	r3, [sp, #16]
 8006256:	4418      	add	r0, r3
 8006258:	f010 001f 	ands.w	r0, r0, #31
 800625c:	f000 8086 	beq.w	800636c <_dtoa_r+0x91c>
 8006260:	f1c0 0320 	rsb	r3, r0, #32
 8006264:	2b04      	cmp	r3, #4
 8006266:	dd7f      	ble.n	8006368 <_dtoa_r+0x918>
 8006268:	f1c0 001c 	rsb	r0, r0, #28
 800626c:	9b04      	ldr	r3, [sp, #16]
 800626e:	4403      	add	r3, r0
 8006270:	4480      	add	r8, r0
 8006272:	4405      	add	r5, r0
 8006274:	9304      	str	r3, [sp, #16]
 8006276:	f1b8 0f00 	cmp.w	r8, #0
 800627a:	dd05      	ble.n	8006288 <_dtoa_r+0x838>
 800627c:	4659      	mov	r1, fp
 800627e:	4642      	mov	r2, r8
 8006280:	4620      	mov	r0, r4
 8006282:	f000 fe21 	bl	8006ec8 <__lshift>
 8006286:	4683      	mov	fp, r0
 8006288:	9b04      	ldr	r3, [sp, #16]
 800628a:	2b00      	cmp	r3, #0
 800628c:	dd05      	ble.n	800629a <_dtoa_r+0x84a>
 800628e:	4631      	mov	r1, r6
 8006290:	461a      	mov	r2, r3
 8006292:	4620      	mov	r0, r4
 8006294:	f000 fe18 	bl	8006ec8 <__lshift>
 8006298:	4606      	mov	r6, r0
 800629a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800629c:	2b00      	cmp	r3, #0
 800629e:	d069      	beq.n	8006374 <_dtoa_r+0x924>
 80062a0:	4631      	mov	r1, r6
 80062a2:	4658      	mov	r0, fp
 80062a4:	f000 fe7c 	bl	8006fa0 <__mcmp>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	da63      	bge.n	8006374 <_dtoa_r+0x924>
 80062ac:	2300      	movs	r3, #0
 80062ae:	4659      	mov	r1, fp
 80062b0:	220a      	movs	r2, #10
 80062b2:	4620      	mov	r0, r4
 80062b4:	f000 fc58 	bl	8006b68 <__multadd>
 80062b8:	9b08      	ldr	r3, [sp, #32]
 80062ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80062be:	4683      	mov	fp, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 818f 	beq.w	80065e4 <_dtoa_r+0xb94>
 80062c6:	4639      	mov	r1, r7
 80062c8:	2300      	movs	r3, #0
 80062ca:	220a      	movs	r2, #10
 80062cc:	4620      	mov	r0, r4
 80062ce:	f000 fc4b 	bl	8006b68 <__multadd>
 80062d2:	f1b9 0f00 	cmp.w	r9, #0
 80062d6:	4607      	mov	r7, r0
 80062d8:	f300 808e 	bgt.w	80063f8 <_dtoa_r+0x9a8>
 80062dc:	9b05      	ldr	r3, [sp, #20]
 80062de:	2b02      	cmp	r3, #2
 80062e0:	dc50      	bgt.n	8006384 <_dtoa_r+0x934>
 80062e2:	e089      	b.n	80063f8 <_dtoa_r+0x9a8>
 80062e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80062e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062ea:	e75d      	b.n	80061a8 <_dtoa_r+0x758>
 80062ec:	9b01      	ldr	r3, [sp, #4]
 80062ee:	1e5e      	subs	r6, r3, #1
 80062f0:	9b06      	ldr	r3, [sp, #24]
 80062f2:	42b3      	cmp	r3, r6
 80062f4:	bfbf      	itttt	lt
 80062f6:	9b06      	ldrlt	r3, [sp, #24]
 80062f8:	9606      	strlt	r6, [sp, #24]
 80062fa:	1af2      	sublt	r2, r6, r3
 80062fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80062fe:	bfb6      	itet	lt
 8006300:	189b      	addlt	r3, r3, r2
 8006302:	1b9e      	subge	r6, r3, r6
 8006304:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006306:	9b01      	ldr	r3, [sp, #4]
 8006308:	bfb8      	it	lt
 800630a:	2600      	movlt	r6, #0
 800630c:	2b00      	cmp	r3, #0
 800630e:	bfb5      	itete	lt
 8006310:	eba8 0503 	sublt.w	r5, r8, r3
 8006314:	9b01      	ldrge	r3, [sp, #4]
 8006316:	2300      	movlt	r3, #0
 8006318:	4645      	movge	r5, r8
 800631a:	e747      	b.n	80061ac <_dtoa_r+0x75c>
 800631c:	9e06      	ldr	r6, [sp, #24]
 800631e:	9f08      	ldr	r7, [sp, #32]
 8006320:	4645      	mov	r5, r8
 8006322:	e74c      	b.n	80061be <_dtoa_r+0x76e>
 8006324:	9a06      	ldr	r2, [sp, #24]
 8006326:	e775      	b.n	8006214 <_dtoa_r+0x7c4>
 8006328:	9b05      	ldr	r3, [sp, #20]
 800632a:	2b01      	cmp	r3, #1
 800632c:	dc18      	bgt.n	8006360 <_dtoa_r+0x910>
 800632e:	9b02      	ldr	r3, [sp, #8]
 8006330:	b9b3      	cbnz	r3, 8006360 <_dtoa_r+0x910>
 8006332:	9b03      	ldr	r3, [sp, #12]
 8006334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006338:	b9a3      	cbnz	r3, 8006364 <_dtoa_r+0x914>
 800633a:	9b03      	ldr	r3, [sp, #12]
 800633c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006340:	0d1b      	lsrs	r3, r3, #20
 8006342:	051b      	lsls	r3, r3, #20
 8006344:	b12b      	cbz	r3, 8006352 <_dtoa_r+0x902>
 8006346:	9b04      	ldr	r3, [sp, #16]
 8006348:	3301      	adds	r3, #1
 800634a:	9304      	str	r3, [sp, #16]
 800634c:	f108 0801 	add.w	r8, r8, #1
 8006350:	2301      	movs	r3, #1
 8006352:	9306      	str	r3, [sp, #24]
 8006354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006356:	2b00      	cmp	r3, #0
 8006358:	f47f af74 	bne.w	8006244 <_dtoa_r+0x7f4>
 800635c:	2001      	movs	r0, #1
 800635e:	e779      	b.n	8006254 <_dtoa_r+0x804>
 8006360:	2300      	movs	r3, #0
 8006362:	e7f6      	b.n	8006352 <_dtoa_r+0x902>
 8006364:	9b02      	ldr	r3, [sp, #8]
 8006366:	e7f4      	b.n	8006352 <_dtoa_r+0x902>
 8006368:	d085      	beq.n	8006276 <_dtoa_r+0x826>
 800636a:	4618      	mov	r0, r3
 800636c:	301c      	adds	r0, #28
 800636e:	e77d      	b.n	800626c <_dtoa_r+0x81c>
 8006370:	40240000 	.word	0x40240000
 8006374:	9b01      	ldr	r3, [sp, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	dc38      	bgt.n	80063ec <_dtoa_r+0x99c>
 800637a:	9b05      	ldr	r3, [sp, #20]
 800637c:	2b02      	cmp	r3, #2
 800637e:	dd35      	ble.n	80063ec <_dtoa_r+0x99c>
 8006380:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006384:	f1b9 0f00 	cmp.w	r9, #0
 8006388:	d10d      	bne.n	80063a6 <_dtoa_r+0x956>
 800638a:	4631      	mov	r1, r6
 800638c:	464b      	mov	r3, r9
 800638e:	2205      	movs	r2, #5
 8006390:	4620      	mov	r0, r4
 8006392:	f000 fbe9 	bl	8006b68 <__multadd>
 8006396:	4601      	mov	r1, r0
 8006398:	4606      	mov	r6, r0
 800639a:	4658      	mov	r0, fp
 800639c:	f000 fe00 	bl	8006fa0 <__mcmp>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f73f adbd 	bgt.w	8005f20 <_dtoa_r+0x4d0>
 80063a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a8:	9d00      	ldr	r5, [sp, #0]
 80063aa:	ea6f 0a03 	mvn.w	sl, r3
 80063ae:	f04f 0800 	mov.w	r8, #0
 80063b2:	4631      	mov	r1, r6
 80063b4:	4620      	mov	r0, r4
 80063b6:	f000 fbb5 	bl	8006b24 <_Bfree>
 80063ba:	2f00      	cmp	r7, #0
 80063bc:	f43f aeb4 	beq.w	8006128 <_dtoa_r+0x6d8>
 80063c0:	f1b8 0f00 	cmp.w	r8, #0
 80063c4:	d005      	beq.n	80063d2 <_dtoa_r+0x982>
 80063c6:	45b8      	cmp	r8, r7
 80063c8:	d003      	beq.n	80063d2 <_dtoa_r+0x982>
 80063ca:	4641      	mov	r1, r8
 80063cc:	4620      	mov	r0, r4
 80063ce:	f000 fba9 	bl	8006b24 <_Bfree>
 80063d2:	4639      	mov	r1, r7
 80063d4:	4620      	mov	r0, r4
 80063d6:	f000 fba5 	bl	8006b24 <_Bfree>
 80063da:	e6a5      	b.n	8006128 <_dtoa_r+0x6d8>
 80063dc:	2600      	movs	r6, #0
 80063de:	4637      	mov	r7, r6
 80063e0:	e7e1      	b.n	80063a6 <_dtoa_r+0x956>
 80063e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80063e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80063e8:	4637      	mov	r7, r6
 80063ea:	e599      	b.n	8005f20 <_dtoa_r+0x4d0>
 80063ec:	9b08      	ldr	r3, [sp, #32]
 80063ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f000 80fd 	beq.w	80065f2 <_dtoa_r+0xba2>
 80063f8:	2d00      	cmp	r5, #0
 80063fa:	dd05      	ble.n	8006408 <_dtoa_r+0x9b8>
 80063fc:	4639      	mov	r1, r7
 80063fe:	462a      	mov	r2, r5
 8006400:	4620      	mov	r0, r4
 8006402:	f000 fd61 	bl	8006ec8 <__lshift>
 8006406:	4607      	mov	r7, r0
 8006408:	9b06      	ldr	r3, [sp, #24]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d05c      	beq.n	80064c8 <_dtoa_r+0xa78>
 800640e:	6879      	ldr	r1, [r7, #4]
 8006410:	4620      	mov	r0, r4
 8006412:	f000 fb47 	bl	8006aa4 <_Balloc>
 8006416:	4605      	mov	r5, r0
 8006418:	b928      	cbnz	r0, 8006426 <_dtoa_r+0x9d6>
 800641a:	4b80      	ldr	r3, [pc, #512]	; (800661c <_dtoa_r+0xbcc>)
 800641c:	4602      	mov	r2, r0
 800641e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006422:	f7ff bb2e 	b.w	8005a82 <_dtoa_r+0x32>
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	3202      	adds	r2, #2
 800642a:	0092      	lsls	r2, r2, #2
 800642c:	f107 010c 	add.w	r1, r7, #12
 8006430:	300c      	adds	r0, #12
 8006432:	f000 fb1d 	bl	8006a70 <memcpy>
 8006436:	2201      	movs	r2, #1
 8006438:	4629      	mov	r1, r5
 800643a:	4620      	mov	r0, r4
 800643c:	f000 fd44 	bl	8006ec8 <__lshift>
 8006440:	9b00      	ldr	r3, [sp, #0]
 8006442:	3301      	adds	r3, #1
 8006444:	9301      	str	r3, [sp, #4]
 8006446:	9b00      	ldr	r3, [sp, #0]
 8006448:	444b      	add	r3, r9
 800644a:	9307      	str	r3, [sp, #28]
 800644c:	9b02      	ldr	r3, [sp, #8]
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	46b8      	mov	r8, r7
 8006454:	9306      	str	r3, [sp, #24]
 8006456:	4607      	mov	r7, r0
 8006458:	9b01      	ldr	r3, [sp, #4]
 800645a:	4631      	mov	r1, r6
 800645c:	3b01      	subs	r3, #1
 800645e:	4658      	mov	r0, fp
 8006460:	9302      	str	r3, [sp, #8]
 8006462:	f7ff fa67 	bl	8005934 <quorem>
 8006466:	4603      	mov	r3, r0
 8006468:	3330      	adds	r3, #48	; 0x30
 800646a:	9004      	str	r0, [sp, #16]
 800646c:	4641      	mov	r1, r8
 800646e:	4658      	mov	r0, fp
 8006470:	9308      	str	r3, [sp, #32]
 8006472:	f000 fd95 	bl	8006fa0 <__mcmp>
 8006476:	463a      	mov	r2, r7
 8006478:	4681      	mov	r9, r0
 800647a:	4631      	mov	r1, r6
 800647c:	4620      	mov	r0, r4
 800647e:	f000 fdab 	bl	8006fd8 <__mdiff>
 8006482:	68c2      	ldr	r2, [r0, #12]
 8006484:	9b08      	ldr	r3, [sp, #32]
 8006486:	4605      	mov	r5, r0
 8006488:	bb02      	cbnz	r2, 80064cc <_dtoa_r+0xa7c>
 800648a:	4601      	mov	r1, r0
 800648c:	4658      	mov	r0, fp
 800648e:	f000 fd87 	bl	8006fa0 <__mcmp>
 8006492:	9b08      	ldr	r3, [sp, #32]
 8006494:	4602      	mov	r2, r0
 8006496:	4629      	mov	r1, r5
 8006498:	4620      	mov	r0, r4
 800649a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800649e:	f000 fb41 	bl	8006b24 <_Bfree>
 80064a2:	9b05      	ldr	r3, [sp, #20]
 80064a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064a6:	9d01      	ldr	r5, [sp, #4]
 80064a8:	ea43 0102 	orr.w	r1, r3, r2
 80064ac:	9b06      	ldr	r3, [sp, #24]
 80064ae:	430b      	orrs	r3, r1
 80064b0:	9b08      	ldr	r3, [sp, #32]
 80064b2:	d10d      	bne.n	80064d0 <_dtoa_r+0xa80>
 80064b4:	2b39      	cmp	r3, #57	; 0x39
 80064b6:	d029      	beq.n	800650c <_dtoa_r+0xabc>
 80064b8:	f1b9 0f00 	cmp.w	r9, #0
 80064bc:	dd01      	ble.n	80064c2 <_dtoa_r+0xa72>
 80064be:	9b04      	ldr	r3, [sp, #16]
 80064c0:	3331      	adds	r3, #49	; 0x31
 80064c2:	9a02      	ldr	r2, [sp, #8]
 80064c4:	7013      	strb	r3, [r2, #0]
 80064c6:	e774      	b.n	80063b2 <_dtoa_r+0x962>
 80064c8:	4638      	mov	r0, r7
 80064ca:	e7b9      	b.n	8006440 <_dtoa_r+0x9f0>
 80064cc:	2201      	movs	r2, #1
 80064ce:	e7e2      	b.n	8006496 <_dtoa_r+0xa46>
 80064d0:	f1b9 0f00 	cmp.w	r9, #0
 80064d4:	db06      	blt.n	80064e4 <_dtoa_r+0xa94>
 80064d6:	9905      	ldr	r1, [sp, #20]
 80064d8:	ea41 0909 	orr.w	r9, r1, r9
 80064dc:	9906      	ldr	r1, [sp, #24]
 80064de:	ea59 0101 	orrs.w	r1, r9, r1
 80064e2:	d120      	bne.n	8006526 <_dtoa_r+0xad6>
 80064e4:	2a00      	cmp	r2, #0
 80064e6:	ddec      	ble.n	80064c2 <_dtoa_r+0xa72>
 80064e8:	4659      	mov	r1, fp
 80064ea:	2201      	movs	r2, #1
 80064ec:	4620      	mov	r0, r4
 80064ee:	9301      	str	r3, [sp, #4]
 80064f0:	f000 fcea 	bl	8006ec8 <__lshift>
 80064f4:	4631      	mov	r1, r6
 80064f6:	4683      	mov	fp, r0
 80064f8:	f000 fd52 	bl	8006fa0 <__mcmp>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	9b01      	ldr	r3, [sp, #4]
 8006500:	dc02      	bgt.n	8006508 <_dtoa_r+0xab8>
 8006502:	d1de      	bne.n	80064c2 <_dtoa_r+0xa72>
 8006504:	07da      	lsls	r2, r3, #31
 8006506:	d5dc      	bpl.n	80064c2 <_dtoa_r+0xa72>
 8006508:	2b39      	cmp	r3, #57	; 0x39
 800650a:	d1d8      	bne.n	80064be <_dtoa_r+0xa6e>
 800650c:	9a02      	ldr	r2, [sp, #8]
 800650e:	2339      	movs	r3, #57	; 0x39
 8006510:	7013      	strb	r3, [r2, #0]
 8006512:	462b      	mov	r3, r5
 8006514:	461d      	mov	r5, r3
 8006516:	3b01      	subs	r3, #1
 8006518:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800651c:	2a39      	cmp	r2, #57	; 0x39
 800651e:	d050      	beq.n	80065c2 <_dtoa_r+0xb72>
 8006520:	3201      	adds	r2, #1
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	e745      	b.n	80063b2 <_dtoa_r+0x962>
 8006526:	2a00      	cmp	r2, #0
 8006528:	dd03      	ble.n	8006532 <_dtoa_r+0xae2>
 800652a:	2b39      	cmp	r3, #57	; 0x39
 800652c:	d0ee      	beq.n	800650c <_dtoa_r+0xabc>
 800652e:	3301      	adds	r3, #1
 8006530:	e7c7      	b.n	80064c2 <_dtoa_r+0xa72>
 8006532:	9a01      	ldr	r2, [sp, #4]
 8006534:	9907      	ldr	r1, [sp, #28]
 8006536:	f802 3c01 	strb.w	r3, [r2, #-1]
 800653a:	428a      	cmp	r2, r1
 800653c:	d02a      	beq.n	8006594 <_dtoa_r+0xb44>
 800653e:	4659      	mov	r1, fp
 8006540:	2300      	movs	r3, #0
 8006542:	220a      	movs	r2, #10
 8006544:	4620      	mov	r0, r4
 8006546:	f000 fb0f 	bl	8006b68 <__multadd>
 800654a:	45b8      	cmp	r8, r7
 800654c:	4683      	mov	fp, r0
 800654e:	f04f 0300 	mov.w	r3, #0
 8006552:	f04f 020a 	mov.w	r2, #10
 8006556:	4641      	mov	r1, r8
 8006558:	4620      	mov	r0, r4
 800655a:	d107      	bne.n	800656c <_dtoa_r+0xb1c>
 800655c:	f000 fb04 	bl	8006b68 <__multadd>
 8006560:	4680      	mov	r8, r0
 8006562:	4607      	mov	r7, r0
 8006564:	9b01      	ldr	r3, [sp, #4]
 8006566:	3301      	adds	r3, #1
 8006568:	9301      	str	r3, [sp, #4]
 800656a:	e775      	b.n	8006458 <_dtoa_r+0xa08>
 800656c:	f000 fafc 	bl	8006b68 <__multadd>
 8006570:	4639      	mov	r1, r7
 8006572:	4680      	mov	r8, r0
 8006574:	2300      	movs	r3, #0
 8006576:	220a      	movs	r2, #10
 8006578:	4620      	mov	r0, r4
 800657a:	f000 faf5 	bl	8006b68 <__multadd>
 800657e:	4607      	mov	r7, r0
 8006580:	e7f0      	b.n	8006564 <_dtoa_r+0xb14>
 8006582:	f1b9 0f00 	cmp.w	r9, #0
 8006586:	9a00      	ldr	r2, [sp, #0]
 8006588:	bfcc      	ite	gt
 800658a:	464d      	movgt	r5, r9
 800658c:	2501      	movle	r5, #1
 800658e:	4415      	add	r5, r2
 8006590:	f04f 0800 	mov.w	r8, #0
 8006594:	4659      	mov	r1, fp
 8006596:	2201      	movs	r2, #1
 8006598:	4620      	mov	r0, r4
 800659a:	9301      	str	r3, [sp, #4]
 800659c:	f000 fc94 	bl	8006ec8 <__lshift>
 80065a0:	4631      	mov	r1, r6
 80065a2:	4683      	mov	fp, r0
 80065a4:	f000 fcfc 	bl	8006fa0 <__mcmp>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	dcb2      	bgt.n	8006512 <_dtoa_r+0xac2>
 80065ac:	d102      	bne.n	80065b4 <_dtoa_r+0xb64>
 80065ae:	9b01      	ldr	r3, [sp, #4]
 80065b0:	07db      	lsls	r3, r3, #31
 80065b2:	d4ae      	bmi.n	8006512 <_dtoa_r+0xac2>
 80065b4:	462b      	mov	r3, r5
 80065b6:	461d      	mov	r5, r3
 80065b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065bc:	2a30      	cmp	r2, #48	; 0x30
 80065be:	d0fa      	beq.n	80065b6 <_dtoa_r+0xb66>
 80065c0:	e6f7      	b.n	80063b2 <_dtoa_r+0x962>
 80065c2:	9a00      	ldr	r2, [sp, #0]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d1a5      	bne.n	8006514 <_dtoa_r+0xac4>
 80065c8:	f10a 0a01 	add.w	sl, sl, #1
 80065cc:	2331      	movs	r3, #49	; 0x31
 80065ce:	e779      	b.n	80064c4 <_dtoa_r+0xa74>
 80065d0:	4b13      	ldr	r3, [pc, #76]	; (8006620 <_dtoa_r+0xbd0>)
 80065d2:	f7ff baaf 	b.w	8005b34 <_dtoa_r+0xe4>
 80065d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f47f aa86 	bne.w	8005aea <_dtoa_r+0x9a>
 80065de:	4b11      	ldr	r3, [pc, #68]	; (8006624 <_dtoa_r+0xbd4>)
 80065e0:	f7ff baa8 	b.w	8005b34 <_dtoa_r+0xe4>
 80065e4:	f1b9 0f00 	cmp.w	r9, #0
 80065e8:	dc03      	bgt.n	80065f2 <_dtoa_r+0xba2>
 80065ea:	9b05      	ldr	r3, [sp, #20]
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	f73f aec9 	bgt.w	8006384 <_dtoa_r+0x934>
 80065f2:	9d00      	ldr	r5, [sp, #0]
 80065f4:	4631      	mov	r1, r6
 80065f6:	4658      	mov	r0, fp
 80065f8:	f7ff f99c 	bl	8005934 <quorem>
 80065fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006600:	f805 3b01 	strb.w	r3, [r5], #1
 8006604:	9a00      	ldr	r2, [sp, #0]
 8006606:	1aaa      	subs	r2, r5, r2
 8006608:	4591      	cmp	r9, r2
 800660a:	ddba      	ble.n	8006582 <_dtoa_r+0xb32>
 800660c:	4659      	mov	r1, fp
 800660e:	2300      	movs	r3, #0
 8006610:	220a      	movs	r2, #10
 8006612:	4620      	mov	r0, r4
 8006614:	f000 faa8 	bl	8006b68 <__multadd>
 8006618:	4683      	mov	fp, r0
 800661a:	e7eb      	b.n	80065f4 <_dtoa_r+0xba4>
 800661c:	080078e3 	.word	0x080078e3
 8006620:	0800783c 	.word	0x0800783c
 8006624:	08007860 	.word	0x08007860

08006628 <__sflush_r>:
 8006628:	898a      	ldrh	r2, [r1, #12]
 800662a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800662e:	4605      	mov	r5, r0
 8006630:	0710      	lsls	r0, r2, #28
 8006632:	460c      	mov	r4, r1
 8006634:	d458      	bmi.n	80066e8 <__sflush_r+0xc0>
 8006636:	684b      	ldr	r3, [r1, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	dc05      	bgt.n	8006648 <__sflush_r+0x20>
 800663c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800663e:	2b00      	cmp	r3, #0
 8006640:	dc02      	bgt.n	8006648 <__sflush_r+0x20>
 8006642:	2000      	movs	r0, #0
 8006644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006648:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800664a:	2e00      	cmp	r6, #0
 800664c:	d0f9      	beq.n	8006642 <__sflush_r+0x1a>
 800664e:	2300      	movs	r3, #0
 8006650:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006654:	682f      	ldr	r7, [r5, #0]
 8006656:	602b      	str	r3, [r5, #0]
 8006658:	d032      	beq.n	80066c0 <__sflush_r+0x98>
 800665a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800665c:	89a3      	ldrh	r3, [r4, #12]
 800665e:	075a      	lsls	r2, r3, #29
 8006660:	d505      	bpl.n	800666e <__sflush_r+0x46>
 8006662:	6863      	ldr	r3, [r4, #4]
 8006664:	1ac0      	subs	r0, r0, r3
 8006666:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006668:	b10b      	cbz	r3, 800666e <__sflush_r+0x46>
 800666a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800666c:	1ac0      	subs	r0, r0, r3
 800666e:	2300      	movs	r3, #0
 8006670:	4602      	mov	r2, r0
 8006672:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006674:	6a21      	ldr	r1, [r4, #32]
 8006676:	4628      	mov	r0, r5
 8006678:	47b0      	blx	r6
 800667a:	1c43      	adds	r3, r0, #1
 800667c:	89a3      	ldrh	r3, [r4, #12]
 800667e:	d106      	bne.n	800668e <__sflush_r+0x66>
 8006680:	6829      	ldr	r1, [r5, #0]
 8006682:	291d      	cmp	r1, #29
 8006684:	d82c      	bhi.n	80066e0 <__sflush_r+0xb8>
 8006686:	4a2a      	ldr	r2, [pc, #168]	; (8006730 <__sflush_r+0x108>)
 8006688:	40ca      	lsrs	r2, r1
 800668a:	07d6      	lsls	r6, r2, #31
 800668c:	d528      	bpl.n	80066e0 <__sflush_r+0xb8>
 800668e:	2200      	movs	r2, #0
 8006690:	6062      	str	r2, [r4, #4]
 8006692:	04d9      	lsls	r1, r3, #19
 8006694:	6922      	ldr	r2, [r4, #16]
 8006696:	6022      	str	r2, [r4, #0]
 8006698:	d504      	bpl.n	80066a4 <__sflush_r+0x7c>
 800669a:	1c42      	adds	r2, r0, #1
 800669c:	d101      	bne.n	80066a2 <__sflush_r+0x7a>
 800669e:	682b      	ldr	r3, [r5, #0]
 80066a0:	b903      	cbnz	r3, 80066a4 <__sflush_r+0x7c>
 80066a2:	6560      	str	r0, [r4, #84]	; 0x54
 80066a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066a6:	602f      	str	r7, [r5, #0]
 80066a8:	2900      	cmp	r1, #0
 80066aa:	d0ca      	beq.n	8006642 <__sflush_r+0x1a>
 80066ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066b0:	4299      	cmp	r1, r3
 80066b2:	d002      	beq.n	80066ba <__sflush_r+0x92>
 80066b4:	4628      	mov	r0, r5
 80066b6:	f7fe facb 	bl	8004c50 <_free_r>
 80066ba:	2000      	movs	r0, #0
 80066bc:	6360      	str	r0, [r4, #52]	; 0x34
 80066be:	e7c1      	b.n	8006644 <__sflush_r+0x1c>
 80066c0:	6a21      	ldr	r1, [r4, #32]
 80066c2:	2301      	movs	r3, #1
 80066c4:	4628      	mov	r0, r5
 80066c6:	47b0      	blx	r6
 80066c8:	1c41      	adds	r1, r0, #1
 80066ca:	d1c7      	bne.n	800665c <__sflush_r+0x34>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d0c4      	beq.n	800665c <__sflush_r+0x34>
 80066d2:	2b1d      	cmp	r3, #29
 80066d4:	d001      	beq.n	80066da <__sflush_r+0xb2>
 80066d6:	2b16      	cmp	r3, #22
 80066d8:	d101      	bne.n	80066de <__sflush_r+0xb6>
 80066da:	602f      	str	r7, [r5, #0]
 80066dc:	e7b1      	b.n	8006642 <__sflush_r+0x1a>
 80066de:	89a3      	ldrh	r3, [r4, #12]
 80066e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	e7ad      	b.n	8006644 <__sflush_r+0x1c>
 80066e8:	690f      	ldr	r7, [r1, #16]
 80066ea:	2f00      	cmp	r7, #0
 80066ec:	d0a9      	beq.n	8006642 <__sflush_r+0x1a>
 80066ee:	0793      	lsls	r3, r2, #30
 80066f0:	680e      	ldr	r6, [r1, #0]
 80066f2:	bf08      	it	eq
 80066f4:	694b      	ldreq	r3, [r1, #20]
 80066f6:	600f      	str	r7, [r1, #0]
 80066f8:	bf18      	it	ne
 80066fa:	2300      	movne	r3, #0
 80066fc:	eba6 0807 	sub.w	r8, r6, r7
 8006700:	608b      	str	r3, [r1, #8]
 8006702:	f1b8 0f00 	cmp.w	r8, #0
 8006706:	dd9c      	ble.n	8006642 <__sflush_r+0x1a>
 8006708:	6a21      	ldr	r1, [r4, #32]
 800670a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800670c:	4643      	mov	r3, r8
 800670e:	463a      	mov	r2, r7
 8006710:	4628      	mov	r0, r5
 8006712:	47b0      	blx	r6
 8006714:	2800      	cmp	r0, #0
 8006716:	dc06      	bgt.n	8006726 <__sflush_r+0xfe>
 8006718:	89a3      	ldrh	r3, [r4, #12]
 800671a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800671e:	81a3      	strh	r3, [r4, #12]
 8006720:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006724:	e78e      	b.n	8006644 <__sflush_r+0x1c>
 8006726:	4407      	add	r7, r0
 8006728:	eba8 0800 	sub.w	r8, r8, r0
 800672c:	e7e9      	b.n	8006702 <__sflush_r+0xda>
 800672e:	bf00      	nop
 8006730:	20400001 	.word	0x20400001

08006734 <_fflush_r>:
 8006734:	b538      	push	{r3, r4, r5, lr}
 8006736:	690b      	ldr	r3, [r1, #16]
 8006738:	4605      	mov	r5, r0
 800673a:	460c      	mov	r4, r1
 800673c:	b913      	cbnz	r3, 8006744 <_fflush_r+0x10>
 800673e:	2500      	movs	r5, #0
 8006740:	4628      	mov	r0, r5
 8006742:	bd38      	pop	{r3, r4, r5, pc}
 8006744:	b118      	cbz	r0, 800674e <_fflush_r+0x1a>
 8006746:	6983      	ldr	r3, [r0, #24]
 8006748:	b90b      	cbnz	r3, 800674e <_fflush_r+0x1a>
 800674a:	f000 f887 	bl	800685c <__sinit>
 800674e:	4b14      	ldr	r3, [pc, #80]	; (80067a0 <_fflush_r+0x6c>)
 8006750:	429c      	cmp	r4, r3
 8006752:	d11b      	bne.n	800678c <_fflush_r+0x58>
 8006754:	686c      	ldr	r4, [r5, #4]
 8006756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d0ef      	beq.n	800673e <_fflush_r+0xa>
 800675e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006760:	07d0      	lsls	r0, r2, #31
 8006762:	d404      	bmi.n	800676e <_fflush_r+0x3a>
 8006764:	0599      	lsls	r1, r3, #22
 8006766:	d402      	bmi.n	800676e <_fflush_r+0x3a>
 8006768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800676a:	f000 f91a 	bl	80069a2 <__retarget_lock_acquire_recursive>
 800676e:	4628      	mov	r0, r5
 8006770:	4621      	mov	r1, r4
 8006772:	f7ff ff59 	bl	8006628 <__sflush_r>
 8006776:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006778:	07da      	lsls	r2, r3, #31
 800677a:	4605      	mov	r5, r0
 800677c:	d4e0      	bmi.n	8006740 <_fflush_r+0xc>
 800677e:	89a3      	ldrh	r3, [r4, #12]
 8006780:	059b      	lsls	r3, r3, #22
 8006782:	d4dd      	bmi.n	8006740 <_fflush_r+0xc>
 8006784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006786:	f000 f90d 	bl	80069a4 <__retarget_lock_release_recursive>
 800678a:	e7d9      	b.n	8006740 <_fflush_r+0xc>
 800678c:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <_fflush_r+0x70>)
 800678e:	429c      	cmp	r4, r3
 8006790:	d101      	bne.n	8006796 <_fflush_r+0x62>
 8006792:	68ac      	ldr	r4, [r5, #8]
 8006794:	e7df      	b.n	8006756 <_fflush_r+0x22>
 8006796:	4b04      	ldr	r3, [pc, #16]	; (80067a8 <_fflush_r+0x74>)
 8006798:	429c      	cmp	r4, r3
 800679a:	bf08      	it	eq
 800679c:	68ec      	ldreq	r4, [r5, #12]
 800679e:	e7da      	b.n	8006756 <_fflush_r+0x22>
 80067a0:	08007914 	.word	0x08007914
 80067a4:	08007934 	.word	0x08007934
 80067a8:	080078f4 	.word	0x080078f4

080067ac <std>:
 80067ac:	2300      	movs	r3, #0
 80067ae:	b510      	push	{r4, lr}
 80067b0:	4604      	mov	r4, r0
 80067b2:	e9c0 3300 	strd	r3, r3, [r0]
 80067b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ba:	6083      	str	r3, [r0, #8]
 80067bc:	8181      	strh	r1, [r0, #12]
 80067be:	6643      	str	r3, [r0, #100]	; 0x64
 80067c0:	81c2      	strh	r2, [r0, #14]
 80067c2:	6183      	str	r3, [r0, #24]
 80067c4:	4619      	mov	r1, r3
 80067c6:	2208      	movs	r2, #8
 80067c8:	305c      	adds	r0, #92	; 0x5c
 80067ca:	f7fe fa39 	bl	8004c40 <memset>
 80067ce:	4b05      	ldr	r3, [pc, #20]	; (80067e4 <std+0x38>)
 80067d0:	6263      	str	r3, [r4, #36]	; 0x24
 80067d2:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <std+0x3c>)
 80067d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80067d6:	4b05      	ldr	r3, [pc, #20]	; (80067ec <std+0x40>)
 80067d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067da:	4b05      	ldr	r3, [pc, #20]	; (80067f0 <std+0x44>)
 80067dc:	6224      	str	r4, [r4, #32]
 80067de:	6323      	str	r3, [r4, #48]	; 0x30
 80067e0:	bd10      	pop	{r4, pc}
 80067e2:	bf00      	nop
 80067e4:	08007471 	.word	0x08007471
 80067e8:	08007493 	.word	0x08007493
 80067ec:	080074cb 	.word	0x080074cb
 80067f0:	080074ef 	.word	0x080074ef

080067f4 <_cleanup_r>:
 80067f4:	4901      	ldr	r1, [pc, #4]	; (80067fc <_cleanup_r+0x8>)
 80067f6:	f000 b8af 	b.w	8006958 <_fwalk_reent>
 80067fa:	bf00      	nop
 80067fc:	08006735 	.word	0x08006735

08006800 <__sfmoreglue>:
 8006800:	b570      	push	{r4, r5, r6, lr}
 8006802:	1e4a      	subs	r2, r1, #1
 8006804:	2568      	movs	r5, #104	; 0x68
 8006806:	4355      	muls	r5, r2
 8006808:	460e      	mov	r6, r1
 800680a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800680e:	f7fe fa6f 	bl	8004cf0 <_malloc_r>
 8006812:	4604      	mov	r4, r0
 8006814:	b140      	cbz	r0, 8006828 <__sfmoreglue+0x28>
 8006816:	2100      	movs	r1, #0
 8006818:	e9c0 1600 	strd	r1, r6, [r0]
 800681c:	300c      	adds	r0, #12
 800681e:	60a0      	str	r0, [r4, #8]
 8006820:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006824:	f7fe fa0c 	bl	8004c40 <memset>
 8006828:	4620      	mov	r0, r4
 800682a:	bd70      	pop	{r4, r5, r6, pc}

0800682c <__sfp_lock_acquire>:
 800682c:	4801      	ldr	r0, [pc, #4]	; (8006834 <__sfp_lock_acquire+0x8>)
 800682e:	f000 b8b8 	b.w	80069a2 <__retarget_lock_acquire_recursive>
 8006832:	bf00      	nop
 8006834:	200004a8 	.word	0x200004a8

08006838 <__sfp_lock_release>:
 8006838:	4801      	ldr	r0, [pc, #4]	; (8006840 <__sfp_lock_release+0x8>)
 800683a:	f000 b8b3 	b.w	80069a4 <__retarget_lock_release_recursive>
 800683e:	bf00      	nop
 8006840:	200004a8 	.word	0x200004a8

08006844 <__sinit_lock_acquire>:
 8006844:	4801      	ldr	r0, [pc, #4]	; (800684c <__sinit_lock_acquire+0x8>)
 8006846:	f000 b8ac 	b.w	80069a2 <__retarget_lock_acquire_recursive>
 800684a:	bf00      	nop
 800684c:	200004a3 	.word	0x200004a3

08006850 <__sinit_lock_release>:
 8006850:	4801      	ldr	r0, [pc, #4]	; (8006858 <__sinit_lock_release+0x8>)
 8006852:	f000 b8a7 	b.w	80069a4 <__retarget_lock_release_recursive>
 8006856:	bf00      	nop
 8006858:	200004a3 	.word	0x200004a3

0800685c <__sinit>:
 800685c:	b510      	push	{r4, lr}
 800685e:	4604      	mov	r4, r0
 8006860:	f7ff fff0 	bl	8006844 <__sinit_lock_acquire>
 8006864:	69a3      	ldr	r3, [r4, #24]
 8006866:	b11b      	cbz	r3, 8006870 <__sinit+0x14>
 8006868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800686c:	f7ff bff0 	b.w	8006850 <__sinit_lock_release>
 8006870:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006874:	6523      	str	r3, [r4, #80]	; 0x50
 8006876:	4b13      	ldr	r3, [pc, #76]	; (80068c4 <__sinit+0x68>)
 8006878:	4a13      	ldr	r2, [pc, #76]	; (80068c8 <__sinit+0x6c>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	62a2      	str	r2, [r4, #40]	; 0x28
 800687e:	42a3      	cmp	r3, r4
 8006880:	bf04      	itt	eq
 8006882:	2301      	moveq	r3, #1
 8006884:	61a3      	streq	r3, [r4, #24]
 8006886:	4620      	mov	r0, r4
 8006888:	f000 f820 	bl	80068cc <__sfp>
 800688c:	6060      	str	r0, [r4, #4]
 800688e:	4620      	mov	r0, r4
 8006890:	f000 f81c 	bl	80068cc <__sfp>
 8006894:	60a0      	str	r0, [r4, #8]
 8006896:	4620      	mov	r0, r4
 8006898:	f000 f818 	bl	80068cc <__sfp>
 800689c:	2200      	movs	r2, #0
 800689e:	60e0      	str	r0, [r4, #12]
 80068a0:	2104      	movs	r1, #4
 80068a2:	6860      	ldr	r0, [r4, #4]
 80068a4:	f7ff ff82 	bl	80067ac <std>
 80068a8:	68a0      	ldr	r0, [r4, #8]
 80068aa:	2201      	movs	r2, #1
 80068ac:	2109      	movs	r1, #9
 80068ae:	f7ff ff7d 	bl	80067ac <std>
 80068b2:	68e0      	ldr	r0, [r4, #12]
 80068b4:	2202      	movs	r2, #2
 80068b6:	2112      	movs	r1, #18
 80068b8:	f7ff ff78 	bl	80067ac <std>
 80068bc:	2301      	movs	r3, #1
 80068be:	61a3      	str	r3, [r4, #24]
 80068c0:	e7d2      	b.n	8006868 <__sinit+0xc>
 80068c2:	bf00      	nop
 80068c4:	08007828 	.word	0x08007828
 80068c8:	080067f5 	.word	0x080067f5

080068cc <__sfp>:
 80068cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ce:	4607      	mov	r7, r0
 80068d0:	f7ff ffac 	bl	800682c <__sfp_lock_acquire>
 80068d4:	4b1e      	ldr	r3, [pc, #120]	; (8006950 <__sfp+0x84>)
 80068d6:	681e      	ldr	r6, [r3, #0]
 80068d8:	69b3      	ldr	r3, [r6, #24]
 80068da:	b913      	cbnz	r3, 80068e2 <__sfp+0x16>
 80068dc:	4630      	mov	r0, r6
 80068de:	f7ff ffbd 	bl	800685c <__sinit>
 80068e2:	3648      	adds	r6, #72	; 0x48
 80068e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068e8:	3b01      	subs	r3, #1
 80068ea:	d503      	bpl.n	80068f4 <__sfp+0x28>
 80068ec:	6833      	ldr	r3, [r6, #0]
 80068ee:	b30b      	cbz	r3, 8006934 <__sfp+0x68>
 80068f0:	6836      	ldr	r6, [r6, #0]
 80068f2:	e7f7      	b.n	80068e4 <__sfp+0x18>
 80068f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068f8:	b9d5      	cbnz	r5, 8006930 <__sfp+0x64>
 80068fa:	4b16      	ldr	r3, [pc, #88]	; (8006954 <__sfp+0x88>)
 80068fc:	60e3      	str	r3, [r4, #12]
 80068fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006902:	6665      	str	r5, [r4, #100]	; 0x64
 8006904:	f000 f84c 	bl	80069a0 <__retarget_lock_init_recursive>
 8006908:	f7ff ff96 	bl	8006838 <__sfp_lock_release>
 800690c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006910:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006914:	6025      	str	r5, [r4, #0]
 8006916:	61a5      	str	r5, [r4, #24]
 8006918:	2208      	movs	r2, #8
 800691a:	4629      	mov	r1, r5
 800691c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006920:	f7fe f98e 	bl	8004c40 <memset>
 8006924:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006928:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800692c:	4620      	mov	r0, r4
 800692e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006930:	3468      	adds	r4, #104	; 0x68
 8006932:	e7d9      	b.n	80068e8 <__sfp+0x1c>
 8006934:	2104      	movs	r1, #4
 8006936:	4638      	mov	r0, r7
 8006938:	f7ff ff62 	bl	8006800 <__sfmoreglue>
 800693c:	4604      	mov	r4, r0
 800693e:	6030      	str	r0, [r6, #0]
 8006940:	2800      	cmp	r0, #0
 8006942:	d1d5      	bne.n	80068f0 <__sfp+0x24>
 8006944:	f7ff ff78 	bl	8006838 <__sfp_lock_release>
 8006948:	230c      	movs	r3, #12
 800694a:	603b      	str	r3, [r7, #0]
 800694c:	e7ee      	b.n	800692c <__sfp+0x60>
 800694e:	bf00      	nop
 8006950:	08007828 	.word	0x08007828
 8006954:	ffff0001 	.word	0xffff0001

08006958 <_fwalk_reent>:
 8006958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800695c:	4606      	mov	r6, r0
 800695e:	4688      	mov	r8, r1
 8006960:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006964:	2700      	movs	r7, #0
 8006966:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800696a:	f1b9 0901 	subs.w	r9, r9, #1
 800696e:	d505      	bpl.n	800697c <_fwalk_reent+0x24>
 8006970:	6824      	ldr	r4, [r4, #0]
 8006972:	2c00      	cmp	r4, #0
 8006974:	d1f7      	bne.n	8006966 <_fwalk_reent+0xe>
 8006976:	4638      	mov	r0, r7
 8006978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800697c:	89ab      	ldrh	r3, [r5, #12]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d907      	bls.n	8006992 <_fwalk_reent+0x3a>
 8006982:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006986:	3301      	adds	r3, #1
 8006988:	d003      	beq.n	8006992 <_fwalk_reent+0x3a>
 800698a:	4629      	mov	r1, r5
 800698c:	4630      	mov	r0, r6
 800698e:	47c0      	blx	r8
 8006990:	4307      	orrs	r7, r0
 8006992:	3568      	adds	r5, #104	; 0x68
 8006994:	e7e9      	b.n	800696a <_fwalk_reent+0x12>
	...

08006998 <_localeconv_r>:
 8006998:	4800      	ldr	r0, [pc, #0]	; (800699c <_localeconv_r+0x4>)
 800699a:	4770      	bx	lr
 800699c:	20000160 	.word	0x20000160

080069a0 <__retarget_lock_init_recursive>:
 80069a0:	4770      	bx	lr

080069a2 <__retarget_lock_acquire_recursive>:
 80069a2:	4770      	bx	lr

080069a4 <__retarget_lock_release_recursive>:
 80069a4:	4770      	bx	lr

080069a6 <__swhatbuf_r>:
 80069a6:	b570      	push	{r4, r5, r6, lr}
 80069a8:	460e      	mov	r6, r1
 80069aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ae:	2900      	cmp	r1, #0
 80069b0:	b096      	sub	sp, #88	; 0x58
 80069b2:	4614      	mov	r4, r2
 80069b4:	461d      	mov	r5, r3
 80069b6:	da07      	bge.n	80069c8 <__swhatbuf_r+0x22>
 80069b8:	2300      	movs	r3, #0
 80069ba:	602b      	str	r3, [r5, #0]
 80069bc:	89b3      	ldrh	r3, [r6, #12]
 80069be:	061a      	lsls	r2, r3, #24
 80069c0:	d410      	bmi.n	80069e4 <__swhatbuf_r+0x3e>
 80069c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069c6:	e00e      	b.n	80069e6 <__swhatbuf_r+0x40>
 80069c8:	466a      	mov	r2, sp
 80069ca:	f000 fde7 	bl	800759c <_fstat_r>
 80069ce:	2800      	cmp	r0, #0
 80069d0:	dbf2      	blt.n	80069b8 <__swhatbuf_r+0x12>
 80069d2:	9a01      	ldr	r2, [sp, #4]
 80069d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069dc:	425a      	negs	r2, r3
 80069de:	415a      	adcs	r2, r3
 80069e0:	602a      	str	r2, [r5, #0]
 80069e2:	e7ee      	b.n	80069c2 <__swhatbuf_r+0x1c>
 80069e4:	2340      	movs	r3, #64	; 0x40
 80069e6:	2000      	movs	r0, #0
 80069e8:	6023      	str	r3, [r4, #0]
 80069ea:	b016      	add	sp, #88	; 0x58
 80069ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080069f0 <__smakebuf_r>:
 80069f0:	898b      	ldrh	r3, [r1, #12]
 80069f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069f4:	079d      	lsls	r5, r3, #30
 80069f6:	4606      	mov	r6, r0
 80069f8:	460c      	mov	r4, r1
 80069fa:	d507      	bpl.n	8006a0c <__smakebuf_r+0x1c>
 80069fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	6123      	str	r3, [r4, #16]
 8006a04:	2301      	movs	r3, #1
 8006a06:	6163      	str	r3, [r4, #20]
 8006a08:	b002      	add	sp, #8
 8006a0a:	bd70      	pop	{r4, r5, r6, pc}
 8006a0c:	ab01      	add	r3, sp, #4
 8006a0e:	466a      	mov	r2, sp
 8006a10:	f7ff ffc9 	bl	80069a6 <__swhatbuf_r>
 8006a14:	9900      	ldr	r1, [sp, #0]
 8006a16:	4605      	mov	r5, r0
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f7fe f969 	bl	8004cf0 <_malloc_r>
 8006a1e:	b948      	cbnz	r0, 8006a34 <__smakebuf_r+0x44>
 8006a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a24:	059a      	lsls	r2, r3, #22
 8006a26:	d4ef      	bmi.n	8006a08 <__smakebuf_r+0x18>
 8006a28:	f023 0303 	bic.w	r3, r3, #3
 8006a2c:	f043 0302 	orr.w	r3, r3, #2
 8006a30:	81a3      	strh	r3, [r4, #12]
 8006a32:	e7e3      	b.n	80069fc <__smakebuf_r+0xc>
 8006a34:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <__smakebuf_r+0x7c>)
 8006a36:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	6020      	str	r0, [r4, #0]
 8006a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a40:	81a3      	strh	r3, [r4, #12]
 8006a42:	9b00      	ldr	r3, [sp, #0]
 8006a44:	6163      	str	r3, [r4, #20]
 8006a46:	9b01      	ldr	r3, [sp, #4]
 8006a48:	6120      	str	r0, [r4, #16]
 8006a4a:	b15b      	cbz	r3, 8006a64 <__smakebuf_r+0x74>
 8006a4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a50:	4630      	mov	r0, r6
 8006a52:	f000 fdb5 	bl	80075c0 <_isatty_r>
 8006a56:	b128      	cbz	r0, 8006a64 <__smakebuf_r+0x74>
 8006a58:	89a3      	ldrh	r3, [r4, #12]
 8006a5a:	f023 0303 	bic.w	r3, r3, #3
 8006a5e:	f043 0301 	orr.w	r3, r3, #1
 8006a62:	81a3      	strh	r3, [r4, #12]
 8006a64:	89a0      	ldrh	r0, [r4, #12]
 8006a66:	4305      	orrs	r5, r0
 8006a68:	81a5      	strh	r5, [r4, #12]
 8006a6a:	e7cd      	b.n	8006a08 <__smakebuf_r+0x18>
 8006a6c:	080067f5 	.word	0x080067f5

08006a70 <memcpy>:
 8006a70:	440a      	add	r2, r1
 8006a72:	4291      	cmp	r1, r2
 8006a74:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006a78:	d100      	bne.n	8006a7c <memcpy+0xc>
 8006a7a:	4770      	bx	lr
 8006a7c:	b510      	push	{r4, lr}
 8006a7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a86:	4291      	cmp	r1, r2
 8006a88:	d1f9      	bne.n	8006a7e <memcpy+0xe>
 8006a8a:	bd10      	pop	{r4, pc}

08006a8c <__malloc_lock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	; (8006a94 <__malloc_lock+0x8>)
 8006a8e:	f7ff bf88 	b.w	80069a2 <__retarget_lock_acquire_recursive>
 8006a92:	bf00      	nop
 8006a94:	200004a4 	.word	0x200004a4

08006a98 <__malloc_unlock>:
 8006a98:	4801      	ldr	r0, [pc, #4]	; (8006aa0 <__malloc_unlock+0x8>)
 8006a9a:	f7ff bf83 	b.w	80069a4 <__retarget_lock_release_recursive>
 8006a9e:	bf00      	nop
 8006aa0:	200004a4 	.word	0x200004a4

08006aa4 <_Balloc>:
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	460d      	mov	r5, r1
 8006aac:	b976      	cbnz	r6, 8006acc <_Balloc+0x28>
 8006aae:	2010      	movs	r0, #16
 8006ab0:	f7fe f8be 	bl	8004c30 <malloc>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	6260      	str	r0, [r4, #36]	; 0x24
 8006ab8:	b920      	cbnz	r0, 8006ac4 <_Balloc+0x20>
 8006aba:	4b18      	ldr	r3, [pc, #96]	; (8006b1c <_Balloc+0x78>)
 8006abc:	4818      	ldr	r0, [pc, #96]	; (8006b20 <_Balloc+0x7c>)
 8006abe:	2166      	movs	r1, #102	; 0x66
 8006ac0:	f000 fd2c 	bl	800751c <__assert_func>
 8006ac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ac8:	6006      	str	r6, [r0, #0]
 8006aca:	60c6      	str	r6, [r0, #12]
 8006acc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ace:	68f3      	ldr	r3, [r6, #12]
 8006ad0:	b183      	cbz	r3, 8006af4 <_Balloc+0x50>
 8006ad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ada:	b9b8      	cbnz	r0, 8006b0c <_Balloc+0x68>
 8006adc:	2101      	movs	r1, #1
 8006ade:	fa01 f605 	lsl.w	r6, r1, r5
 8006ae2:	1d72      	adds	r2, r6, #5
 8006ae4:	0092      	lsls	r2, r2, #2
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	f000 fb5a 	bl	80071a0 <_calloc_r>
 8006aec:	b160      	cbz	r0, 8006b08 <_Balloc+0x64>
 8006aee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006af2:	e00e      	b.n	8006b12 <_Balloc+0x6e>
 8006af4:	2221      	movs	r2, #33	; 0x21
 8006af6:	2104      	movs	r1, #4
 8006af8:	4620      	mov	r0, r4
 8006afa:	f000 fb51 	bl	80071a0 <_calloc_r>
 8006afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b00:	60f0      	str	r0, [r6, #12]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1e4      	bne.n	8006ad2 <_Balloc+0x2e>
 8006b08:	2000      	movs	r0, #0
 8006b0a:	bd70      	pop	{r4, r5, r6, pc}
 8006b0c:	6802      	ldr	r2, [r0, #0]
 8006b0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b12:	2300      	movs	r3, #0
 8006b14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b18:	e7f7      	b.n	8006b0a <_Balloc+0x66>
 8006b1a:	bf00      	nop
 8006b1c:	0800786d 	.word	0x0800786d
 8006b20:	08007954 	.word	0x08007954

08006b24 <_Bfree>:
 8006b24:	b570      	push	{r4, r5, r6, lr}
 8006b26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b28:	4605      	mov	r5, r0
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	b976      	cbnz	r6, 8006b4c <_Bfree+0x28>
 8006b2e:	2010      	movs	r0, #16
 8006b30:	f7fe f87e 	bl	8004c30 <malloc>
 8006b34:	4602      	mov	r2, r0
 8006b36:	6268      	str	r0, [r5, #36]	; 0x24
 8006b38:	b920      	cbnz	r0, 8006b44 <_Bfree+0x20>
 8006b3a:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <_Bfree+0x3c>)
 8006b3c:	4809      	ldr	r0, [pc, #36]	; (8006b64 <_Bfree+0x40>)
 8006b3e:	218a      	movs	r1, #138	; 0x8a
 8006b40:	f000 fcec 	bl	800751c <__assert_func>
 8006b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b48:	6006      	str	r6, [r0, #0]
 8006b4a:	60c6      	str	r6, [r0, #12]
 8006b4c:	b13c      	cbz	r4, 8006b5e <_Bfree+0x3a>
 8006b4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b50:	6862      	ldr	r2, [r4, #4]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b58:	6021      	str	r1, [r4, #0]
 8006b5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}
 8006b60:	0800786d 	.word	0x0800786d
 8006b64:	08007954 	.word	0x08007954

08006b68 <__multadd>:
 8006b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b6c:	690e      	ldr	r6, [r1, #16]
 8006b6e:	4607      	mov	r7, r0
 8006b70:	4698      	mov	r8, r3
 8006b72:	460c      	mov	r4, r1
 8006b74:	f101 0014 	add.w	r0, r1, #20
 8006b78:	2300      	movs	r3, #0
 8006b7a:	6805      	ldr	r5, [r0, #0]
 8006b7c:	b2a9      	uxth	r1, r5
 8006b7e:	fb02 8101 	mla	r1, r2, r1, r8
 8006b82:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006b86:	0c2d      	lsrs	r5, r5, #16
 8006b88:	fb02 c505 	mla	r5, r2, r5, ip
 8006b8c:	b289      	uxth	r1, r1
 8006b8e:	3301      	adds	r3, #1
 8006b90:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006b94:	429e      	cmp	r6, r3
 8006b96:	f840 1b04 	str.w	r1, [r0], #4
 8006b9a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006b9e:	dcec      	bgt.n	8006b7a <__multadd+0x12>
 8006ba0:	f1b8 0f00 	cmp.w	r8, #0
 8006ba4:	d022      	beq.n	8006bec <__multadd+0x84>
 8006ba6:	68a3      	ldr	r3, [r4, #8]
 8006ba8:	42b3      	cmp	r3, r6
 8006baa:	dc19      	bgt.n	8006be0 <__multadd+0x78>
 8006bac:	6861      	ldr	r1, [r4, #4]
 8006bae:	4638      	mov	r0, r7
 8006bb0:	3101      	adds	r1, #1
 8006bb2:	f7ff ff77 	bl	8006aa4 <_Balloc>
 8006bb6:	4605      	mov	r5, r0
 8006bb8:	b928      	cbnz	r0, 8006bc6 <__multadd+0x5e>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	4b0d      	ldr	r3, [pc, #52]	; (8006bf4 <__multadd+0x8c>)
 8006bbe:	480e      	ldr	r0, [pc, #56]	; (8006bf8 <__multadd+0x90>)
 8006bc0:	21b5      	movs	r1, #181	; 0xb5
 8006bc2:	f000 fcab 	bl	800751c <__assert_func>
 8006bc6:	6922      	ldr	r2, [r4, #16]
 8006bc8:	3202      	adds	r2, #2
 8006bca:	f104 010c 	add.w	r1, r4, #12
 8006bce:	0092      	lsls	r2, r2, #2
 8006bd0:	300c      	adds	r0, #12
 8006bd2:	f7ff ff4d 	bl	8006a70 <memcpy>
 8006bd6:	4621      	mov	r1, r4
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f7ff ffa3 	bl	8006b24 <_Bfree>
 8006bde:	462c      	mov	r4, r5
 8006be0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006be4:	3601      	adds	r6, #1
 8006be6:	f8c3 8014 	str.w	r8, [r3, #20]
 8006bea:	6126      	str	r6, [r4, #16]
 8006bec:	4620      	mov	r0, r4
 8006bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf2:	bf00      	nop
 8006bf4:	080078e3 	.word	0x080078e3
 8006bf8:	08007954 	.word	0x08007954

08006bfc <__hi0bits>:
 8006bfc:	0c03      	lsrs	r3, r0, #16
 8006bfe:	041b      	lsls	r3, r3, #16
 8006c00:	b9d3      	cbnz	r3, 8006c38 <__hi0bits+0x3c>
 8006c02:	0400      	lsls	r0, r0, #16
 8006c04:	2310      	movs	r3, #16
 8006c06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c0a:	bf04      	itt	eq
 8006c0c:	0200      	lsleq	r0, r0, #8
 8006c0e:	3308      	addeq	r3, #8
 8006c10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c14:	bf04      	itt	eq
 8006c16:	0100      	lsleq	r0, r0, #4
 8006c18:	3304      	addeq	r3, #4
 8006c1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c1e:	bf04      	itt	eq
 8006c20:	0080      	lsleq	r0, r0, #2
 8006c22:	3302      	addeq	r3, #2
 8006c24:	2800      	cmp	r0, #0
 8006c26:	db05      	blt.n	8006c34 <__hi0bits+0x38>
 8006c28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c2c:	f103 0301 	add.w	r3, r3, #1
 8006c30:	bf08      	it	eq
 8006c32:	2320      	moveq	r3, #32
 8006c34:	4618      	mov	r0, r3
 8006c36:	4770      	bx	lr
 8006c38:	2300      	movs	r3, #0
 8006c3a:	e7e4      	b.n	8006c06 <__hi0bits+0xa>

08006c3c <__lo0bits>:
 8006c3c:	6803      	ldr	r3, [r0, #0]
 8006c3e:	f013 0207 	ands.w	r2, r3, #7
 8006c42:	4601      	mov	r1, r0
 8006c44:	d00b      	beq.n	8006c5e <__lo0bits+0x22>
 8006c46:	07da      	lsls	r2, r3, #31
 8006c48:	d424      	bmi.n	8006c94 <__lo0bits+0x58>
 8006c4a:	0798      	lsls	r0, r3, #30
 8006c4c:	bf49      	itett	mi
 8006c4e:	085b      	lsrmi	r3, r3, #1
 8006c50:	089b      	lsrpl	r3, r3, #2
 8006c52:	2001      	movmi	r0, #1
 8006c54:	600b      	strmi	r3, [r1, #0]
 8006c56:	bf5c      	itt	pl
 8006c58:	600b      	strpl	r3, [r1, #0]
 8006c5a:	2002      	movpl	r0, #2
 8006c5c:	4770      	bx	lr
 8006c5e:	b298      	uxth	r0, r3
 8006c60:	b9b0      	cbnz	r0, 8006c90 <__lo0bits+0x54>
 8006c62:	0c1b      	lsrs	r3, r3, #16
 8006c64:	2010      	movs	r0, #16
 8006c66:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006c6a:	bf04      	itt	eq
 8006c6c:	0a1b      	lsreq	r3, r3, #8
 8006c6e:	3008      	addeq	r0, #8
 8006c70:	071a      	lsls	r2, r3, #28
 8006c72:	bf04      	itt	eq
 8006c74:	091b      	lsreq	r3, r3, #4
 8006c76:	3004      	addeq	r0, #4
 8006c78:	079a      	lsls	r2, r3, #30
 8006c7a:	bf04      	itt	eq
 8006c7c:	089b      	lsreq	r3, r3, #2
 8006c7e:	3002      	addeq	r0, #2
 8006c80:	07da      	lsls	r2, r3, #31
 8006c82:	d403      	bmi.n	8006c8c <__lo0bits+0x50>
 8006c84:	085b      	lsrs	r3, r3, #1
 8006c86:	f100 0001 	add.w	r0, r0, #1
 8006c8a:	d005      	beq.n	8006c98 <__lo0bits+0x5c>
 8006c8c:	600b      	str	r3, [r1, #0]
 8006c8e:	4770      	bx	lr
 8006c90:	4610      	mov	r0, r2
 8006c92:	e7e8      	b.n	8006c66 <__lo0bits+0x2a>
 8006c94:	2000      	movs	r0, #0
 8006c96:	4770      	bx	lr
 8006c98:	2020      	movs	r0, #32
 8006c9a:	4770      	bx	lr

08006c9c <__i2b>:
 8006c9c:	b510      	push	{r4, lr}
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	f7ff feff 	bl	8006aa4 <_Balloc>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	b928      	cbnz	r0, 8006cb6 <__i2b+0x1a>
 8006caa:	4b05      	ldr	r3, [pc, #20]	; (8006cc0 <__i2b+0x24>)
 8006cac:	4805      	ldr	r0, [pc, #20]	; (8006cc4 <__i2b+0x28>)
 8006cae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cb2:	f000 fc33 	bl	800751c <__assert_func>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	6144      	str	r4, [r0, #20]
 8006cba:	6103      	str	r3, [r0, #16]
 8006cbc:	bd10      	pop	{r4, pc}
 8006cbe:	bf00      	nop
 8006cc0:	080078e3 	.word	0x080078e3
 8006cc4:	08007954 	.word	0x08007954

08006cc8 <__multiply>:
 8006cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ccc:	4614      	mov	r4, r2
 8006cce:	690a      	ldr	r2, [r1, #16]
 8006cd0:	6923      	ldr	r3, [r4, #16]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	bfb8      	it	lt
 8006cd6:	460b      	movlt	r3, r1
 8006cd8:	460d      	mov	r5, r1
 8006cda:	bfbc      	itt	lt
 8006cdc:	4625      	movlt	r5, r4
 8006cde:	461c      	movlt	r4, r3
 8006ce0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006ce4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006ce8:	68ab      	ldr	r3, [r5, #8]
 8006cea:	6869      	ldr	r1, [r5, #4]
 8006cec:	eb0a 0709 	add.w	r7, sl, r9
 8006cf0:	42bb      	cmp	r3, r7
 8006cf2:	b085      	sub	sp, #20
 8006cf4:	bfb8      	it	lt
 8006cf6:	3101      	addlt	r1, #1
 8006cf8:	f7ff fed4 	bl	8006aa4 <_Balloc>
 8006cfc:	b930      	cbnz	r0, 8006d0c <__multiply+0x44>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	4b42      	ldr	r3, [pc, #264]	; (8006e0c <__multiply+0x144>)
 8006d02:	4843      	ldr	r0, [pc, #268]	; (8006e10 <__multiply+0x148>)
 8006d04:	f240 115d 	movw	r1, #349	; 0x15d
 8006d08:	f000 fc08 	bl	800751c <__assert_func>
 8006d0c:	f100 0614 	add.w	r6, r0, #20
 8006d10:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006d14:	4633      	mov	r3, r6
 8006d16:	2200      	movs	r2, #0
 8006d18:	4543      	cmp	r3, r8
 8006d1a:	d31e      	bcc.n	8006d5a <__multiply+0x92>
 8006d1c:	f105 0c14 	add.w	ip, r5, #20
 8006d20:	f104 0314 	add.w	r3, r4, #20
 8006d24:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006d28:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006d2c:	9202      	str	r2, [sp, #8]
 8006d2e:	ebac 0205 	sub.w	r2, ip, r5
 8006d32:	3a15      	subs	r2, #21
 8006d34:	f022 0203 	bic.w	r2, r2, #3
 8006d38:	3204      	adds	r2, #4
 8006d3a:	f105 0115 	add.w	r1, r5, #21
 8006d3e:	458c      	cmp	ip, r1
 8006d40:	bf38      	it	cc
 8006d42:	2204      	movcc	r2, #4
 8006d44:	9201      	str	r2, [sp, #4]
 8006d46:	9a02      	ldr	r2, [sp, #8]
 8006d48:	9303      	str	r3, [sp, #12]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d808      	bhi.n	8006d60 <__multiply+0x98>
 8006d4e:	2f00      	cmp	r7, #0
 8006d50:	dc55      	bgt.n	8006dfe <__multiply+0x136>
 8006d52:	6107      	str	r7, [r0, #16]
 8006d54:	b005      	add	sp, #20
 8006d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5a:	f843 2b04 	str.w	r2, [r3], #4
 8006d5e:	e7db      	b.n	8006d18 <__multiply+0x50>
 8006d60:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d64:	f1ba 0f00 	cmp.w	sl, #0
 8006d68:	d020      	beq.n	8006dac <__multiply+0xe4>
 8006d6a:	f105 0e14 	add.w	lr, r5, #20
 8006d6e:	46b1      	mov	r9, r6
 8006d70:	2200      	movs	r2, #0
 8006d72:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006d76:	f8d9 b000 	ldr.w	fp, [r9]
 8006d7a:	b2a1      	uxth	r1, r4
 8006d7c:	fa1f fb8b 	uxth.w	fp, fp
 8006d80:	fb0a b101 	mla	r1, sl, r1, fp
 8006d84:	4411      	add	r1, r2
 8006d86:	f8d9 2000 	ldr.w	r2, [r9]
 8006d8a:	0c24      	lsrs	r4, r4, #16
 8006d8c:	0c12      	lsrs	r2, r2, #16
 8006d8e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006d92:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006d96:	b289      	uxth	r1, r1
 8006d98:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006d9c:	45f4      	cmp	ip, lr
 8006d9e:	f849 1b04 	str.w	r1, [r9], #4
 8006da2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006da6:	d8e4      	bhi.n	8006d72 <__multiply+0xaa>
 8006da8:	9901      	ldr	r1, [sp, #4]
 8006daa:	5072      	str	r2, [r6, r1]
 8006dac:	9a03      	ldr	r2, [sp, #12]
 8006dae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006db2:	3304      	adds	r3, #4
 8006db4:	f1b9 0f00 	cmp.w	r9, #0
 8006db8:	d01f      	beq.n	8006dfa <__multiply+0x132>
 8006dba:	6834      	ldr	r4, [r6, #0]
 8006dbc:	f105 0114 	add.w	r1, r5, #20
 8006dc0:	46b6      	mov	lr, r6
 8006dc2:	f04f 0a00 	mov.w	sl, #0
 8006dc6:	880a      	ldrh	r2, [r1, #0]
 8006dc8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006dcc:	fb09 b202 	mla	r2, r9, r2, fp
 8006dd0:	4492      	add	sl, r2
 8006dd2:	b2a4      	uxth	r4, r4
 8006dd4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006dd8:	f84e 4b04 	str.w	r4, [lr], #4
 8006ddc:	f851 4b04 	ldr.w	r4, [r1], #4
 8006de0:	f8be 2000 	ldrh.w	r2, [lr]
 8006de4:	0c24      	lsrs	r4, r4, #16
 8006de6:	fb09 2404 	mla	r4, r9, r4, r2
 8006dea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006dee:	458c      	cmp	ip, r1
 8006df0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006df4:	d8e7      	bhi.n	8006dc6 <__multiply+0xfe>
 8006df6:	9a01      	ldr	r2, [sp, #4]
 8006df8:	50b4      	str	r4, [r6, r2]
 8006dfa:	3604      	adds	r6, #4
 8006dfc:	e7a3      	b.n	8006d46 <__multiply+0x7e>
 8006dfe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1a5      	bne.n	8006d52 <__multiply+0x8a>
 8006e06:	3f01      	subs	r7, #1
 8006e08:	e7a1      	b.n	8006d4e <__multiply+0x86>
 8006e0a:	bf00      	nop
 8006e0c:	080078e3 	.word	0x080078e3
 8006e10:	08007954 	.word	0x08007954

08006e14 <__pow5mult>:
 8006e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e18:	4615      	mov	r5, r2
 8006e1a:	f012 0203 	ands.w	r2, r2, #3
 8006e1e:	4606      	mov	r6, r0
 8006e20:	460f      	mov	r7, r1
 8006e22:	d007      	beq.n	8006e34 <__pow5mult+0x20>
 8006e24:	4c25      	ldr	r4, [pc, #148]	; (8006ebc <__pow5mult+0xa8>)
 8006e26:	3a01      	subs	r2, #1
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e2e:	f7ff fe9b 	bl	8006b68 <__multadd>
 8006e32:	4607      	mov	r7, r0
 8006e34:	10ad      	asrs	r5, r5, #2
 8006e36:	d03d      	beq.n	8006eb4 <__pow5mult+0xa0>
 8006e38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e3a:	b97c      	cbnz	r4, 8006e5c <__pow5mult+0x48>
 8006e3c:	2010      	movs	r0, #16
 8006e3e:	f7fd fef7 	bl	8004c30 <malloc>
 8006e42:	4602      	mov	r2, r0
 8006e44:	6270      	str	r0, [r6, #36]	; 0x24
 8006e46:	b928      	cbnz	r0, 8006e54 <__pow5mult+0x40>
 8006e48:	4b1d      	ldr	r3, [pc, #116]	; (8006ec0 <__pow5mult+0xac>)
 8006e4a:	481e      	ldr	r0, [pc, #120]	; (8006ec4 <__pow5mult+0xb0>)
 8006e4c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e50:	f000 fb64 	bl	800751c <__assert_func>
 8006e54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e58:	6004      	str	r4, [r0, #0]
 8006e5a:	60c4      	str	r4, [r0, #12]
 8006e5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e64:	b94c      	cbnz	r4, 8006e7a <__pow5mult+0x66>
 8006e66:	f240 2171 	movw	r1, #625	; 0x271
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	f7ff ff16 	bl	8006c9c <__i2b>
 8006e70:	2300      	movs	r3, #0
 8006e72:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e76:	4604      	mov	r4, r0
 8006e78:	6003      	str	r3, [r0, #0]
 8006e7a:	f04f 0900 	mov.w	r9, #0
 8006e7e:	07eb      	lsls	r3, r5, #31
 8006e80:	d50a      	bpl.n	8006e98 <__pow5mult+0x84>
 8006e82:	4639      	mov	r1, r7
 8006e84:	4622      	mov	r2, r4
 8006e86:	4630      	mov	r0, r6
 8006e88:	f7ff ff1e 	bl	8006cc8 <__multiply>
 8006e8c:	4639      	mov	r1, r7
 8006e8e:	4680      	mov	r8, r0
 8006e90:	4630      	mov	r0, r6
 8006e92:	f7ff fe47 	bl	8006b24 <_Bfree>
 8006e96:	4647      	mov	r7, r8
 8006e98:	106d      	asrs	r5, r5, #1
 8006e9a:	d00b      	beq.n	8006eb4 <__pow5mult+0xa0>
 8006e9c:	6820      	ldr	r0, [r4, #0]
 8006e9e:	b938      	cbnz	r0, 8006eb0 <__pow5mult+0x9c>
 8006ea0:	4622      	mov	r2, r4
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7ff ff0f 	bl	8006cc8 <__multiply>
 8006eaa:	6020      	str	r0, [r4, #0]
 8006eac:	f8c0 9000 	str.w	r9, [r0]
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	e7e4      	b.n	8006e7e <__pow5mult+0x6a>
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eba:	bf00      	nop
 8006ebc:	08007aa8 	.word	0x08007aa8
 8006ec0:	0800786d 	.word	0x0800786d
 8006ec4:	08007954 	.word	0x08007954

08006ec8 <__lshift>:
 8006ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ecc:	460c      	mov	r4, r1
 8006ece:	6849      	ldr	r1, [r1, #4]
 8006ed0:	6923      	ldr	r3, [r4, #16]
 8006ed2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ed6:	68a3      	ldr	r3, [r4, #8]
 8006ed8:	4607      	mov	r7, r0
 8006eda:	4691      	mov	r9, r2
 8006edc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ee0:	f108 0601 	add.w	r6, r8, #1
 8006ee4:	42b3      	cmp	r3, r6
 8006ee6:	db0b      	blt.n	8006f00 <__lshift+0x38>
 8006ee8:	4638      	mov	r0, r7
 8006eea:	f7ff fddb 	bl	8006aa4 <_Balloc>
 8006eee:	4605      	mov	r5, r0
 8006ef0:	b948      	cbnz	r0, 8006f06 <__lshift+0x3e>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	4b28      	ldr	r3, [pc, #160]	; (8006f98 <__lshift+0xd0>)
 8006ef6:	4829      	ldr	r0, [pc, #164]	; (8006f9c <__lshift+0xd4>)
 8006ef8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006efc:	f000 fb0e 	bl	800751c <__assert_func>
 8006f00:	3101      	adds	r1, #1
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	e7ee      	b.n	8006ee4 <__lshift+0x1c>
 8006f06:	2300      	movs	r3, #0
 8006f08:	f100 0114 	add.w	r1, r0, #20
 8006f0c:	f100 0210 	add.w	r2, r0, #16
 8006f10:	4618      	mov	r0, r3
 8006f12:	4553      	cmp	r3, sl
 8006f14:	db33      	blt.n	8006f7e <__lshift+0xb6>
 8006f16:	6920      	ldr	r0, [r4, #16]
 8006f18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f1c:	f104 0314 	add.w	r3, r4, #20
 8006f20:	f019 091f 	ands.w	r9, r9, #31
 8006f24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f2c:	d02b      	beq.n	8006f86 <__lshift+0xbe>
 8006f2e:	f1c9 0e20 	rsb	lr, r9, #32
 8006f32:	468a      	mov	sl, r1
 8006f34:	2200      	movs	r2, #0
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	fa00 f009 	lsl.w	r0, r0, r9
 8006f3c:	4302      	orrs	r2, r0
 8006f3e:	f84a 2b04 	str.w	r2, [sl], #4
 8006f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f46:	459c      	cmp	ip, r3
 8006f48:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f4c:	d8f3      	bhi.n	8006f36 <__lshift+0x6e>
 8006f4e:	ebac 0304 	sub.w	r3, ip, r4
 8006f52:	3b15      	subs	r3, #21
 8006f54:	f023 0303 	bic.w	r3, r3, #3
 8006f58:	3304      	adds	r3, #4
 8006f5a:	f104 0015 	add.w	r0, r4, #21
 8006f5e:	4584      	cmp	ip, r0
 8006f60:	bf38      	it	cc
 8006f62:	2304      	movcc	r3, #4
 8006f64:	50ca      	str	r2, [r1, r3]
 8006f66:	b10a      	cbz	r2, 8006f6c <__lshift+0xa4>
 8006f68:	f108 0602 	add.w	r6, r8, #2
 8006f6c:	3e01      	subs	r6, #1
 8006f6e:	4638      	mov	r0, r7
 8006f70:	612e      	str	r6, [r5, #16]
 8006f72:	4621      	mov	r1, r4
 8006f74:	f7ff fdd6 	bl	8006b24 <_Bfree>
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f82:	3301      	adds	r3, #1
 8006f84:	e7c5      	b.n	8006f12 <__lshift+0x4a>
 8006f86:	3904      	subs	r1, #4
 8006f88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f90:	459c      	cmp	ip, r3
 8006f92:	d8f9      	bhi.n	8006f88 <__lshift+0xc0>
 8006f94:	e7ea      	b.n	8006f6c <__lshift+0xa4>
 8006f96:	bf00      	nop
 8006f98:	080078e3 	.word	0x080078e3
 8006f9c:	08007954 	.word	0x08007954

08006fa0 <__mcmp>:
 8006fa0:	b530      	push	{r4, r5, lr}
 8006fa2:	6902      	ldr	r2, [r0, #16]
 8006fa4:	690c      	ldr	r4, [r1, #16]
 8006fa6:	1b12      	subs	r2, r2, r4
 8006fa8:	d10e      	bne.n	8006fc8 <__mcmp+0x28>
 8006faa:	f100 0314 	add.w	r3, r0, #20
 8006fae:	3114      	adds	r1, #20
 8006fb0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006fb4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006fb8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006fbc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006fc0:	42a5      	cmp	r5, r4
 8006fc2:	d003      	beq.n	8006fcc <__mcmp+0x2c>
 8006fc4:	d305      	bcc.n	8006fd2 <__mcmp+0x32>
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	4610      	mov	r0, r2
 8006fca:	bd30      	pop	{r4, r5, pc}
 8006fcc:	4283      	cmp	r3, r0
 8006fce:	d3f3      	bcc.n	8006fb8 <__mcmp+0x18>
 8006fd0:	e7fa      	b.n	8006fc8 <__mcmp+0x28>
 8006fd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fd6:	e7f7      	b.n	8006fc8 <__mcmp+0x28>

08006fd8 <__mdiff>:
 8006fd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	460c      	mov	r4, r1
 8006fde:	4606      	mov	r6, r0
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	4617      	mov	r7, r2
 8006fe6:	f7ff ffdb 	bl	8006fa0 <__mcmp>
 8006fea:	1e05      	subs	r5, r0, #0
 8006fec:	d110      	bne.n	8007010 <__mdiff+0x38>
 8006fee:	4629      	mov	r1, r5
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	f7ff fd57 	bl	8006aa4 <_Balloc>
 8006ff6:	b930      	cbnz	r0, 8007006 <__mdiff+0x2e>
 8006ff8:	4b39      	ldr	r3, [pc, #228]	; (80070e0 <__mdiff+0x108>)
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	f240 2132 	movw	r1, #562	; 0x232
 8007000:	4838      	ldr	r0, [pc, #224]	; (80070e4 <__mdiff+0x10c>)
 8007002:	f000 fa8b 	bl	800751c <__assert_func>
 8007006:	2301      	movs	r3, #1
 8007008:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800700c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007010:	bfa4      	itt	ge
 8007012:	463b      	movge	r3, r7
 8007014:	4627      	movge	r7, r4
 8007016:	4630      	mov	r0, r6
 8007018:	6879      	ldr	r1, [r7, #4]
 800701a:	bfa6      	itte	ge
 800701c:	461c      	movge	r4, r3
 800701e:	2500      	movge	r5, #0
 8007020:	2501      	movlt	r5, #1
 8007022:	f7ff fd3f 	bl	8006aa4 <_Balloc>
 8007026:	b920      	cbnz	r0, 8007032 <__mdiff+0x5a>
 8007028:	4b2d      	ldr	r3, [pc, #180]	; (80070e0 <__mdiff+0x108>)
 800702a:	4602      	mov	r2, r0
 800702c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007030:	e7e6      	b.n	8007000 <__mdiff+0x28>
 8007032:	693e      	ldr	r6, [r7, #16]
 8007034:	60c5      	str	r5, [r0, #12]
 8007036:	6925      	ldr	r5, [r4, #16]
 8007038:	f107 0114 	add.w	r1, r7, #20
 800703c:	f104 0914 	add.w	r9, r4, #20
 8007040:	f100 0e14 	add.w	lr, r0, #20
 8007044:	f107 0210 	add.w	r2, r7, #16
 8007048:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800704c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007050:	46f2      	mov	sl, lr
 8007052:	2700      	movs	r7, #0
 8007054:	f859 3b04 	ldr.w	r3, [r9], #4
 8007058:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800705c:	fa1f f883 	uxth.w	r8, r3
 8007060:	fa17 f78b 	uxtah	r7, r7, fp
 8007064:	0c1b      	lsrs	r3, r3, #16
 8007066:	eba7 0808 	sub.w	r8, r7, r8
 800706a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800706e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007072:	fa1f f888 	uxth.w	r8, r8
 8007076:	141f      	asrs	r7, r3, #16
 8007078:	454d      	cmp	r5, r9
 800707a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800707e:	f84a 3b04 	str.w	r3, [sl], #4
 8007082:	d8e7      	bhi.n	8007054 <__mdiff+0x7c>
 8007084:	1b2b      	subs	r3, r5, r4
 8007086:	3b15      	subs	r3, #21
 8007088:	f023 0303 	bic.w	r3, r3, #3
 800708c:	3304      	adds	r3, #4
 800708e:	3415      	adds	r4, #21
 8007090:	42a5      	cmp	r5, r4
 8007092:	bf38      	it	cc
 8007094:	2304      	movcc	r3, #4
 8007096:	4419      	add	r1, r3
 8007098:	4473      	add	r3, lr
 800709a:	469e      	mov	lr, r3
 800709c:	460d      	mov	r5, r1
 800709e:	4565      	cmp	r5, ip
 80070a0:	d30e      	bcc.n	80070c0 <__mdiff+0xe8>
 80070a2:	f10c 0203 	add.w	r2, ip, #3
 80070a6:	1a52      	subs	r2, r2, r1
 80070a8:	f022 0203 	bic.w	r2, r2, #3
 80070ac:	3903      	subs	r1, #3
 80070ae:	458c      	cmp	ip, r1
 80070b0:	bf38      	it	cc
 80070b2:	2200      	movcc	r2, #0
 80070b4:	441a      	add	r2, r3
 80070b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80070ba:	b17b      	cbz	r3, 80070dc <__mdiff+0x104>
 80070bc:	6106      	str	r6, [r0, #16]
 80070be:	e7a5      	b.n	800700c <__mdiff+0x34>
 80070c0:	f855 8b04 	ldr.w	r8, [r5], #4
 80070c4:	fa17 f488 	uxtah	r4, r7, r8
 80070c8:	1422      	asrs	r2, r4, #16
 80070ca:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80070ce:	b2a4      	uxth	r4, r4
 80070d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80070d4:	f84e 4b04 	str.w	r4, [lr], #4
 80070d8:	1417      	asrs	r7, r2, #16
 80070da:	e7e0      	b.n	800709e <__mdiff+0xc6>
 80070dc:	3e01      	subs	r6, #1
 80070de:	e7ea      	b.n	80070b6 <__mdiff+0xde>
 80070e0:	080078e3 	.word	0x080078e3
 80070e4:	08007954 	.word	0x08007954

080070e8 <__d2b>:
 80070e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80070ec:	4689      	mov	r9, r1
 80070ee:	2101      	movs	r1, #1
 80070f0:	ec57 6b10 	vmov	r6, r7, d0
 80070f4:	4690      	mov	r8, r2
 80070f6:	f7ff fcd5 	bl	8006aa4 <_Balloc>
 80070fa:	4604      	mov	r4, r0
 80070fc:	b930      	cbnz	r0, 800710c <__d2b+0x24>
 80070fe:	4602      	mov	r2, r0
 8007100:	4b25      	ldr	r3, [pc, #148]	; (8007198 <__d2b+0xb0>)
 8007102:	4826      	ldr	r0, [pc, #152]	; (800719c <__d2b+0xb4>)
 8007104:	f240 310a 	movw	r1, #778	; 0x30a
 8007108:	f000 fa08 	bl	800751c <__assert_func>
 800710c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007110:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007114:	bb35      	cbnz	r5, 8007164 <__d2b+0x7c>
 8007116:	2e00      	cmp	r6, #0
 8007118:	9301      	str	r3, [sp, #4]
 800711a:	d028      	beq.n	800716e <__d2b+0x86>
 800711c:	4668      	mov	r0, sp
 800711e:	9600      	str	r6, [sp, #0]
 8007120:	f7ff fd8c 	bl	8006c3c <__lo0bits>
 8007124:	9900      	ldr	r1, [sp, #0]
 8007126:	b300      	cbz	r0, 800716a <__d2b+0x82>
 8007128:	9a01      	ldr	r2, [sp, #4]
 800712a:	f1c0 0320 	rsb	r3, r0, #32
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	430b      	orrs	r3, r1
 8007134:	40c2      	lsrs	r2, r0
 8007136:	6163      	str	r3, [r4, #20]
 8007138:	9201      	str	r2, [sp, #4]
 800713a:	9b01      	ldr	r3, [sp, #4]
 800713c:	61a3      	str	r3, [r4, #24]
 800713e:	2b00      	cmp	r3, #0
 8007140:	bf14      	ite	ne
 8007142:	2202      	movne	r2, #2
 8007144:	2201      	moveq	r2, #1
 8007146:	6122      	str	r2, [r4, #16]
 8007148:	b1d5      	cbz	r5, 8007180 <__d2b+0x98>
 800714a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800714e:	4405      	add	r5, r0
 8007150:	f8c9 5000 	str.w	r5, [r9]
 8007154:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007158:	f8c8 0000 	str.w	r0, [r8]
 800715c:	4620      	mov	r0, r4
 800715e:	b003      	add	sp, #12
 8007160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007164:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007168:	e7d5      	b.n	8007116 <__d2b+0x2e>
 800716a:	6161      	str	r1, [r4, #20]
 800716c:	e7e5      	b.n	800713a <__d2b+0x52>
 800716e:	a801      	add	r0, sp, #4
 8007170:	f7ff fd64 	bl	8006c3c <__lo0bits>
 8007174:	9b01      	ldr	r3, [sp, #4]
 8007176:	6163      	str	r3, [r4, #20]
 8007178:	2201      	movs	r2, #1
 800717a:	6122      	str	r2, [r4, #16]
 800717c:	3020      	adds	r0, #32
 800717e:	e7e3      	b.n	8007148 <__d2b+0x60>
 8007180:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007184:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007188:	f8c9 0000 	str.w	r0, [r9]
 800718c:	6918      	ldr	r0, [r3, #16]
 800718e:	f7ff fd35 	bl	8006bfc <__hi0bits>
 8007192:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007196:	e7df      	b.n	8007158 <__d2b+0x70>
 8007198:	080078e3 	.word	0x080078e3
 800719c:	08007954 	.word	0x08007954

080071a0 <_calloc_r>:
 80071a0:	b513      	push	{r0, r1, r4, lr}
 80071a2:	434a      	muls	r2, r1
 80071a4:	4611      	mov	r1, r2
 80071a6:	9201      	str	r2, [sp, #4]
 80071a8:	f7fd fda2 	bl	8004cf0 <_malloc_r>
 80071ac:	4604      	mov	r4, r0
 80071ae:	b118      	cbz	r0, 80071b8 <_calloc_r+0x18>
 80071b0:	9a01      	ldr	r2, [sp, #4]
 80071b2:	2100      	movs	r1, #0
 80071b4:	f7fd fd44 	bl	8004c40 <memset>
 80071b8:	4620      	mov	r0, r4
 80071ba:	b002      	add	sp, #8
 80071bc:	bd10      	pop	{r4, pc}

080071be <__sfputc_r>:
 80071be:	6893      	ldr	r3, [r2, #8]
 80071c0:	3b01      	subs	r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	b410      	push	{r4}
 80071c6:	6093      	str	r3, [r2, #8]
 80071c8:	da08      	bge.n	80071dc <__sfputc_r+0x1e>
 80071ca:	6994      	ldr	r4, [r2, #24]
 80071cc:	42a3      	cmp	r3, r4
 80071ce:	db01      	blt.n	80071d4 <__sfputc_r+0x16>
 80071d0:	290a      	cmp	r1, #10
 80071d2:	d103      	bne.n	80071dc <__sfputc_r+0x1e>
 80071d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071d8:	f7fe baec 	b.w	80057b4 <__swbuf_r>
 80071dc:	6813      	ldr	r3, [r2, #0]
 80071de:	1c58      	adds	r0, r3, #1
 80071e0:	6010      	str	r0, [r2, #0]
 80071e2:	7019      	strb	r1, [r3, #0]
 80071e4:	4608      	mov	r0, r1
 80071e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <__sfputs_r>:
 80071ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ee:	4606      	mov	r6, r0
 80071f0:	460f      	mov	r7, r1
 80071f2:	4614      	mov	r4, r2
 80071f4:	18d5      	adds	r5, r2, r3
 80071f6:	42ac      	cmp	r4, r5
 80071f8:	d101      	bne.n	80071fe <__sfputs_r+0x12>
 80071fa:	2000      	movs	r0, #0
 80071fc:	e007      	b.n	800720e <__sfputs_r+0x22>
 80071fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007202:	463a      	mov	r2, r7
 8007204:	4630      	mov	r0, r6
 8007206:	f7ff ffda 	bl	80071be <__sfputc_r>
 800720a:	1c43      	adds	r3, r0, #1
 800720c:	d1f3      	bne.n	80071f6 <__sfputs_r+0xa>
 800720e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007210 <_vfiprintf_r>:
 8007210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007214:	460d      	mov	r5, r1
 8007216:	b09d      	sub	sp, #116	; 0x74
 8007218:	4614      	mov	r4, r2
 800721a:	4698      	mov	r8, r3
 800721c:	4606      	mov	r6, r0
 800721e:	b118      	cbz	r0, 8007228 <_vfiprintf_r+0x18>
 8007220:	6983      	ldr	r3, [r0, #24]
 8007222:	b90b      	cbnz	r3, 8007228 <_vfiprintf_r+0x18>
 8007224:	f7ff fb1a 	bl	800685c <__sinit>
 8007228:	4b89      	ldr	r3, [pc, #548]	; (8007450 <_vfiprintf_r+0x240>)
 800722a:	429d      	cmp	r5, r3
 800722c:	d11b      	bne.n	8007266 <_vfiprintf_r+0x56>
 800722e:	6875      	ldr	r5, [r6, #4]
 8007230:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007232:	07d9      	lsls	r1, r3, #31
 8007234:	d405      	bmi.n	8007242 <_vfiprintf_r+0x32>
 8007236:	89ab      	ldrh	r3, [r5, #12]
 8007238:	059a      	lsls	r2, r3, #22
 800723a:	d402      	bmi.n	8007242 <_vfiprintf_r+0x32>
 800723c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800723e:	f7ff fbb0 	bl	80069a2 <__retarget_lock_acquire_recursive>
 8007242:	89ab      	ldrh	r3, [r5, #12]
 8007244:	071b      	lsls	r3, r3, #28
 8007246:	d501      	bpl.n	800724c <_vfiprintf_r+0x3c>
 8007248:	692b      	ldr	r3, [r5, #16]
 800724a:	b9eb      	cbnz	r3, 8007288 <_vfiprintf_r+0x78>
 800724c:	4629      	mov	r1, r5
 800724e:	4630      	mov	r0, r6
 8007250:	f7fe fb02 	bl	8005858 <__swsetup_r>
 8007254:	b1c0      	cbz	r0, 8007288 <_vfiprintf_r+0x78>
 8007256:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007258:	07dc      	lsls	r4, r3, #31
 800725a:	d50e      	bpl.n	800727a <_vfiprintf_r+0x6a>
 800725c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007260:	b01d      	add	sp, #116	; 0x74
 8007262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007266:	4b7b      	ldr	r3, [pc, #492]	; (8007454 <_vfiprintf_r+0x244>)
 8007268:	429d      	cmp	r5, r3
 800726a:	d101      	bne.n	8007270 <_vfiprintf_r+0x60>
 800726c:	68b5      	ldr	r5, [r6, #8]
 800726e:	e7df      	b.n	8007230 <_vfiprintf_r+0x20>
 8007270:	4b79      	ldr	r3, [pc, #484]	; (8007458 <_vfiprintf_r+0x248>)
 8007272:	429d      	cmp	r5, r3
 8007274:	bf08      	it	eq
 8007276:	68f5      	ldreq	r5, [r6, #12]
 8007278:	e7da      	b.n	8007230 <_vfiprintf_r+0x20>
 800727a:	89ab      	ldrh	r3, [r5, #12]
 800727c:	0598      	lsls	r0, r3, #22
 800727e:	d4ed      	bmi.n	800725c <_vfiprintf_r+0x4c>
 8007280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007282:	f7ff fb8f 	bl	80069a4 <__retarget_lock_release_recursive>
 8007286:	e7e9      	b.n	800725c <_vfiprintf_r+0x4c>
 8007288:	2300      	movs	r3, #0
 800728a:	9309      	str	r3, [sp, #36]	; 0x24
 800728c:	2320      	movs	r3, #32
 800728e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007292:	f8cd 800c 	str.w	r8, [sp, #12]
 8007296:	2330      	movs	r3, #48	; 0x30
 8007298:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800745c <_vfiprintf_r+0x24c>
 800729c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072a0:	f04f 0901 	mov.w	r9, #1
 80072a4:	4623      	mov	r3, r4
 80072a6:	469a      	mov	sl, r3
 80072a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072ac:	b10a      	cbz	r2, 80072b2 <_vfiprintf_r+0xa2>
 80072ae:	2a25      	cmp	r2, #37	; 0x25
 80072b0:	d1f9      	bne.n	80072a6 <_vfiprintf_r+0x96>
 80072b2:	ebba 0b04 	subs.w	fp, sl, r4
 80072b6:	d00b      	beq.n	80072d0 <_vfiprintf_r+0xc0>
 80072b8:	465b      	mov	r3, fp
 80072ba:	4622      	mov	r2, r4
 80072bc:	4629      	mov	r1, r5
 80072be:	4630      	mov	r0, r6
 80072c0:	f7ff ff94 	bl	80071ec <__sfputs_r>
 80072c4:	3001      	adds	r0, #1
 80072c6:	f000 80aa 	beq.w	800741e <_vfiprintf_r+0x20e>
 80072ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072cc:	445a      	add	r2, fp
 80072ce:	9209      	str	r2, [sp, #36]	; 0x24
 80072d0:	f89a 3000 	ldrb.w	r3, [sl]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 80a2 	beq.w	800741e <_vfiprintf_r+0x20e>
 80072da:	2300      	movs	r3, #0
 80072dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072e4:	f10a 0a01 	add.w	sl, sl, #1
 80072e8:	9304      	str	r3, [sp, #16]
 80072ea:	9307      	str	r3, [sp, #28]
 80072ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072f0:	931a      	str	r3, [sp, #104]	; 0x68
 80072f2:	4654      	mov	r4, sl
 80072f4:	2205      	movs	r2, #5
 80072f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072fa:	4858      	ldr	r0, [pc, #352]	; (800745c <_vfiprintf_r+0x24c>)
 80072fc:	f7f8 ff90 	bl	8000220 <memchr>
 8007300:	9a04      	ldr	r2, [sp, #16]
 8007302:	b9d8      	cbnz	r0, 800733c <_vfiprintf_r+0x12c>
 8007304:	06d1      	lsls	r1, r2, #27
 8007306:	bf44      	itt	mi
 8007308:	2320      	movmi	r3, #32
 800730a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800730e:	0713      	lsls	r3, r2, #28
 8007310:	bf44      	itt	mi
 8007312:	232b      	movmi	r3, #43	; 0x2b
 8007314:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007318:	f89a 3000 	ldrb.w	r3, [sl]
 800731c:	2b2a      	cmp	r3, #42	; 0x2a
 800731e:	d015      	beq.n	800734c <_vfiprintf_r+0x13c>
 8007320:	9a07      	ldr	r2, [sp, #28]
 8007322:	4654      	mov	r4, sl
 8007324:	2000      	movs	r0, #0
 8007326:	f04f 0c0a 	mov.w	ip, #10
 800732a:	4621      	mov	r1, r4
 800732c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007330:	3b30      	subs	r3, #48	; 0x30
 8007332:	2b09      	cmp	r3, #9
 8007334:	d94e      	bls.n	80073d4 <_vfiprintf_r+0x1c4>
 8007336:	b1b0      	cbz	r0, 8007366 <_vfiprintf_r+0x156>
 8007338:	9207      	str	r2, [sp, #28]
 800733a:	e014      	b.n	8007366 <_vfiprintf_r+0x156>
 800733c:	eba0 0308 	sub.w	r3, r0, r8
 8007340:	fa09 f303 	lsl.w	r3, r9, r3
 8007344:	4313      	orrs	r3, r2
 8007346:	9304      	str	r3, [sp, #16]
 8007348:	46a2      	mov	sl, r4
 800734a:	e7d2      	b.n	80072f2 <_vfiprintf_r+0xe2>
 800734c:	9b03      	ldr	r3, [sp, #12]
 800734e:	1d19      	adds	r1, r3, #4
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	9103      	str	r1, [sp, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	bfbb      	ittet	lt
 8007358:	425b      	neglt	r3, r3
 800735a:	f042 0202 	orrlt.w	r2, r2, #2
 800735e:	9307      	strge	r3, [sp, #28]
 8007360:	9307      	strlt	r3, [sp, #28]
 8007362:	bfb8      	it	lt
 8007364:	9204      	strlt	r2, [sp, #16]
 8007366:	7823      	ldrb	r3, [r4, #0]
 8007368:	2b2e      	cmp	r3, #46	; 0x2e
 800736a:	d10c      	bne.n	8007386 <_vfiprintf_r+0x176>
 800736c:	7863      	ldrb	r3, [r4, #1]
 800736e:	2b2a      	cmp	r3, #42	; 0x2a
 8007370:	d135      	bne.n	80073de <_vfiprintf_r+0x1ce>
 8007372:	9b03      	ldr	r3, [sp, #12]
 8007374:	1d1a      	adds	r2, r3, #4
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	9203      	str	r2, [sp, #12]
 800737a:	2b00      	cmp	r3, #0
 800737c:	bfb8      	it	lt
 800737e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007382:	3402      	adds	r4, #2
 8007384:	9305      	str	r3, [sp, #20]
 8007386:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800746c <_vfiprintf_r+0x25c>
 800738a:	7821      	ldrb	r1, [r4, #0]
 800738c:	2203      	movs	r2, #3
 800738e:	4650      	mov	r0, sl
 8007390:	f7f8 ff46 	bl	8000220 <memchr>
 8007394:	b140      	cbz	r0, 80073a8 <_vfiprintf_r+0x198>
 8007396:	2340      	movs	r3, #64	; 0x40
 8007398:	eba0 000a 	sub.w	r0, r0, sl
 800739c:	fa03 f000 	lsl.w	r0, r3, r0
 80073a0:	9b04      	ldr	r3, [sp, #16]
 80073a2:	4303      	orrs	r3, r0
 80073a4:	3401      	adds	r4, #1
 80073a6:	9304      	str	r3, [sp, #16]
 80073a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ac:	482c      	ldr	r0, [pc, #176]	; (8007460 <_vfiprintf_r+0x250>)
 80073ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073b2:	2206      	movs	r2, #6
 80073b4:	f7f8 ff34 	bl	8000220 <memchr>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	d03f      	beq.n	800743c <_vfiprintf_r+0x22c>
 80073bc:	4b29      	ldr	r3, [pc, #164]	; (8007464 <_vfiprintf_r+0x254>)
 80073be:	bb1b      	cbnz	r3, 8007408 <_vfiprintf_r+0x1f8>
 80073c0:	9b03      	ldr	r3, [sp, #12]
 80073c2:	3307      	adds	r3, #7
 80073c4:	f023 0307 	bic.w	r3, r3, #7
 80073c8:	3308      	adds	r3, #8
 80073ca:	9303      	str	r3, [sp, #12]
 80073cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ce:	443b      	add	r3, r7
 80073d0:	9309      	str	r3, [sp, #36]	; 0x24
 80073d2:	e767      	b.n	80072a4 <_vfiprintf_r+0x94>
 80073d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80073d8:	460c      	mov	r4, r1
 80073da:	2001      	movs	r0, #1
 80073dc:	e7a5      	b.n	800732a <_vfiprintf_r+0x11a>
 80073de:	2300      	movs	r3, #0
 80073e0:	3401      	adds	r4, #1
 80073e2:	9305      	str	r3, [sp, #20]
 80073e4:	4619      	mov	r1, r3
 80073e6:	f04f 0c0a 	mov.w	ip, #10
 80073ea:	4620      	mov	r0, r4
 80073ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073f0:	3a30      	subs	r2, #48	; 0x30
 80073f2:	2a09      	cmp	r2, #9
 80073f4:	d903      	bls.n	80073fe <_vfiprintf_r+0x1ee>
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0c5      	beq.n	8007386 <_vfiprintf_r+0x176>
 80073fa:	9105      	str	r1, [sp, #20]
 80073fc:	e7c3      	b.n	8007386 <_vfiprintf_r+0x176>
 80073fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007402:	4604      	mov	r4, r0
 8007404:	2301      	movs	r3, #1
 8007406:	e7f0      	b.n	80073ea <_vfiprintf_r+0x1da>
 8007408:	ab03      	add	r3, sp, #12
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	462a      	mov	r2, r5
 800740e:	4b16      	ldr	r3, [pc, #88]	; (8007468 <_vfiprintf_r+0x258>)
 8007410:	a904      	add	r1, sp, #16
 8007412:	4630      	mov	r0, r6
 8007414:	f7fd fd66 	bl	8004ee4 <_printf_float>
 8007418:	4607      	mov	r7, r0
 800741a:	1c78      	adds	r0, r7, #1
 800741c:	d1d6      	bne.n	80073cc <_vfiprintf_r+0x1bc>
 800741e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007420:	07d9      	lsls	r1, r3, #31
 8007422:	d405      	bmi.n	8007430 <_vfiprintf_r+0x220>
 8007424:	89ab      	ldrh	r3, [r5, #12]
 8007426:	059a      	lsls	r2, r3, #22
 8007428:	d402      	bmi.n	8007430 <_vfiprintf_r+0x220>
 800742a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800742c:	f7ff faba 	bl	80069a4 <__retarget_lock_release_recursive>
 8007430:	89ab      	ldrh	r3, [r5, #12]
 8007432:	065b      	lsls	r3, r3, #25
 8007434:	f53f af12 	bmi.w	800725c <_vfiprintf_r+0x4c>
 8007438:	9809      	ldr	r0, [sp, #36]	; 0x24
 800743a:	e711      	b.n	8007260 <_vfiprintf_r+0x50>
 800743c:	ab03      	add	r3, sp, #12
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	462a      	mov	r2, r5
 8007442:	4b09      	ldr	r3, [pc, #36]	; (8007468 <_vfiprintf_r+0x258>)
 8007444:	a904      	add	r1, sp, #16
 8007446:	4630      	mov	r0, r6
 8007448:	f7fd fff0 	bl	800542c <_printf_i>
 800744c:	e7e4      	b.n	8007418 <_vfiprintf_r+0x208>
 800744e:	bf00      	nop
 8007450:	08007914 	.word	0x08007914
 8007454:	08007934 	.word	0x08007934
 8007458:	080078f4 	.word	0x080078f4
 800745c:	08007ab4 	.word	0x08007ab4
 8007460:	08007abe 	.word	0x08007abe
 8007464:	08004ee5 	.word	0x08004ee5
 8007468:	080071ed 	.word	0x080071ed
 800746c:	08007aba 	.word	0x08007aba

08007470 <__sread>:
 8007470:	b510      	push	{r4, lr}
 8007472:	460c      	mov	r4, r1
 8007474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007478:	f000 f8d6 	bl	8007628 <_read_r>
 800747c:	2800      	cmp	r0, #0
 800747e:	bfab      	itete	ge
 8007480:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007482:	89a3      	ldrhlt	r3, [r4, #12]
 8007484:	181b      	addge	r3, r3, r0
 8007486:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800748a:	bfac      	ite	ge
 800748c:	6563      	strge	r3, [r4, #84]	; 0x54
 800748e:	81a3      	strhlt	r3, [r4, #12]
 8007490:	bd10      	pop	{r4, pc}

08007492 <__swrite>:
 8007492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007496:	461f      	mov	r7, r3
 8007498:	898b      	ldrh	r3, [r1, #12]
 800749a:	05db      	lsls	r3, r3, #23
 800749c:	4605      	mov	r5, r0
 800749e:	460c      	mov	r4, r1
 80074a0:	4616      	mov	r6, r2
 80074a2:	d505      	bpl.n	80074b0 <__swrite+0x1e>
 80074a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a8:	2302      	movs	r3, #2
 80074aa:	2200      	movs	r2, #0
 80074ac:	f000 f898 	bl	80075e0 <_lseek_r>
 80074b0:	89a3      	ldrh	r3, [r4, #12]
 80074b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	4632      	mov	r2, r6
 80074be:	463b      	mov	r3, r7
 80074c0:	4628      	mov	r0, r5
 80074c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074c6:	f000 b817 	b.w	80074f8 <_write_r>

080074ca <__sseek>:
 80074ca:	b510      	push	{r4, lr}
 80074cc:	460c      	mov	r4, r1
 80074ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d2:	f000 f885 	bl	80075e0 <_lseek_r>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	bf15      	itete	ne
 80074dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80074de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80074e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80074e6:	81a3      	strheq	r3, [r4, #12]
 80074e8:	bf18      	it	ne
 80074ea:	81a3      	strhne	r3, [r4, #12]
 80074ec:	bd10      	pop	{r4, pc}

080074ee <__sclose>:
 80074ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074f2:	f000 b831 	b.w	8007558 <_close_r>
	...

080074f8 <_write_r>:
 80074f8:	b538      	push	{r3, r4, r5, lr}
 80074fa:	4d07      	ldr	r5, [pc, #28]	; (8007518 <_write_r+0x20>)
 80074fc:	4604      	mov	r4, r0
 80074fe:	4608      	mov	r0, r1
 8007500:	4611      	mov	r1, r2
 8007502:	2200      	movs	r2, #0
 8007504:	602a      	str	r2, [r5, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	f7fa f848 	bl	800159c <_write>
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	d102      	bne.n	8007516 <_write_r+0x1e>
 8007510:	682b      	ldr	r3, [r5, #0]
 8007512:	b103      	cbz	r3, 8007516 <_write_r+0x1e>
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	bd38      	pop	{r3, r4, r5, pc}
 8007518:	200004ac 	.word	0x200004ac

0800751c <__assert_func>:
 800751c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800751e:	4614      	mov	r4, r2
 8007520:	461a      	mov	r2, r3
 8007522:	4b09      	ldr	r3, [pc, #36]	; (8007548 <__assert_func+0x2c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4605      	mov	r5, r0
 8007528:	68d8      	ldr	r0, [r3, #12]
 800752a:	b14c      	cbz	r4, 8007540 <__assert_func+0x24>
 800752c:	4b07      	ldr	r3, [pc, #28]	; (800754c <__assert_func+0x30>)
 800752e:	9100      	str	r1, [sp, #0]
 8007530:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007534:	4906      	ldr	r1, [pc, #24]	; (8007550 <__assert_func+0x34>)
 8007536:	462b      	mov	r3, r5
 8007538:	f000 f81e 	bl	8007578 <fiprintf>
 800753c:	f000 f893 	bl	8007666 <abort>
 8007540:	4b04      	ldr	r3, [pc, #16]	; (8007554 <__assert_func+0x38>)
 8007542:	461c      	mov	r4, r3
 8007544:	e7f3      	b.n	800752e <__assert_func+0x12>
 8007546:	bf00      	nop
 8007548:	2000000c 	.word	0x2000000c
 800754c:	08007ac5 	.word	0x08007ac5
 8007550:	08007ad2 	.word	0x08007ad2
 8007554:	08007b00 	.word	0x08007b00

08007558 <_close_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d06      	ldr	r5, [pc, #24]	; (8007574 <_close_r+0x1c>)
 800755c:	2300      	movs	r3, #0
 800755e:	4604      	mov	r4, r0
 8007560:	4608      	mov	r0, r1
 8007562:	602b      	str	r3, [r5, #0]
 8007564:	f7fa f9f1 	bl	800194a <_close>
 8007568:	1c43      	adds	r3, r0, #1
 800756a:	d102      	bne.n	8007572 <_close_r+0x1a>
 800756c:	682b      	ldr	r3, [r5, #0]
 800756e:	b103      	cbz	r3, 8007572 <_close_r+0x1a>
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	bd38      	pop	{r3, r4, r5, pc}
 8007574:	200004ac 	.word	0x200004ac

08007578 <fiprintf>:
 8007578:	b40e      	push	{r1, r2, r3}
 800757a:	b503      	push	{r0, r1, lr}
 800757c:	4601      	mov	r1, r0
 800757e:	ab03      	add	r3, sp, #12
 8007580:	4805      	ldr	r0, [pc, #20]	; (8007598 <fiprintf+0x20>)
 8007582:	f853 2b04 	ldr.w	r2, [r3], #4
 8007586:	6800      	ldr	r0, [r0, #0]
 8007588:	9301      	str	r3, [sp, #4]
 800758a:	f7ff fe41 	bl	8007210 <_vfiprintf_r>
 800758e:	b002      	add	sp, #8
 8007590:	f85d eb04 	ldr.w	lr, [sp], #4
 8007594:	b003      	add	sp, #12
 8007596:	4770      	bx	lr
 8007598:	2000000c 	.word	0x2000000c

0800759c <_fstat_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	4d07      	ldr	r5, [pc, #28]	; (80075bc <_fstat_r+0x20>)
 80075a0:	2300      	movs	r3, #0
 80075a2:	4604      	mov	r4, r0
 80075a4:	4608      	mov	r0, r1
 80075a6:	4611      	mov	r1, r2
 80075a8:	602b      	str	r3, [r5, #0]
 80075aa:	f7fa f9da 	bl	8001962 <_fstat>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	d102      	bne.n	80075b8 <_fstat_r+0x1c>
 80075b2:	682b      	ldr	r3, [r5, #0]
 80075b4:	b103      	cbz	r3, 80075b8 <_fstat_r+0x1c>
 80075b6:	6023      	str	r3, [r4, #0]
 80075b8:	bd38      	pop	{r3, r4, r5, pc}
 80075ba:	bf00      	nop
 80075bc:	200004ac 	.word	0x200004ac

080075c0 <_isatty_r>:
 80075c0:	b538      	push	{r3, r4, r5, lr}
 80075c2:	4d06      	ldr	r5, [pc, #24]	; (80075dc <_isatty_r+0x1c>)
 80075c4:	2300      	movs	r3, #0
 80075c6:	4604      	mov	r4, r0
 80075c8:	4608      	mov	r0, r1
 80075ca:	602b      	str	r3, [r5, #0]
 80075cc:	f7fa f9d9 	bl	8001982 <_isatty>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d102      	bne.n	80075da <_isatty_r+0x1a>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	b103      	cbz	r3, 80075da <_isatty_r+0x1a>
 80075d8:	6023      	str	r3, [r4, #0]
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	200004ac 	.word	0x200004ac

080075e0 <_lseek_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	4d07      	ldr	r5, [pc, #28]	; (8007600 <_lseek_r+0x20>)
 80075e4:	4604      	mov	r4, r0
 80075e6:	4608      	mov	r0, r1
 80075e8:	4611      	mov	r1, r2
 80075ea:	2200      	movs	r2, #0
 80075ec:	602a      	str	r2, [r5, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	f7fa f9d2 	bl	8001998 <_lseek>
 80075f4:	1c43      	adds	r3, r0, #1
 80075f6:	d102      	bne.n	80075fe <_lseek_r+0x1e>
 80075f8:	682b      	ldr	r3, [r5, #0]
 80075fa:	b103      	cbz	r3, 80075fe <_lseek_r+0x1e>
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	bd38      	pop	{r3, r4, r5, pc}
 8007600:	200004ac 	.word	0x200004ac

08007604 <__ascii_mbtowc>:
 8007604:	b082      	sub	sp, #8
 8007606:	b901      	cbnz	r1, 800760a <__ascii_mbtowc+0x6>
 8007608:	a901      	add	r1, sp, #4
 800760a:	b142      	cbz	r2, 800761e <__ascii_mbtowc+0x1a>
 800760c:	b14b      	cbz	r3, 8007622 <__ascii_mbtowc+0x1e>
 800760e:	7813      	ldrb	r3, [r2, #0]
 8007610:	600b      	str	r3, [r1, #0]
 8007612:	7812      	ldrb	r2, [r2, #0]
 8007614:	1e10      	subs	r0, r2, #0
 8007616:	bf18      	it	ne
 8007618:	2001      	movne	r0, #1
 800761a:	b002      	add	sp, #8
 800761c:	4770      	bx	lr
 800761e:	4610      	mov	r0, r2
 8007620:	e7fb      	b.n	800761a <__ascii_mbtowc+0x16>
 8007622:	f06f 0001 	mvn.w	r0, #1
 8007626:	e7f8      	b.n	800761a <__ascii_mbtowc+0x16>

08007628 <_read_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	4d07      	ldr	r5, [pc, #28]	; (8007648 <_read_r+0x20>)
 800762c:	4604      	mov	r4, r0
 800762e:	4608      	mov	r0, r1
 8007630:	4611      	mov	r1, r2
 8007632:	2200      	movs	r2, #0
 8007634:	602a      	str	r2, [r5, #0]
 8007636:	461a      	mov	r2, r3
 8007638:	f7fa f96a 	bl	8001910 <_read>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	d102      	bne.n	8007646 <_read_r+0x1e>
 8007640:	682b      	ldr	r3, [r5, #0]
 8007642:	b103      	cbz	r3, 8007646 <_read_r+0x1e>
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	bd38      	pop	{r3, r4, r5, pc}
 8007648:	200004ac 	.word	0x200004ac

0800764c <__ascii_wctomb>:
 800764c:	b149      	cbz	r1, 8007662 <__ascii_wctomb+0x16>
 800764e:	2aff      	cmp	r2, #255	; 0xff
 8007650:	bf85      	ittet	hi
 8007652:	238a      	movhi	r3, #138	; 0x8a
 8007654:	6003      	strhi	r3, [r0, #0]
 8007656:	700a      	strbls	r2, [r1, #0]
 8007658:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800765c:	bf98      	it	ls
 800765e:	2001      	movls	r0, #1
 8007660:	4770      	bx	lr
 8007662:	4608      	mov	r0, r1
 8007664:	4770      	bx	lr

08007666 <abort>:
 8007666:	b508      	push	{r3, lr}
 8007668:	2006      	movs	r0, #6
 800766a:	f000 f82b 	bl	80076c4 <raise>
 800766e:	2001      	movs	r0, #1
 8007670:	f7fa f944 	bl	80018fc <_exit>

08007674 <_raise_r>:
 8007674:	291f      	cmp	r1, #31
 8007676:	b538      	push	{r3, r4, r5, lr}
 8007678:	4604      	mov	r4, r0
 800767a:	460d      	mov	r5, r1
 800767c:	d904      	bls.n	8007688 <_raise_r+0x14>
 800767e:	2316      	movs	r3, #22
 8007680:	6003      	str	r3, [r0, #0]
 8007682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007686:	bd38      	pop	{r3, r4, r5, pc}
 8007688:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800768a:	b112      	cbz	r2, 8007692 <_raise_r+0x1e>
 800768c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007690:	b94b      	cbnz	r3, 80076a6 <_raise_r+0x32>
 8007692:	4620      	mov	r0, r4
 8007694:	f000 f830 	bl	80076f8 <_getpid_r>
 8007698:	462a      	mov	r2, r5
 800769a:	4601      	mov	r1, r0
 800769c:	4620      	mov	r0, r4
 800769e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a2:	f000 b817 	b.w	80076d4 <_kill_r>
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d00a      	beq.n	80076c0 <_raise_r+0x4c>
 80076aa:	1c59      	adds	r1, r3, #1
 80076ac:	d103      	bne.n	80076b6 <_raise_r+0x42>
 80076ae:	2316      	movs	r3, #22
 80076b0:	6003      	str	r3, [r0, #0]
 80076b2:	2001      	movs	r0, #1
 80076b4:	e7e7      	b.n	8007686 <_raise_r+0x12>
 80076b6:	2400      	movs	r4, #0
 80076b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80076bc:	4628      	mov	r0, r5
 80076be:	4798      	blx	r3
 80076c0:	2000      	movs	r0, #0
 80076c2:	e7e0      	b.n	8007686 <_raise_r+0x12>

080076c4 <raise>:
 80076c4:	4b02      	ldr	r3, [pc, #8]	; (80076d0 <raise+0xc>)
 80076c6:	4601      	mov	r1, r0
 80076c8:	6818      	ldr	r0, [r3, #0]
 80076ca:	f7ff bfd3 	b.w	8007674 <_raise_r>
 80076ce:	bf00      	nop
 80076d0:	2000000c 	.word	0x2000000c

080076d4 <_kill_r>:
 80076d4:	b538      	push	{r3, r4, r5, lr}
 80076d6:	4d07      	ldr	r5, [pc, #28]	; (80076f4 <_kill_r+0x20>)
 80076d8:	2300      	movs	r3, #0
 80076da:	4604      	mov	r4, r0
 80076dc:	4608      	mov	r0, r1
 80076de:	4611      	mov	r1, r2
 80076e0:	602b      	str	r3, [r5, #0]
 80076e2:	f7fa f8fb 	bl	80018dc <_kill>
 80076e6:	1c43      	adds	r3, r0, #1
 80076e8:	d102      	bne.n	80076f0 <_kill_r+0x1c>
 80076ea:	682b      	ldr	r3, [r5, #0]
 80076ec:	b103      	cbz	r3, 80076f0 <_kill_r+0x1c>
 80076ee:	6023      	str	r3, [r4, #0]
 80076f0:	bd38      	pop	{r3, r4, r5, pc}
 80076f2:	bf00      	nop
 80076f4:	200004ac 	.word	0x200004ac

080076f8 <_getpid_r>:
 80076f8:	f7fa b8e8 	b.w	80018cc <_getpid>

080076fc <_init>:
 80076fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fe:	bf00      	nop
 8007700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007702:	bc08      	pop	{r3}
 8007704:	469e      	mov	lr, r3
 8007706:	4770      	bx	lr

08007708 <_fini>:
 8007708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770a:	bf00      	nop
 800770c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800770e:	bc08      	pop	{r3}
 8007710:	469e      	mov	lr, r3
 8007712:	4770      	bx	lr
