
semboot_atmega2560_w5100.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800200  0003ea60  00000af4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a60  0003e000  0003e000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800220  00800220  00000b14  2**0
                  ALLOC
  3 .stab         000008e8  00000000  00000000  00000b14  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000199  00000000  00000000  000013fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00001598  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000152b  00000000  00000000  00001738  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000992  00000000  00000000  00002c63  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000cf6  00000000  00000000  000035f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000414  00000000  00000000  000042ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000569  00000000  00000000  00004700  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001506  00000000  00000000  00004c69  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  0000616f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0003e000 <__vectors>:
   3e000:	8e c0       	rjmp	.+284    	; 0x3e11e <__ctors_end>
   3e002:	00 00       	nop
   3e004:	1d c1       	rjmp	.+570    	; 0x3e240 <__bad_interrupt>
   3e006:	00 00       	nop
   3e008:	1b c1       	rjmp	.+566    	; 0x3e240 <__bad_interrupt>
   3e00a:	00 00       	nop
   3e00c:	19 c1       	rjmp	.+562    	; 0x3e240 <__bad_interrupt>
   3e00e:	00 00       	nop
   3e010:	17 c1       	rjmp	.+558    	; 0x3e240 <__bad_interrupt>
   3e012:	00 00       	nop
   3e014:	15 c1       	rjmp	.+554    	; 0x3e240 <__bad_interrupt>
   3e016:	00 00       	nop
   3e018:	13 c1       	rjmp	.+550    	; 0x3e240 <__bad_interrupt>
   3e01a:	00 00       	nop
   3e01c:	11 c1       	rjmp	.+546    	; 0x3e240 <__bad_interrupt>
   3e01e:	00 00       	nop
   3e020:	0f c1       	rjmp	.+542    	; 0x3e240 <__bad_interrupt>
   3e022:	00 00       	nop
   3e024:	0d c1       	rjmp	.+538    	; 0x3e240 <__bad_interrupt>
   3e026:	00 00       	nop
   3e028:	0b c1       	rjmp	.+534    	; 0x3e240 <__bad_interrupt>
   3e02a:	00 00       	nop
   3e02c:	09 c1       	rjmp	.+530    	; 0x3e240 <__bad_interrupt>
   3e02e:	00 00       	nop
   3e030:	07 c1       	rjmp	.+526    	; 0x3e240 <__bad_interrupt>
   3e032:	00 00       	nop
   3e034:	05 c1       	rjmp	.+522    	; 0x3e240 <__bad_interrupt>
   3e036:	00 00       	nop
   3e038:	03 c1       	rjmp	.+518    	; 0x3e240 <__bad_interrupt>
   3e03a:	00 00       	nop
   3e03c:	01 c1       	rjmp	.+514    	; 0x3e240 <__bad_interrupt>
   3e03e:	00 00       	nop
   3e040:	ff c0       	rjmp	.+510    	; 0x3e240 <__bad_interrupt>
   3e042:	00 00       	nop
   3e044:	fd c0       	rjmp	.+506    	; 0x3e240 <__bad_interrupt>
   3e046:	00 00       	nop
   3e048:	fb c0       	rjmp	.+502    	; 0x3e240 <__bad_interrupt>
   3e04a:	00 00       	nop
   3e04c:	f9 c0       	rjmp	.+498    	; 0x3e240 <__bad_interrupt>
   3e04e:	00 00       	nop
   3e050:	f7 c0       	rjmp	.+494    	; 0x3e240 <__bad_interrupt>
   3e052:	00 00       	nop
   3e054:	f5 c0       	rjmp	.+490    	; 0x3e240 <__bad_interrupt>
   3e056:	00 00       	nop
   3e058:	f3 c0       	rjmp	.+486    	; 0x3e240 <__bad_interrupt>
   3e05a:	00 00       	nop
   3e05c:	f1 c0       	rjmp	.+482    	; 0x3e240 <__bad_interrupt>
   3e05e:	00 00       	nop
   3e060:	ef c0       	rjmp	.+478    	; 0x3e240 <__bad_interrupt>
   3e062:	00 00       	nop
   3e064:	ed c0       	rjmp	.+474    	; 0x3e240 <__bad_interrupt>
   3e066:	00 00       	nop
   3e068:	eb c0       	rjmp	.+470    	; 0x3e240 <__bad_interrupt>
   3e06a:	00 00       	nop
   3e06c:	e9 c0       	rjmp	.+466    	; 0x3e240 <__bad_interrupt>
   3e06e:	00 00       	nop
   3e070:	e7 c0       	rjmp	.+462    	; 0x3e240 <__bad_interrupt>
   3e072:	00 00       	nop
   3e074:	e5 c0       	rjmp	.+458    	; 0x3e240 <__bad_interrupt>
   3e076:	00 00       	nop
   3e078:	e3 c0       	rjmp	.+454    	; 0x3e240 <__bad_interrupt>
   3e07a:	00 00       	nop
   3e07c:	e1 c0       	rjmp	.+450    	; 0x3e240 <__bad_interrupt>
   3e07e:	00 00       	nop
   3e080:	df c0       	rjmp	.+446    	; 0x3e240 <__bad_interrupt>
   3e082:	00 00       	nop
   3e084:	dd c0       	rjmp	.+442    	; 0x3e240 <__bad_interrupt>
   3e086:	00 00       	nop
   3e088:	db c0       	rjmp	.+438    	; 0x3e240 <__bad_interrupt>
   3e08a:	00 00       	nop
   3e08c:	d9 c0       	rjmp	.+434    	; 0x3e240 <__bad_interrupt>
   3e08e:	00 00       	nop
   3e090:	d7 c0       	rjmp	.+430    	; 0x3e240 <__bad_interrupt>
   3e092:	00 00       	nop
   3e094:	d5 c0       	rjmp	.+426    	; 0x3e240 <__bad_interrupt>
   3e096:	00 00       	nop
   3e098:	d3 c0       	rjmp	.+422    	; 0x3e240 <__bad_interrupt>
   3e09a:	00 00       	nop
   3e09c:	d1 c0       	rjmp	.+418    	; 0x3e240 <__bad_interrupt>
   3e09e:	00 00       	nop
   3e0a0:	cf c0       	rjmp	.+414    	; 0x3e240 <__bad_interrupt>
   3e0a2:	00 00       	nop
   3e0a4:	cd c0       	rjmp	.+410    	; 0x3e240 <__bad_interrupt>
   3e0a6:	00 00       	nop
   3e0a8:	cb c0       	rjmp	.+406    	; 0x3e240 <__bad_interrupt>
   3e0aa:	00 00       	nop
   3e0ac:	c9 c0       	rjmp	.+402    	; 0x3e240 <__bad_interrupt>
   3e0ae:	00 00       	nop
   3e0b0:	c7 c0       	rjmp	.+398    	; 0x3e240 <__bad_interrupt>
   3e0b2:	00 00       	nop
   3e0b4:	c5 c0       	rjmp	.+394    	; 0x3e240 <__bad_interrupt>
   3e0b6:	00 00       	nop
   3e0b8:	c3 c0       	rjmp	.+390    	; 0x3e240 <__bad_interrupt>
   3e0ba:	00 00       	nop
   3e0bc:	c1 c0       	rjmp	.+386    	; 0x3e240 <__bad_interrupt>
   3e0be:	00 00       	nop
   3e0c0:	bf c0       	rjmp	.+382    	; 0x3e240 <__bad_interrupt>
   3e0c2:	00 00       	nop
   3e0c4:	bd c0       	rjmp	.+378    	; 0x3e240 <__bad_interrupt>
   3e0c6:	00 00       	nop
   3e0c8:	bb c0       	rjmp	.+374    	; 0x3e240 <__bad_interrupt>
   3e0ca:	00 00       	nop
   3e0cc:	b9 c0       	rjmp	.+370    	; 0x3e240 <__bad_interrupt>
   3e0ce:	00 00       	nop
   3e0d0:	b7 c0       	rjmp	.+366    	; 0x3e240 <__bad_interrupt>
   3e0d2:	00 00       	nop
   3e0d4:	b5 c0       	rjmp	.+362    	; 0x3e240 <__bad_interrupt>
   3e0d6:	00 00       	nop
   3e0d8:	b3 c0       	rjmp	.+358    	; 0x3e240 <__bad_interrupt>
   3e0da:	00 00       	nop
   3e0dc:	b1 c0       	rjmp	.+354    	; 0x3e240 <__bad_interrupt>
   3e0de:	00 00       	nop
   3e0e0:	af c0       	rjmp	.+350    	; 0x3e240 <__bad_interrupt>
	...

0003e0e4 <tftp_invalid_image_packet>:
   3e0e4:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
   3e0f4:	67 65 20 66 69 6c 65 00                             ge file.

0003e0fc <tftp_unknown_error_packet>:
   3e0fc:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0003e107 <tftp_full_error_packet>:
   3e107:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0003e111 <tftp_opcode_error_packet>:
   3e111:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0003e11e <__ctors_end>:
   3e11e:	11 24       	eor	r1, r1
   3e120:	1f be       	out	0x3f, r1	; 63
   3e122:	cf ef       	ldi	r28, 0xFF	; 255
   3e124:	d1 e2       	ldi	r29, 0x21	; 33
   3e126:	de bf       	out	0x3e, r29	; 62
   3e128:	cd bf       	out	0x3d, r28	; 61
   3e12a:	01 e0       	ldi	r16, 0x01	; 1
   3e12c:	0c bf       	out	0x3c, r16	; 60

0003e12e <__do_copy_data>:
   3e12e:	12 e0       	ldi	r17, 0x02	; 2
   3e130:	a0 e0       	ldi	r26, 0x00	; 0
   3e132:	b2 e0       	ldi	r27, 0x02	; 2
   3e134:	e0 e6       	ldi	r30, 0x60	; 96
   3e136:	fa ee       	ldi	r31, 0xEA	; 234
   3e138:	03 e0       	ldi	r16, 0x03	; 3
   3e13a:	0b bf       	out	0x3b, r16	; 59
   3e13c:	02 c0       	rjmp	.+4      	; 0x3e142 <__do_copy_data+0x14>
   3e13e:	07 90       	elpm	r0, Z+
   3e140:	0d 92       	st	X+, r0
   3e142:	a0 32       	cpi	r26, 0x20	; 32
   3e144:	b1 07       	cpc	r27, r17
   3e146:	d9 f7       	brne	.-10     	; 0x3e13e <__do_copy_data+0x10>
   3e148:	1b be       	out	0x3b, r1	; 59

0003e14a <__do_clear_bss>:
   3e14a:	12 e0       	ldi	r17, 0x02	; 2
   3e14c:	a0 e2       	ldi	r26, 0x20	; 32
   3e14e:	b2 e0       	ldi	r27, 0x02	; 2
   3e150:	01 c0       	rjmp	.+2      	; 0x3e154 <.do_clear_bss_start>

0003e152 <.do_clear_bss_loop>:
   3e152:	1d 92       	st	X+, r1

0003e154 <.do_clear_bss_start>:
   3e154:	ac 32       	cpi	r26, 0x2C	; 44
   3e156:	b1 07       	cpc	r27, r17
   3e158:	e1 f7       	brne	.-8      	; 0x3e152 <.do_clear_bss_loop>
   3e15a:	01 d0       	rcall	.+2      	; 0x3e15e <main>
   3e15c:	7f c4       	rjmp	.+2302   	; 0x3ea5c <_exit>

0003e15e <main>:
int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	//uint8_t ch = MCUSR;
	MCUSR = 0;
   3e15e:	14 be       	out	0x34, r1	; 52
	wdt_disable();
   3e160:	88 e1       	ldi	r24, 0x18	; 24
   3e162:	0f b6       	in	r0, 0x3f	; 63
   3e164:	f8 94       	cli
   3e166:	80 93 60 00 	sts	0x0060, r24
   3e16a:	10 92 60 00 	sts	0x0060, r1
   3e16e:	0f be       	out	0x3f, r0	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   3e170:	8f ef       	ldi	r24, 0xFF	; 255
   3e172:	95 ea       	ldi	r25, 0xA5	; 165
   3e174:	ae e0       	ldi	r26, 0x0E	; 14
   3e176:	81 50       	subi	r24, 0x01	; 1
   3e178:	90 40       	sbci	r25, 0x00	; 0
   3e17a:	a0 40       	sbci	r26, 0x00	; 0
   3e17c:	e1 f7       	brne	.-8      	; 0x3e176 <main+0x18>
   3e17e:	00 c0       	rjmp	.+0      	; 0x3e180 <main+0x22>
   3e180:	00 00       	nop
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
   3e182:	11 24       	eor	r1, r1
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
   3e184:	85 e0       	ldi	r24, 0x05	; 5
   3e186:	80 93 81 00 	sts	0x0081, r24

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
   3e18a:	80 e0       	ldi	r24, 0x00	; 0
   3e18c:	90 e0       	ldi	r25, 0x00	; 0
   3e18e:	50 d4       	rcall	.+2208   	; 0x3ea30 <__eerd_byte_m2560>
   3e190:	88 23       	and	r24, r24
   3e192:	21 f0       	breq	.+8      	; 0x3e19c <main+0x3e>
   3e194:	80 e0       	ldi	r24, 0x00	; 0
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
   3e196:	90 e0       	ldi	r25, 0x00	; 0
   3e198:	60 e0       	ldi	r22, 0x00	; 0
   3e19a:	52 d4       	rcall	.+2212   	; 0x3ea40 <__eewr_byte_m2560>
   3e19c:	81 e0       	ldi	r24, 0x01	; 1
   3e19e:	90 e0       	ldi	r25, 0x00	; 0
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
   3e1a0:	47 d4       	rcall	.+2190   	; 0x3ea30 <__eerd_byte_m2560>
   3e1a2:	84 30       	cpi	r24, 0x04	; 4
   3e1a4:	21 f0       	breq	.+8      	; 0x3e1ae <main+0x50>
   3e1a6:	81 e0       	ldi	r24, 0x01	; 1
   3e1a8:	90 e0       	ldi	r25, 0x00	; 0
   3e1aa:	64 e0       	ldi	r22, 0x04	; 4
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
   3e1ac:	49 d4       	rcall	.+2194   	; 0x3ea40 <__eewr_byte_m2560>
   3e1ae:	8e e3       	ldi	r24, 0x3E	; 62
   3e1b0:	90 e0       	ldi	r25, 0x00	; 0
   3e1b2:	3e d4       	rcall	.+2172   	; 0x3ea30 <__eerd_byte_m2560>
   3e1b4:	81 30       	cpi	r24, 0x01	; 1
    //    _delay_ms(300);
    //    PORTD &= ~(1UL<<4);
    //}

    
 	if( (eeprom_read_byte(EEPROM_UPDATE_FLAG) == 1) || !((PIND & (1UL<<5)) == (1UL<<5)) || eeprom_read_byte(EEPROM_IMG_STAT) != EEPROM_IMG_OK_VALUE) { //If the update flag was set or button default is being pressed, no timeout will occur
   3e1b6:	41 f0       	breq	.+16     	; 0x3e1c8 <main+0x6a>
   3e1b8:	89 b1       	in	r24, 0x09	; 9
   3e1ba:	85 ff       	sbrs	r24, 5
   3e1bc:	05 c0       	rjmp	.+10     	; 0x3e1c8 <main+0x6a>
   3e1be:	82 e0       	ldi	r24, 0x02	; 2
   3e1c0:	90 e0       	ldi	r25, 0x00	; 0
   3e1c2:	36 d4       	rcall	.+2156   	; 0x3ea30 <__eerd_byte_m2560>
   3e1c4:	8e 3e       	cpi	r24, 0xEE	; 238
   3e1c6:	31 f0       	breq	.+12     	; 0x3e1d4 <main+0x76>
   3e1c8:	8e e3       	ldi	r24, 0x3E	; 62
   3e1ca:	90 e0       	ldi	r25, 0x00	; 0
   3e1cc:	60 e0       	ldi	r22, 0x00	; 0
   3e1ce:	38 d4       	rcall	.+2160   	; 0x3ea40 <__eewr_byte_m2560>
   3e1d0:	c1 e0       	ldi	r28, 0x01	; 1
   3e1d2:	02 c0       	rjmp	.+4      	; 0x3e1d8 <main+0x7a>
 		updateFlag = 1;
 		eeprom_write_byte(EEPROM_UPDATE_FLAG, 0);//Reset update flag so that next reboot normal boot continues
   3e1d4:	20 d4       	rcall	.+2112   	; 0x3ea16 <appStart>
   3e1d6:	c0 e0       	ldi	r28, 0x00	; 0
   3e1d8:	ad d3       	rcall	.+1882   	; 0x3e934 <serialInit>
   3e1da:	94 d0       	rcall	.+296    	; 0x3e304 <spiInit>
   3e1dc:	a0 d0       	rcall	.+320    	; 0x3e31e <netInit>
    //    PORTD &= ~(1UL<<4);
    //}

    
 	if( (eeprom_read_byte(EEPROM_UPDATE_FLAG) == 1) || !((PIND & (1UL<<5)) == (1UL<<5)) || eeprom_read_byte(EEPROM_IMG_STAT) != EEPROM_IMG_OK_VALUE) { //If the update flag was set or button default is being pressed, no timeout will occur
 		updateFlag = 1;
   3e1de:	9b d2       	rcall	.+1334   	; 0x3e716 <tftpInit>
 		eeprom_write_byte(EEPROM_UPDATE_FLAG, 0);//Reset update flag so that next reboot normal boot continues
   3e1e0:	10 92 2a 02 	sts	0x022A, r1
 	}
 	//else if(eeprom_read_byte(EEPROM_UPDATE_FLAG) == 2 || !(ch & _BV(EXTRF))) { //Updating disabled || if not external (hard reset) skip bootloader
    else {
		appStart();
   3e1e4:	10 92 2b 02 	sts	0x022B, r1
 	}

	//Initialize UART communication
	serialInit();
   3e1e8:	d3 e0       	ldi	r29, 0x03	; 3
   3e1ea:	cc 24       	eor	r12, r12
		buttonInit();
	)

	/** Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
   3e1ec:	dd 24       	eor	r13, r13
   3e1ee:	76 01       	movw	r14, r12
	/** Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
   3e1f0:	80 91 2a 02 	lds	r24, 0x022A

	// Initialize the UDP socket for tftp
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
   3e1f4:	88 23       	and	r24, r24
   3e1f6:	19 f4       	brne	.+6      	; 0x3e1fe <main+0xa0>
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
   3e1f8:	b1 d2       	rcall	.+1378   	; 0x3e75c <tftpPoll>
   3e1fa:	88 23       	and	r24, r24
	tftpFlashing = FALSE;
   3e1fc:	d1 f0       	breq	.+52     	; 0x3e232 <main+0xd4>
   3e1fe:	f4 d3       	rcall	.+2024   	; 0x3e9e8 <timedOut>
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
   3e200:	88 23       	and	r24, r24
   3e202:	a9 f0       	breq	.+42     	; 0x3e22e <main+0xd0>
   3e204:	c1 30       	cpi	r28, 0x01	; 1
   3e206:	99 f0       	breq	.+38     	; 0x3e22e <main+0xd0>
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
   3e208:	82 e0       	ldi	r24, 0x02	; 2
   3e20a:	90 e0       	ldi	r25, 0x00	; 0
   3e20c:	11 d4       	rcall	.+2082   	; 0x3ea30 <__eerd_byte_m2560>
   3e20e:	8e 3e       	cpi	r24, 0xEE	; 238
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
   3e210:	81 f0       	breq	.+32     	; 0x3e232 <main+0xd4>
   3e212:	80 91 2b 02 	lds	r24, 0x022B
   3e216:	81 30       	cpi	r24, 0x01	; 1
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if((timedOut()) && !(updateFlag == 1)) {
   3e218:	51 f4       	brne	.+20     	; 0x3e22e <main+0xd0>
   3e21a:	f6 01       	movw	r30, r12
   3e21c:	e0 92 5b 00 	sts	0x005B, r14
   3e220:	d0 93 57 00 	sts	0x0057, r29
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
   3e224:	e8 95       	spm
   3e226:	77 d2       	rcall	.+1262   	; 0x3e716 <tftpInit>
   3e228:	d6 d3       	rcall	.+1964   	; 0x3e9d6 <resetTick>
   3e22a:	10 92 2b 02 	sts	0x022B, r1
   3e22e:	b2 d3       	rcall	.+1892   	; 0x3e994 <updateLed>

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
   3e230:	df cf       	rjmp	.-66     	; 0x3e1f0 <main+0x92>
   3e232:	88 e1       	ldi	r24, 0x18	; 24
   3e234:	80 93 60 00 	sts	0x0060, r24
				// Delete first page of flash memory
				boot_page_erase(0);
   3e238:	8c e0       	ldi	r24, 0x0C	; 12
   3e23a:	80 93 60 00 	sts	0x0060, r24
   3e23e:	ff cf       	rjmp	.-2      	; 0x3e23e <main+0xe0>

0003e240 <__bad_interrupt>:
   3e240:	df ce       	rjmp	.-578    	; 0x3e000 <__vectors>

0003e242 <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   3e242:	20 e5       	ldi	r18, 0x50	; 80
   3e244:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3e246:	2c 98       	cbi	0x05, 4	; 5
	SPDR = cb;  //Socket 3 BSB Write 0x6D Selects Socket 3 Register, write mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_WRITE;
   3e248:	20 ef       	ldi	r18, 0xF0	; 240
   3e24a:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e24c:	0d b4       	in	r0, 0x2d	; 45
   3e24e:	07 fe       	sbrs	r0, 7
   3e250:	fd cf       	rjmp	.-6      	; 0x3e24c <spiWriteReg+0xa>

	SPDR = address >> 8;
   3e252:	29 2f       	mov	r18, r25
   3e254:	33 27       	eor	r19, r19
   3e256:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e258:	0d b4       	in	r0, 0x2d	; 45
   3e25a:	07 fe       	sbrs	r0, 7
   3e25c:	fd cf       	rjmp	.-6      	; 0x3e258 <spiWriteReg+0x16>

	SPDR = address & 0xff;
   3e25e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3e260:	0d b4       	in	r0, 0x2d	; 45
   3e262:	07 fe       	sbrs	r0, 7
   3e264:	fd cf       	rjmp	.-6      	; 0x3e260 <spiWriteReg+0x1e>

#endif

	SPDR = value;
   3e266:	4e bd       	out	0x2e, r20	; 46
	while(!(SPSR & _BV(SPIF)));
   3e268:	0d b4       	in	r0, 0x2d	; 45
   3e26a:	07 fe       	sbrs	r0, 7
   3e26c:	fd cf       	rjmp	.-6      	; 0x3e268 <spiWriteReg+0x26>

	SS_HIGH();
   3e26e:	2c 9a       	sbi	0x05, 4	; 5
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI	
   3e270:	1c bc       	out	0x2c, r1	; 44
	
}
   3e272:	08 95       	ret

0003e274 <spiWriteWord>:

void spiWriteWord(uint16_t address, uint8_t cb, uint16_t value)
{
   3e274:	ef 92       	push	r14
   3e276:	ff 92       	push	r15
   3e278:	1f 93       	push	r17
   3e27a:	cf 93       	push	r28
   3e27c:	df 93       	push	r29
   3e27e:	ec 01       	movw	r28, r24
   3e280:	16 2f       	mov	r17, r22
   3e282:	7a 01       	movw	r14, r20
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, cb, value >> 8);
   3e284:	45 2f       	mov	r20, r21
   3e286:	55 27       	eor	r21, r21
   3e288:	dc df       	rcall	.-72     	; 0x3e242 <spiWriteReg>
   3e28a:	ce 01       	movw	r24, r28
	spiWriteReg(address, cb, value & 0xff);
   3e28c:	01 96       	adiw	r24, 0x01	; 1
   3e28e:	61 2f       	mov	r22, r17
   3e290:	4e 2d       	mov	r20, r14
   3e292:	d7 df       	rcall	.-82     	; 0x3e242 <spiWriteReg>
   3e294:	df 91       	pop	r29
   3e296:	cf 91       	pop	r28
}
   3e298:	1f 91       	pop	r17
   3e29a:	ff 90       	pop	r15
   3e29c:	ef 90       	pop	r14
   3e29e:	08 95       	ret

0003e2a0 <spiReadReg>:
   3e2a0:	20 e5       	ldi	r18, 0x50	; 80
   3e2a2:	2c bd       	out	0x2c, r18	; 44
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   3e2a4:	2c 98       	cbi	0x05, 4	; 5
   3e2a6:	2f e0       	ldi	r18, 0x0F	; 15
	SS_LOW();
   3e2a8:	2e bd       	out	0x2e, r18	; 46
	SPDR = cb;  //Socket 3 BSB Read 0x69 Selects Socket 3 Register, read mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_READ;
   3e2aa:	0d b4       	in	r0, 0x2d	; 45
   3e2ac:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e2ae:	fd cf       	rjmp	.-6      	; 0x3e2aa <spiReadReg+0xa>
   3e2b0:	29 2f       	mov	r18, r25
   3e2b2:	33 27       	eor	r19, r19

	SPDR = address >> 8;
   3e2b4:	2e bd       	out	0x2e, r18	; 46
   3e2b6:	0d b4       	in	r0, 0x2d	; 45
   3e2b8:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e2ba:	fd cf       	rjmp	.-6      	; 0x3e2b6 <spiReadReg+0x16>
   3e2bc:	8e bd       	out	0x2e, r24	; 46
   3e2be:	0d b4       	in	r0, 0x2d	; 45

	SPDR = address & 0xff;
   3e2c0:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e2c2:	fd cf       	rjmp	.-6      	; 0x3e2be <spiReadReg+0x1e>
   3e2c4:	1e bc       	out	0x2e, r1	; 46
   3e2c6:	0d b4       	in	r0, 0x2d	; 45

#endif

	SPDR = 0;
   3e2c8:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e2ca:	fd cf       	rjmp	.-6      	; 0x3e2c6 <spiReadReg+0x26>
   3e2cc:	2c 9a       	sbi	0x05, 4	; 5
   3e2ce:	8e b5       	in	r24, 0x2e	; 46

	SS_HIGH();
   3e2d0:	1c bc       	out	0x2c, r1	; 44
	returnValue = SPDR;
   3e2d2:	08 95       	ret

0003e2d4 <spiReadWord>:
	
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   3e2d4:	0f 93       	push	r16

	return(returnValue);
}
   3e2d6:	1f 93       	push	r17

uint16_t spiReadWord(uint16_t address, uint8_t cb)
{
   3e2d8:	cf 93       	push	r28
   3e2da:	df 93       	push	r29
   3e2dc:	ec 01       	movw	r28, r24
   3e2de:	16 2f       	mov	r17, r22
   3e2e0:	df df       	rcall	.-66     	; 0x3e2a0 <spiReadReg>
   3e2e2:	08 2f       	mov	r16, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address, cb) << 8) | spiReadReg(address + 1, cb));
   3e2e4:	ce 01       	movw	r24, r28
   3e2e6:	01 96       	adiw	r24, 0x01	; 1
   3e2e8:	61 2f       	mov	r22, r17
   3e2ea:	da df       	rcall	.-76     	; 0x3e2a0 <spiReadReg>
   3e2ec:	20 2f       	mov	r18, r16
   3e2ee:	30 e0       	ldi	r19, 0x00	; 0
   3e2f0:	32 2f       	mov	r19, r18
   3e2f2:	22 27       	eor	r18, r18
   3e2f4:	90 e0       	ldi	r25, 0x00	; 0
   3e2f6:	82 2b       	or	r24, r18
   3e2f8:	93 2b       	or	r25, r19
   3e2fa:	df 91       	pop	r29
   3e2fc:	cf 91       	pop	r28
}
   3e2fe:	1f 91       	pop	r17
   3e300:	0f 91       	pop	r16
   3e302:	08 95       	ret

0003e304 <spiInit>:
   3e304:	8f e0       	ldi	r24, 0x0F	; 15
   3e306:	85 b9       	out	0x05, r24	; 5
   3e308:	87 e0       	ldi	r24, 0x07	; 7
   3e30a:	84 b9       	out	0x04, r24	; 4
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
   3e30c:	2c 9a       	sbi	0x05, 4	; 5
   3e30e:	24 9a       	sbi	0x04, 4	; 4
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   3e310:	a5 9a       	sbi	0x14, 5	; 20
   3e312:	9d 9a       	sbi	0x13, 5	; 19

	#if (ETH_SS != SS)
	/** Initialize extra SS pin used in some boards (mega) */
	/** Set ethernet SS high */
	ETH_PORT |= _BV(ETH_SS);
   3e314:	2f 9a       	sbi	0x05, 7	; 5
	/** Set ethernet SS as output */
	ETH_DDR |= _BV(ETH_SS);
   3e316:	27 9a       	sbi	0x04, 7	; 4
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
   3e318:	81 e0       	ldi	r24, 0x01	; 1
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
   3e31a:	8d bd       	out	0x2d, r24	; 45

	#if (LED != SCK)
	/** Set up pins to flash the onboard led */
	/** Set led pin to high */
	LED_PORT |= _BV(LED);
   3e31c:	08 95       	ret

0003e31e <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
   3e31e:	0f 93       	push	r16
   3e320:	1f 93       	push	r17
   3e322:	cf 93       	push	r28
   3e324:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   3e326:	83 e0       	ldi	r24, 0x03	; 3
   3e328:	90 e0       	ldi	r25, 0x00	; 0
   3e32a:	82 d3       	rcall	.+1796   	; 0x3ea30 <__eerd_byte_m2560>
   3e32c:	85 35       	cpi	r24, 0x55	; 85
   3e32e:	91 f4       	brne	.+36     	; 0x3e354 <netInit+0x36>
   3e330:	84 e0       	ldi	r24, 0x04	; 4
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3e332:	90 e0       	ldi	r25, 0x00	; 0
   3e334:	7d d3       	rcall	.+1786   	; 0x3ea30 <__eerd_byte_m2560>
   3e336:	8a 3a       	cpi	r24, 0xAA	; 170
   3e338:	69 f4       	brne	.+26     	; 0x3e354 <netInit+0x36>
   3e33a:	01 e0       	ldi	r16, 0x01	; 1
   3e33c:	12 e0       	ldi	r17, 0x02	; 2
   3e33e:	c5 e0       	ldi	r28, 0x05	; 5
   3e340:	d0 e0       	ldi	r29, 0x00	; 0
   3e342:	ce 01       	movw	r24, r28
   3e344:	75 d3       	rcall	.+1770   	; 0x3ea30 <__eerd_byte_m2560>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   3e346:	f8 01       	movw	r30, r16
   3e348:	81 93       	st	Z+, r24
   3e34a:	8f 01       	movw	r16, r30
   3e34c:	21 96       	adiw	r28, 0x01	; 1
   3e34e:	c7 31       	cpi	r28, 0x17	; 23
   3e350:	d1 05       	cpc	r29, r1
   3e352:	b9 f7       	brne	.-18     	; 0x3e342 <netInit+0x24>
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   3e354:	00 e0       	ldi	r16, 0x00	; 0
   3e356:	12 e0       	ldi	r17, 0x02	; 2
   3e358:	c0 e0       	ldi	r28, 0x00	; 0
   3e35a:	d0 e0       	ldi	r29, 0x00	; 0
   3e35c:	f8 01       	movw	r30, r16
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3e35e:	41 91       	ld	r20, Z+
   3e360:	8f 01       	movw	r16, r30
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, 0, registerBuffer[i]);
   3e362:	ce 01       	movw	r24, r28
   3e364:	60 e0       	ldi	r22, 0x00	; 0
   3e366:	6d df       	rcall	.-294    	; 0x3e242 <spiWriteReg>
   3e368:	21 96       	adiw	r28, 0x01	; 1
   3e36a:	cc 31       	cpi	r28, 0x1C	; 28
   3e36c:	d1 05       	cpc	r29, r1
   3e36e:	b1 f7       	brne	.-20     	; 0x3e35c <netInit+0x3e>
   3e370:	df 91       	pop	r29
			if(i != 14) putch(0x2E);
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
   3e372:	cf 91       	pop	r28
   3e374:	1f 91       	pop	r17
   3e376:	0f 91       	pop	r16
		spiWriteReg(i, 0, registerBuffer[i]);


	DBG_NET(tracePGMlnNet(mDebugNet_DONE);)
}
   3e378:	08 95       	ret

0003e37a <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   3e37a:	cf 93       	push	r28
   3e37c:	df 93       	push	r29
   3e37e:	ec 01       	movw	r28, r24
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)


	spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   3e380:	81 e0       	ldi	r24, 0x01	; 1
   3e382:	97 e0       	ldi	r25, 0x07	; 7
   3e384:	6c e6       	ldi	r22, 0x6C	; 108
   3e386:	40 e1       	ldi	r20, 0x10	; 16
   3e388:	5c df       	rcall	.-328    	; 0x3e242 <spiWriteReg>
   3e38a:	81 e0       	ldi	r24, 0x01	; 1
        while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   3e38c:	97 e0       	ldi	r25, 0x07	; 7
   3e38e:	68 e6       	ldi	r22, 0x68	; 104
   3e390:	87 df       	rcall	.-242    	; 0x3e2a0 <spiReadReg>
   3e392:	88 23       	and	r24, r24
   3e394:	d1 f7       	brne	.-12     	; 0x3e38a <sockInit+0x10>
   3e396:	82 e0       	ldi	r24, 0x02	; 2
   3e398:	97 e0       	ldi	r25, 0x07	; 7
        	//wait for command to complete	
        }  
        
	do {
                // Write interrupt
		spiWriteReg(REG_S3_IR, S3_W_CB, 0xFF);
   3e39a:	6c e6       	ldi	r22, 0x6C	; 108
   3e39c:	4f ef       	ldi	r20, 0xFF	; 255
   3e39e:	51 df       	rcall	.-350    	; 0x3e242 <spiWriteReg>
   3e3a0:	80 e0       	ldi	r24, 0x00	; 0
   3e3a2:	97 e0       	ldi	r25, 0x07	; 7
   3e3a4:	6c e6       	ldi	r22, 0x6C	; 108
                // Write mode
                spiWriteReg(REG_S3_MR, S3_W_CB, MR_UDP);
   3e3a6:	42 e0       	ldi	r20, 0x02	; 2
   3e3a8:	4c df       	rcall	.-360    	; 0x3e242 <spiWriteReg>
   3e3aa:	84 e0       	ldi	r24, 0x04	; 4
   3e3ac:	97 e0       	ldi	r25, 0x07	; 7
   3e3ae:	6c e6       	ldi	r22, 0x6C	; 108
   3e3b0:	ae 01       	movw	r20, r28
                // Write TFTP Port
		spiWriteWord(REG_S3_PORT0, S3_W_CB, port);
   3e3b2:	60 df       	rcall	.-320    	; 0x3e274 <spiWriteWord>
   3e3b4:	81 e0       	ldi	r24, 0x01	; 1
   3e3b6:	97 e0       	ldi	r25, 0x07	; 7
   3e3b8:	6c e6       	ldi	r22, 0x6C	; 108
   3e3ba:	41 e0       	ldi	r20, 0x01	; 1
   3e3bc:	42 df       	rcall	.-380    	; 0x3e242 <spiWriteReg>
		// Open Socket
        	spiWriteReg(REG_S3_CR, S3_W_CB, CR_OPEN);
   3e3be:	81 e0       	ldi	r24, 0x01	; 1
   3e3c0:	97 e0       	ldi	r25, 0x07	; 7
   3e3c2:	68 e6       	ldi	r22, 0x68	; 104
   3e3c4:	6d df       	rcall	.-294    	; 0x3e2a0 <spiReadReg>
   3e3c6:	88 23       	and	r24, r24
   3e3c8:	d1 f7       	brne	.-12     	; 0x3e3be <sockInit+0x44>
        	while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   3e3ca:	83 e0       	ldi	r24, 0x03	; 3
   3e3cc:	97 e0       	ldi	r25, 0x07	; 7
   3e3ce:	68 e6       	ldi	r22, 0x68	; 104
   3e3d0:	67 df       	rcall	.-306    	; 0x3e2a0 <spiReadReg>
   3e3d2:	82 32       	cpi	r24, 0x22	; 34
   3e3d4:	29 f0       	breq	.+10     	; 0x3e3e0 <sockInit+0x66>
   3e3d6:	81 e0       	ldi	r24, 0x01	; 1
        		//wait for command to complete	
 		} 
		// Read Status
		if(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP)
   3e3d8:	97 e0       	ldi	r25, 0x07	; 7
   3e3da:	6c e6       	ldi	r22, 0x6C	; 108
   3e3dc:	40 e1       	ldi	r20, 0x10	; 16
   3e3de:	31 df       	rcall	.-414    	; 0x3e242 <spiWriteReg>
   3e3e0:	83 e0       	ldi	r24, 0x03	; 3
   3e3e2:	97 e0       	ldi	r25, 0x07	; 7
   3e3e4:	68 e6       	ldi	r22, 0x68	; 104
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   3e3e6:	5c df       	rcall	.-328    	; 0x3e2a0 <spiReadReg>
   3e3e8:	82 32       	cpi	r24, 0x22	; 34
   3e3ea:	a9 f6       	brne	.-86     	; 0x3e396 <sockInit+0x1c>
   3e3ec:	df 91       	pop	r29
   3e3ee:	cf 91       	pop	r28
   3e3f0:	08 95       	ret

0003e3f2 <processPacket>:


		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
   3e3f2:	2f 92       	push	r2
   3e3f4:	3f 92       	push	r3
   3e3f6:	4f 92       	push	r4
   3e3f8:	5f 92       	push	r5
   3e3fa:	6f 92       	push	r6
   3e3fc:	7f 92       	push	r7
   3e3fe:	8f 92       	push	r8
}
   3e400:	9f 92       	push	r9
   3e402:	af 92       	push	r10
   3e404:	bf 92       	push	r11
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   3e406:	cf 92       	push	r12
   3e408:	df 92       	push	r13
   3e40a:	ef 92       	push	r14
   3e40c:	ff 92       	push	r15
   3e40e:	0f 93       	push	r16
   3e410:	1f 93       	push	r17
   3e412:	cf 93       	push	r28
   3e414:	df 93       	push	r29
   3e416:	cd b7       	in	r28, 0x3d	; 61
   3e418:	de b7       	in	r29, 0x3e	; 62
   3e41a:	cc 50       	subi	r28, 0x0C	; 12
   3e41c:	d2 40       	sbci	r29, 0x02	; 2
   3e41e:	de bf       	out	0x3e, r29	; 62
   3e420:	cd bf       	out	0x3d, r28	; 61
   3e422:	88 e2       	ldi	r24, 0x28	; 40
   3e424:	97 e0       	ldi	r25, 0x07	; 7
   3e426:	68 e6       	ldi	r22, 0x68	; 104
   3e428:	55 df       	rcall	.-342    	; 0x3e2d4 <spiReadWord>
   3e42a:	ac 01       	movw	r20, r24
   3e42c:	00 97       	sbiw	r24, 0x00	; 0
   3e42e:	11 f4       	brne	.+4      	; 0x3e434 <processPacket+0x42>
   3e430:	40 e0       	ldi	r20, 0x00	; 0
   3e432:	58 e7       	ldi	r21, 0x78	; 120
   3e434:	fd e0       	ldi	r31, 0x0D	; 13

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0, S3_R_CB);
   3e436:	cf 2e       	mov	r12, r31
   3e438:	f2 e0       	ldi	r31, 0x02	; 2
   3e43a:	df 2e       	mov	r13, r31
   3e43c:	cc 0e       	add	r12, r28
   3e43e:	dd 1e       	adc	r13, r29
   3e440:	7e 01       	movw	r14, r28

	if(readPointer == 0) readPointer = 0x0000;

#else

	if(readPointer == 0) readPointer += S3_RX_START;
   3e442:	08 94       	sec
   3e444:	e1 1c       	adc	r14, r1
   3e446:	f1 1c       	adc	r15, r1
   3e448:	10 c0       	rjmp	.+32     	; 0x3e46a <processPacket+0x78>


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   3e44a:	8a 01       	movw	r16, r20
   3e44c:	0f 5f       	subi	r16, 0xFF	; 255
   3e44e:	1f 4f       	sbci	r17, 0xFF	; 255
   3e450:	ca 01       	movw	r24, r20
   3e452:	60 e0       	ldi	r22, 0x00	; 0
   3e454:	25 df       	rcall	.-438    	; 0x3e2a0 <spiReadReg>
   3e456:	d7 01       	movw	r26, r14
   3e458:	8d 93       	st	X+, r24
   3e45a:	7d 01       	movw	r14, r26
   3e45c:	b0 e8       	ldi	r27, 0x80	; 128
   3e45e:	00 30       	cpi	r16, 0x00	; 0
		*bufPtr++ = spiReadReg(readPointer++, S3_RXBUF_CB);

		if(readPointer == 0xFFFF) readPointer = 0x0000; //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
#else

		*bufPtr++ = spiReadReg(readPointer++, 0);
   3e460:	1b 07       	cpc	r17, r27
   3e462:	11 f4       	brne	.+4      	; 0x3e468 <processPacket+0x76>
   3e464:	00 e0       	ldi	r16, 0x00	; 0
   3e466:	18 e7       	ldi	r17, 0x78	; 120
   3e468:	a8 01       	movw	r20, r16
   3e46a:	ec 14       	cp	r14, r12
   3e46c:	fd 04       	cpc	r15, r13
   3e46e:	69 f7       	brne	.-38     	; 0x3e44a <processPacket+0x58>
   3e470:	88 e2       	ldi	r24, 0x28	; 40
   3e472:	97 e0       	ldi	r25, 0x07	; 7

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   3e474:	6c e6       	ldi	r22, 0x6C	; 108
   3e476:	fe de       	rcall	.-516    	; 0x3e274 <spiWriteWord>
   3e478:	81 e0       	ldi	r24, 0x01	; 1
   3e47a:	97 e0       	ldi	r25, 0x07	; 7
   3e47c:	6c e6       	ldi	r22, 0x6C	; 108
   3e47e:	40 e4       	ldi	r20, 0x40	; 64


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   3e480:	e0 de       	rcall	.-576    	; 0x3e242 <spiWriteReg>

	if(readPointer == 0) readPointer += S3_RX_START;

#endif

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   3e482:	81 e0       	ldi	r24, 0x01	; 1
   3e484:	97 e0       	ldi	r25, 0x07	; 7
   3e486:	68 e6       	ldi	r22, 0x68	; 104

#endif

	}

	spiWriteWord(REG_S3_RX_RD0, S3_W_CB, readPointer);     // Write back new pointer
   3e488:	0b df       	rcall	.-490    	; 0x3e2a0 <spiReadReg>
   3e48a:	88 23       	and	r24, r24
   3e48c:	d1 f7       	brne	.-12     	; 0x3e482 <processPacket+0x90>
   3e48e:	8e 01       	movw	r16, r28
   3e490:	0f 5f       	subi	r16, 0xFF	; 255
	spiWriteReg(REG_S3_CR, S3_W_CB, CR_RECV);
   3e492:	1f 4f       	sbci	r17, 0xFF	; 255
   3e494:	ec e0       	ldi	r30, 0x0C	; 12
   3e496:	ee 2e       	mov	r14, r30
   3e498:	e7 e0       	ldi	r30, 0x07	; 7
   3e49a:	fe 2e       	mov	r15, r30
   3e49c:	f8 01       	movw	r30, r16

	while(spiReadReg(REG_S3_CR, S3_R_CB));
   3e49e:	41 91       	ld	r20, Z+
   3e4a0:	8f 01       	movw	r16, r30
   3e4a2:	c7 01       	movw	r24, r14
   3e4a4:	6c e6       	ldi	r22, 0x6C	; 108
   3e4a6:	cd de       	rcall	.-614    	; 0x3e242 <spiWriteReg>
   3e4a8:	08 94       	sec
   3e4aa:	e1 1c       	adc	r14, r1
   3e4ac:	f1 1c       	adc	r15, r1
   3e4ae:	f2 e1       	ldi	r31, 0x12	; 18
   3e4b0:	ef 16       	cp	r14, r31
   3e4b2:	f7 e0       	ldi	r31, 0x07	; 7
   3e4b4:	ff 06       	cpc	r15, r31
   3e4b6:	91 f7       	brne	.-28     	; 0x3e49c <processPacket+0xaa>
   3e4b8:	ef 80       	ldd	r14, Y+7	; 0x07
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, S3_W_CB, buffer[i]);
   3e4ba:	ff 24       	eor	r15, r15
   3e4bc:	fe 2c       	mov	r15, r14
   3e4be:	ee 24       	eor	r14, r14
   3e4c0:	88 85       	ldd	r24, Y+8	; 0x08
   3e4c2:	e8 0e       	add	r14, r24
   3e4c4:	f1 1c       	adc	r15, r1
   3e4c6:	89 85       	ldd	r24, Y+9	; 0x09
   3e4c8:	90 e0       	ldi	r25, 0x00	; 0
   3e4ca:	98 2f       	mov	r25, r24
   3e4cc:	88 27       	eor	r24, r24
   3e4ce:	2a 85       	ldd	r18, Y+10	; 0x0a
   3e4d0:	82 0f       	add	r24, r18
   3e4d2:	91 1d       	adc	r25, r1
   3e4d4:	0b 85       	ldd	r16, Y+11	; 0x0b
   3e4d6:	10 e0       	ldi	r17, 0x00	; 0

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   3e4d8:	10 2f       	mov	r17, r16
   3e4da:	00 27       	eor	r16, r16
   3e4dc:	2c 85       	ldd	r18, Y+12	; 0x0c
   3e4de:	02 0f       	add	r16, r18
   3e4e0:	11 1d       	adc	r17, r1
   3e4e2:	83 30       	cpi	r24, 0x03	; 3
   3e4e4:	91 05       	cpc	r25, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   3e4e6:	91 f4       	brne	.+36     	; 0x3e50c <processPacket+0x11a>
   3e4e8:	21 e0       	ldi	r18, 0x01	; 1
   3e4ea:	09 3f       	cpi	r16, 0xF9	; 249
   3e4ec:	12 07       	cpc	r17, r18
   3e4ee:	60 f4       	brcc	.+24     	; 0x3e508 <processPacket+0x116>
   3e4f0:	20 91 20 02 	lds	r18, 0x0220
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   3e4f4:	30 91 21 02 	lds	r19, 0x0221
   3e4f8:	02 17       	cp	r16, r18
   3e4fa:	13 07       	cpc	r17, r19
   3e4fc:	28 f0       	brcs	.+10     	; 0x3e508 <processPacket+0x116>
   3e4fe:	2f 5f       	subi	r18, 0xFF	; 255
   3e500:	3f 4f       	sbci	r19, 0xFF	; 255
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   3e502:	20 17       	cp	r18, r16
   3e504:	31 07       	cpc	r19, r17
   3e506:	10 f4       	brcc	.+4      	; 0x3e50c <processPacket+0x11a>
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   3e508:	80 e0       	ldi	r24, 0x00	; 0
   3e50a:	90 e0       	ldi	r25, 0x00	; 0
   3e50c:	a5 e0       	ldi	r26, 0x05	; 5
   3e50e:	ea 16       	cp	r14, r26
   3e510:	a2 e0       	ldi	r26, 0x02	; 2
   3e512:	fa 06       	cpc	r15, r26
   3e514:	08 f0       	brcs	.+2      	; 0x3e518 <processPacket+0x126>
   3e516:	dd c0       	rjmp	.+442    	; 0x3e6d2 <processPacket+0x2e0>
   3e518:	83 30       	cpi	r24, 0x03	; 3
   3e51a:	91 05       	cpc	r25, r1
   3e51c:	29 f1       	breq	.+74     	; 0x3e568 <processPacket+0x176>
   3e51e:	84 30       	cpi	r24, 0x04	; 4
   3e520:	91 05       	cpc	r25, r1
   3e522:	48 f4       	brcc	.+18     	; 0x3e536 <processPacket+0x144>
   3e524:	81 30       	cpi	r24, 0x01	; 1
   3e526:	91 05       	cpc	r25, r1
		tftpOpcode = TFTP_OPCODE_UKN;
   3e528:	09 f4       	brne	.+2      	; 0x3e52c <processPacket+0x13a>
   3e52a:	da c0       	rjmp	.+436    	; 0x3e6e0 <processPacket+0x2ee>

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3e52c:	82 30       	cpi	r24, 0x02	; 2
   3e52e:	91 05       	cpc	r25, r1
   3e530:	09 f0       	breq	.+2      	; 0x3e534 <processPacket+0x142>
   3e532:	cf c0       	rjmp	.+414    	; 0x3e6d2 <processPacket+0x2e0>
   3e534:	05 c0       	rjmp	.+10     	; 0x3e540 <processPacket+0x14e>
   3e536:	86 30       	cpi	r24, 0x06	; 6

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3e538:	91 05       	cpc	r25, r1
   3e53a:	08 f0       	brcs	.+2      	; 0x3e53e <processPacket+0x14c>
   3e53c:	ca c0       	rjmp	.+404    	; 0x3e6d2 <processPacket+0x2e0>
   3e53e:	d0 c0       	rjmp	.+416    	; 0x3e6e0 <processPacket+0x2ee>
   3e540:	4a d2       	rcall	.+1172   	; 0x3e9d6 <resetTick>
   3e542:	82 e0       	ldi	r24, 0x02	; 2
   3e544:	90 e0       	ldi	r25, 0x00	; 0
   3e546:	6f ef       	ldi	r22, 0xFF	; 255
   3e548:	7b d2       	rcall	.+1270   	; 0x3ea40 <__eewr_byte_m2560>
   3e54a:	80 91 28 02 	lds	r24, 0x0228
   3e54e:	90 91 29 02 	lds	r25, 0x0229
   3e552:	13 df       	rcall	.-474    	; 0x3e37a <sockInit>
   3e554:	10 92 21 02 	sts	0x0221, r1
   3e558:	10 92 20 02 	sts	0x0220, r1
   3e55c:	10 92 23 02 	sts	0x0223, r1
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   3e560:	10 92 22 02 	sts	0x0222, r1

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   3e564:	02 e0       	ldi	r16, 0x02	; 2
   3e566:	bf c0       	rjmp	.+382    	; 0x3e6e6 <processPacket+0x2f4>
   3e568:	36 d2       	rcall	.+1132   	; 0x3e9d6 <resetTick>
   3e56a:	9c ef       	ldi	r25, 0xFC	; 252
   3e56c:	89 2e       	mov	r8, r25

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3e56e:	9f ef       	ldi	r25, 0xFF	; 255
   3e570:	99 2e       	mov	r9, r25
   3e572:	8e 0c       	add	r8, r14
   3e574:	9f 1c       	adc	r9, r15
   3e576:	10 93 23 02 	sts	0x0223, r17
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   3e57a:	00 93 22 02 	sts	0x0222, r16
   3e57e:	01 50       	subi	r16, 0x01	; 1
   3e580:	10 40       	sbci	r17, 0x00	; 0
   3e582:	68 01       	movw	r12, r16
   3e584:	ee 24       	eor	r14, r14
   3e586:	ff 24       	eor	r15, r15
   3e588:	29 e0       	ldi	r18, 0x09	; 9
			returnCode = ACK; // Send back acknowledge for packet 0
   3e58a:	cc 0c       	add	r12, r12
			break;
   3e58c:	dd 1c       	adc	r13, r13

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   3e58e:	ee 1c       	adc	r14, r14
   3e590:	ff 1c       	adc	r15, r15

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
   3e592:	2a 95       	dec	r18
   3e594:	d1 f7       	brne	.-12     	; 0x3e58a <processPacket+0x198>
   3e596:	8f ef       	ldi	r24, 0xFF	; 255
   3e598:	9f ef       	ldi	r25, 0xFF	; 255
   3e59a:	a0 e0       	ldi	r26, 0x00	; 0
   3e59c:	b0 e0       	ldi	r27, 0x00	; 0
			lastPacket = tftpBlock;
   3e59e:	c8 22       	and	r12, r24
   3e5a0:	d9 22       	and	r13, r25
   3e5a2:	ea 22       	and	r14, r26
   3e5a4:	fb 22       	and	r15, r27
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   3e5a6:	00 0f       	add	r16, r16
   3e5a8:	01 2f       	mov	r16, r17
   3e5aa:	00 1f       	adc	r16, r16
   3e5ac:	11 0b       	sbc	r17, r17
   3e5ae:	11 95       	neg	r17
   3e5b0:	20 e0       	ldi	r18, 0x00	; 0
   3e5b2:	30 e0       	ldi	r19, 0x00	; 0
   3e5b4:	98 01       	movw	r18, r16
   3e5b6:	11 27       	eor	r17, r17
   3e5b8:	00 27       	eor	r16, r16
   3e5ba:	c0 2a       	or	r12, r16
   3e5bc:	d1 2a       	or	r13, r17
   3e5be:	e2 2a       	or	r14, r18
   3e5c0:	f3 2a       	or	r15, r19
   3e5c2:	c4 01       	movw	r24, r8
   3e5c4:	a0 e0       	ldi	r26, 0x00	; 0
   3e5c6:	b0 e0       	ldi	r27, 0x00	; 0
   3e5c8:	8c 0d       	add	r24, r12
   3e5ca:	9d 1d       	adc	r25, r13
   3e5cc:	ae 1d       	adc	r26, r14
   3e5ce:	bf 1d       	adc	r27, r15
   3e5d0:	81 30       	cpi	r24, 0x01	; 1
   3e5d2:	e0 ef       	ldi	r30, 0xF0	; 240
   3e5d4:	9e 07       	cpc	r25, r30
   3e5d6:	e3 e0       	ldi	r30, 0x03	; 3
   3e5d8:	ae 07       	cpc	r26, r30
   3e5da:	e0 e0       	ldi	r30, 0x00	; 0
   3e5dc:	be 07       	cpc	r27, r30
   3e5de:	08 f0       	brcs	.+2      	; 0x3e5e2 <processPacket+0x1f0>
   3e5e0:	81 c0       	rjmp	.+258    	; 0x3e6e4 <processPacket+0x2f2>
   3e5e2:	f0 e0       	ldi	r31, 0x00	; 0
   3e5e4:	8f 16       	cp	r8, r31
   3e5e6:	f2 e0       	ldi	r31, 0x02	; 2
   3e5e8:	9f 06       	cpc	r9, r31
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   3e5ea:	10 f4       	brcc	.+4      	; 0x3e5f0 <processPacket+0x1fe>
   3e5ec:	04 e0       	ldi	r16, 0x04	; 4
   3e5ee:	05 c0       	rjmp	.+10     	; 0x3e5fa <processPacket+0x208>
   3e5f0:	02 e0       	ldi	r16, 0x02	; 2
   3e5f2:	03 c0       	rjmp	.+6      	; 0x3e5fa <processPacket+0x208>
   3e5f4:	08 94       	sec
   3e5f6:	81 1c       	adc	r8, r1
   3e5f8:	91 1c       	adc	r9, r1
   3e5fa:	88 20       	and	r8, r8
   3e5fc:	d9 f7       	brne	.-10     	; 0x3e5f4 <processPacket+0x202>
   3e5fe:	c1 14       	cp	r12, r1
   3e600:	d1 04       	cpc	r13, r1
   3e602:	e1 04       	cpc	r14, r1
   3e604:	f1 04       	cpc	r15, r1
   3e606:	19 f4       	brne	.+6      	; 0x3e60e <processPacket+0x21c>
   3e608:	ce 01       	movw	r24, r28
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   3e60a:	0d 96       	adiw	r24, 0x0d	; 13
   3e60c:	81 d1       	rcall	.+770    	; 0x3e910 <validImage>
   3e60e:	fe e0       	ldi	r31, 0x0E	; 14
   3e610:	af 2e       	mov	r10, r31
   3e612:	b1 2c       	mov	r11, r1
   3e614:	ac 0e       	add	r10, r28
   3e616:	bd 1e       	adc	r11, r29
				else returnCode = ACK;
   3e618:	20 e0       	ldi	r18, 0x00	; 0
   3e61a:	30 e0       	ldi	r19, 0x00	; 0

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   3e61c:	11 e0       	ldi	r17, 0x01	; 1
   3e61e:	41 2c       	mov	r4, r1
   3e620:	af ef       	ldi	r26, 0xFF	; 255
   3e622:	5a 2e       	mov	r5, r26
   3e624:	af ef       	ldi	r26, 0xFF	; 255
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   3e626:	6a 2e       	mov	r6, r26
   3e628:	af ef       	ldi	r26, 0xFF	; 255
   3e62a:	7a 2e       	mov	r7, r26
   3e62c:	4c 0c       	add	r4, r12
   3e62e:	5d 1c       	adc	r5, r13
					// First sector - validate
					if(!validImage(pageBase)) {
   3e630:	6e 1c       	adc	r6, r14
   3e632:	7f 1c       	adc	r7, r15
   3e634:	b3 e0       	ldi	r27, 0x03	; 3
   3e636:	3b 2e       	mov	r3, r27
   3e638:	85 e0       	ldi	r24, 0x05	; 5
   3e63a:	28 2e       	mov	r2, r24
   3e63c:	3f c0       	rjmp	.+126    	; 0x3e6bc <processPacket+0x2ca>
   3e63e:	a9 01       	movw	r20, r18
   3e640:	60 e0       	ldi	r22, 0x00	; 0
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3e642:	70 e0       	ldi	r23, 0x00	; 0
   3e644:	4c 0d       	add	r20, r12
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3e646:	5d 1d       	adc	r21, r13
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3e648:	6e 1d       	adc	r22, r14
   3e64a:	7f 1d       	adc	r23, r15
   3e64c:	d5 01       	movw	r26, r10
   3e64e:	8c 91       	ld	r24, X
   3e650:	90 e0       	ldi	r25, 0x00	; 0
   3e652:	b8 2f       	mov	r27, r24
   3e654:	aa 27       	eor	r26, r26
   3e656:	f5 01       	movw	r30, r10
   3e658:	31 97       	sbiw	r30, 0x01	; 1
   3e65a:	80 81       	ld	r24, Z
   3e65c:	90 e0       	ldi	r25, 0x00	; 0
   3e65e:	a8 2b       	or	r26, r24
   3e660:	b9 2b       	or	r27, r25
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3e662:	0d 01       	movw	r0, r26
   3e664:	fa 01       	movw	r30, r20
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3e666:	60 93 5b 00 	sts	0x005B, r22
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3e66a:	10 93 57 00 	sts	0x0057, r17
   3e66e:	e8 95       	spm
   3e670:	11 24       	eor	r1, r1
   3e672:	2e 5f       	subi	r18, 0xFE	; 254
   3e674:	3f 4f       	sbci	r19, 0xFF	; 255
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3e676:	22 23       	and	r18, r18
   3e678:	e9 f4       	brne	.+58     	; 0x3e6b4 <processPacket+0x2c2>
   3e67a:	c9 01       	movw	r24, r18
   3e67c:	a0 e0       	ldi	r26, 0x00	; 0
   3e67e:	b0 e0       	ldi	r27, 0x00	; 0


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   3e680:	84 0d       	add	r24, r4
   3e682:	95 1d       	adc	r25, r5
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3e684:	a6 1d       	adc	r26, r6
   3e686:	b7 1d       	adc	r27, r7
   3e688:	fc 01       	movw	r30, r24
   3e68a:	a0 93 5b 00 	sts	0x005B, r26
					boot_page_fill(writeAddr + offset, writeValue);
   3e68e:	30 92 57 00 	sts	0x0057, r3
   3e692:	e8 95       	spm
   3e694:	07 b6       	in	r0, 0x37	; 55
   3e696:	00 fc       	sbrc	r0, 0
   3e698:	fd cf       	rjmp	.-6      	; 0x3e694 <processPacket+0x2a2>
   3e69a:	fc 01       	movw	r30, r24
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   3e69c:	a0 93 5b 00 	sts	0x005B, r26

					if(offset % SPM_PAGESIZE == 0) {
   3e6a0:	20 92 57 00 	sts	0x0057, r2
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3e6a4:	e8 95       	spm
   3e6a6:	07 b6       	in	r0, 0x37	; 55
   3e6a8:	00 fc       	sbrc	r0, 0
   3e6aa:	fd cf       	rjmp	.-6      	; 0x3e6a6 <processPacket+0x2b4>
   3e6ac:	b1 e1       	ldi	r27, 0x11	; 17
   3e6ae:	b0 93 57 00 	sts	0x0057, r27
   3e6b2:	e8 95       	spm
   3e6b4:	e2 e0       	ldi	r30, 0x02	; 2
   3e6b6:	f0 e0       	ldi	r31, 0x00	; 0
   3e6b8:	ae 0e       	add	r10, r30
   3e6ba:	bf 1e       	adc	r11, r31
   3e6bc:	28 15       	cp	r18, r8
						boot_spm_busy_wait();
   3e6be:	39 05       	cpc	r19, r9
   3e6c0:	08 f4       	brcc	.+2      	; 0x3e6c4 <processPacket+0x2d2>
   3e6c2:	bd cf       	rjmp	.-134    	; 0x3e63e <processPacket+0x24c>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3e6c4:	04 30       	cpi	r16, 0x04	; 4
   3e6c6:	79 f4       	brne	.+30     	; 0x3e6e6 <processPacket+0x2f4>
   3e6c8:	82 e0       	ldi	r24, 0x02	; 2
   3e6ca:	90 e0       	ldi	r25, 0x00	; 0
   3e6cc:	6e ee       	ldi	r22, 0xEE	; 238
   3e6ce:	b8 d1       	rcall	.+880    	; 0x3ea40 <__eewr_byte_m2560>
						boot_spm_busy_wait();
   3e6d0:	0a c0       	rjmp	.+20     	; 0x3e6e6 <processPacket+0x2f4>
   3e6d2:	80 91 28 02 	lds	r24, 0x0228
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3e6d6:	90 91 29 02 	lds	r25, 0x0229
   3e6da:	4f de       	rcall	.-866    	; 0x3e37a <sockInit>
   3e6dc:	01 e0       	ldi	r16, 0x01	; 1
   3e6de:	03 c0       	rjmp	.+6      	; 0x3e6e6 <processPacket+0x2f4>
   3e6e0:	00 e0       	ldi	r16, 0x00	; 0
   3e6e2:	01 c0       	rjmp	.+2      	; 0x3e6e6 <processPacket+0x2f4>
   3e6e4:	03 e0       	ldi	r16, 0x03	; 3
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3e6e6:	80 2f       	mov	r24, r16
   3e6e8:	c4 5f       	subi	r28, 0xF4	; 244
   3e6ea:	dd 4f       	sbci	r29, 0xFD	; 253
   3e6ec:	de bf       	out	0x3e, r29	; 62
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   3e6ee:	cd bf       	out	0x3d, r28	; 61
   3e6f0:	df 91       	pop	r29
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3e6f2:	cf 91       	pop	r28
   3e6f4:	1f 91       	pop	r17
   3e6f6:	0f 91       	pop	r16
   3e6f8:	ff 90       	pop	r15
   3e6fa:	ef 90       	pop	r14
   3e6fc:	df 90       	pop	r13
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3e6fe:	cf 90       	pop	r12
   3e700:	bf 90       	pop	r11
   3e702:	af 90       	pop	r10
   3e704:	9f 90       	pop	r9
   3e706:	8f 90       	pop	r8
   3e708:	7f 90       	pop	r7
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
   3e70a:	6f 90       	pop	r6
			break;
   3e70c:	5f 90       	pop	r5
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   3e70e:	4f 90       	pop	r4
   3e710:	3f 90       	pop	r3
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
   3e712:	2f 90       	pop	r2
			break;

	}

	return(returnCode);
}
   3e714:	08 95       	ret

0003e716 <tftpInit>:
   3e716:	cf 93       	push	r28
   3e718:	85 e4       	ldi	r24, 0x45	; 69
   3e71a:	90 e0       	ldi	r25, 0x00	; 0
   3e71c:	2e de       	rcall	.-932    	; 0x3e37a <sockInit>
   3e71e:	87 e1       	ldi	r24, 0x17	; 23
   3e720:	90 e0       	ldi	r25, 0x00	; 0
   3e722:	86 d1       	rcall	.+780    	; 0x3ea30 <__eerd_byte_m2560>
   3e724:	8b 3b       	cpi	r24, 0xBB	; 187
   3e726:	91 f4       	brne	.+36     	; 0x3e74c <tftpInit+0x36>
   3e728:	89 e1       	ldi	r24, 0x19	; 25
   3e72a:	90 e0       	ldi	r25, 0x00	; 0
   3e72c:	81 d1       	rcall	.+770    	; 0x3ea30 <__eerd_byte_m2560>
   3e72e:	c8 2f       	mov	r28, r24
   3e730:	88 e1       	ldi	r24, 0x18	; 24
   3e732:	90 e0       	ldi	r25, 0x00	; 0
   3e734:	7d d1       	rcall	.+762    	; 0x3ea30 <__eerd_byte_m2560>
   3e736:	2c 2f       	mov	r18, r28
   3e738:	30 e0       	ldi	r19, 0x00	; 0
   3e73a:	32 2f       	mov	r19, r18
   3e73c:	22 27       	eor	r18, r18
   3e73e:	28 0f       	add	r18, r24
   3e740:	31 1d       	adc	r19, r1
   3e742:	30 93 29 02 	sts	0x0229, r19
 * Initializes the network controller
 */
void tftpInit(void)
{
	// Open socket
	sockInit(TFTP_PORT);
   3e746:	20 93 28 02 	sts	0x0228, r18
   3e74a:	06 c0       	rjmp	.+12     	; 0x3e758 <tftpInit+0x42>
   3e74c:	89 e7       	ldi	r24, 0x79	; 121

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   3e74e:	97 eb       	ldi	r25, 0xB7	; 183
   3e750:	90 93 29 02 	sts	0x0229, r25
   3e754:	80 93 28 02 	sts	0x0228, r24
   3e758:	cf 91       	pop	r28
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   3e75a:	08 95       	ret

0003e75c <tftpPoll>:
   3e75c:	af 92       	push	r10
   3e75e:	bf 92       	push	r11
   3e760:	cf 92       	push	r12
   3e762:	df 92       	push	r13
   3e764:	ff 92       	push	r15
   3e766:	0f 93       	push	r16
   3e768:	1f 93       	push	r17
   3e76a:	cf 93       	push	r28
   3e76c:	df 93       	push	r29
   3e76e:	cd b7       	in	r28, 0x3d	; 61
   3e770:	de b7       	in	r29, 0x3e	; 62
   3e772:	c5 56       	subi	r28, 0x65	; 101
   3e774:	d0 40       	sbci	r29, 0x00	; 0
   3e776:	de bf       	out	0x3e, r29	; 62
   3e778:	cd bf       	out	0x3d, r28	; 61
   3e77a:	86 e2       	ldi	r24, 0x26	; 38
   3e77c:	97 e0       	ldi	r25, 0x07	; 7
   3e77e:	68 e6       	ldi	r22, 0x68	; 104
   3e780:	a9 dd       	rcall	.-1198   	; 0x3e2d4 <spiReadWord>
	else
		tftpTransferPort = TFTP_DATA_PORT;
   3e782:	00 97       	sbiw	r24, 0x00	; 0
   3e784:	09 f4       	brne	.+2      	; 0x3e788 <tftpPoll+0x2c>
   3e786:	b5 c0       	rjmp	.+362    	; 0x3e8f2 <tftpPoll+0x196>
   3e788:	81 e0       	ldi	r24, 0x01	; 1
   3e78a:	80 93 2b 02 	sts	0x022B, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
   3e78e:	0e c0       	rjmp	.+28     	; 0x3e7ac <tftpPoll+0x50>
   3e790:	82 e0       	ldi	r24, 0x02	; 2

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   3e792:	97 e0       	ldi	r25, 0x07	; 7
   3e794:	6c e6       	ldi	r22, 0x6C	; 108
   3e796:	44 e0       	ldi	r20, 0x04	; 4
   3e798:	54 dd       	rcall	.-1368   	; 0x3e242 <spiWriteReg>
   3e79a:	8f ef       	ldi	r24, 0xFF	; 255
   3e79c:	97 e8       	ldi	r25, 0x87	; 135
   3e79e:	a3 e1       	ldi	r26, 0x13	; 19
   3e7a0:	81 50       	subi	r24, 0x01	; 1
   3e7a2:	90 40       	sbci	r25, 0x00	; 0
   3e7a4:	a0 40       	sbci	r26, 0x00	; 0
   3e7a6:	e1 f7       	brne	.-8      	; 0x3e7a0 <tftpPoll+0x44>
   3e7a8:	00 c0       	rjmp	.+0      	; 0x3e7aa <tftpPoll+0x4e>
   3e7aa:	00 00       	nop
   3e7ac:	82 e0       	ldi	r24, 0x02	; 2
   3e7ae:	97 e0       	ldi	r25, 0x07	; 7
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
   3e7b0:	68 e6       	ldi	r22, 0x68	; 104
   3e7b2:	76 dd       	rcall	.-1300   	; 0x3e2a0 <spiReadReg>
   3e7b4:	82 fd       	sbrc	r24, 2
   3e7b6:	ec cf       	rjmp	.-40     	; 0x3e790 <tftpPoll+0x34>
   3e7b8:	1c de       	rcall	.-968    	; 0x3e3f2 <processPacket>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   3e7ba:	f8 2e       	mov	r15, r24
   3e7bc:	84 e2       	ldi	r24, 0x24	; 36
   3e7be:	97 e0       	ldi	r25, 0x07	; 7
		tftpFlashing = TRUE;
   3e7c0:	60 e0       	ldi	r22, 0x00	; 0
   3e7c2:	88 dd       	rcall	.-1264   	; 0x3e2d4 <spiReadWord>
   3e7c4:	a1 2c       	mov	r10, r1

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   3e7c6:	18 e5       	ldi	r17, 0x58	; 88
			spiWriteReg(REG_S3_IR, S3_W_CB, IR_RECV);
   3e7c8:	b1 2e       	mov	r11, r17
   3e7ca:	a8 0e       	add	r10, r24
   3e7cc:	b9 1e       	adc	r11, r25
   3e7ce:	92 e0       	ldi	r25, 0x02	; 2
   3e7d0:	f9 16       	cp	r15, r25
   3e7d2:	09 f4       	brne	.+2      	; 0x3e7d6 <tftpPoll+0x7a>
   3e7d4:	3e c0       	rjmp	.+124    	; 0x3e852 <tftpPoll+0xf6>
   3e7d6:	9f 15       	cp	r25, r15
   3e7d8:	20 f0       	brcs	.+8      	; 0x3e7e2 <tftpPoll+0x86>
   3e7da:	a1 e0       	ldi	r26, 0x01	; 1
   3e7dc:	fa 16       	cp	r15, r26
   3e7de:	41 f4       	brne	.+16     	; 0x3e7f0 <tftpPoll+0x94>
   3e7e0:	1a c0       	rjmp	.+52     	; 0x3e816 <tftpPoll+0xba>
   3e7e2:	b3 e0       	ldi	r27, 0x03	; 3
   3e7e4:	fb 16       	cp	r15, r27
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   3e7e6:	31 f1       	breq	.+76     	; 0x3e834 <tftpPoll+0xd8>
   3e7e8:	e4 e0       	ldi	r30, 0x04	; 4
   3e7ea:	fe 16       	cp	r15, r30
   3e7ec:	09 f4       	brne	.+2      	; 0x3e7f0 <tftpPoll+0x94>
   3e7ee:	40 c0       	rjmp	.+128    	; 0x3e870 <tftpPoll+0x114>
   3e7f0:	4c ef       	ldi	r20, 0xFC	; 252
   3e7f2:	50 ee       	ldi	r21, 0xE0	; 224
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
		response = processPacket(packetSize);
#else
		response = processPacket();
   3e7f4:	60 e0       	ldi	r22, 0x00	; 0
   3e7f6:	70 e0       	ldi	r23, 0x00	; 0
   3e7f8:	40 50       	subi	r20, 0x00	; 0
	uint16_t writePointer;
	
#if (W5500 > 0)
	writePointer = spiReadWord(REG_S3_TX_WR0, S3_R_CB);
#else
	writePointer = spiReadWord(REG_S3_TX_WR0, 0) + S3_TX_START;
   3e7fa:	50 40       	sbci	r21, 0x00	; 0
   3e7fc:	6d 4f       	sbci	r22, 0xFD	; 253
   3e7fe:	7f 4f       	sbci	r23, 0xFF	; 255
   3e800:	ce 01       	movw	r24, r28
   3e802:	01 96       	adiw	r24, 0x01	; 1
   3e804:	2a e0       	ldi	r18, 0x0A	; 10
   3e806:	30 e0       	ldi	r19, 0x00	; 0
   3e808:	0a d1       	rcall	.+532    	; 0x3ea1e <memcpy_PF>
   3e80a:	2a e0       	ldi	r18, 0x0A	; 10
   3e80c:	6e 01       	movw	r12, r28
#endif


	switch(response) {
   3e80e:	08 94       	sec
   3e810:	c1 1c       	adc	r12, r1
   3e812:	d1 1c       	adc	r13, r1
   3e814:	38 c0       	rjmp	.+112    	; 0x3e886 <tftpPoll+0x12a>
   3e816:	41 e1       	ldi	r20, 0x11	; 17
   3e818:	51 ee       	ldi	r21, 0xE1	; 225
   3e81a:	60 e0       	ldi	r22, 0x00	; 0
   3e81c:	70 e0       	ldi	r23, 0x00	; 0
   3e81e:	40 50       	subi	r20, 0x00	; 0
   3e820:	50 40       	sbci	r21, 0x00	; 0
   3e822:	6d 4f       	sbci	r22, 0xFD	; 253
   3e824:	7f 4f       	sbci	r23, 0xFF	; 255
   3e826:	ce 01       	movw	r24, r28
   3e828:	01 96       	adiw	r24, 0x01	; 1
   3e82a:	2c e0       	ldi	r18, 0x0C	; 12
   3e82c:	30 e0       	ldi	r19, 0x00	; 0
   3e82e:	f7 d0       	rcall	.+494    	; 0x3ea1e <memcpy_PF>

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   3e830:	2c e0       	ldi	r18, 0x0C	; 12
   3e832:	ec cf       	rjmp	.-40     	; 0x3e80c <tftpPoll+0xb0>
   3e834:	47 e0       	ldi	r20, 0x07	; 7
   3e836:	51 ee       	ldi	r21, 0xE1	; 225
   3e838:	60 e0       	ldi	r22, 0x00	; 0
   3e83a:	70 e0       	ldi	r23, 0x00	; 0
   3e83c:	40 50       	subi	r20, 0x00	; 0
   3e83e:	50 40       	sbci	r21, 0x00	; 0
   3e840:	6d 4f       	sbci	r22, 0xFD	; 253
   3e842:	7f 4f       	sbci	r23, 0xFF	; 255
   3e844:	ce 01       	movw	r24, r28
   3e846:	01 96       	adiw	r24, 0x01	; 1
   3e848:	29 e0       	ldi	r18, 0x09	; 9
   3e84a:	30 e0       	ldi	r19, 0x00	; 0
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   3e84c:	e8 d0       	rcall	.+464    	; 0x3ea1e <memcpy_PF>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3e84e:	29 e0       	ldi	r18, 0x09	; 9
   3e850:	dd cf       	rjmp	.-70     	; 0x3e80c <tftpPoll+0xb0>
   3e852:	80 91 22 02 	lds	r24, 0x0222
   3e856:	90 91 23 02 	lds	r25, 0x0223

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   3e85a:	20 91 20 02 	lds	r18, 0x0220
   3e85e:	30 91 21 02 	lds	r19, 0x0221
   3e862:	28 17       	cp	r18, r24
   3e864:	39 07       	cpc	r19, r25
   3e866:	20 f4       	brcc	.+8      	; 0x3e870 <tftpPoll+0x114>
   3e868:	90 93 21 02 	sts	0x0221, r25
   3e86c:	80 93 20 02 	sts	0x0220, r24
   3e870:	19 82       	std	Y+1, r1	; 0x01
   3e872:	84 e0       	ldi	r24, 0x04	; 4
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   3e874:	8a 83       	std	Y+2, r24	; 0x02
   3e876:	80 91 22 02 	lds	r24, 0x0222

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   3e87a:	90 91 23 02 	lds	r25, 0x0223
   3e87e:	9b 83       	std	Y+3, r25	; 0x03
   3e880:	8c 83       	std	Y+4, r24	; 0x04
   3e882:	24 e0       	ldi	r18, 0x04	; 4
   3e884:	c3 cf       	rjmp	.-122    	; 0x3e80c <tftpPoll+0xb0>
   3e886:	85 01       	movw	r16, r10
   3e888:	0f 5f       	subi	r16, 0xFF	; 255
   3e88a:	1f 4f       	sbci	r17, 0xFF	; 255
   3e88c:	d6 01       	movw	r26, r12
   3e88e:	4d 91       	ld	r20, X+
   3e890:	6d 01       	movw	r12, r26
   3e892:	c5 01       	movw	r24, r10
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   3e894:	64 e7       	ldi	r22, 0x74	; 116
   3e896:	a6 96       	adiw	r28, 0x26	; 38
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   3e898:	2f af       	sts	0x7f, r18
   3e89a:	a6 97       	sbiw	r28, 0x26	; 38
   3e89c:	d2 dc       	rcall	.-1628   	; 0x3e242 <spiWriteReg>
   3e89e:	a6 96       	adiw	r28, 0x26	; 38
   3e8a0:	2f ad       	sts	0x6f, r18
   3e8a2:	a6 97       	sbiw	r28, 0x26	; 38
   3e8a4:	b0 e6       	ldi	r27, 0x60	; 96
   3e8a6:	00 30       	cpi	r16, 0x00	; 0
   3e8a8:	1b 07       	cpc	r17, r27
   3e8aa:	11 f0       	breq	.+4      	; 0x3e8b0 <tftpPoll+0x154>
   3e8ac:	58 01       	movw	r10, r16
   3e8ae:	03 c0       	rjmp	.+6      	; 0x3e8b6 <tftpPoll+0x15a>
   3e8b0:	a1 2c       	mov	r10, r1
   3e8b2:	b8 e5       	ldi	r27, 0x58	; 88
   3e8b4:	bb 2e       	mov	r11, r27
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   3e8b6:	21 50       	subi	r18, 0x01	; 1
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   3e8b8:	31 f7       	brne	.-52     	; 0x3e886 <tftpPoll+0x12a>
   3e8ba:	a5 01       	movw	r20, r10
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   3e8bc:	40 50       	subi	r20, 0x00	; 0
   3e8be:	58 45       	sbci	r21, 0x58	; 88
   3e8c0:	84 e2       	ldi	r24, 0x24	; 36
   3e8c2:	97 e0       	ldi	r25, 0x07	; 7
   3e8c4:	6c e6       	ldi	r22, 0x6C	; 108
			*txPtr = lastPacket & 0xff;
   3e8c6:	d6 dc       	rcall	.-1620   	; 0x3e274 <spiWriteWord>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3e8c8:	81 e0       	ldi	r24, 0x01	; 1
   3e8ca:	97 e0       	ldi	r25, 0x07	; 7
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, S3_TXBUF_CB, *txPtr++);
   3e8cc:	6c e6       	ldi	r22, 0x6C	; 108
   3e8ce:	40 e2       	ldi	r20, 0x20	; 32
   3e8d0:	b8 dc       	rcall	.-1680   	; 0x3e242 <spiWriteReg>
   3e8d2:	81 e0       	ldi	r24, 0x01	; 1
   3e8d4:	97 e0       	ldi	r25, 0x07	; 7
   3e8d6:	68 e6       	ldi	r22, 0x68	; 104
   3e8d8:	e3 dc       	rcall	.-1594   	; 0x3e2a0 <spiReadReg>
   3e8da:	88 23       	and	r24, r24
   3e8dc:	d1 f7       	brne	.-12     	; 0x3e8d2 <tftpPoll+0x176>
   3e8de:	e4 e0       	ldi	r30, 0x04	; 4
   3e8e0:	fe 16       	cp	r15, r30
   3e8e2:	39 f4       	brne	.+14     	; 0x3e8f2 <tftpPoll+0x196>
   3e8e4:	81 e0       	ldi	r24, 0x01	; 1
		if(writePointer == 0xFFFF) writePointer = 0x0000;  //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   3e8e6:	97 e0       	ldi	r25, 0x07	; 7
   3e8e8:	6c e6       	ldi	r22, 0x6C	; 108
   3e8ea:	40 e1       	ldi	r20, 0x10	; 16
   3e8ec:	aa dc       	rcall	.-1708   	; 0x3e242 <spiWriteReg>
   3e8ee:	80 e0       	ldi	r24, 0x00	; 0
   3e8f0:	01 c0       	rjmp	.+2      	; 0x3e8f4 <tftpPoll+0x198>
   3e8f2:	81 e0       	ldi	r24, 0x01	; 1
   3e8f4:	cb 59       	subi	r28, 0x9B	; 155
   3e8f6:	df 4f       	sbci	r29, 0xFF	; 255
   3e8f8:	de bf       	out	0x3e, r29	; 62
   3e8fa:	cd bf       	out	0x3d, r28	; 61
   3e8fc:	df 91       	pop	r29
   3e8fe:	cf 91       	pop	r28
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
   3e900:	1f 91       	pop	r17
	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer - S3_TX_START);
   3e902:	0f 91       	pop	r16
   3e904:	ff 90       	pop	r15
   3e906:	df 90       	pop	r13
   3e908:	cf 90       	pop	r12
   3e90a:	bf 90       	pop	r11
   3e90c:	af 90       	pop	r10
   3e90e:	08 95       	ret

0003e910 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   3e910:	fc 01       	movw	r30, r24
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3e912:	80 e0       	ldi	r24, 0x00	; 0

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   3e914:	90 81       	ld	r25, Z
   3e916:	9c 30       	cpi	r25, 0x0C	; 12
   3e918:	49 f4       	brne	.+18     	; 0x3e92c <validImage+0x1c>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   3e91a:	91 81       	ldd	r25, Z+1	; 0x01
   3e91c:	94 39       	cpi	r25, 0x94	; 148
   3e91e:	41 f4       	brne	.+16     	; 0x3e930 <validImage+0x20>

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3e920:	8c 5f       	subi	r24, 0xFC	; 252
   3e922:	34 96       	adiw	r30, 0x04	; 4
   3e924:	84 33       	cpi	r24, 0x34	; 52
   3e926:	b1 f7       	brne	.-20     	; 0x3e914 <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
   3e928:	81 e0       	ldi	r24, 0x01	; 1
   3e92a:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
   3e92c:	80 e0       	ldi	r24, 0x00	; 0
   3e92e:	08 95       	ret
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
   3e930:	80 e0       	ldi	r24, 0x00	; 0
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
}
   3e932:	08 95       	ret

0003e934 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   3e934:	82 e0       	ldi	r24, 0x02	; 2
   3e936:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   3e93a:	88 e1       	ldi	r24, 0x18	; 24
   3e93c:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   3e940:	86 e0       	ldi	r24, 0x06	; 6
   3e942:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   3e946:	80 e1       	ldi	r24, 0x10	; 16
   3e948:	80 93 c4 00 	sts	0x00C4, r24

#if (DEBUG > 0)
	DDRD = 0x92;
#endif

}
   3e94c:	08 95       	ret

0003e94e <putch>:


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   3e94e:	90 91 c0 00 	lds	r25, 0x00C0
   3e952:	95 ff       	sbrs	r25, 5
   3e954:	fc cf       	rjmp	.-8      	; 0x3e94e <putch>
	UART_DATA_REG = c;
   3e956:	80 93 c6 00 	sts	0x00C6, r24
}
   3e95a:	08 95       	ret

0003e95c <puthex>:


void puthex(uint8_t c)
{
	c &= 0xf;
   3e95c:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   3e95e:	8a 30       	cpi	r24, 0x0A	; 10
   3e960:	08 f0       	brcs	.+2      	; 0x3e964 <puthex+0x8>
   3e962:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   3e964:	80 5d       	subi	r24, 0xD0	; 208
   3e966:	f3 cf       	rjmp	.-26     	; 0x3e94e <putch>

0003e968 <getch>:
   3e968:	80 91 c0 00 	lds	r24, 0x00C0

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   3e96c:	87 ff       	sbrs	r24, 7
   3e96e:	fc cf       	rjmp	.-8      	; 0x3e968 <getch>
   3e970:	80 91 c0 00 	lds	r24, 0x00C0
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   3e974:	84 fd       	sbrc	r24, 4
   3e976:	01 c0       	rjmp	.+2      	; 0x3e97a <getch+0x12>
   3e978:	a8 95       	wdr
   3e97a:	80 91 c6 00 	lds	r24, 0x00C6
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   3e97e:	08 95       	ret

0003e980 <serialPoll>:
   3e980:	80 91 c0 00 	lds	r24, 0x00C0
}


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   3e984:	87 ff       	sbrs	r24, 7
   3e986:	04 c0       	rjmp	.+8      	; 0x3e990 <serialPoll+0x10>
   3e988:	26 d0       	rcall	.+76     	; 0x3e9d6 <resetTick>
   3e98a:	81 e0       	ldi	r24, 0x01	; 1
		resetTick();
   3e98c:	80 93 2a 02 	sts	0x022A, r24
		serialFlashing = TRUE;
   3e990:	81 e0       	ldi	r24, 0x01	; 1
   3e992:	08 95       	ret

0003e994 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   3e994:	80 91 84 00 	lds	r24, 0x0084
   3e998:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
   3e99c:	92 ff       	sbrs	r25, 2
   3e99e:	04 c0       	rjmp	.+8      	; 0x3e9a8 <updateLed+0x14>
   3e9a0:	25 b1       	in	r18, 0x05	; 5
   3e9a2:	20 58       	subi	r18, 0x80	; 128
   3e9a4:	25 b9       	out	0x05, r18	; 5
   3e9a6:	01 c0       	rjmp	.+2      	; 0x3e9aa <updateLed+0x16>
	else LED_PORT &= ~_BV(LED); // Led pin low
   3e9a8:	2f 98       	cbi	0x05, 7	; 5

	if(next_timer_1 < last_timer_1) {
   3e9aa:	20 91 24 02 	lds	r18, 0x0224
   3e9ae:	30 91 25 02 	lds	r19, 0x0225
   3e9b2:	82 17       	cp	r24, r18
   3e9b4:	93 07       	cpc	r25, r19
   3e9b6:	50 f4       	brcc	.+20     	; 0x3e9cc <updateLed+0x38>
		tick++;
   3e9b8:	20 91 26 02 	lds	r18, 0x0226
   3e9bc:	30 91 27 02 	lds	r19, 0x0227
   3e9c0:	2f 5f       	subi	r18, 0xFF	; 255
   3e9c2:	3f 4f       	sbci	r19, 0xFF	; 255
   3e9c4:	30 93 27 02 	sts	0x0227, r19
   3e9c8:	20 93 26 02 	sts	0x0226, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   3e9cc:	90 93 25 02 	sts	0x0225, r25
   3e9d0:	80 93 24 02 	sts	0x0224, r24
}
   3e9d4:	08 95       	ret

0003e9d6 <resetTick>:

void resetTick(void)
{
	TCNT1 = 0;
   3e9d6:	10 92 85 00 	sts	0x0085, r1
   3e9da:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   3e9de:	10 92 27 02 	sts	0x0227, r1
   3e9e2:	10 92 26 02 	sts	0x0226, r1
}
   3e9e6:	08 95       	ret

0003e9e8 <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3e9e8:	80 e0       	ldi	r24, 0x00	; 0
   3e9ea:	90 e0       	ldi	r25, 0x00	; 0
   3e9ec:	dc 01       	movw	r26, r24
   3e9ee:	ab bf       	out	0x3b, r26	; 59
   3e9f0:	fc 01       	movw	r30, r24
   3e9f2:	87 91       	elpm	r24, Z+
   3e9f4:	96 91       	elpm	r25, Z
   3e9f6:	2f ef       	ldi	r18, 0xFF	; 255
   3e9f8:	8f 3f       	cpi	r24, 0xFF	; 255
   3e9fa:	92 07       	cpc	r25, r18
   3e9fc:	51 f0       	breq	.+20     	; 0x3ea12 <timedOut+0x2a>
   3e9fe:	81 e0       	ldi	r24, 0x01	; 1
   3ea00:	20 91 26 02 	lds	r18, 0x0226
   3ea04:	30 91 27 02 	lds	r19, 0x0227
   3ea08:	25 30       	cpi	r18, 0x05	; 5
   3ea0a:	31 05       	cpc	r19, r1
   3ea0c:	18 f4       	brcc	.+6      	; 0x3ea14 <timedOut+0x2c>
   3ea0e:	80 e0       	ldi	r24, 0x00	; 0
   3ea10:	08 95       	ret
   3ea12:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   3ea14:	08 95       	ret

0003ea16 <appStart>:
void appStart(void) {
	__asm__ __volatile__ (
   3ea16:	ee 27       	eor	r30, r30
   3ea18:	ff 27       	eor	r31, r31
   3ea1a:	09 94       	ijmp
		"clr	r30		\n\t"
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
}
   3ea1c:	08 95       	ret

0003ea1e <memcpy_PF>:
   3ea1e:	fa 01       	movw	r30, r20
   3ea20:	dc 01       	movw	r26, r24
   3ea22:	02 c0       	rjmp	.+4      	; 0x3ea28 <memcpy_PF+0xa>
   3ea24:	05 90       	lpm	r0, Z+
   3ea26:	0d 92       	st	X+, r0
   3ea28:	21 50       	subi	r18, 0x01	; 1
   3ea2a:	30 40       	sbci	r19, 0x00	; 0
   3ea2c:	d8 f7       	brcc	.-10     	; 0x3ea24 <memcpy_PF+0x6>
   3ea2e:	08 95       	ret

0003ea30 <__eerd_byte_m2560>:
   3ea30:	f9 99       	sbic	0x1f, 1	; 31
   3ea32:	fe cf       	rjmp	.-4      	; 0x3ea30 <__eerd_byte_m2560>
   3ea34:	92 bd       	out	0x22, r25	; 34
   3ea36:	81 bd       	out	0x21, r24	; 33
   3ea38:	f8 9a       	sbi	0x1f, 0	; 31
   3ea3a:	99 27       	eor	r25, r25
   3ea3c:	80 b5       	in	r24, 0x20	; 32
   3ea3e:	08 95       	ret

0003ea40 <__eewr_byte_m2560>:
   3ea40:	26 2f       	mov	r18, r22

0003ea42 <__eewr_r18_m2560>:
   3ea42:	f9 99       	sbic	0x1f, 1	; 31
   3ea44:	fe cf       	rjmp	.-4      	; 0x3ea42 <__eewr_r18_m2560>
   3ea46:	1f ba       	out	0x1f, r1	; 31
   3ea48:	92 bd       	out	0x22, r25	; 34
   3ea4a:	81 bd       	out	0x21, r24	; 33
   3ea4c:	20 bd       	out	0x20, r18	; 32
   3ea4e:	0f b6       	in	r0, 0x3f	; 63
   3ea50:	f8 94       	cli
   3ea52:	fa 9a       	sbi	0x1f, 2	; 31
   3ea54:	f9 9a       	sbi	0x1f, 1	; 31
   3ea56:	0f be       	out	0x3f, r0	; 63
   3ea58:	01 96       	adiw	r24, 0x01	; 1
   3ea5a:	08 95       	ret

0003ea5c <_exit>:
   3ea5c:	f8 94       	cli

0003ea5e <__stop_program>:
   3ea5e:	ff cf       	rjmp	.-2      	; 0x3ea5e <__stop_program>
