Analysis & Synthesis report for cmsdk_mcu
Thu Sep 12 14:45:56 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated
 17. Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated
 18. Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated
 19. Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated
 20. Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated
 21. Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated
 22. Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated
 23. Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |cmsdk_mcu
 25. Parameter Settings for User Entity Instance: cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl
 26. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system
 27. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode
 28. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus
 29. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table
 30. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl
 31. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0
 32. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio
 33. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1
 34. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio
 35. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem
 36. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb
 37. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux
 38. Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl
 39. Parameter Settings for User Entity Instance: cmsdk_ahb_rom:u_ahb_rom
 40. Parameter Settings for User Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram
 41. Parameter Settings for User Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom
 42. Parameter Settings for User Entity Instance: cmsdk_ahb_ram:u_ahb_ram
 43. Parameter Settings for User Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram
 44. Parameter Settings for User Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram
 45. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0
 46. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0
 47. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0
 48. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0
 49. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0
 50. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0
 51. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0
 52. Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram"
 55. Port Connectivity Checks: "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom"
 56. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2"
 57. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1"
 58. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0"
 59. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog"
 60. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2"
 61. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1"
 62. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0"
 63. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux"
 64. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb"
 65. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem"
 66. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1"
 67. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0"
 68. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl"
 69. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table"
 70. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus"
 71. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode"
 72. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"
 73. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"
 74. Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system"
 75. Port Connectivity Checks: "cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 12 14:45:56 2019           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; cmsdk_mcu                                       ;
; Top-level Entity Name           ; cmsdk_mcu                                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2461                                            ;
; Total pins                      ; 40                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,048,576                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cmsdk_mcu          ; cmsdk_mcu          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.83        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.0%      ;
;     Processor 3            ;  30.0%      ;
;     Processor 4            ;  22.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; ../code/cmsdk_fpga_sram.v                                         ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_fpga_sram.v                                         ;         ;
; ../code/fpga_options_defs.v                                       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/fpga_options_defs.v                                       ;         ;
; ../code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v         ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v         ;         ;
; ../code/CORTEXM0INTEGRATION.v                                     ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v                                     ;         ;
; ../code/cortexm0ds_logic.v                                        ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v                                        ;         ;
; ../code/cmsdk_ahb_memory_models_defs.v                            ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_memory_models_defs.v                            ;         ;
; ../code/cmsdk_mcu_system.v                                        ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v                                        ;         ;
; ../code/cmsdk_mcu_sysctrl.v                                       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_sysctrl.v                                       ;         ;
; ../code/cmsdk_mcu_stclkctrl.v                                     ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v                                     ;         ;
; ../code/cmsdk_mcu_pin_mux.v                                       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v                                       ;         ;
; ../code/cmsdk_mcu_defs.v                                          ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_defs.v                                          ;         ;
; ../code/cmsdk_mcu_clkctrl.v                                       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v                                       ;         ;
; ../code/cmsdk_mcu_addr_decode.v                                   ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_addr_decode.v                                   ;         ;
; ../code/cmsdk_mcu.v                                               ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v                                               ;         ;
; ../code/cmsdk_ahb_cs_rom_table.v                                  ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v                                  ;         ;
; ../code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v ;         ;
; ../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v                 ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v                 ;         ;
; ../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v                   ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v                   ;         ;
; ../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v        ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v        ;         ;
; ../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v         ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v         ;         ;
; ../code/cmsdk_ahb_rom.v                                           ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v                                           ;         ;
; ../code/cmsdk_ahb_ram.v                                           ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram.v                                           ;         ;
; ../code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v                   ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v                   ;         ;
; ../code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v               ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v               ;         ;
; ../code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v         ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v         ;         ;
; ../code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v                 ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v                 ;         ;
; ../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v   ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v   ;         ;
; ../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v  ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v  ;         ;
; ../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v       ;         ;
; ../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v       ;         ;
; ../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v      ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v      ;         ;
; ../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v           ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v           ;         ;
; ../code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v                   ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v                   ;         ;
; ../code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v             ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v             ;         ;
; altsyncram.tdf                                                    ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                                             ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                                                       ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                                                    ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal171.inc                                                    ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/aglobal171.inc                                    ;         ;
; a_rdenreg.inc                                                     ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                                                        ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                                                        ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                                                      ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_5pa1.tdf                                            ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/project/20190912DSM0/prj/db/altsyncram_5pa1.tdf                                     ;         ;
; db/decode_5la.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/project/20190912DSM0/prj/db/decode_5la.tdf                                          ;         ;
; db/decode_u0a.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/project/20190912DSM0/prj/db/decode_u0a.tdf                                          ;         ;
; db/mux_lfb.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/project/20190912DSM0/prj/db/mux_lfb.tdf                                             ;         ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 3553        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 5681        ;
;     -- 7 input functions                    ; 52          ;
;     -- 6 input functions                    ; 1246        ;
;     -- 5 input functions                    ; 1508        ;
;     -- 4 input functions                    ; 1242        ;
;     -- <=3 input functions                  ; 1633        ;
;                                             ;             ;
; Dedicated logic registers                   ; 2461        ;
;                                             ;             ;
; I/O pins                                    ; 40          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1048576     ;
;                                             ;             ;
; Total DSP Blocks                            ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; XTAL1~input ;
; Maximum fan-out                             ; 2531        ;
; Total fan-out                               ; 34952       ;
; Average fan-out                             ; 4.17        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Entity Name              ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |cmsdk_mcu                                                              ; 5681 (1)            ; 2461 (0)                  ; 1048576           ; 2          ; 40   ; 0            ; |cmsdk_mcu                                                                                                                                                                                 ; cmsdk_mcu                ; work         ;
;    |cmsdk_ahb_ram:u_ahb_ram|                                            ; 87 (0)              ; 58 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram                                                                                                                                                         ; cmsdk_ahb_ram            ; work         ;
;       |cmsdk_ahb_to_sram:u_ahb_to_sram|                                 ; 79 (79)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram                                                                                                                         ; cmsdk_ahb_to_sram        ; work         ;
;       |cmsdk_fpga_sram:u_fpga_sram|                                     ; 8 (0)               ; 5 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram                                                                                                                             ; cmsdk_fpga_sram          ; work         ;
;          |altsyncram:BRAM0_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;          |altsyncram:BRAM1_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;          |altsyncram:BRAM2_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;          |altsyncram:BRAM3_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;    |cmsdk_ahb_rom:u_ahb_rom|                                            ; 87 (0)              ; 58 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom                                                                                                                                                         ; cmsdk_ahb_rom            ; work         ;
;       |cmsdk_ahb_to_sram:u_ahb_to_sram|                                 ; 79 (79)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram                                                                                                                         ; cmsdk_ahb_to_sram        ; work         ;
;       |cmsdk_fpga_sram:u_fpga_rom|                                      ; 8 (0)               ; 5 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom                                                                                                                              ; cmsdk_fpga_sram          ; work         ;
;          |altsyncram:BRAM0_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;          |altsyncram:BRAM1_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;          |altsyncram:BRAM2_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;          |altsyncram:BRAM3_rtl_0|                                       ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;    |cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|                              ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl                                                                                                                                           ; cmsdk_mcu_clkctrl        ; work         ;
;    |cmsdk_mcu_pin_mux:u_pin_mux|                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_pin_mux:u_pin_mux                                                                                                                                                     ; cmsdk_mcu_pin_mux        ; work         ;
;    |cmsdk_mcu_system:u_cmsdk_mcu_system|                                ; 5498 (3)            ; 2340 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system                                                                                                                                             ; cmsdk_mcu_system         ; work         ;
;       |CORTEXM0INTEGRATION:u_cortexm0integration|                       ; 3388 (0)            ; 987 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration                                                                                                   ; CORTEXM0INTEGRATION      ; work         ;
;          |cortexm0ds_logic:u_logic|                                     ; 3388 (3388)         ; 987 (987)                 ; 0                 ; 2          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic                                                                          ; cortexm0ds_logic         ; work         ;
;       |cmsdk_ahb_cs_rom_table:u_system_rom_table|                       ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table                                                                                                   ; cmsdk_ahb_cs_rom_table   ; work         ;
;       |cmsdk_ahb_default_slave:u_ahb_default_slave_1|                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_default_slave:u_ahb_default_slave_1                                                                                               ; cmsdk_ahb_default_slave  ; work         ;
;       |cmsdk_ahb_gpio:u_ahb_gpio_0|                                     ; 198 (0)             ; 152 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0                                                                                                                 ; cmsdk_ahb_gpio           ; work         ;
;          |cmsdk_ahb_to_iop:u_ahb_to_gpio|                               ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio                                                                                  ; cmsdk_ahb_to_iop         ; work         ;
;          |cmsdk_iop_gpio:u_iop_gpio|                                    ; 197 (197)           ; 144 (144)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio                                                                                       ; cmsdk_iop_gpio           ; work         ;
;       |cmsdk_ahb_gpio:u_ahb_gpio_1|                                     ; 200 (0)             ; 157 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1                                                                                                                 ; cmsdk_ahb_gpio           ; work         ;
;          |cmsdk_ahb_to_iop:u_ahb_to_gpio|                               ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio                                                                                  ; cmsdk_ahb_to_iop         ; work         ;
;          |cmsdk_iop_gpio:u_iop_gpio|                                    ; 199 (199)           ; 147 (147)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio                                                                                       ; cmsdk_iop_gpio           ; work         ;
;       |cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|                     ; 245 (245)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus                                                                                                 ; cmsdk_ahb_slave_mux      ; work         ;
;       |cmsdk_apb_subsystem:u_apb_subsystem|                             ; 1372 (0)            ; 987 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem                                                                                                         ; cmsdk_apb_subsystem      ; work         ;
;          |cmsdk_ahb_to_apb:u_ahb_to_apb|                                ; 15 (15)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb                                                                           ; cmsdk_ahb_to_apb         ; work         ;
;          |cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2| ; 384 (104)           ; 277 (35)                  ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2                                            ; cmsdk_apb_dualtimers     ; work         ;
;             |cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|                ; 140 (140)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1 ; cmsdk_apb_dualtimers_frc ; work         ;
;             |cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|                ; 140 (140)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2 ; cmsdk_apb_dualtimers_frc ; work         ;
;          |cmsdk_apb_slave_mux:u_apb_slave_mux|                          ; 139 (139)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux                                                                     ; cmsdk_apb_slave_mux      ; work         ;
;          |cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|     ; 44 (44)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave                                                ; cmsdk_apb_test_slave     ; work         ;
;          |cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|                ; 104 (104)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0                                                           ; cmsdk_apb_timer          ; work         ;
;          |cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|                ; 108 (108)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1                                                           ; cmsdk_apb_timer          ; work         ;
;          |cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|                   ; 123 (123)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0                                                              ; cmsdk_apb_uart           ; work         ;
;          |cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|                   ; 114 (114)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1                                                              ; cmsdk_apb_uart           ; work         ;
;          |cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|                   ; 130 (130)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2                                                              ; cmsdk_apb_uart           ; work         ;
;          |cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|           ; 211 (38)            ; 114 (36)                  ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog                                                      ; cmsdk_apb_watchdog       ; work         ;
;             |cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|                 ; 173 (173)           ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc            ; cmsdk_apb_watchdog_frc   ; work         ;
;       |cmsdk_mcu_addr_decode:u_addr_decode|                             ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode                                                                                                         ; cmsdk_mcu_addr_decode    ; work         ;
;       |cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|                       ; 35 (35)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl                                                                                                   ; cmsdk_mcu_stclkctrl      ; work         ;
;       |cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|                           ; 25 (25)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl                                                                                                       ; cmsdk_mcu_sysctrl        ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|addr_q1[14,15]                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|addr_q1[14,15]                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nyhpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T0ipw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Woiax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Um1bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oi1bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ie1bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xkqpw6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[11]     ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[11] ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[10]     ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[10] ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[9]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[9]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[8]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[8]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[7]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[7]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[6]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[6]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[5]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[5]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[4]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[4]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOTRANS        ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOTRANS    ;
; cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|hrst_reg                                                                ; Merged with cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|prst_reg                                                            ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[3]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[3]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[2]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[2]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOSIZE[1]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOSIZE[1]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[1]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[1]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOSIZE[0]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOSIZE[0]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[0]      ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[0]  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOWRITE        ; Merged with cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOWRITE    ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xbopw6 ; Stuck at VCC due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hmbax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K7vpw6 ; Stuck at VCC due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ryfax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B7lpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nmfax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J0gax6 ; Stuck at VCC due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Okfax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pifax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Utqpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cjqpw6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qwfax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qufax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yzqpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D2rpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|I4rpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cfvpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ymwpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gwwpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C2ypw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gc1qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gl1qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ra2qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bp2qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L03qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P93qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nv3qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Va7ax6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bk7ax6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fj8ax6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ns8ax6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xx6bx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q89bx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Liabx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lhbbx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A6cbx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Drcbx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ahdbx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H0ebx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ojebx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Urgbx6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xvqpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M8ipw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jvkpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O1mpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T3opw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xxqpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qsfax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tb3qw6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gnqpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gpqpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nrqpw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dpwpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H4ypw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wc2qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gr2qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bt2qw6 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jl3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ym3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|No3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ksgax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tcjbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hdfax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eafax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fm7ax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H4bax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Krbax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Peeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Widax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dncax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ljcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K6gax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Opbax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Phcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tfcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xdcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lg9bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bccax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Facax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F7jbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J8cax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rz8bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M6cax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P4cax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Koabx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S2cax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V0cax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Knbbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yybax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bxbax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zodbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G8ebx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nnfbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tzgbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Evbax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Htbax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zdcbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cxcbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hjgax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q6fax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H8gax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tceax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U4fax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y2fax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C1fax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hi9bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gzeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kxeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B9jbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oveax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N19bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rteax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ureax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hqabx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xpeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Aoeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hpbbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dmeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gkeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wqdbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Daebx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kpfbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q1hbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jieax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mgeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wfcbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zycbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Elgax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xaeax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eagax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ahdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B9eax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F7eax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J5eax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dk9bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N3eax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R1eax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xajbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vzdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J39bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yxdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bwdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Esabx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eudax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hsdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Erbbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kqdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nodax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tsdbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Acebx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hrfbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N3hbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qmdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tkdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Thcbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W0dbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bngax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Efdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bcgax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hlcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Iddax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mbdax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q9dax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zl9bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U7dax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y5dax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C4dax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F59bx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F2dax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|I0dax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Buabx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lycax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Owcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Btbbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rucax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uscax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qudbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xdebx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Etfbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K5hbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xqcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Apcax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qjcbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T2dbx6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yogax6 ; Lost fanout                                                                                                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cq3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zx8ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vz8ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R19ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Naaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kcaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Heaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Egaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Biaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yjaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vlaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rnaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Npaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jraax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ftaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xwaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tyaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P0bax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L2bax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X5bax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P9bax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lbbax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hdbax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zgbax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vibax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sbfax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q2gax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N4gax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ydgax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nfgax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Khgax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vqgax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dugax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xv8bx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ux8bx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B79bx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tc9bx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pe9bx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qkabx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nmabx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yvabx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qjbbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nlbbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yubbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Facbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cccbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nlcbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Itcbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fvcbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q4dbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fldbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cndbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nwdbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M4ebx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J6ebx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ufebx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tjfbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qlfbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bvfbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zvgbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wxgbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H7hbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wahbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tchbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q2ibx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N3jbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J5jbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ad7ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kl8ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Su8ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N39ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J59ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G79ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D99ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ab9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xc9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ue9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rg9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oi9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lk9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Im9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fo9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bq9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xr9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tt9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pv9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lx9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hz9ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D1aax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z2aax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W4aax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T6aax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q8aax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bvaax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T7bax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dfbax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tikbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pkkbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jvvpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pexpw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M8fax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ke1qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yf1qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nd3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bf3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pg3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xn7ax6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vn9bx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vj3qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P23qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qehbx6 ; Stuck at GND due to stuck port data_in                                                                                ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Le2qw6 ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 325                                                                       ;                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                         ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------+
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nyhpw6 ; Stuck at GND                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T0ipw6, ;
;                                                                                                               ; due to stuck port data_in      ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xkqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ryfax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nmfax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J0gax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Utqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cjqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qwfax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qufax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yzqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D2rpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|I4rpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cfvpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ymwpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gwwpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C2ypw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gc1qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gl1qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ra2qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bp2qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L03qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P93qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nv3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Va7ax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bk7ax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fj8ax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ns8ax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xx6bx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q89bx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Liabx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lhbbx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A6cbx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Drcbx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ahdbx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H0ebx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ojebx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Urgbx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xvqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M8ipw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jvkpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O1mpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T3opw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xxqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qsfax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gnqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gpqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nrqpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dpwpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H4ypw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wc2qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jl3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ym3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|No3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ksgax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dugax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ke1qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yf1qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nd3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bf3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pg3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xn7ax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vn9bx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vj3qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P23qw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qehbx6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Le2qw6  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gr2qw6 ; Stuck at GND                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hdfax6, ;
;                                                                                                               ; due to stuck port clock_enable ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eafax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Krbax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Peeax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ljcax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K6gax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Q6fax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jvvpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pexpw6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M8fax6  ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tcjbx6 ; Stuck at GND                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dncax6, ;
;                                                                                                               ; due to stuck port data_in      ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Efdax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bcgax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hlcax6, ;
;                                                                                                               ;                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Iddax6  ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2461  ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 1697  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1692  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_default_slave:u_ahb_default_slave_1|resp_state[0]                                                                                            ; 2       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P5vpw6                                                                              ; 129     ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pcrpw6                                                                              ; 41      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eliax6                                                                              ; 40      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fnnpw6                                                                              ; 11      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_txd                                                                 ; 1       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txd                                                                 ; 1       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_txd                                                                 ; 1       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hgrpw6                                                                              ; 28      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dxvpw6                                                                              ; 66      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U9ypw6                                                                              ; 55      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Skjax6                                                                              ; 61      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W4jax6                                                                              ; 37      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N4kax6                                                                              ; 43      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jgxpw6                                                                              ; 17      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jckax6                                                                              ; 22      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lerpw6                                                                              ; 13      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L6lax6                                                                              ; 9       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J0iax6                                                                              ; 7       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lqjpw6                                                                              ; 5       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Awupw6                                                                              ; 5       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A32qw6                                                                              ; 5       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D12qw6                                                                              ; 5       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rwhax6                                                                              ; 7       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jxgax6                                                                              ; 1       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sojax6                                                                              ; 65      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ssjax6                                                                              ; 60      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rwjax6                                                                              ; 55      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P0kax6                                                                              ; 60      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S7mpw6                                                                              ; 15      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Irmpw6                                                                              ; 13      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wfspw6                                                                              ; 15      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P14qw6                                                                              ; 54      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wkipw6                                                                              ; 22      ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|reg_remap                                                                                                        ; 1       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|ctrl_75[5] ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|ctrl_75[5] ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bfjpw6                                                                              ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F26bx6                                                                              ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Arnpw6                                                                              ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pzkpw6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nyhax6                                                                              ; 8       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sz3qw6                                                                              ; 2       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tajax6                                                                              ; 1       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L4lax6                                                                              ; 2       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fahax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zdhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wfhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nxabx6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|I8hax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cchax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O4hax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L6hax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C37ax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U0hax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R2hax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Thhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cq7bx6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qjhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nlhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Knhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hphax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J06bx6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mw5bx6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P7bbx6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vuhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Equpw6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Drhax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zshax6                                                                              ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[0]          ; 4       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[3]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[2]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[1]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[5]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[4]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[10]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[15]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[14]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[13]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[12]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[11]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[7]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[6]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[9]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[8]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[0]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[3]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[2]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[1]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[4]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[10]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[7]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[6]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[5]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[9]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[8]          ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[15]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[14]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[13]         ; 3       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[12]         ; 3       ;
; Total number of inverted registers = 216*                                                                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                ;
+--------------------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                    ; Type ;
+--------------------------------------------------------------------+-----------------------------------------------------------------+------+
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|addr_q1[0..13] ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|BRAM3_rtl_0 ; RAM  ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|addr_q1[0..13]  ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|BRAM3_rtl_0  ; RAM  ;
+--------------------------------------------------------------------+-----------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|read_mux_byte0_reg[7]                                                        ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|read_mux_byte0_reg[6]                                                        ;
; 9:1                ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|read_mux_byte0_reg[3]                                                        ;
; 12:1               ; 24 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|i_prdata[16]                                                         ;
; 147:1              ; 24 bits   ; 2352 LEs      ; 96 LEs               ; 2256 LEs               ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|i_prdata[19]                                               ;
; 148:1              ; 6 bits    ; 588 LEs       ; 120 LEs              ; 468 LEs                ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|i_prdata[7]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[19]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[10]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[4]                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[26]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[17]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[10]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[1]                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|HRDATA[24]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|prdata_next                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft0                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft0                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft0                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft0                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft1                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft1                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft1                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|ShiftLeft1                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|read_mux_le[4]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|read_mux_le[1]                                                                                                        ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|prdata_next                                                          ;
; 20:1               ; 8 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|Mux26                                                                                                 ;
; 20:1               ; 8 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|Mux25                                                                                                 ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|Mux32                                                                                                 ;
; 21:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|Mux28                                                                                                 ;
; 21:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|Mux34                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|read_mux_byte0_reg[4]                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|read_mux_byte0_reg[2]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|read_mux_byte0_reg[0]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[0]                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|PRDATA[15]                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|PRDATA[12]                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|PRDATA[12]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|PRDATA[16]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|PRDATA[1]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|PRDATA[5]                                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|PRDATA[31]                                                                ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|PRDATA[24]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|reg_wait_counter[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|prescale_cnt[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|prescale_cnt[3] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[6]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[10]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[26]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[22]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[13]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[5]                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[1]                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[3]                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[31]              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[1]                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cmsdk_mcu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; BE             ; 0     ; Signed Integer                                   ;
; BKPT           ; 4     ; Signed Integer                                   ;
; DBG            ; 1     ; Signed Integer                                   ;
; NUMIRQ         ; 32    ; Signed Integer                                   ;
; SMUL           ; 0     ; Signed Integer                                   ;
; SYST           ; 1     ; Signed Integer                                   ;
; WIC            ; 0     ; Signed Integer                                   ;
; WICLINES       ; 34    ; Signed Integer                                   ;
; WPT            ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; CLKGATE_PRESENT ; 0     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system ;
+----------------------+----------------------------------+------------------------+
; Parameter Name       ; Value                            ; Type                   ;
+----------------------+----------------------------------+------------------------+
; BASEADDR_GPIO0       ; 01000000000000010000000000000000 ; Unsigned Binary        ;
; BASEADDR_GPIO1       ; 01000000000000010001000000000000 ; Unsigned Binary        ;
; BE                   ; 0                                ; Signed Integer         ;
; BKPT                 ; 4                                ; Signed Integer         ;
; DBG                  ; 1                                ; Signed Integer         ;
; NUMIRQ               ; 32                               ; Signed Integer         ;
; SMUL                 ; 0                                ; Signed Integer         ;
; SYST                 ; 1                                ; Signed Integer         ;
; WIC                  ; 0                                ; Signed Integer         ;
; WICLINES             ; 34                               ; Signed Integer         ;
; WPT                  ; 2                                ; Signed Integer         ;
; BASEADDR_SYSROMTABLE ; 11110000000000000000000000000000 ; Unsigned Binary        ;
+----------------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode ;
+----------------------+----------------------------------+------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                       ;
+----------------------+----------------------------------+------------------------------------------------------------+
; BASEADDR_GPIO0       ; 01000000000000010000000000000000 ; Unsigned Binary                                            ;
; BASEADDR_GPIO1       ; 01000000000000010001000000000000 ; Unsigned Binary                                            ;
; BOOT_LOADER_PRESENT  ; 0                                ; Unsigned Binary                                            ;
; BASEADDR_SYSROMTABLE ; 11110000000000000000000000000000 ; Unsigned Binary                                            ;
+----------------------+----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT1_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT2_ENABLE   ; 0     ; Signed Integer                                                                                      ;
; PORT3_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT4_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT5_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT6_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT7_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT8_ENABLE   ; 1     ; Signed Integer                                                                                      ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                                                                      ;
; DW             ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table ;
+-----------------+----------------------------------+-----------------------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                                  ;
+-----------------+----------------------------------+-----------------------------------------------------------------------+
; BASE            ; 11110000000000000000000000000000 ; Unsigned Binary                                                       ;
; JEPID           ; 0000000                          ; Unsigned Binary                                                       ;
; JEPCONTINUATION ; 0000                             ; Unsigned Binary                                                       ;
; PARTNUMBER      ; 000000000000                     ; Unsigned Binary                                                       ;
; REVISION        ; 0000                             ; Unsigned Binary                                                       ;
; ENTRY0BASEADDR  ; 11100000000011111111000000000000 ; Unsigned Binary                                                       ;
; ENTRY0PRESENT   ; 1                                ; Unsigned Binary                                                       ;
; ENTRY1BASEADDR  ; 11110000001000000000000000000000 ; Unsigned Binary                                                       ;
; ENTRY1PRESENT   ; 0                                ; Signed Integer                                                        ;
; ENTRY2BASEADDR  ; 00000000000000000000000000000000 ; Unsigned Binary                                                       ;
; ENTRY2PRESENT   ; 0                                ; Unsigned Binary                                                       ;
; ENTRY3BASEADDR  ; 00000000000000000000000000000000 ; Unsigned Binary                                                       ;
; ENTRY3PRESENT   ; 0                                ; Unsigned Binary                                                       ;
+-----------------+----------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; BE             ; 0     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0 ;
+------------------------+------------------+------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                             ;
+------------------------+------------------+------------------------------------------------------------------+
; ALTERNATE_FUNC_MASK    ; 0000000000000000 ; Unsigned Binary                                                  ;
; ALTERNATE_FUNC_DEFAULT ; 0000000000000000 ; Unsigned Binary                                                  ;
; BE                     ; 0                ; Signed Integer                                                   ;
+------------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio ;
+------------------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                                                       ;
+------------------------+------------------+--------------------------------------------------------------------------------------------+
; ALTERNATE_FUNC_MASK    ; 0000000000000000 ; Unsigned Binary                                                                            ;
; ALTERNATE_FUNC_DEFAULT ; 0000000000000000 ; Unsigned Binary                                                                            ;
; BE                     ; 0                ; Signed Integer                                                                             ;
+------------------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1 ;
+------------------------+------------------+------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                             ;
+------------------------+------------------+------------------------------------------------------------------+
; ALTERNATE_FUNC_MASK    ; 0000000000101010 ; Unsigned Binary                                                  ;
; ALTERNATE_FUNC_DEFAULT ; 0000000000000000 ; Unsigned Binary                                                  ;
; BE                     ; 0                ; Signed Integer                                                   ;
+------------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio ;
+------------------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                                                       ;
+------------------------+------------------+--------------------------------------------------------------------------------------------+
; ALTERNATE_FUNC_MASK    ; 0000000000101010 ; Unsigned Binary                                                                            ;
; ALTERNATE_FUNC_DEFAULT ; 0000000000000000 ; Unsigned Binary                                                                            ;
; BE                     ; 0                ; Signed Integer                                                                             ;
+------------------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem ;
+--------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                              ;
+--------------------------+-------+-----------------------------------------------------------------------------------+
; APB_EXT_PORT12_ENABLE    ; 0     ; Signed Integer                                                                    ;
; APB_EXT_PORT13_ENABLE    ; 0     ; Signed Integer                                                                    ;
; APB_EXT_PORT14_ENABLE    ; 0     ; Signed Integer                                                                    ;
; APB_EXT_PORT15_ENABLE    ; 0     ; Signed Integer                                                                    ;
; INCLUDE_IRQ_SYNCHRONIZER ; 0     ; Signed Integer                                                                    ;
; INCLUDE_APB_TEST_SLAVE   ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_TIMER0       ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_TIMER1       ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_DUALTIMER0   ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_UART0        ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_UART1        ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_UART2        ; 1     ; Signed Integer                                                                    ;
; INCLUDE_APB_WATCHDOG     ; 1     ; Signed Integer                                                                    ;
; BE                       ; 0     ; Signed Integer                                                                    ;
+--------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADDRWIDTH      ; 16    ; Signed Integer                                                                                                            ;
; REGISTER_RDATA ; 1     ; Signed Integer                                                                                                            ;
; REGISTER_WDATA ; 0     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT1_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT2_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT3_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; PORT4_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT5_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT6_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; PORT8_ENABLE   ; 1     ; Signed Integer                                                                                                                  ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; PORT10_ENABLE  ; 0     ; Signed Integer                                                                                                                  ;
; PORT11_ENABLE  ; 1     ; Signed Integer                                                                                                                  ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                                                                                                  ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                                                                                                  ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                                                                                                  ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl ;
+----------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                   ;
+----------------+----------------------------------+------------------------------------------------------------------------+
; DIV_RATIO      ; 000000001111101000               ; Unsigned Binary                                                        ;
; DIVIDER_RELOAD ; 00000000000000000000000111110011 ; Unsigned Binary                                                        ;
+----------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_rom:u_ahb_rom ;
+----------------+-----------+-----------------------------------------+
; Parameter Name ; Value     ; Type                                    ;
+----------------+-----------+-----------------------------------------+
; MEM_TYPE       ; 2         ; Signed Integer                          ;
; AW             ; 16        ; Signed Integer                          ;
; filename       ; image.hex ; String                                  ;
; WS_N           ; 0         ; Signed Integer                          ;
; WS_S           ; 0         ; Signed Integer                          ;
; BE             ; 0         ; Signed Integer                          ;
+----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; AW             ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom ;
+----------------+-----------+--------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                               ;
+----------------+-----------+--------------------------------------------------------------------+
; AW             ; 16        ; Signed Integer                                                     ;
; MEMFILE        ; image.hex ; String                                                             ;
+----------------+-----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_ram:u_ahb_ram ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; MEM_TYPE       ; 2     ; Signed Integer                              ;
; AW             ; 16    ; Signed Integer                              ;
; filename       ;       ; String                                      ;
; WS_N           ; 0     ; Signed Integer                              ;
; WS_S           ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; AW             ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram ;
+----------------+-----------+---------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                ;
+----------------+-----------+---------------------------------------------------------------------+
; AW             ; 16        ; Signed Integer                                                      ;
; MEMFILE        ; image.hex ; String                                                              ;
+----------------+-----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5pa1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                          ;
; Entity Instance                           ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram"                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "ADDR[15..14]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom"                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "ADDR[15..14]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                 ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; WDOGCLKEN ; Input ; Info     ; Stuck at VCC                                                                                                            ;
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; TIMCLKEN1 ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; TIMCLKEN2 ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; TIMINT1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; TIMINT2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; PREADY2   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; PSLVERR2  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSEL3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; PREADY3   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; PRDATA3   ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSLVERR3  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSEL7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; PREADY7   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PREADY8   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSEL9     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; PREADY9   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSEL10    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; PREADY10  ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; PRDATA10  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+
; PPROT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem"                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; PADDR         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PWRITE        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PWDATA        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PENABLE       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ext12_psel    ; Output ; Info     ; Explicitly unconnected                                                              ;
; ext13_psel    ; Output ; Info     ; Explicitly unconnected                                                              ;
; ext14_psel    ; Output ; Info     ; Explicitly unconnected                                                              ;
; ext15_psel    ; Output ; Info     ; Explicitly unconnected                                                              ;
; ext12_prdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext12_pready  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ext12_pslverr ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext13_prdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext13_pready  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ext13_pslverr ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext14_prdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext14_pready  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ext14_pslverr ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext15_prdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext15_pready  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ext15_pslverr ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                ;
; GPIOINT   ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0" ;
+-----------+-------+----------+--------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                      ;
+-----------+-------+----------+--------------------------------------------------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                 ;
+-----------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table" ;
+-----------+-------+----------+----------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                    ;
+-----------+-------+----------+----------------------------------------------------------------------------+
; ECOREVNUM ; Input ; Info     ; Stuck at GND                                                               ;
+-----------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus" ;
+------------+-------+----------+-----------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                     ;
+------------+-------+----------+-----------------------------------------------------------------------------+
; HRDATA3    ; Input ; Info     ; Stuck at GND                                                                ;
; HREADYOUT9 ; Input ; Info     ; Stuck at GND                                                                ;
; HRESP9     ; Input ; Info     ; Stuck at GND                                                                ;
; HRDATA9    ; Input ; Info     ; Stuck at GND                                                                ;
+------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; hselram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hselsfr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; vis_r0_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r1_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r2_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r3_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r4_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r5_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r6_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r7_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r8_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r9_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r10_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r11_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r12_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_msp_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_psp_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_r14_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_pc_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_apsr_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_tbit_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_ipsr_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_control_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vis_primask_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; HMASTER       ; Output ; Info     ; Explicitly unconnected                                                              ;
; CODENSEQ      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CODEHINTDE    ; Output ; Info     ; Explicitly unconnected                                                              ;
; SPECHTRANS    ; Output ; Info     ; Explicitly unconnected                                                              ;
; DBGRESTART    ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGRESTARTED  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EDBGRQ        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HALTED        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IRQ[14..13]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; TXEV          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RXEV          ; Input  ; Info     ; Stuck at GND                                                                        ;
; IRQLATENCY    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ECOREVNUM     ; Input  ; Info     ; Stuck at GND                                                                        ;
; GATEHCLK      ; Output ; Info     ; Explicitly unconnected                                                              ;
; WAKEUP        ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICSENSE      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SLEEPHOLDREQn ; Input  ; Info     ; Stuck at VCC                                                                        ;
; SLEEPHOLDACKn ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICENREQ      ; Input  ; Info     ; Stuck at GND                                                                        ;
; WICENACK      ; Output ; Info     ; Explicitly unconnected                                                              ;
; CDBGPWRUPREQ  ; Output ; Info     ; Explicitly unconnected                                                              ;
; CDBGPWRUPACK  ; Input  ; Info     ; Stuck at GND                                                                        ;
; SE            ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTBYPASS     ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_system:u_cmsdk_mcu_system"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; HADDR[31..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; boot_hsel      ; Output ; Info     ; Explicitly unconnected                                                              ;
; boot_hreadyout ; Input  ; Info     ; Stuck at GND                                                                        ;
; boot_hrdata    ; Input  ; Info     ; Stuck at GND                                                                        ;
; boot_hresp     ; Input  ; Info     ; Stuck at GND                                                                        ;
; PMUENABLE      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DFTSE          ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl" ;
+-------------+-------+----------+----------------------------------+
; Port        ; Type  ; Severity ; Details                          ;
+-------------+-------+----------+----------------------------------+
; DBGRESETREQ ; Input ; Info     ; Stuck at GND                     ;
+-------------+-------+----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2461                        ;
;     CLR               ; 593                         ;
;     CLR SCLR          ; 32                          ;
;     CLR SCLR SLD      ; 24                          ;
;     ENA               ; 644                         ;
;     ENA CLR           ; 955                         ;
;     ENA CLR SCLR      ; 37                          ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 48                          ;
;     plain             ; 120                         ;
; arriav_io_obuf        ; 33                          ;
; arriav_lcell_comb     ; 5683                        ;
;     arith             ; 382                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 323                         ;
;         2 data inputs ; 25                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 52                          ;
;         7 data inputs ; 52                          ;
;     normal            ; 5249                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 239                         ;
;         2 data inputs ; 491                         ;
;         3 data inputs ; 555                         ;
;         4 data inputs ; 1241                        ;
;         5 data inputs ; 1476                        ;
;         6 data inputs ; 1246                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 40                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 7.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Sep 12 14:45:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmsdk_mcu -c cmsdk_mcu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/fpga_options_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_ahb_slave_mux File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cortexm0integration.v
    Info (12023): Found entity 1: CORTEXM0INTEGRATION File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cortexm0ds_logic.v
    Info (12023): Found entity 1: cortexm0ds_logic File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_memory_models_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/tb_cmsdk_mcu.v
    Info (12023): Found entity 1: tb_cmsdk_mcu File: D:/Project/FPGA/project/20190912DSM0/code/tb_cmsdk_mcu.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_uart_capture.v
    Info (12023): Found entity 1: cmsdk_uart_capture File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_uart_capture.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_system.v
    Info (12023): Found entity 1: cmsdk_mcu_system File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_sysctrl.v
    Info (12023): Found entity 1: cmsdk_mcu_sysctrl File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_sysctrl.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_stclkctrl.v
    Info (12023): Found entity 1: cmsdk_mcu_stclkctrl File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_pin_mux.v
    Info (12023): Found entity 1: cmsdk_mcu_pin_mux File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_clkctrl.v
    Info (12023): Found entity 1: cmsdk_mcu_clkctrl File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_addr_decode.v
    Info (12023): Found entity 1: cmsdk_mcu_addr_decode File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_addr_decode.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu.v
    Info (12023): Found entity 1: cmsdk_mcu File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_clkreset.v
    Info (12023): Found entity 1: cmsdk_clkreset File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_clkreset.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_cs_rom_table.v
    Info (12023): Found entity 1: cmsdk_ahb_cs_rom_table File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v
    Info (12023): Found entity 1: cmsdk_ahb_default_slave File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v
    Info (12023): Found entity 1: cmsdk_ahb_to_iop File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v
    Info (12023): Found entity 1: cmsdk_ahb_gpio File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v
    Info (12023): Found entity 1: cmsdk_irq_sync File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v
    Info (12023): Found entity 1: cmsdk_apb_test_slave File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v
    Info (12023): Found entity 1: cmsdk_apb_subsystem_m0ds File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v
    Info (12023): Found entity 1: cmsdk_apb_subsystem File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_sram256x16.v
    Info (12023): Found entity 1: cmsdk_sram256x16 File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_sram256x16.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_rom.v
    Info (12023): Found entity 1: cmsdk_ahb_rom File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram_beh.v
    Info (12023): Found entity 1: cmsdk_ahb_ram_beh File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram_beh.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram.v
    Info (12023): Found entity 1: cmsdk_ahb_ram File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v
    Info (12023): Found entity 1: cmsdk_iop_gpio File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_apb_slave_mux File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v
    Info (12023): Found entity 1: cmsdk_apb_timer File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v
    Info (12023): Found entity 1: cmsdk_apb_dualtimers_frc File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v
    Info (12023): Found entity 1: cmsdk_apb_dualtimers File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v
    Info (12023): Found entity 1: cmsdk_apb_watchdog_frc File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v Line: 33
Info (12021): Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v
    Info (12023): Found entity 1: cmsdk_apb_watchdog File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v
    Info (12023): Found entity 1: cmsdk_apb_uart File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12127): Elaborating entity "cmsdk_mcu" for the top level hierarchy
Info (12128): Elaborating entity "cmsdk_mcu_clkctrl" for hierarchy "cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at cmsdk_mcu_clkctrl.v(70): object "i_pclkgen" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v Line: 70
Info (12128): Elaborating entity "cmsdk_mcu_system" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at cmsdk_mcu_system.v(186): object "sys_hmaster" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at cmsdk_mcu_system.v(234): object "sys_hmaster_i" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 234
Warning (10036): Verilog HDL or VHDL warning at cmsdk_mcu_system.v(256): object "IOMATCH" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 256
Warning (10036): Verilog HDL or VHDL warning at cmsdk_mcu_system.v(257): object "IORDATA" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 257
Info (12128): Elaborating entity "CORTEXM0INTEGRATION" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 373
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(117): object "cm0_msp" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(118): object "cm0_psp" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(120): object "cm0_pc" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 120
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(121): object "cm0_xpsr" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(122): object "cm0_control" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(123): object "cm0_primask" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 123
Info (12128): Elaborating entity "cortexm0ds_logic" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic" File: D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "K5epw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "H6epw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "E7epw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "B8epw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "Y8epw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "V9epw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Saepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Pbepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Mcepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Jdepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Heepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Ffepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Dgepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Bhepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Zhepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Xiepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Vjepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Tkepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Rlepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Pmepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Nnepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Loepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Jpepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Hqepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Frepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Dsepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Btepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Ztepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Xuepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Vvepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Twepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Rxepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Pyepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Nzepw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "L0fpw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "J1fpw6" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 1520
Warning (10230): Verilog HDL assignment warning at cortexm0ds_logic.v(3109): truncated value with size 33 to match size of target (10) File: D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v Line: 3109
Info (12128): Elaborating entity "cmsdk_mcu_addr_decode" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 452
Info (12128): Elaborating entity "cmsdk_ahb_slave_mux" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 517
Info (12128): Elaborating entity "cmsdk_ahb_default_slave" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_default_slave:u_ahb_default_slave_1" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 528
Info (12128): Elaborating entity "cmsdk_ahb_cs_rom_table" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 565
Warning (10036): Verilog HDL or VHDL warning at cmsdk_ahb_cs_rom_table.v(172): object "unused" assigned a value but never read File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v Line: 172
Info (12128): Elaborating entity "cmsdk_mcu_sysctrl" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 600
Info (12128): Elaborating entity "cmsdk_ahb_gpio" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 635
Info (12128): Elaborating entity "cmsdk_ahb_to_iop" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v Line: 111
Info (12128): Elaborating entity "cmsdk_iop_gpio" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v Line: 142
Info (12128): Elaborating entity "cmsdk_ahb_gpio" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 669
Info (12128): Elaborating entity "cmsdk_iop_gpio" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v Line: 142
Info (12128): Elaborating entity "cmsdk_apb_subsystem" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 769
Info (12128): Elaborating entity "cmsdk_ahb_to_apb" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 338
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 449
Info (12128): Elaborating entity "cmsdk_apb_timer" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 475
Info (12128): Elaborating entity "cmsdk_apb_dualtimers" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 540
Info (12128): Elaborating entity "cmsdk_apb_dualtimers_frc" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v Line: 305
Info (12128): Elaborating entity "cmsdk_apb_watchdog" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 580
Info (12128): Elaborating entity "cmsdk_apb_watchdog_frc" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v Line: 329
Info (12128): Elaborating entity "cmsdk_apb_uart" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 625
Info (12128): Elaborating entity "cmsdk_apb_test_slave" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v Line: 748
Info (12128): Elaborating entity "cmsdk_mcu_stclkctrl" for hierarchy "cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v Line: 808
Warning (10230): Verilog HDL assignment warning at cmsdk_mcu_stclkctrl.v(52): truncated value with size 32 to match size of target (18) File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v Line: 52
Info (12128): Elaborating entity "cmsdk_ahb_rom" for hierarchy "cmsdk_ahb_rom:u_ahb_rom" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 336
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v Line: 153
Info (12128): Elaborating entity "cmsdk_fpga_sram" for hierarchy "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v Line: 180
Info (12128): Elaborating entity "cmsdk_ahb_ram" for hierarchy "cmsdk_ahb_ram:u_ahb_ram" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 360
Info (12128): Elaborating entity "cmsdk_mcu_pin_mux" for hierarchy "cmsdk_mcu_pin_mux:u_pin_mux" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 413
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|BRAM0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|BRAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|BRAM2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|BRAM3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|BRAM0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|BRAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|BRAM2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|BRAM3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0"
Info (12133): Instantiated megafunction "cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pa1.tdf
    Info (12023): Found entity 1: altsyncram_5pa1 File: D:/Project/FPGA/project/20190912DSM0/prj/db/altsyncram_5pa1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: D:/Project/FPGA/project/20190912DSM0/prj/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: D:/Project/FPGA/project/20190912DSM0/prj/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: D:/Project/FPGA/project/20190912DSM0/prj/db/mux_lfb.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13030): Reduced the following open-drain buffers that are fed by GND
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "cmsdk_mcu_pin_mux:u_pin_mux|TDO" to the output pin "TDO" to GND File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v Line: 79
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TDO" is stuck at GND File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 56
Info (286030): Timing-Driven Synthesis is running
Info (17049): 134 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "nTRST" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 54
    Warning (15610): No output dependent on input pin "TDI" File: D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v Line: 55
Info (21057): Implemented 7095 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 6925 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Thu Sep 12 14:45:56 2019
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.map.smsg.


