Timing Violation Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Jul 20 06:16:18 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              4.112
  Slack (ns):              0.845
  Arrival (ns):           14.134
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              4.083
  Slack (ns):              0.873
  Arrival (ns):           14.106
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 3
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43]:EN
  Delay (ns):              3.631
  Slack (ns):              0.903
  Arrival (ns):           13.908
  Required (ns):          14.811
  Operating Conditions: slow_lv_ht

Path 4
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46]:EN
  Delay (ns):              3.622
  Slack (ns):              0.904
  Arrival (ns):           13.899
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 5
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[49]:EN
  Delay (ns):              3.621
  Slack (ns):              0.905
  Arrival (ns):           13.898
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 6
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48]:EN
  Delay (ns):              3.622
  Slack (ns):              0.905
  Arrival (ns):           13.899
  Required (ns):          14.804
  Operating Conditions: slow_lv_ht

Path 7
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47]:EN
  Delay (ns):              3.622
  Slack (ns):              0.905
  Arrival (ns):           13.899
  Required (ns):          14.804
  Operating Conditions: slow_lv_ht

Path 8
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[55]:EN
  Delay (ns):              3.621
  Slack (ns):              0.906
  Arrival (ns):           13.898
  Required (ns):          14.804
  Operating Conditions: slow_lv_ht

Path 9
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.045
  Slack (ns):              0.912
  Arrival (ns):           14.067
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 10
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              4.037
  Slack (ns):              0.920
  Arrival (ns):           14.059
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 11
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              4.056
  Slack (ns):              0.935
  Arrival (ns):           14.079
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 12
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.016
  Slack (ns):              0.940
  Arrival (ns):           14.039
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 13
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              4.049
  Slack (ns):              0.943
  Arrival (ns):           14.071
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 14
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              4.045
  Slack (ns):              0.946
  Arrival (ns):           14.068
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 15
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41]:EN
  Delay (ns):              3.586
  Slack (ns):              0.947
  Arrival (ns):           13.863
  Required (ns):          14.810
  Operating Conditions: slow_lv_ht

Path 16
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37]:EN
  Delay (ns):              3.585
  Slack (ns):              0.947
  Arrival (ns):           13.862
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 17
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35]:EN
  Delay (ns):              3.585
  Slack (ns):              0.948
  Arrival (ns):           13.862
  Required (ns):          14.810
  Operating Conditions: slow_lv_ht

Path 18
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42]:EN
  Delay (ns):              3.570
  Slack (ns):              0.962
  Arrival (ns):           13.847
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 19
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.993
  Slack (ns):              0.963
  Arrival (ns):           14.016
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 20
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.951
  Slack (ns):              0.969
  Arrival (ns):           13.974
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 21
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              4.020
  Slack (ns):              0.971
  Arrival (ns):           14.043
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 22
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.982
  Slack (ns):              0.974
  Arrival (ns):           14.005
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 23
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.970
  Slack (ns):              0.987
  Arrival (ns):           13.992
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 24
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43]:EN
  Delay (ns):              3.541
  Slack (ns):              0.994
  Arrival (ns):           13.818
  Required (ns):          14.812
  Operating Conditions: slow_lv_ht

Path 25
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.913
  Slack (ns):              1.006
  Arrival (ns):           13.936
  Required (ns):          14.942
  Operating Conditions: slow_lv_ht

Path 26
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.989
  Slack (ns):              1.011
  Arrival (ns):           14.012
  Required (ns):          15.023
  Operating Conditions: slow_lv_ht

Path 27
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.978
  Slack (ns):              1.013
  Arrival (ns):           14.001
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 28
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42]:EN
  Delay (ns):              3.515
  Slack (ns):              1.018
  Arrival (ns):           13.792
  Required (ns):          14.810
  Operating Conditions: slow_lv_ht

Path 29
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.938
  Slack (ns):              1.018
  Arrival (ns):           13.961
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 30
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.974
  Slack (ns):              1.018
  Arrival (ns):           13.996
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 31
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[36]:EN
  Delay (ns):              3.523
  Slack (ns):              1.019
  Arrival (ns):           13.800
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 32
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[40]:EN
  Delay (ns):              3.522
  Slack (ns):              1.020
  Arrival (ns):           13.799
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 33
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38]:EN
  Delay (ns):              3.522
  Slack (ns):              1.020
  Arrival (ns):           13.799
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 34
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[34]:EN
  Delay (ns):              3.522
  Slack (ns):              1.020
  Arrival (ns):           13.799
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 35
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.931
  Slack (ns):              1.025
  Arrival (ns):           13.954
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 36
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.969
  Slack (ns):              1.031
  Arrival (ns):           13.992
  Required (ns):          15.023
  Operating Conditions: slow_lv_ht

Path 37
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.969
  Slack (ns):              1.031
  Arrival (ns):           13.991
  Required (ns):          15.022
  Operating Conditions: slow_lv_ht

Path 38
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37]:EN
  Delay (ns):              3.500
  Slack (ns):              1.032
  Arrival (ns):           13.777
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 39
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35]:EN
  Delay (ns):              3.500
  Slack (ns):              1.032
  Arrival (ns):           13.777
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 40
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41]:EN
  Delay (ns):              3.500
  Slack (ns):              1.033
  Arrival (ns):           13.777
  Required (ns):          14.810
  Operating Conditions: slow_lv_ht

Path 41
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44]:EN
  Delay (ns):              3.505
  Slack (ns):              1.037
  Arrival (ns):           13.782
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 42
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[39]:EN
  Delay (ns):              3.505
  Slack (ns):              1.037
  Arrival (ns):           13.782
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 43
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.914
  Slack (ns):              1.043
  Arrival (ns):           13.936
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 44
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.913
  Slack (ns):              1.043
  Arrival (ns):           13.936
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.906
  Slack (ns):              1.050
  Arrival (ns):           13.929
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 46
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.940
  Slack (ns):              1.051
  Arrival (ns):           13.963
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 47
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.905
  Slack (ns):              1.051
  Arrival (ns):           13.928
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 48
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.902
  Slack (ns):              1.054
  Arrival (ns):           13.925
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 49
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.938
  Slack (ns):              1.054
  Arrival (ns):           13.960
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 50
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.937
  Slack (ns):              1.055
  Arrival (ns):           13.959
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 51
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:D
  Delay (ns):              3.803
  Slack (ns):              1.060
  Arrival (ns):           13.825
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 52
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.885
  Slack (ns):              1.071
  Arrival (ns):           13.908
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 53
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.902
  Slack (ns):              1.074
  Arrival (ns):           13.891
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 54
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.882
  Slack (ns):              1.074
  Arrival (ns):           13.905
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 55
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.881
  Slack (ns):              1.075
  Arrival (ns):           13.904
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 56
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.843
  Slack (ns):              1.077
  Arrival (ns):           13.835
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 57
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.909
  Slack (ns):              1.082
  Arrival (ns):           13.932
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 58
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.871
  Slack (ns):              1.085
  Arrival (ns):           13.894
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 59
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.871
  Slack (ns):              1.085
  Arrival (ns):           13.894
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 60
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.870
  Slack (ns):              1.086
  Arrival (ns):           13.893
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 61
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.837
  Slack (ns):              1.086
  Arrival (ns):           13.857
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 62
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:D
  Delay (ns):              3.774
  Slack (ns):              1.088
  Arrival (ns):           13.797
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 63
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.902
  Slack (ns):              1.089
  Arrival (ns):           13.925
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 64
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.908
  Slack (ns):              1.092
  Arrival (ns):           13.931
  Required (ns):          15.023
  Operating Conditions: slow_lv_ht

Path 65
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.864
  Slack (ns):              1.092
  Arrival (ns):           13.887
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 66
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.894
  Slack (ns):              1.098
  Arrival (ns):           13.916
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 67
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.894
  Slack (ns):              1.099
  Arrival (ns):           13.916
  Required (ns):          15.015
  Operating Conditions: slow_lv_ht

Path 68
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.813
  Slack (ns):              1.106
  Arrival (ns):           13.837
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 69
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.801
  Slack (ns):              1.110
  Arrival (ns):           13.793
  Required (ns):          14.903
  Operating Conditions: slow_lv_ht

Path 70
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.844
  Slack (ns):              1.111
  Arrival (ns):           13.868
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 71
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:D
  Delay (ns):              3.747
  Slack (ns):              1.115
  Arrival (ns):           13.770
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 72
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44]:EN
  Delay (ns):              3.425
  Slack (ns):              1.117
  Arrival (ns):           13.702
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 73
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39]:EN
  Delay (ns):              3.425
  Slack (ns):              1.117
  Arrival (ns):           13.702
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 74
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.803
  Slack (ns):              1.117
  Arrival (ns):           13.826
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 75
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.838
  Slack (ns):              1.118
  Arrival (ns):           13.861
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 76
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.839
  Slack (ns):              1.118
  Arrival (ns):           13.861
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 77
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.838
  Slack (ns):              1.119
  Arrival (ns):           13.861
  Required (ns):          14.980
  Operating Conditions: slow_lv_ht

Path 78
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.868
  Slack (ns):              1.123
  Arrival (ns):           13.891
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 79
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.799
  Slack (ns):              1.123
  Arrival (ns):           13.819
  Required (ns):          14.942
  Operating Conditions: slow_lv_ht

Path 80
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.875
  Slack (ns):              1.125
  Arrival (ns):           13.898
  Required (ns):          15.023
  Operating Conditions: slow_lv_ht

Path 81
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[12]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.794
  Slack (ns):              1.126
  Arrival (ns):           13.817
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 82
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:D
  Delay (ns):              3.736
  Slack (ns):              1.126
  Arrival (ns):           13.759
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 83
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.865
  Slack (ns):              1.127
  Arrival (ns):           13.888
  Required (ns):          15.015
  Operating Conditions: slow_lv_ht

Path 84
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.794
  Slack (ns):              1.127
  Arrival (ns):           13.816
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 85
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.863
  Slack (ns):              1.129
  Arrival (ns):           13.885
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 86
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.808
  Slack (ns):              1.130
  Arrival (ns):           13.813
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 87
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.826
  Slack (ns):              1.130
  Arrival (ns):           13.849
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 88
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.827
  Slack (ns):              1.130
  Arrival (ns):           13.850
  Required (ns):          14.980
  Operating Conditions: slow_lv_ht

Path 89
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.862
  Slack (ns):              1.130
  Arrival (ns):           13.884
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 90
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOlO1l_Z[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAl10OI[5]:D
  Delay (ns):              3.737
  Slack (ns):              1.132
  Arrival (ns):           13.750
  Required (ns):          14.882
  Operating Conditions: slow_lv_ht

Path 91
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.822
  Slack (ns):              1.132
  Arrival (ns):           13.811
  Required (ns):          14.943
  Operating Conditions: slow_lv_ht

Path 92
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38]:EN
  Delay (ns):              3.409
  Slack (ns):              1.133
  Arrival (ns):           13.686
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 93
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34]:EN
  Delay (ns):              3.409
  Slack (ns):              1.133
  Arrival (ns):           13.686
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 94
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.826
  Slack (ns):              1.133
  Arrival (ns):           13.846
  Required (ns):          14.979
  Operating Conditions: slow_lv_ht

Path 95
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.858
  Slack (ns):              1.133
  Arrival (ns):           13.881
  Required (ns):          15.014
  Operating Conditions: slow_lv_ht

Path 96
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40]:EN
  Delay (ns):              3.408
  Slack (ns):              1.134
  Arrival (ns):           13.685
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 97
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36]:EN
  Delay (ns):              3.408
  Slack (ns):              1.134
  Arrival (ns):           13.685
  Required (ns):          14.819
  Operating Conditions: slow_lv_ht

Path 98
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:D
  Delay (ns):              3.728
  Slack (ns):              1.135
  Arrival (ns):           13.750
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 99
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[60]:EN
  Delay (ns):              3.381
  Slack (ns):              1.142
  Arrival (ns):           13.658
  Required (ns):          14.800
  Operating Conditions: slow_lv_ht

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.834
  Slack (ns):              1.142
  Arrival (ns):           13.823
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

