// Seed: 2523794278
module module_0;
  tri0 id_1 = 1;
  assign module_1.type_20 = 0;
endmodule
macromodule module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri id_7,
    output wire id_8,
    input tri1 id_9,
    input wire id_10,
    input wire id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wor id_15,
    output wor id_16
);
  wire id_18;
  module_0 modCall_1 ();
  assign id_16 = id_15;
  wire id_19;
  and primCall (id_0, id_1, id_10, id_11, id_12, id_13, id_15, id_18, id_4, id_5, id_7, id_9);
  assign id_0 = (1);
endmodule
