verilog xil_defaultlib --include "/home/monsud/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/ec67/hdl" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/6b2b/hdl" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/2a15/_1/ascon_project.srcs/sources_1/new" \
"../../../bd/design_ascon/ip/design_ascon_processing_system7_0_0/sim/design_ascon_processing_system7_0_0.v" \
"../../../bd/design_ascon/ip/design_ascon_xbar_0/sim/design_ascon_xbar_0.v" \

sv xil_defaultlib --include "/home/monsud/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/ec67/hdl" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/6b2b/hdl" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/2a15/_1/ascon_project.srcs/sources_1/new" \
"../../../bd/design_ascon/ipshared/2a15/src/ascon_core_v1_0_S00_AXI.sv" \
"../../../bd/design_ascon/ipshared/2a15/src/ascon_core_v1_0_S_AXI_INTR.sv" \
"../../../bd/design_ascon/ipshared/2a15/src/ascon_core_v1_0.sv" \
"../../../bd/design_ascon/ip/design_ascon_ascon_core_0_2/sim/design_ascon_ascon_core_0_2.sv" \

verilog xil_defaultlib --include "/home/monsud/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/ec67/hdl" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/6b2b/hdl" --include "../../../../ascon_project.gen/sources_1/bd/design_ascon/ipshared/2a15/_1/ascon_project.srcs/sources_1/new" \
"../../../bd/design_ascon/ip/design_ascon_auto_pc_0/sim/design_ascon_auto_pc_0.v" \
"../../../bd/design_ascon/sim/design_ascon.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
