@book{reese-2006-introduction,
  author    = {Robert B. Reese and
               Mitchell A. Thornton},
  title     = {Introduction to Logic Synthesis using Verilog {HDL}},
  series    = {Synthesis Lectures on Digital Circuits and Systems},
  publisher = {Morgan {\&} Claypool Publishers},
  year      = {2006},
  url       = {https://doi.org/10.2200/S00060ED1V01Y200610DCS006},
  doi       = {10.2200/S00060ED1V01Y200610DCS006},
  timestamp = {Sun, 02 Jun 2019 20:42:17 +0200},
  biburl    = {https://dblp.org/rec/series/synthesis/2006Reese.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
