

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_80_14'
================================================================
* Date:           Tue Jan 28 03:39:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2357|     2357|  23.570 us|  23.570 us|  2357|  2357|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_14  |     2355|     2355|         5|          1|          1|  2352|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      139|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      139|      290|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_29_4_15_1_1_U1549  |sparsemux_29_4_15_1_1  |        0|   0|  0|  65|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  65|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+---------------------------------+--------------+
    |                Instance               |              Module             |  Expression  |
    +---------------------------------------+---------------------------------+--------------+
    |mac_muladd_15ns_16s_22ns_22_4_1_U1550  |mac_muladd_15ns_16s_22ns_22_4_1  |  i0 + i1 * i2|
    +---------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_389_p2     |         +|   0|  0|  31|          24|          13|
    |add_ln80_8_fu_436_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln80_fu_375_p2     |         +|   0|  0|  19|          12|           1|
    |icmp_ln80_8_fu_442_p2  |      icmp|   0|  0|  19|          12|           4|
    |icmp_ln80_fu_369_p2    |      icmp|   0|  0|  19|          12|          12|
    |select_ln80_fu_448_p3  |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          74|          45|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_5_load_1  |   9|          2|   16|         32|
    |j_fu_134                       |   9|          2|   12|         24|
    |phi_mul98_fu_126               |   9|          2|   24|         48|
    |phi_urem100_fu_122             |   9|          2|   12|         24|
    |sum_5_fu_130                   |   9|          2|   16|         32|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  72|         16|   83|        166|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln80_reg_604                 |   1|   0|    1|          0|
    |j_fu_134                          |  12|   0|   12|          0|
    |phi_mul98_fu_126                  |  24|   0|   24|          0|
    |phi_urem100_fu_122                |  12|   0|   12|          0|
    |sum_5_fu_130                      |  16|   0|   16|          0|
    |icmp_ln80_reg_604                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 139|  32|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_14|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_14|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_14|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_14|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_14|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_14|  return value|
|sum_3                         |   in|   16|     ap_none|                          sum_3|        scalar|
|W1_address0                   |  out|   16|   ap_memory|                             W1|         array|
|W1_ce0                        |  out|    1|   ap_memory|                             W1|         array|
|W1_q0                         |   in|   16|   ap_memory|                             W1|         array|
|flattened_output_address0     |  out|    8|   ap_memory|               flattened_output|         array|
|flattened_output_ce0          |  out|    1|   ap_memory|               flattened_output|         array|
|flattened_output_q0           |   in|   15|   ap_memory|               flattened_output|         array|
|flattened_output_1_address0   |  out|    8|   ap_memory|             flattened_output_1|         array|
|flattened_output_1_ce0        |  out|    1|   ap_memory|             flattened_output_1|         array|
|flattened_output_1_q0         |   in|   15|   ap_memory|             flattened_output_1|         array|
|flattened_output_2_address0   |  out|    8|   ap_memory|             flattened_output_2|         array|
|flattened_output_2_ce0        |  out|    1|   ap_memory|             flattened_output_2|         array|
|flattened_output_2_q0         |   in|   15|   ap_memory|             flattened_output_2|         array|
|flattened_output_3_address0   |  out|    8|   ap_memory|             flattened_output_3|         array|
|flattened_output_3_ce0        |  out|    1|   ap_memory|             flattened_output_3|         array|
|flattened_output_3_q0         |   in|   15|   ap_memory|             flattened_output_3|         array|
|flattened_output_4_address0   |  out|    8|   ap_memory|             flattened_output_4|         array|
|flattened_output_4_ce0        |  out|    1|   ap_memory|             flattened_output_4|         array|
|flattened_output_4_q0         |   in|   15|   ap_memory|             flattened_output_4|         array|
|flattened_output_5_address0   |  out|    8|   ap_memory|             flattened_output_5|         array|
|flattened_output_5_ce0        |  out|    1|   ap_memory|             flattened_output_5|         array|
|flattened_output_5_q0         |   in|   15|   ap_memory|             flattened_output_5|         array|
|flattened_output_6_address0   |  out|    8|   ap_memory|             flattened_output_6|         array|
|flattened_output_6_ce0        |  out|    1|   ap_memory|             flattened_output_6|         array|
|flattened_output_6_q0         |   in|   15|   ap_memory|             flattened_output_6|         array|
|flattened_output_7_address0   |  out|    8|   ap_memory|             flattened_output_7|         array|
|flattened_output_7_ce0        |  out|    1|   ap_memory|             flattened_output_7|         array|
|flattened_output_7_q0         |   in|   15|   ap_memory|             flattened_output_7|         array|
|flattened_output_8_address0   |  out|    8|   ap_memory|             flattened_output_8|         array|
|flattened_output_8_ce0        |  out|    1|   ap_memory|             flattened_output_8|         array|
|flattened_output_8_q0         |   in|   15|   ap_memory|             flattened_output_8|         array|
|flattened_output_9_address0   |  out|    8|   ap_memory|             flattened_output_9|         array|
|flattened_output_9_ce0        |  out|    1|   ap_memory|             flattened_output_9|         array|
|flattened_output_9_q0         |   in|   15|   ap_memory|             flattened_output_9|         array|
|flattened_output_10_address0  |  out|    8|   ap_memory|            flattened_output_10|         array|
|flattened_output_10_ce0       |  out|    1|   ap_memory|            flattened_output_10|         array|
|flattened_output_10_q0        |   in|   15|   ap_memory|            flattened_output_10|         array|
|flattened_output_11_address0  |  out|    8|   ap_memory|            flattened_output_11|         array|
|flattened_output_11_ce0       |  out|    1|   ap_memory|            flattened_output_11|         array|
|flattened_output_11_q0        |   in|   15|   ap_memory|            flattened_output_11|         array|
|flattened_output_12_address0  |  out|    8|   ap_memory|            flattened_output_12|         array|
|flattened_output_12_ce0       |  out|    1|   ap_memory|            flattened_output_12|         array|
|flattened_output_12_q0        |   in|   15|   ap_memory|            flattened_output_12|         array|
|flattened_output_13_address0  |  out|    8|   ap_memory|            flattened_output_13|         array|
|flattened_output_13_ce0       |  out|    1|   ap_memory|            flattened_output_13|         array|
|flattened_output_13_q0        |   in|   15|   ap_memory|            flattened_output_13|         array|
|sum_5_out                     |  out|   16|      ap_vld|                      sum_5_out|       pointer|
|sum_5_out_ap_vld              |  out|    1|      ap_vld|                      sum_5_out|       pointer|
+------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem100 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul98 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_5 = alloca i32 1" [cnn.cpp:79]   --->   Operation 10 'alloca' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:80]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sum_3"   --->   Operation 13 'read' 'sum_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 0, i12 %j" [cnn.cpp:80]   --->   Operation 14 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln79 = store i16 %sum_3_read, i16 %sum_5" [cnn.cpp:79]   --->   Operation 15 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i24 0, i24 %phi_mul98"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %phi_urem100"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_14 = load i12 %j" [cnn.cpp:80]   --->   Operation 19 'load' 'j_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_eq  i12 %j_14, i12 2352" [cnn.cpp:80]   --->   Operation 20 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%add_ln80 = add i12 %j_14, i12 1" [cnn.cpp:80]   --->   Operation 21 'add' 'add_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body147.split, void %for.end158.exitStub" [cnn.cpp:80]   --->   Operation 22 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul98_load = load i24 %phi_mul98" [cnn.cpp:79]   --->   Operation 23 'load' 'phi_mul98_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i12 %j_14" [cnn.cpp:80]   --->   Operation 24 'zext' 'zext_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%W1_addr = getelementptr i16 %W1, i64 0, i64 %zext_ln80" [cnn.cpp:81]   --->   Operation 25 'getelementptr' 'W1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%add_ln79 = add i24 %phi_mul98_load, i24 4682" [cnn.cpp:79]   --->   Operation 26 'add' 'add_ln79' <Predicate = (!icmp_ln80)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %phi_mul98_load, i32 16, i32 23" [cnn.cpp:79]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %tmp" [cnn.cpp:79]   --->   Operation 28 'zext' 'zext_ln79' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.29ns)   --->   "%W1_load = load i16 %W1_addr" [cnn.cpp:81]   --->   Operation 29 'load' 'W1_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32928> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%flattened_output_addr = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 30 'getelementptr' 'flattened_output_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%flattened_output_1_addr = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 31 'getelementptr' 'flattened_output_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%flattened_output_2_addr = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 32 'getelementptr' 'flattened_output_2_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%flattened_output_3_addr = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 33 'getelementptr' 'flattened_output_3_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%flattened_output_4_addr = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 34 'getelementptr' 'flattened_output_4_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%flattened_output_5_addr = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 35 'getelementptr' 'flattened_output_5_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%flattened_output_6_addr = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 36 'getelementptr' 'flattened_output_6_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%flattened_output_7_addr = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 37 'getelementptr' 'flattened_output_7_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%flattened_output_8_addr = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 38 'getelementptr' 'flattened_output_8_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%flattened_output_9_addr = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 39 'getelementptr' 'flattened_output_9_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%flattened_output_10_addr = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 40 'getelementptr' 'flattened_output_10_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%flattened_output_11_addr = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 41 'getelementptr' 'flattened_output_11_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%flattened_output_12_addr = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 42 'getelementptr' 'flattened_output_12_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%flattened_output_13_addr = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 43 'getelementptr' 'flattened_output_13_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.29ns)   --->   "%flattened_output_load = load i8 %flattened_output_addr" [cnn.cpp:81]   --->   Operation 44 'load' 'flattened_output_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 45 [2/2] (1.29ns)   --->   "%flattened_output_1_load = load i8 %flattened_output_1_addr" [cnn.cpp:81]   --->   Operation 45 'load' 'flattened_output_1_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 46 [2/2] (1.29ns)   --->   "%flattened_output_2_load = load i8 %flattened_output_2_addr" [cnn.cpp:81]   --->   Operation 46 'load' 'flattened_output_2_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%flattened_output_3_load = load i8 %flattened_output_3_addr" [cnn.cpp:81]   --->   Operation 47 'load' 'flattened_output_3_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%flattened_output_4_load = load i8 %flattened_output_4_addr" [cnn.cpp:81]   --->   Operation 48 'load' 'flattened_output_4_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%flattened_output_5_load = load i8 %flattened_output_5_addr" [cnn.cpp:81]   --->   Operation 49 'load' 'flattened_output_5_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 50 [2/2] (1.29ns)   --->   "%flattened_output_6_load = load i8 %flattened_output_6_addr" [cnn.cpp:81]   --->   Operation 50 'load' 'flattened_output_6_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 51 [2/2] (1.29ns)   --->   "%flattened_output_7_load = load i8 %flattened_output_7_addr" [cnn.cpp:81]   --->   Operation 51 'load' 'flattened_output_7_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%flattened_output_8_load = load i8 %flattened_output_8_addr" [cnn.cpp:81]   --->   Operation 52 'load' 'flattened_output_8_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 53 [2/2] (1.29ns)   --->   "%flattened_output_9_load = load i8 %flattened_output_9_addr" [cnn.cpp:81]   --->   Operation 53 'load' 'flattened_output_9_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%flattened_output_10_load = load i8 %flattened_output_10_addr" [cnn.cpp:81]   --->   Operation 54 'load' 'flattened_output_10_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 55 [2/2] (1.29ns)   --->   "%flattened_output_11_load = load i8 %flattened_output_11_addr" [cnn.cpp:81]   --->   Operation 55 'load' 'flattened_output_11_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 56 [2/2] (1.29ns)   --->   "%flattened_output_12_load = load i8 %flattened_output_12_addr" [cnn.cpp:81]   --->   Operation 56 'load' 'flattened_output_12_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 57 [2/2] (1.29ns)   --->   "%flattened_output_13_load = load i8 %flattened_output_13_addr" [cnn.cpp:81]   --->   Operation 57 'load' 'flattened_output_13_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 %add_ln80, i12 %j" [cnn.cpp:80]   --->   Operation 58 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.46>
ST_2 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln79 = store i24 %add_ln79, i24 %phi_mul98" [cnn.cpp:79]   --->   Operation 59 'store' 'store_ln79' <Predicate = (!icmp_ln80)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%phi_urem100_load = load i12 %phi_urem100" [cnn.cpp:79]   --->   Operation 60 'load' 'phi_urem100_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%add_ln80_8 = add i12 %phi_urem100_load, i12 1" [cnn.cpp:80]   --->   Operation 61 'add' 'add_ln80_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.99ns)   --->   "%icmp_ln80_8 = icmp_ult  i12 %add_ln80_8, i12 14" [cnn.cpp:80]   --->   Operation 62 'icmp' 'icmp_ln80_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.36ns)   --->   "%select_ln80 = select i1 %icmp_ln80_8, i12 %add_ln80_8, i12 0" [cnn.cpp:80]   --->   Operation 63 'select' 'select_ln80' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i12 %phi_urem100_load" [cnn.cpp:79]   --->   Operation 64 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (1.29ns)   --->   "%W1_load = load i16 %W1_addr" [cnn.cpp:81]   --->   Operation 65 'load' 'W1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32928> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %W1_load" [cnn.cpp:81]   --->   Operation 66 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.29ns)   --->   "%flattened_output_load = load i8 %flattened_output_addr" [cnn.cpp:81]   --->   Operation 67 'load' 'flattened_output_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%flattened_output_1_load = load i8 %flattened_output_1_addr" [cnn.cpp:81]   --->   Operation 68 'load' 'flattened_output_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%flattened_output_2_load = load i8 %flattened_output_2_addr" [cnn.cpp:81]   --->   Operation 69 'load' 'flattened_output_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%flattened_output_3_load = load i8 %flattened_output_3_addr" [cnn.cpp:81]   --->   Operation 70 'load' 'flattened_output_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 71 [1/2] (1.29ns)   --->   "%flattened_output_4_load = load i8 %flattened_output_4_addr" [cnn.cpp:81]   --->   Operation 71 'load' 'flattened_output_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 72 [1/2] (1.29ns)   --->   "%flattened_output_5_load = load i8 %flattened_output_5_addr" [cnn.cpp:81]   --->   Operation 72 'load' 'flattened_output_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%flattened_output_6_load = load i8 %flattened_output_6_addr" [cnn.cpp:81]   --->   Operation 73 'load' 'flattened_output_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 74 [1/2] (1.29ns)   --->   "%flattened_output_7_load = load i8 %flattened_output_7_addr" [cnn.cpp:81]   --->   Operation 74 'load' 'flattened_output_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 75 [1/2] (1.29ns)   --->   "%flattened_output_8_load = load i8 %flattened_output_8_addr" [cnn.cpp:81]   --->   Operation 75 'load' 'flattened_output_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 76 [1/2] (1.29ns)   --->   "%flattened_output_9_load = load i8 %flattened_output_9_addr" [cnn.cpp:81]   --->   Operation 76 'load' 'flattened_output_9_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%flattened_output_10_load = load i8 %flattened_output_10_addr" [cnn.cpp:81]   --->   Operation 77 'load' 'flattened_output_10_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%flattened_output_11_load = load i8 %flattened_output_11_addr" [cnn.cpp:81]   --->   Operation 78 'load' 'flattened_output_11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 79 [1/2] (1.29ns)   --->   "%flattened_output_12_load = load i8 %flattened_output_12_addr" [cnn.cpp:81]   --->   Operation 79 'load' 'flattened_output_12_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 80 [1/2] (1.29ns)   --->   "%flattened_output_13_load = load i8 %flattened_output_13_addr" [cnn.cpp:81]   --->   Operation 80 'load' 'flattened_output_13_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 81 [1/1] (0.65ns)   --->   "%sext_ln81_1 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.14i15.i15.i4, i4 0, i15 %flattened_output_load, i4 1, i15 %flattened_output_1_load, i4 2, i15 %flattened_output_2_load, i4 3, i15 %flattened_output_3_load, i4 4, i15 %flattened_output_4_load, i4 5, i15 %flattened_output_5_load, i4 6, i15 %flattened_output_6_load, i4 7, i15 %flattened_output_7_load, i4 8, i15 %flattened_output_8_load, i4 9, i15 %flattened_output_9_load, i4 10, i15 %flattened_output_10_load, i4 11, i15 %flattened_output_11_load, i4 12, i15 %flattened_output_12_load, i4 13, i15 %flattened_output_13_load, i15 0, i4 %trunc_ln79" [cnn.cpp:81]   --->   Operation 81 'sparsemux' 'sext_ln81_1' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i15 %sext_ln81_1" [cnn.cpp:81]   --->   Operation 82 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [3/3] (1.08ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i22 %zext_ln81, i22 %sext_ln81" [cnn.cpp:81]   --->   Operation 83 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 %select_ln80, i12 %phi_urem100" [cnn.cpp:80]   --->   Operation 84 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 85 [2/3] (1.08ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i22 %zext_ln81, i22 %sext_ln81" [cnn.cpp:81]   --->   Operation 85 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sum_5_load_1 = load i16 %sum_5" [cnn.cpp:81]   --->   Operation 86 'load' 'sum_5_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i22 %zext_ln81, i22 %sext_ln81" [cnn.cpp:81]   --->   Operation 87 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_5_load_1, i6 0" [cnn.cpp:81]   --->   Operation 88 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81 = add i22 %shl_ln1, i22 %mul_ln81" [cnn.cpp:81]   --->   Operation 89 'add' 'add_ln81' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sum_5_load = load i16 %sum_5"   --->   Operation 97 'load' 'sum_5_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_5_out, i16 %sum_5_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cnn.cpp:79]   --->   Operation 90 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352" [cnn.cpp:79]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cnn.cpp:80]   --->   Operation 92 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81 = add i22 %shl_ln1, i22 %mul_ln81" [cnn.cpp:81]   --->   Operation 93 'add' 'add_ln81' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln81, i32 6, i32 21" [cnn.cpp:81]   --->   Operation 94 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.46ns)   --->   "%store_ln79 = store i16 %sum_6, i16 %sum_5" [cnn.cpp:79]   --->   Operation 95 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body147" [cnn.cpp:80]   --->   Operation 96 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem100              (alloca           ) [ 0111000]
phi_mul98                (alloca           ) [ 0110000]
sum_5                    (alloca           ) [ 0111111]
j                        (alloca           ) [ 0110000]
specinterface_ln0        (specinterface    ) [ 0000000]
sum_3_read               (read             ) [ 0000000]
store_ln80               (store            ) [ 0000000]
store_ln79               (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
br_ln0                   (br               ) [ 0000000]
j_14                     (load             ) [ 0000000]
icmp_ln80                (icmp             ) [ 0111110]
add_ln80                 (add              ) [ 0000000]
br_ln80                  (br               ) [ 0000000]
phi_mul98_load           (load             ) [ 0000000]
zext_ln80                (zext             ) [ 0000000]
W1_addr                  (getelementptr    ) [ 0101000]
add_ln79                 (add              ) [ 0000000]
tmp                      (partselect       ) [ 0000000]
zext_ln79                (zext             ) [ 0000000]
flattened_output_addr    (getelementptr    ) [ 0101000]
flattened_output_1_addr  (getelementptr    ) [ 0101000]
flattened_output_2_addr  (getelementptr    ) [ 0101000]
flattened_output_3_addr  (getelementptr    ) [ 0101000]
flattened_output_4_addr  (getelementptr    ) [ 0101000]
flattened_output_5_addr  (getelementptr    ) [ 0101000]
flattened_output_6_addr  (getelementptr    ) [ 0101000]
flattened_output_7_addr  (getelementptr    ) [ 0101000]
flattened_output_8_addr  (getelementptr    ) [ 0101000]
flattened_output_9_addr  (getelementptr    ) [ 0101000]
flattened_output_10_addr (getelementptr    ) [ 0101000]
flattened_output_11_addr (getelementptr    ) [ 0101000]
flattened_output_12_addr (getelementptr    ) [ 0101000]
flattened_output_13_addr (getelementptr    ) [ 0101000]
store_ln80               (store            ) [ 0000000]
store_ln79               (store            ) [ 0000000]
phi_urem100_load         (load             ) [ 0000000]
add_ln80_8               (add              ) [ 0000000]
icmp_ln80_8              (icmp             ) [ 0000000]
select_ln80              (select           ) [ 0000000]
trunc_ln79               (trunc            ) [ 0000000]
W1_load                  (load             ) [ 0000000]
sext_ln81                (sext             ) [ 0100110]
flattened_output_load    (load             ) [ 0000000]
flattened_output_1_load  (load             ) [ 0000000]
flattened_output_2_load  (load             ) [ 0000000]
flattened_output_3_load  (load             ) [ 0000000]
flattened_output_4_load  (load             ) [ 0000000]
flattened_output_5_load  (load             ) [ 0000000]
flattened_output_6_load  (load             ) [ 0000000]
flattened_output_7_load  (load             ) [ 0000000]
flattened_output_8_load  (load             ) [ 0000000]
flattened_output_9_load  (load             ) [ 0000000]
flattened_output_10_load (load             ) [ 0000000]
flattened_output_11_load (load             ) [ 0000000]
flattened_output_12_load (load             ) [ 0000000]
flattened_output_13_load (load             ) [ 0000000]
sext_ln81_1              (sparsemux        ) [ 0000000]
zext_ln81                (zext             ) [ 0100110]
store_ln80               (store            ) [ 0000000]
sum_5_load_1             (load             ) [ 0000000]
mul_ln81                 (mul              ) [ 0100001]
shl_ln1                  (bitconcatenate   ) [ 0100001]
specpipeline_ln79        (specpipeline     ) [ 0000000]
speclooptripcount_ln79   (speclooptripcount) [ 0000000]
specloopname_ln80        (specloopname     ) [ 0000000]
add_ln81                 (add              ) [ 0000000]
sum_6                    (partselect       ) [ 0000000]
store_ln79               (store            ) [ 0000000]
br_ln80                  (br               ) [ 0000000]
sum_5_load               (load             ) [ 0000000]
write_ln0                (write            ) [ 0000000]
ret_ln0                  (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flattened_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flattened_output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flattened_output_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flattened_output_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flattened_output_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flattened_output_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="flattened_output_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="flattened_output_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="flattened_output_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="flattened_output_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="flattened_output_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="flattened_output_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="flattened_output_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="flattened_output_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sum_5_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_5_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.14i15.i15.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="phi_urem100_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem100/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="phi_mul98_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul98/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_3_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_3_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="W1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W1_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="flattened_output_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="flattened_output_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="15" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="flattened_output_2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_2_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="flattened_output_3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_3_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="flattened_output_4_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_4_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="flattened_output_5_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_5_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="flattened_output_6_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_6_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="flattened_output_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_7_addr/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="flattened_output_8_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_8_addr/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="flattened_output_9_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_9_addr/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="flattened_output_10_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_10_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="flattened_output_11_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_11_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="flattened_output_12_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_12_addr/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="flattened_output_13_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_13_addr/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_1_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_2_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_3_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_4_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_5_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_6_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_7_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_8_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_9_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_10_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_11_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_12_load/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_13_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln80_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="12" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln79_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln0_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="24" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln0_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="j_14_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="1"/>
<pin id="368" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_14/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln80_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="0" index="1" bw="12" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln80_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="phi_mul98_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="1"/>
<pin id="383" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul98_load/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln80_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln79_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="14" slack="0"/>
<pin id="392" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="24" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="6" slack="0"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln79_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln80_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="12" slack="1"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln79_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="1"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="phi_urem100_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="2"/>
<pin id="435" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem100_load/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln80_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_8/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln80_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_8/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln80_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="0" index="2" bw="12" slack="0"/>
<pin id="452" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln79_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln81_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln81_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="15" slack="0"/>
<pin id="468" dir="0" index="3" bw="1" slack="0"/>
<pin id="469" dir="0" index="4" bw="15" slack="0"/>
<pin id="470" dir="0" index="5" bw="3" slack="0"/>
<pin id="471" dir="0" index="6" bw="15" slack="0"/>
<pin id="472" dir="0" index="7" bw="3" slack="0"/>
<pin id="473" dir="0" index="8" bw="15" slack="0"/>
<pin id="474" dir="0" index="9" bw="4" slack="0"/>
<pin id="475" dir="0" index="10" bw="15" slack="0"/>
<pin id="476" dir="0" index="11" bw="4" slack="0"/>
<pin id="477" dir="0" index="12" bw="15" slack="0"/>
<pin id="478" dir="0" index="13" bw="4" slack="0"/>
<pin id="479" dir="0" index="14" bw="15" slack="0"/>
<pin id="480" dir="0" index="15" bw="4" slack="0"/>
<pin id="481" dir="0" index="16" bw="15" slack="0"/>
<pin id="482" dir="0" index="17" bw="4" slack="0"/>
<pin id="483" dir="0" index="18" bw="15" slack="0"/>
<pin id="484" dir="0" index="19" bw="4" slack="0"/>
<pin id="485" dir="0" index="20" bw="15" slack="0"/>
<pin id="486" dir="0" index="21" bw="4" slack="0"/>
<pin id="487" dir="0" index="22" bw="15" slack="0"/>
<pin id="488" dir="0" index="23" bw="4" slack="0"/>
<pin id="489" dir="0" index="24" bw="15" slack="0"/>
<pin id="490" dir="0" index="25" bw="3" slack="0"/>
<pin id="491" dir="0" index="26" bw="15" slack="0"/>
<pin id="492" dir="0" index="27" bw="3" slack="0"/>
<pin id="493" dir="0" index="28" bw="15" slack="0"/>
<pin id="494" dir="0" index="29" bw="1" slack="0"/>
<pin id="495" dir="0" index="30" bw="4" slack="0"/>
<pin id="496" dir="1" index="31" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sext_ln81_1/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln81_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="15" slack="0"/>
<pin id="530" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln80_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="12" slack="2"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sum_5_load_1_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="4"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_5_load_1/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="22" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sum_6_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="22" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_6/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln79_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="5"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sum_5_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="4"/>
<pin id="564" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_5_load/5 "/>
</bind>
</comp>

<comp id="566" class="1007" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="0" index="2" bw="22" slack="0"/>
<pin id="570" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81/3 add_ln81/5 "/>
</bind>
</comp>

<comp id="575" class="1005" name="phi_urem100_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="0"/>
<pin id="577" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem100 "/>
</bind>
</comp>

<comp id="582" class="1005" name="phi_mul98_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="24" slack="0"/>
<pin id="584" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul98 "/>
</bind>
</comp>

<comp id="589" class="1005" name="sum_5_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="597" class="1005" name="j_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="604" class="1005" name="icmp_ln80_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="3"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="608" class="1005" name="W1_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W1_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="flattened_output_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="flattened_output_1_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_1_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="flattened_output_2_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_2_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="flattened_output_3_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_3_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="flattened_output_4_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_4_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="flattened_output_5_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_5_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="flattened_output_6_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_6_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="flattened_output_7_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_7_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="flattened_output_8_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_8_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="flattened_output_9_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_9_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="flattened_output_10_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_10_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="flattened_output_11_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="1"/>
<pin id="670" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_11_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="flattened_output_12_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_12_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="flattened_output_13_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_13_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="sext_ln81_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="22" slack="1"/>
<pin id="685" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81 "/>
</bind>
</comp>

<comp id="688" class="1005" name="zext_ln81_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="22" slack="1"/>
<pin id="690" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="693" class="1005" name="shl_ln1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="22" slack="1"/>
<pin id="695" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="120" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="164" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="171" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="178" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="185" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="192" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="199" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="206" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="213" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="220" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="227" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="234" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="241" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="248" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="255" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="138" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="366" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="366" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="393"><net_src comp="381" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="381" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="64" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="395" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="416"><net_src comp="405" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="418"><net_src comp="405" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="419"><net_src comp="405" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="420"><net_src comp="405" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="422"><net_src comp="405" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="427"><net_src comp="375" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="389" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="433" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="158" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="499"><net_src comp="262" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="500"><net_src comp="72" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="501"><net_src comp="268" pin="3"/><net_sink comp="464" pin=4"/></net>

<net id="502"><net_src comp="74" pin="0"/><net_sink comp="464" pin=5"/></net>

<net id="503"><net_src comp="274" pin="3"/><net_sink comp="464" pin=6"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="464" pin=7"/></net>

<net id="505"><net_src comp="280" pin="3"/><net_sink comp="464" pin=8"/></net>

<net id="506"><net_src comp="78" pin="0"/><net_sink comp="464" pin=9"/></net>

<net id="507"><net_src comp="286" pin="3"/><net_sink comp="464" pin=10"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="464" pin=11"/></net>

<net id="509"><net_src comp="292" pin="3"/><net_sink comp="464" pin=12"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="464" pin=13"/></net>

<net id="511"><net_src comp="298" pin="3"/><net_sink comp="464" pin=14"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="464" pin=15"/></net>

<net id="513"><net_src comp="304" pin="3"/><net_sink comp="464" pin=16"/></net>

<net id="514"><net_src comp="86" pin="0"/><net_sink comp="464" pin=17"/></net>

<net id="515"><net_src comp="310" pin="3"/><net_sink comp="464" pin=18"/></net>

<net id="516"><net_src comp="88" pin="0"/><net_sink comp="464" pin=19"/></net>

<net id="517"><net_src comp="316" pin="3"/><net_sink comp="464" pin=20"/></net>

<net id="518"><net_src comp="90" pin="0"/><net_sink comp="464" pin=21"/></net>

<net id="519"><net_src comp="322" pin="3"/><net_sink comp="464" pin=22"/></net>

<net id="520"><net_src comp="92" pin="0"/><net_sink comp="464" pin=23"/></net>

<net id="521"><net_src comp="328" pin="3"/><net_sink comp="464" pin=24"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="464" pin=25"/></net>

<net id="523"><net_src comp="334" pin="3"/><net_sink comp="464" pin=26"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="464" pin=27"/></net>

<net id="525"><net_src comp="340" pin="3"/><net_sink comp="464" pin=28"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="464" pin=29"/></net>

<net id="527"><net_src comp="456" pin="1"/><net_sink comp="464" pin=30"/></net>

<net id="531"><net_src comp="464" pin="31"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="448" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="545"><net_src comp="100" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="102" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="554"><net_src comp="114" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="116" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="556"><net_src comp="118" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="548" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="562" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="571"><net_src comp="528" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="460" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="540" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="578"><net_src comp="122" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="585"><net_src comp="126" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="592"><net_src comp="130" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="600"><net_src comp="134" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="607"><net_src comp="369" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="151" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="616"><net_src comp="164" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="621"><net_src comp="171" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="626"><net_src comp="178" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="631"><net_src comp="185" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="636"><net_src comp="192" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="641"><net_src comp="199" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="646"><net_src comp="206" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="651"><net_src comp="213" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="656"><net_src comp="220" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="661"><net_src comp="227" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="666"><net_src comp="234" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="671"><net_src comp="241" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="676"><net_src comp="248" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="681"><net_src comp="255" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="686"><net_src comp="460" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="691"><net_src comp="528" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="696"><net_src comp="540" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="566" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W1 | {}
	Port: sum_5_out | {5 }
 - Input state : 
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : sum_3 | {1 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : W1 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_1 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_2 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_3 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_4 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_5 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_6 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_7 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_8 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_9 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_10 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_11 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_12 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_14 : flattened_output_13 | {2 3 }
  - Chain level:
	State 1
		store_ln80 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		zext_ln80 : 1
		W1_addr : 2
		add_ln79 : 1
		tmp : 1
		zext_ln79 : 2
		W1_load : 3
		flattened_output_addr : 3
		flattened_output_1_addr : 3
		flattened_output_2_addr : 3
		flattened_output_3_addr : 3
		flattened_output_4_addr : 3
		flattened_output_5_addr : 3
		flattened_output_6_addr : 3
		flattened_output_7_addr : 3
		flattened_output_8_addr : 3
		flattened_output_9_addr : 3
		flattened_output_10_addr : 3
		flattened_output_11_addr : 3
		flattened_output_12_addr : 3
		flattened_output_13_addr : 3
		flattened_output_load : 4
		flattened_output_1_load : 4
		flattened_output_2_load : 4
		flattened_output_3_load : 4
		flattened_output_4_load : 4
		flattened_output_5_load : 4
		flattened_output_6_load : 4
		flattened_output_7_load : 4
		flattened_output_8_load : 4
		flattened_output_9_load : 4
		flattened_output_10_load : 4
		flattened_output_11_load : 4
		flattened_output_12_load : 4
		flattened_output_13_load : 4
		store_ln80 : 2
		store_ln79 : 2
	State 3
		add_ln80_8 : 1
		icmp_ln80_8 : 2
		select_ln80 : 3
		trunc_ln79 : 1
		sext_ln81 : 1
		sext_ln81_1 : 2
		zext_ln81 : 3
		mul_ln81 : 4
		store_ln80 : 4
	State 4
	State 5
		shl_ln1 : 1
		add_ln81 : 2
		write_ln0 : 1
	State 6
		sum_6 : 1
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln80_fu_375    |    0    |    0    |    19   |
|    add   |     add_ln79_fu_389    |    0    |    0    |    31   |
|          |    add_ln80_8_fu_436   |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
| sparsemux|   sext_ln81_1_fu_464   |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln80_fu_369    |    0    |    0    |    19   |
|          |   icmp_ln80_8_fu_442   |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln80_fu_448   |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_566       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   | sum_3_read_read_fu_138 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_144 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln80_fu_384    |    0    |    0    |    0    |
|   zext   |    zext_ln79_fu_405    |    0    |    0    |    0    |
|          |    zext_ln81_fu_528    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_395       |    0    |    0    |    0    |
|          |      sum_6_fu_548      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln79_fu_456   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln81_fu_460    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|     shl_ln1_fu_540     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   184   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         W1_addr_reg_608        |   16   |
|flattened_output_10_addr_reg_663|    8   |
|flattened_output_11_addr_reg_668|    8   |
|flattened_output_12_addr_reg_673|    8   |
|flattened_output_13_addr_reg_678|    8   |
| flattened_output_1_addr_reg_618|    8   |
| flattened_output_2_addr_reg_623|    8   |
| flattened_output_3_addr_reg_628|    8   |
| flattened_output_4_addr_reg_633|    8   |
| flattened_output_5_addr_reg_638|    8   |
| flattened_output_6_addr_reg_643|    8   |
| flattened_output_7_addr_reg_648|    8   |
| flattened_output_8_addr_reg_653|    8   |
| flattened_output_9_addr_reg_658|    8   |
|  flattened_output_addr_reg_613 |    8   |
|        icmp_ln80_reg_604       |    1   |
|            j_reg_597           |   12   |
|        phi_mul98_reg_582       |   24   |
|       phi_urem100_reg_575      |   12   |
|        sext_ln81_reg_683       |   22   |
|         shl_ln1_reg_693        |   22   |
|          sum_5_reg_589         |   16   |
|        zext_ln81_reg_688       |   22   |
+--------------------------------+--------+
|              Total             |   259  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_340 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_566    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_566    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   333  || 7.86214 ||   158   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   184  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   158  |
|  Register |    -   |    -   |   259  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   259  |   342  |
+-----------+--------+--------+--------+--------+
