Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  1 12:26:34 2024
| Host         : DESKTOP-UAI5BR9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sine_calculator_timing_summary_routed.rpt -pb sine_calculator_timing_summary_routed.pb -rpx sine_calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : sine_calculator
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.998        0.000                      0                   10       20.221        0.000                      0                   10       19.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.998        0.000                      0                   10       20.221        0.000                      0                   10       19.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.998ns  (required time - arrival time)
  Source:                 angle_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.096ns (27.576%)  route 2.878ns (72.424%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[0]/Q
                         net (fo=48, routed)          2.239     7.361    angle_reg[0]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  sine_value[3]_i_10/O
                         net (fo=1, routed)           0.000     7.485    sine_value[3]_i_10_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I1_O)      0.217     7.702 r  sine_value_reg[3]_i_4/O
                         net (fo=1, routed)           0.640     8.342    sine_value_reg[3]_i_4_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.299     8.641 r  sine_value[3]_i_1/O
                         net (fo=1, routed)           0.000     8.641    sine_value_temp[3]
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.034    24.639    sine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                 15.998    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 angle_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.096ns (27.948%)  route 2.826ns (72.052%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[0]/Q
                         net (fo=48, routed)          2.248     7.371    angle_reg[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124     7.495 r  sine_value[0]_i_10/O
                         net (fo=1, routed)           0.000     7.495    sine_value[0]_i_10_n_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.217     7.712 r  sine_value_reg[0]_i_4/O
                         net (fo=1, routed)           0.578     8.289    sine_value_reg[0]_i_4_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.299     8.588 r  sine_value[0]_i_1/O
                         net (fo=1, routed)           0.000     8.588    sine_value_temp[0]
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.035    24.640    sine_value_reg[0]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.094ns  (required time - arrival time)
  Source:                 angle_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.091ns (27.768%)  route 2.838ns (72.232%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[0]/Q
                         net (fo=48, routed)          2.386     7.508    angle_reg[0]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.632 r  sine_value[5]_i_10/O
                         net (fo=1, routed)           0.000     7.632    sine_value[5]_i_10_n_0
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I1_O)      0.214     7.846 r  sine_value_reg[5]_i_4/O
                         net (fo=1, routed)           0.452     8.299    sine_value_reg[5]_i_4_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.297     8.596 r  sine_value[5]_i_1/O
                         net (fo=1, routed)           0.000     8.596    sine_value_temp[5]
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.084    24.689    sine_value_reg[5]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                 16.094    

Slack (MET) :             16.209ns  (required time - arrival time)
  Source:                 angle_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.185ns (31.209%)  route 2.612ns (68.791%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[3]/Q
                         net (fo=51, routed)          2.157     7.279    angle_reg[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.153     7.432 r  sine_value[6]_i_7/O
                         net (fo=1, routed)           0.455     7.888    sine_value[6]_i_7_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.331     8.219 r  sine_value[6]_i_3/O
                         net (fo=1, routed)           0.000     8.219    sine_value[6]_i_3_n_0
    SLICE_X3Y9           MUXF7 (Prop_muxf7_I1_O)      0.245     8.464 r  sine_value_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.464    sine_value_temp[6]
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.067    24.672    sine_value_reg[6]
  -------------------------------------------------------------------
                         required time                         24.672    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 16.209    

Slack (MET) :             16.216ns  (required time - arrival time)
  Source:                 angle_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.096ns (29.184%)  route 2.659ns (70.816%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[1]/Q
                         net (fo=49, routed)          2.000     7.123    angle_reg[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.247 r  sine_value[1]_i_6/O
                         net (fo=1, routed)           0.000     7.247    sine_value[1]_i_6_n_0
    SLICE_X0Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     7.464 r  sine_value_reg[1]_i_2/O
                         net (fo=1, routed)           0.659     8.123    sine_value_reg[1]_i_2_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.299     8.422 r  sine_value[1]_i_1/O
                         net (fo=1, routed)           0.000     8.422    sine_value_temp[1]
    SLICE_X1Y11          FDCE                                         r  sine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.516    24.304    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  sine_value_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.640    
                         clock uncertainty           -0.035    24.604    
    SLICE_X1Y11          FDCE (Setup_fdce_C_D)        0.034    24.638    sine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 16.216    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 angle_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.949ns (25.763%)  route 2.735ns (74.237%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[3]/Q
                         net (fo=51, routed)          2.171     7.293    angle_reg[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.417 r  sine_value[7]_i_8/O
                         net (fo=1, routed)           0.564     7.981    sine_value[7]_i_8_n_0
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  sine_value[7]_i_3/O
                         net (fo=1, routed)           0.000     8.105    sine_value[7]_i_3_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I1_O)      0.245     8.350 r  sine_value_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.350    sine_value_temp[7]
    SLICE_X1Y10          FDCE                                         r  sine_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  sine_value_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X1Y10          FDCE (Setup_fdce_C_D)        0.067    24.672    sine_value_reg[7]
  -------------------------------------------------------------------
                         required time                         24.672    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.509ns  (required time - arrival time)
  Source:                 angle_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.956ns (27.600%)  route 2.508ns (72.400%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.123 f  angle_reg_reg[3]/Q
                         net (fo=51, routed)          1.931     7.053    angle_reg[3]
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.152     7.205 r  sine_value[8]_i_2/O
                         net (fo=1, routed)           0.577     7.782    sine_value[8]_i_2_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.348     8.130 r  sine_value[8]_i_1/O
                         net (fo=1, routed)           0.000     8.130    sine_value_temp[8]
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.034    24.639    sine_value_reg[8]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 16.509    

Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 angle_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.096ns (31.948%)  route 2.335ns (68.052%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[0]/Q
                         net (fo=48, routed)          1.894     7.016    angle_reg[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.140 r  sine_value[4]_i_10/O
                         net (fo=1, routed)           0.000     7.140    sine_value[4]_i_10_n_0
    SLICE_X0Y10          MUXF7 (Prop_muxf7_I1_O)      0.217     7.357 r  sine_value_reg[4]_i_4/O
                         net (fo=1, routed)           0.441     7.798    sine_value_reg[4]_i_4_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.299     8.097 r  sine_value[4]_i_1/O
                         net (fo=1, routed)           0.000     8.097    sine_value_temp[4]
    SLICE_X0Y10          FDCE                                         r  sine_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  sine_value_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X0Y10          FDCE (Setup_fdce_C_D)        0.034    24.639    sine_value_reg[4]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.573ns  (required time - arrival time)
  Source:                 angle_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.091ns (32.113%)  route 2.306ns (67.887%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     5.123 r  angle_reg_reg[4]/Q
                         net (fo=51, routed)          1.498     6.621    angle_reg[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.745 r  sine_value[2]_i_5/O
                         net (fo=1, routed)           0.000     6.745    sine_value[2]_i_5_n_0
    SLICE_X4Y10          MUXF7 (Prop_muxf7_I0_O)      0.212     6.957 r  sine_value_reg[2]_i_2/O
                         net (fo=1, routed)           0.808     7.765    sine_value_reg[2]_i_2_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.299     8.064 r  sine_value[2]_i_1/O
                         net (fo=1, routed)           0.000     8.064    sine_value_temp[2]
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.032    24.637    sine_value_reg[2]
  -------------------------------------------------------------------
                         required time                         24.637    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 16.573    

Slack (MET) :             16.934ns  (required time - arrival time)
  Source:                 angle_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk fall@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.704ns (22.809%)  route 2.383ns (77.191%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.637     4.667    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.123 f  angle_reg_reg[3]/Q
                         net (fo=51, routed)          1.931     7.053    angle_reg[3]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.177 r  sine_value[9]_i_2/O
                         net (fo=1, routed)           0.452     7.629    sine_value[9]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.753 r  sine_value[9]_i_1/O
                         net (fo=1, routed)           0.000     7.753    sine_value_temp[9]
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.336    24.641    
                         clock uncertainty           -0.035    24.605    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.082    24.687    sine_value_reg[9]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 16.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.221ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.124%)  route 0.185ns (49.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.185    41.770    angle_reg[8]
    SLICE_X0Y9           LUT5 (Prop_lut5_I1_O)        0.045    41.815 r  sine_value[0]_i_1/O
                         net (fo=1, routed)           0.000    41.815    sine_value_temp[0]
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865    21.962    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.460    
                         clock uncertainty            0.035    21.496    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.099    21.595    sine_value_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.595    
                         arrival time                          41.815    
  -------------------------------------------------------------------
                         slack                                 20.221    

Slack (MET) :             20.232ns  (arrival time - required time)
  Source:                 angle_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.595%)  route 0.222ns (54.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[7]/Q
                         net (fo=13, routed)          0.222    41.807    angle_reg[7]
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.045    41.852 r  sine_value[5]_i_1/O
                         net (fo=1, routed)           0.000    41.852    sine_value_temp[5]
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865    21.962    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.460    
                         clock uncertainty            0.035    21.496    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.125    21.621    sine_value_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.621    
                         arrival time                          41.852    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.272ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.435ns  (logic 0.234ns (53.832%)  route 0.201ns (46.168%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.201    41.786    angle_reg[8]
    SLICE_X1Y10          MUXF7 (Prop_muxf7_S_O)       0.093    41.879 r  sine_value_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    41.879    sine_value_temp[7]
    SLICE_X1Y10          FDCE                                         r  sine_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864    21.961    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  sine_value_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.459    
                         clock uncertainty            0.035    21.495    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.112    21.607    sine_value_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.607    
                         arrival time                          41.879    
  -------------------------------------------------------------------
                         slack                                 20.272    

Slack (MET) :             20.287ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.562%)  route 0.251ns (57.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.251    41.836    angle_reg[8]
    SLICE_X0Y9           LUT5 (Prop_lut5_I1_O)        0.045    41.881 r  sine_value[3]_i_1/O
                         net (fo=1, routed)           0.000    41.881    sine_value_temp[3]
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865    21.962    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.460    
                         clock uncertainty            0.035    21.496    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.099    21.595    sine_value_reg[3]
  -------------------------------------------------------------------
                         required time                        -21.595    
                         arrival time                          41.881    
  -------------------------------------------------------------------
                         slack                                 20.287    

Slack (MET) :             20.291ns  (arrival time - required time)
  Source:                 angle_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.454ns  (logic 0.257ns (56.567%)  route 0.197ns (43.433%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[7]/Q
                         net (fo=13, routed)          0.197    41.783    angle_reg[7]
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.045    41.828 r  sine_value[6]_i_2/O
                         net (fo=1, routed)           0.000    41.828    sine_value[6]_i_2_n_0
    SLICE_X3Y9           MUXF7 (Prop_muxf7_I0_O)      0.071    41.899 r  sine_value_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    41.899    sine_value_temp[6]
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865    21.962    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.460    
                         clock uncertainty            0.035    21.496    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.112    21.608    sine_value_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.608    
                         arrival time                          41.899    
  -------------------------------------------------------------------
                         slack                                 20.291    

Slack (MET) :             20.348ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.364%)  route 0.312ns (62.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.312    41.897    angle_reg[8]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.045    41.942 r  sine_value[4]_i_1/O
                         net (fo=1, routed)           0.000    41.942    sine_value_temp[4]
    SLICE_X0Y10          FDCE                                         r  sine_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864    21.961    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  sine_value_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.459    
                         clock uncertainty            0.035    21.495    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.099    21.594    sine_value_reg[4]
  -------------------------------------------------------------------
                         required time                        -21.594    
                         arrival time                          41.942    
  -------------------------------------------------------------------
                         slack                                 20.348    

Slack (MET) :             20.362ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.361%)  route 0.326ns (63.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.326    41.911    angle_reg[8]
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.045    41.956 r  sine_value[1]_i_1/O
                         net (fo=1, routed)           0.000    41.956    sine_value_temp[1]
    SLICE_X1Y11          FDCE                                         r  sine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864    21.961    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  sine_value_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.459    
                         clock uncertainty            0.035    21.495    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.099    21.594    sine_value_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.594    
                         arrival time                          41.956    
  -------------------------------------------------------------------
                         slack                                 20.362    

Slack (MET) :             20.413ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.686%)  route 0.401ns (68.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.401    41.986    angle_reg[8]
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.045    42.031 r  sine_value[9]_i_1/O
                         net (fo=1, routed)           0.000    42.031    sine_value_temp[9]
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864    21.961    clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.459    
                         clock uncertainty            0.035    21.495    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.124    21.619    sine_value_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.619    
                         arrival time                          42.031    
  -------------------------------------------------------------------
                         slack                                 20.413    

Slack (MET) :             20.429ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.180%)  route 0.392ns (67.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.392    41.977    angle_reg[8]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.045    42.022 r  sine_value[8]_i_1/O
                         net (fo=1, routed)           0.000    42.022    sine_value_temp[8]
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864    21.961    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.459    
                         clock uncertainty            0.035    21.495    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.099    21.594    sine_value_reg[8]
  -------------------------------------------------------------------
                         required time                        -21.594    
                         arrival time                          42.022    
  -------------------------------------------------------------------
                         slack                                 20.429    

Slack (MET) :             20.431ns  (arrival time - required time)
  Source:                 angle_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (sys_clk fall@20.000ns - sys_clk rise@40.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.124%)  route 0.393ns (67.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 41.444 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    40.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    41.444    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    41.585 r  angle_reg_reg[8]/Q
                         net (fo=10, routed)          0.393    41.978    angle_reg[8]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.045    42.023 r  sine_value[2]_i_1/O
                         net (fo=1, routed)           0.000    42.023    sine_value_temp[2]
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864    21.961    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.459    
                         clock uncertainty            0.035    21.495    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.098    21.593    sine_value_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.593    
                         arrival time                          42.023    
  -------------------------------------------------------------------
                         slack                                 20.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X0Y8     angle_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X1Y7     angle_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X1Y7     angle_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X1Y7     angle_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X0Y7     angle_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X0Y7     angle_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X0Y7     angle_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X0Y7     angle_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X0Y8     angle_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y8     angle_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y8     angle_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y7     angle_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y7     angle_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y8     angle_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y8     angle_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X1Y7     angle_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y7     angle_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X0Y7     angle_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sine_value_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 3.150ns (60.707%)  route 2.039ns (39.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.524    25.190 r  sine_value_reg[9]/Q
                         net (fo=1, routed)           2.039    27.229    sine_value_OBUF[9]
    T16                  OBUF (Prop_obuf_I_O)         2.626    29.855 r  sine_value_OBUF[9]_inst/O
                         net (fo=0)                   0.000    29.855    sine_value[9]
    T16                                                               r  sine_value[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.153ns (62.533%)  route 1.889ns (37.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.524    25.190 r  sine_value_reg[5]/Q
                         net (fo=1, routed)           1.889    27.079    sine_value_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         2.629    29.708 r  sine_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.708    sine_value[5]
    U18                                                               r  sine_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 3.099ns (62.079%)  route 1.893ns (37.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[8]/Q
                         net (fo=1, routed)           1.893    27.018    sine_value_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         2.640    29.658 r  sine_value_OBUF[8]_inst/O
                         net (fo=0)                   0.000    29.658    sine_value[8]
    V15                                                               r  sine_value[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.987ns  (logic 3.092ns (61.999%)  route 1.895ns (38.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[6]/Q
                         net (fo=1, routed)           1.895    27.020    sine_value_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         2.633    29.652 r  sine_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.652    sine_value[6]
    U17                                                               r  sine_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.969ns  (logic 3.098ns (62.355%)  route 1.870ns (37.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  sine_value_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[7]/Q
                         net (fo=1, routed)           1.870    26.995    sine_value_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         2.639    29.634 r  sine_value_OBUF[7]_inst/O
                         net (fo=0)                   0.000    29.634    sine_value[7]
    V16                                                               r  sine_value[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.089ns (62.340%)  route 1.866ns (37.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  sine_value_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[4]/Q
                         net (fo=1, routed)           1.866    26.991    sine_value_OBUF[4]
    U16                  OBUF (Prop_obuf_I_O)         2.630    29.621 r  sine_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.621    sine_value[4]
    U16                                                               r  sine_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 3.087ns (62.324%)  route 1.866ns (37.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[3]/Q
                         net (fo=1, routed)           1.866    26.991    sine_value_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         2.628    29.619 r  sine_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.619    sine_value[3]
    V17                                                               r  sine_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.925ns  (logic 3.088ns (62.711%)  route 1.836ns (37.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[2]/Q
                         net (fo=1, routed)           1.836    26.961    sine_value_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         2.629    29.591 r  sine_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.591    sine_value[2]
    T11                                                               r  sine_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.782ns  (logic 3.116ns (65.168%)  route 1.666ns (34.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.636    24.666    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.459    25.125 r  sine_value_reg[0]/Q
                         net (fo=1, routed)           1.666    26.790    sine_value_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         2.657    29.447 r  sine_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.447    sine_value[0]
    U12                                                               r  sine_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.753ns  (logic 3.086ns (64.924%)  route 1.667ns (35.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962    20.962 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.029 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.635    24.665    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  sine_value_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    25.124 r  sine_value_reg[1]/Q
                         net (fo=1, routed)           1.667    26.791    sine_value_OBUF[1]
    U11                  OBUF (Prop_obuf_I_O)         2.627    29.418 r  sine_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.418    sine_value[1]
    U11                                                               r  sine_value[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sine_value_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 1.290ns (79.516%)  route 0.332ns (20.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593    21.443    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  sine_value_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.146    21.589 r  sine_value_reg[1]/Q
                         net (fo=1, routed)           0.332    21.922    sine_value_OBUF[1]
    U11                  OBUF (Prop_obuf_I_O)         1.144    23.066 r  sine_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.066    sine_value[1]
    U11                                                               r  sine_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.320ns (79.921%)  route 0.332ns (20.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    21.444    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146    21.590 r  sine_value_reg[0]/Q
                         net (fo=1, routed)           0.332    21.922    sine_value_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.174    23.096 r  sine_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.096    sine_value[0]
    U12                                                               r  sine_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.292ns (76.342%)  route 0.400ns (23.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593    21.443    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.146    21.589 r  sine_value_reg[2]/Q
                         net (fo=1, routed)           0.400    21.990    sine_value_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.146    23.136 r  sine_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.136    sine_value[2]
    T11                                                               r  sine_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.291ns (75.839%)  route 0.411ns (24.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    21.444    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146    21.590 r  sine_value_reg[3]/Q
                         net (fo=1, routed)           0.411    22.002    sine_value_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.145    23.147 r  sine_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.147    sine_value[3]
    V17                                                               r  sine_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.293ns (75.870%)  route 0.411ns (24.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593    21.443    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  sine_value_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.146    21.589 r  sine_value_reg[4]/Q
                         net (fo=1, routed)           0.411    22.001    sine_value_OBUF[4]
    U16                  OBUF (Prop_obuf_I_O)         1.147    23.148 r  sine_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.148    sine_value[4]
    U16                                                               r  sine_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.302ns (75.546%)  route 0.421ns (24.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593    21.443    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  sine_value_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.146    21.589 r  sine_value_reg[7]/Q
                         net (fo=1, routed)           0.421    22.011    sine_value_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.156    23.167 r  sine_value_OBUF[7]_inst/O
                         net (fo=0)                   0.000    23.167    sine_value[7]
    V16                                                               r  sine_value[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.295ns (75.124%)  route 0.429ns (24.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    21.444    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.146    21.590 r  sine_value_reg[6]/Q
                         net (fo=1, routed)           0.429    22.019    sine_value_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.149    23.169 r  sine_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.169    sine_value[6]
    U17                                                               r  sine_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.303ns (75.049%)  route 0.433ns (24.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593    21.443    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.146    21.589 r  sine_value_reg[8]/Q
                         net (fo=1, routed)           0.433    22.023    sine_value_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.157    23.180 r  sine_value_OBUF[8]_inst/O
                         net (fo=0)                   0.000    23.180    sine_value[8]
    V15                                                               r  sine_value[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.313ns (75.103%)  route 0.435ns (24.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594    21.444    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.167    21.611 r  sine_value_reg[5]/Q
                         net (fo=1, routed)           0.435    22.047    sine_value_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         1.146    23.193 r  sine_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.193    sine_value[5]
    U18                                                               r  sine_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_value_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sine_value[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.310ns (73.268%)  route 0.478ns (26.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191    20.191 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.851 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593    21.443    clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.167    21.610 r  sine_value_reg[9]/Q
                         net (fo=1, routed)           0.478    22.088    sine_value_OBUF[9]
    T16                  OBUF (Prop_obuf_I_O)         1.143    23.231 r  sine_value_OBUF[9]_inst/O
                         net (fo=0)                   0.000    23.231    sine_value[9]
    T16                                                               r  sine_value[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.991ns (37.213%)  route 1.673ns (62.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.673     2.664    reset_IBUF
    SLICE_X3Y10          FDCE                                         f  sine_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.991ns (37.213%)  route 1.673ns (62.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.673     2.664    reset_IBUF
    SLICE_X3Y10          FDCE                                         f  sine_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  sine_value_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.991ns (37.213%)  route 1.673ns (62.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.673     2.664    reset_IBUF
    SLICE_X2Y10          FDCE                                         f  sine_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  sine_value_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.991ns (39.368%)  route 1.527ns (60.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.527     2.518    reset_IBUF
    SLICE_X2Y9           FDCE                                         f  sine_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  sine_value_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 0.991ns (39.368%)  route 1.527ns (60.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.527     2.518    reset_IBUF
    SLICE_X3Y9           FDCE                                         f  sine_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    20.828 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.787 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.517    24.305    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  sine_value_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            angle_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.991ns (44.701%)  route 1.226ns (55.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.226     2.218    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  angle_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.518     4.306    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            angle_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.991ns (44.701%)  route 1.226ns (55.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.226     2.218    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  angle_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.518     4.306    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            angle_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.991ns (44.701%)  route 1.226ns (55.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.226     2.218    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  angle_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.518     4.306    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            angle_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.991ns (44.701%)  route 1.226ns (55.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.226     2.218    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  angle_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.518     4.306    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            angle_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.991ns (44.789%)  route 1.222ns (55.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.991     0.991 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.222     2.213    reset_IBUF
    SLICE_X1Y7           FDCE                                         f  angle_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.518     4.306    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 angle[7]
                            (input port)
  Destination:            angle_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.207ns (38.104%)  route 0.336ns (61.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  angle[7] (IN)
                         net (fo=0)                   0.000     0.000    angle[7]
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  angle_IBUF[7]_inst/O
                         net (fo=1, routed)           0.336     0.542    angle_IBUF[7]
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[7]/C

Slack:                    inf
  Source:                 angle[8]
                            (input port)
  Destination:            angle_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.208ns (38.270%)  route 0.336ns (61.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  angle[8] (IN)
                         net (fo=0)                   0.000     0.000    angle[8]
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  angle_IBUF[8]_inst/O
                         net (fo=1, routed)           0.336     0.544    angle_IBUF[8]
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  angle_reg_reg[8]/C

Slack:                    inf
  Source:                 angle[4]
                            (input port)
  Destination:            angle_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.195ns (34.208%)  route 0.375ns (65.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  angle[4] (IN)
                         net (fo=0)                   0.000     0.000    angle[4]
    T13                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  angle_IBUF[4]_inst/O
                         net (fo=1, routed)           0.375     0.569    angle_IBUF[4]
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[4]/C

Slack:                    inf
  Source:                 angle[1]
                            (input port)
  Destination:            angle_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.198ns (34.528%)  route 0.376ns (65.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  angle[1] (IN)
                         net (fo=0)                   0.000     0.000    angle[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  angle_IBUF[1]_inst/O
                         net (fo=1, routed)           0.376     0.575    angle_IBUF[1]
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.220ns (37.022%)  route 0.374ns (62.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.374     0.594    reset_IBUF
    SLICE_X0Y9           FDCE                                         f  sine_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865    21.962    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sine_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.220ns (37.022%)  route 0.374ns (62.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.374     0.594    reset_IBUF
    SLICE_X0Y9           FDCE                                         f  sine_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   20.000    20.000 f  
    N15                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380    20.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    21.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.097 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865    21.962    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  sine_value_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            angle_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.193ns (32.346%)  route 0.404ns (67.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  angle[5] (IN)
                         net (fo=0)                   0.000     0.000    angle[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  angle_IBUF[5]_inst/O
                         net (fo=1, routed)           0.404     0.598    angle_IBUF[5]
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[5]/C

Slack:                    inf
  Source:                 angle[6]
                            (input port)
  Destination:            angle_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.194ns (32.425%)  route 0.404ns (67.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  angle[6] (IN)
                         net (fo=0)                   0.000     0.000    angle[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  angle_IBUF[6]_inst/O
                         net (fo=1, routed)           0.404     0.598    angle_IBUF[6]
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  angle_reg_reg[6]/C

Slack:                    inf
  Source:                 angle[3]
                            (input port)
  Destination:            angle_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.194ns (30.904%)  route 0.433ns (69.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  angle[3] (IN)
                         net (fo=0)                   0.000     0.000    angle[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  angle_IBUF[3]_inst/O
                         net (fo=1, routed)           0.433     0.626    angle_IBUF[3]
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[3]/C

Slack:                    inf
  Source:                 angle[2]
                            (input port)
  Destination:            angle_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.205ns (32.653%)  route 0.423ns (67.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  angle[2] (IN)
                         net (fo=0)                   0.000     0.000    angle[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.205     0.205 r  angle_IBUF[2]_inst/O
                         net (fo=1, routed)           0.423     0.628    angle_IBUF[2]
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.962    clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  angle_reg_reg[2]/C





