<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="evu1477587576653" xml:lang="en-us">
  <title class="- topic/title ">PMCR_EL0, Performance Monitors Control Register, EL0</title>
  <shortdesc class="- topic/shortdesc ">The PMCR_EL0 provides details of the Performance Monitors
    implementation, including the number of counters implemented, and configures and controls the
    counters.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <fig class="- topic/fig ">
        <title class="- topic/title ">PMCR_EL0 bit assignments</title>
        <image class="- topic/image " href="lau1443689231489.svg" placement="inline">
          <alt class="- topic/alt ">PMCR_EL0 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">IMP, [31:24]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Implementer code:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">41</ph></codeph></dt>
                <dd class="- topic/dd "><keyword class="- topic/keyword ">Arm</keyword>.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This is a <term keyref="read">read</term>-only field.</p></dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">IDCODE, [23:16]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Identification code:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">   <ph class="- topic/ph " otherprops="g.number.hex">0B</ph>  </dt>
                <dd class="- topic/dd "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph>.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This is a -only field.</p></dd>
        </dlentry>


        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">N, [15:11]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Number of event counters.</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b00110</codeph></dt>
                <dd class="- topic/dd ">Six counters.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [10:7]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">LC, [6]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Long cycle count enable. Determines which
              PMCCNTR_EL0 bit generates an overflow recorded in PMOVSR[31]. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Overflow on increment that changes PMCCNTR_EL0[31] from 1 to
                  0.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Overflow on increment that changes PMCCNTR_EL0[63] from 1 to
                  0.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">DP, [5]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Disable cycle counter, PMCCNTR_EL0 when event
              counting is prohibited:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Cycle counter operates regardless of the non-invasive debug
                  authentication settings. This is the reset value.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Cycle counter is disabled if non-invasive debug is not permitted
                  and enabled.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This bit is /write.</p></dd>
        </dlentry>



        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">X, [4]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Export enable. This bit permits events to be
              exported to another debug <term keyref="device">device</term>, such as a trace macrocell, over an event bus:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Export of events is disabled. This is the reset value.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Export of events is enabled.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This bit is /write and does not affect the generation of
              Performance Monitors interrupts on the <keyword class="- topic/keyword " otherprops="g.signal.name">nPMUIRQ</keyword> pin.</p></dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">D, [3]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Clock divider:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">When enabled, PMCCNTR_EL0 counts every clock cycle. This is the
                  reset value.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">When enabled, PMCCNTR_EL0 counts every 64 clock cycles.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This bit is /write.</p></dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">C, [2]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Clock counter reset. This bit is WO. The effects
              of writing to this bit are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">No action. This is the reset value.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Reset PMCCNTR_EL0 to 0.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This bit is always <term keyref="raz">RAZ</term>.</p><p class="- topic/p ">Resetting PMCCNTR_EL0 does not clear the PMCCNTR_EL0 overflow bit to 0. See the
                <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite> for more
              information.</p></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">P, [1]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Event counter reset. This bit is WO. The effects
              of writing to this bit are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">No action. This is the reset value.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Reset all event counters, not including PMCCNTR_EL0, to
                  zero.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This bit is always .</p><p class="- topic/p ">In Non-secure
              EL0 and EL1, a write of 1 to this bit does not reset event counters that MDCR_EL2.HPMN
              reserves for EL2 use.</p><p class="- topic/p ">In EL2 and EL3, a write of 1 to this bit
              resets all the event counters.</p><p class="- topic/p ">Resetting the event counters
              does not clear any overflow bits to 0.</p></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">E, [0]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enable. The possible values of this bit
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">All counters, including PMCCNTR_EL0, are disabled. This is the
                  reset value.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">All counters are enabled.</dd>
              </dlentry>
            </dl><p class="- topic/p ">This bit is RW.</p><p class="- topic/p ">In Non-secure EL0 and
              EL1, this bit does not affect the operation of event counters that MDCR_EL2.HPMN
              reserves for EL2 use.</p><p class="- topic/p ">On <term keyref="warmreset">Warm reset</term>, the field resets to
            0.</p></dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">AArch64 System register PMCR_EL0 is architecturally mapped to
              <term keyref="aarch32">AArch32</term> System register PMCR.</p>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details that are not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
    
  </refbody>
</reference>
