vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/Mux2_1.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/Mux2_1Sim.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/Mux2_1Demo.bdf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/Mux4_1.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/db/Mux2_1Demo.cbx.xml
design_name = mux4_1
instance = comp, \outport~output\, outport~output, mux4_1, 1
instance = comp, \inpport[2]~input\, inpport[2]~input, mux4_1, 1
instance = comp, \selport[1]~input\, selport[1]~input, mux4_1, 1
instance = comp, \inpport[1]~input\, inpport[1]~input, mux4_1, 1
instance = comp, \selport[0]~input\, selport[0]~input, mux4_1, 1
instance = comp, \inpport[0]~input\, inpport[0]~input, mux4_1, 1
instance = comp, \outport~0\, outport~0, mux4_1, 1
instance = comp, \inpport[3]~input\, inpport[3]~input, mux4_1, 1
instance = comp, \outport~1\, outport~1, mux4_1, 1
