TimeQuest Timing Analyzer report for skeleton
Fri Nov 10 09:39:30 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.48        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  48.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 18.07 MHz ; 18.07 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 22.324 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.375 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.819  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.708 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 22.324 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.159     ; 27.555     ;
; 22.538 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 27.372     ;
; 22.703 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 27.183     ;
; 22.788 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 27.111     ;
; 22.826 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.167     ; 27.045     ;
; 22.917 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 27.000     ;
; 23.044 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.176     ; 26.818     ;
; 23.049 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 26.849     ;
; 23.083 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 26.812     ;
; 23.120 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.167     ; 26.751     ;
; 23.127 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 26.751     ;
; 23.167 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 26.739     ;
; 23.183 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 26.701     ;
; 23.203 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.145     ; 26.690     ;
; 23.205 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 26.673     ;
; 23.234 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.146     ; 26.658     ;
; 23.258 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.145     ; 26.635     ;
; 23.263 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 26.666     ;
; 23.265 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 26.638     ;
; 23.297 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 26.629     ;
; 23.334 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 26.568     ;
; 23.341 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 26.568     ;
; 23.394 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 26.530     ;
; 23.397 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 26.518     ;
; 23.417 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.168     ; 26.453     ;
; 23.425 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 26.498     ;
; 23.456 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.478     ;
; 23.490 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.157     ; 26.391     ;
; 23.508 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 26.374     ;
; 23.513 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 26.405     ;
; 23.546 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.184     ; 26.308     ;
; 23.547 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 26.368     ;
; 23.551 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 26.332     ;
; 23.551 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.148     ; 26.339     ;
; 23.584 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 26.307     ;
; 23.585 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.151     ; 26.302     ;
; 23.591 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 26.307     ;
; 23.622 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.175     ; 26.241     ;
; 23.629 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.168     ; 26.241     ;
; 23.638 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.168     ; 26.232     ;
; 23.644 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.269     ;
; 23.647 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 26.257     ;
; 23.656 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 26.270     ;
; 23.675 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 26.237     ;
; 23.685 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.162     ; 26.191     ;
; 23.706 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 26.217     ;
; 23.722 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 26.163     ;
; 23.753 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 26.131     ;
; 23.784 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 26.111     ;
; 23.790 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 26.149     ;
; 23.847 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.148     ; 26.043     ;
; 23.863 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 26.023     ;
; 23.869 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.150     ; 26.019     ;
; 23.881 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.148     ; 26.009     ;
; 23.919 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.176     ; 25.943     ;
; 24.015 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 25.888     ;
; 24.017 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.161     ; 25.860     ;
; 24.053 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.163     ; 25.822     ;
; 24.086 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 25.860     ;
; 24.102 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 25.840     ;
; 24.112 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.165     ; 25.761     ;
; 24.113 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 25.771     ;
; 24.138 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.158     ; 25.742     ;
; 24.210 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.174     ; 25.654     ;
; 24.215 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 25.685     ;
; 24.249 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 25.648     ;
; 24.270 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 25.625     ;
; 24.301 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 25.593     ;
; 24.311 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 25.599     ;
; 24.327 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 25.579     ;
; 24.332 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 25.573     ;
; 24.349 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 25.537     ;
; 24.349 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 25.533     ;
; 24.352 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 25.588     ;
; 24.358 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.185     ; 25.495     ;
; 24.363 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.149     ; 25.526     ;
; 24.365 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 25.513     ;
; 24.397 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 25.489     ;
; 24.434 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.176     ; 25.428     ;
; 24.441 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.169     ; 25.428     ;
; 24.494 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 25.390     ;
; 24.497 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.163     ; 25.378     ;
; 24.525 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 25.358     ;
; 24.556 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 25.338     ;
; 24.577 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 25.327     ;
; 24.583 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.166     ; 25.289     ;
; 24.615 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.162     ; 25.261     ;
; 24.717 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 25.168     ;
; 24.731 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.177     ; 25.130     ;
; 24.865 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.164     ; 25.009     ;
; 25.013 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.146     ; 24.879     ;
; 25.029 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.150     ; 24.859     ;
; 25.161 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.157     ; 24.720     ;
; 25.177 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.161     ; 24.700     ;
; 25.279 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 24.607     ;
; 25.427 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.163     ; 24.448     ;
; 26.575 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 23.349     ;
; 26.589 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 23.321     ;
; 26.606 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 23.317     ;
; 26.609 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 23.293     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.375 ; ps2:myps2|tail[0]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.044      ;
; 0.378 ; ps2:myps2|tail[1]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.047      ;
; 0.379 ; ps2:myps2|tail[3]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.048      ;
; 0.402 ; lcd:mylcd|lcd_en                              ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[5][5]                         ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[6][5]                         ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[2][5]                         ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[4][5]                         ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[0][5]                         ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|printed_crlf                        ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[3]                              ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[2]                              ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[1]                              ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[0]                              ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.A                            ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[0]                            ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[5]                            ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[4]                            ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[3]                            ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[2]                            ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.B                            ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|buf_changed_ack                     ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|cstart                              ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|cdone                               ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|mstart                              ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[0]                            ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[1]                            ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[2]                            ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[3]                            ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state2.C                            ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|buf_changed                         ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; processor:myprocessor|reg:PC_Update|\bits:0:r ; processor:myprocessor|reg:PC_Update|\bits:0:r                                                  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[9][5]                         ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[13][5]                        ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[15][5]                        ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[11][5]                        ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[1][5]                         ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[3][5]                         ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[7][5]                         ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[8][5]                         ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[14][5]                        ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[10][5]                        ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[12][5]                        ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[1]                            ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|fifo_write                          ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|shift                               ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|break_code                          ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ps2:myps2|reading_key                         ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2:myps2|bcount[1]                           ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2:myps2|bcount[2]                           ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2:myps2|bcount[3]                           ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2:myps2|bcount[0]                           ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2:myps2|ps2_clock_filtered                  ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.429 ; ps2:myps2|fcount[4]                           ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.435 ; lcd:mylcd|line2[0][6]                         ; lcd:mylcd|line1[0][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; lcd:mylcd|buf_changed                         ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.437 ; lcd:mylcd|line2[0][1]                         ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; lcd:mylcd|line2[9][5]                         ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; lcd:mylcd|line2[3][5]                         ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; lcd:mylcd|delay[17]                           ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; lcd:mylcd|state1.D                            ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.459 ; ps2:myps2|tail[4]                             ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.724      ;
; 0.469 ; ps2:myps2|tail[4]                             ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.734      ;
; 0.480 ; lcd:mylcd|count[4]                            ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.747      ;
; 0.495 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.760      ;
; 0.499 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.764      ;
; 0.501 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.766      ;
; 0.561 ; ps2:myps2|tail[4]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.230      ;
; 0.595 ; lcd:mylcd|line2[2][1]                         ; lcd:mylcd|line1[2][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.861      ;
; 0.598 ; lcd:mylcd|line2[9][0]                         ; lcd:mylcd|line1[9][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.864      ;
; 0.600 ; lcd:mylcd|line2[7][5]                         ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.606 ; lcd:mylcd|line2[13][5]                        ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; lcd:mylcd|line2[11][5]                        ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; lcd:mylcd|line2[8][2]                         ; lcd:mylcd|line1[8][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.609 ; lcd:mylcd|line2[4][3]                         ; lcd:mylcd|line1[4][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; lcd:mylcd|line2[15][5]                        ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
; 0.614 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.619 ; lcd:mylcd|line2[0][4]                         ; lcd:mylcd|line1[0][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.623 ; lcd:mylcd|line2[1][5]                         ; lcd:mylcd|line1[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; lcd:mylcd|line2[4][2]                         ; lcd:mylcd|line1[4][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.890      ;
; 0.625 ; lcd:mylcd|state2.B                            ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.893      ;
; 0.626 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.893      ;
; 0.627 ; lcd:mylcd|line2[15][1]                        ; lcd:mylcd|line1[15][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.894      ;
; 0.632 ; lcd:mylcd|line2[5][0]                         ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.900      ;
; 0.635 ; lcd:mylcd|state2.C                            ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.637 ; ps2:myps2|head[4]                             ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ps2:myps2|head[3]                             ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ps2:myps2|head[1]                             ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.640 ; ps2:myps2|head[2]                             ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; lcd:mylcd|delay[7]                            ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; lcd:mylcd|delay[8]                            ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; lcd:mylcd|delay[9]                            ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; ps2:myps2|size[3]                             ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; lcd:mylcd|delay[5]                            ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; lcd:mylcd|delay[6]                            ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; lcd:mylcd|delay[11]                           ; lcd:mylcd|delay[11]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; lcd:mylcd|delay[12]                           ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; lcd:mylcd|delay[15]                           ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; ps2:myps2|size[1]                             ; ps2:myps2|size[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 193.688 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 19.57 MHz ; 19.57 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 24.455 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.799  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.709 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 24.455 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 25.434     ;
; 24.732 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 25.189     ;
; 24.833 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.149     ; 25.048     ;
; 24.836 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 25.059     ;
; 24.887 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 25.021     ;
; 25.113 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 24.814     ;
; 25.128 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 24.778     ;
; 25.156 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 24.718     ;
; 25.165 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 24.740     ;
; 25.214 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 24.673     ;
; 25.236 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.148     ; 24.646     ;
; 25.249 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 24.655     ;
; 25.262 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 24.629     ;
; 25.268 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 24.646     ;
; 25.280 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 24.622     ;
; 25.309 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 24.602     ;
; 25.320 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 24.574     ;
; 25.361 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 24.553     ;
; 25.387 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 24.536     ;
; 25.405 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 24.533     ;
; 25.433 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 24.473     ;
; 25.442 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 24.495     ;
; 25.460 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 24.476     ;
; 25.477 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 24.406     ;
; 25.491 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 24.443     ;
; 25.506 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 24.392     ;
; 25.520 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 24.423     ;
; 25.534 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.164     ; 24.332     ;
; 25.543 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 24.354     ;
; 25.560 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 24.365     ;
; 25.573 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 24.317     ;
; 25.588 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 24.305     ;
; 25.597 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 24.327     ;
; 25.597 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 24.329     ;
; 25.603 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 24.291     ;
; 25.614 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 24.260     ;
; 25.615 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 24.308     ;
; 25.640 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 24.243     ;
; 25.645 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 24.256     ;
; 25.646 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.275     ;
; 25.653 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 24.243     ;
; 25.675 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 24.255     ;
; 25.684 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 24.226     ;
; 25.684 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 24.210     ;
; 25.694 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.149     ; 24.187     ;
; 25.698 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 24.188     ;
; 25.713 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 24.190     ;
; 25.752 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 24.161     ;
; 25.776 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 24.161     ;
; 25.855 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 24.020     ;
; 25.872 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 24.026     ;
; 25.890 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 24.007     ;
; 25.902 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 24.046     ;
; 25.909 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 23.993     ;
; 25.954 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 23.942     ;
; 25.981 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 23.905     ;
; 26.013 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 23.870     ;
; 26.035 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 23.878     ;
; 26.039 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 23.853     ;
; 26.075 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 23.812     ;
; 26.126 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 23.770     ;
; 26.171 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 23.781     ;
; 26.177 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 23.728     ;
; 26.189 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 23.762     ;
; 26.208 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 23.695     ;
; 26.237 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 23.675     ;
; 26.246 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 23.661     ;
; 26.250 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 23.640     ;
; 26.268 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 23.621     ;
; 26.274 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 23.601     ;
; 26.283 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 23.623     ;
; 26.304 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 23.613     ;
; 26.322 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 23.594     ;
; 26.356 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 23.539     ;
; 26.367 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 23.531     ;
; 26.395 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.164     ; 23.471     ;
; 26.404 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 23.493     ;
; 26.422 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 23.474     ;
; 26.424 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 23.526     ;
; 26.452 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 23.422     ;
; 26.453 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 23.441     ;
; 26.482 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 23.421     ;
; 26.491 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 23.392     ;
; 26.504 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 23.384     ;
; 26.557 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 23.358     ;
; 26.559 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 23.327     ;
; 26.595 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.146     ; 23.289     ;
; 26.716 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 23.159     ;
; 26.721 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 23.174     ;
; 26.842 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 23.044     ;
; 26.990 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 22.909     ;
; 27.008 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 22.890     ;
; 27.111 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 22.779     ;
; 27.119 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 22.778     ;
; 27.129 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 22.760     ;
; 27.364 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 22.524     ;
; 28.256 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 21.675     ;
; 28.267 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 21.649     ;
; 28.286 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 21.623     ;
; 28.287 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 21.642     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.353 ; processor:myprocessor|reg:PC_Update|\bits:0:r ; processor:myprocessor|reg:PC_Update|\bits:0:r                                                  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lcd:mylcd|lcd_en                              ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[9][5]                         ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[13][5]                        ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[15][5]                        ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[11][5]                        ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[1][5]                         ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[5][5]                         ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[3][5]                         ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[7][5]                         ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[8][5]                         ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[14][5]                        ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[10][5]                        ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[12][5]                        ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[6][5]                         ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[2][5]                         ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[4][5]                         ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[0][5]                         ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|printed_crlf                        ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[3]                              ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[2]                              ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[1]                              ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[0]                              ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.A                            ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[0]                            ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[5]                            ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[4]                            ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[3]                            ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[2]                            ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.B                            ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed_ack                     ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cstart                              ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cdone                               ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|mstart                              ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[0]                            ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[1]                            ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[2]                            ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[3]                            ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state2.C                            ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed                         ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[1]                            ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|fifo_write                          ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|shift                               ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|break_code                          ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|reading_key                         ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[1]                           ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[2]                           ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[3]                           ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[0]                           ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|ps2_clock_filtered                  ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.377 ; ps2:myps2|tail[1]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.980      ;
; 0.379 ; ps2:myps2|tail[0]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.982      ;
; 0.384 ; ps2:myps2|tail[3]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.987      ;
; 0.389 ; ps2:myps2|fcount[4]                           ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.400 ; lcd:mylcd|delay[17]                           ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; lcd:mylcd|state1.D                            ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lcd:mylcd|line2[0][6]                         ; lcd:mylcd|line1[0][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; lcd:mylcd|buf_changed                         ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; lcd:mylcd|line2[3][5]                         ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; lcd:mylcd|line2[0][1]                         ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; lcd:mylcd|line2[9][5]                         ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.414 ; ps2:myps2|tail[4]                             ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.432 ; ps2:myps2|tail[4]                             ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.675      ;
; 0.444 ; lcd:mylcd|count[4]                            ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.687      ;
; 0.455 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
; 0.460 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.702      ;
; 0.461 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.703      ;
; 0.531 ; ps2:myps2|tail[4]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.134      ;
; 0.548 ; lcd:mylcd|line2[7][5]                         ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; lcd:mylcd|line2[2][1]                         ; lcd:mylcd|line1[2][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.552 ; lcd:mylcd|line2[9][0]                         ; lcd:mylcd|line1[9][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; lcd:mylcd|line2[13][5]                        ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.796      ;
; 0.555 ; lcd:mylcd|line2[11][5]                        ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; lcd:mylcd|line2[8][2]                         ; lcd:mylcd|line1[8][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; lcd:mylcd|line2[15][5]                        ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; lcd:mylcd|line2[4][3]                         ; lcd:mylcd|line1[4][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.561 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.804      ;
; 0.569 ; lcd:mylcd|line2[1][5]                         ; lcd:mylcd|line1[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; lcd:mylcd|line2[0][4]                         ; lcd:mylcd|line1[0][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; lcd:mylcd|line2[4][2]                         ; lcd:mylcd|line1[4][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.578 ; lcd:mylcd|line2[15][1]                        ; lcd:mylcd|line1[15][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.822      ;
; 0.579 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; lcd:mylcd|state2.B                            ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.823      ;
; 0.581 ; ps2:myps2|head[4]                             ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; ps2:myps2|head[3]                             ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; ps2:myps2|head[1]                             ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; lcd:mylcd|delay[6]                            ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; ps2:myps2|head[2]                             ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; lcd:mylcd|delay[4]                            ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; lcd:mylcd|delay[8]                            ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; lcd:mylcd|delay[12]                           ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; lcd:mylcd|line2[5][0]                         ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; lcd:mylcd|delay[7]                            ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[9]                            ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[14]                           ; lcd:mylcd|delay[14]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; ps2:myps2|size[1]                             ; ps2:myps2|size[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; ps2:myps2|size[3]                             ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; lcd:mylcd|delay[5]                            ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; lcd:mylcd|delay[11]                           ; lcd:mylcd|delay[11]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 194.221 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 36.009 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.152 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.400  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.753 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 36.009 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.928     ;
; 36.044 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.921     ;
; 36.160 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 13.771     ;
; 36.189 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 13.746     ;
; 36.224 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.739     ;
; 36.287 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 13.669     ;
; 36.309 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 13.620     ;
; 36.332 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 13.625     ;
; 36.335 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.603     ;
; 36.340 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 13.589     ;
; 36.358 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 13.608     ;
; 36.365 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 13.555     ;
; 36.390 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 13.564     ;
; 36.400 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 13.548     ;
; 36.413 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 13.542     ;
; 36.425 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 13.557     ;
; 36.448 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.535     ;
; 36.460 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 13.463     ;
; 36.467 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 13.487     ;
; 36.474 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 13.474     ;
; 36.481 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 13.472     ;
; 36.486 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 13.446     ;
; 36.497 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 13.452     ;
; 36.500 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 13.457     ;
; 36.516 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 13.398     ;
; 36.519 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 13.434     ;
; 36.524 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 13.417     ;
; 36.539 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.433     ;
; 36.541 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 13.407     ;
; 36.542 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.439     ;
; 36.547 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 13.422     ;
; 36.547 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.434     ;
; 36.555 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 13.413     ;
; 36.558 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 13.419     ;
; 36.564 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 13.385     ;
; 36.574 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.363     ;
; 36.577 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.395     ;
; 36.641 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 13.298     ;
; 36.657 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 13.316     ;
; 36.670 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 13.277     ;
; 36.675 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 13.260     ;
; 36.675 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 13.272     ;
; 36.679 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 13.295     ;
; 36.686 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 13.257     ;
; 36.689 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 13.271     ;
; 36.713 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 13.219     ;
; 36.729 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a2~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 13.202     ;
; 36.746 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 13.183     ;
; 36.754 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 13.181     ;
; 36.763 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 13.212     ;
; 36.772 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.166     ;
; 36.774 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 13.170     ;
; 36.824 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 13.163     ;
; 36.864 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 13.062     ;
; 36.909 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 13.020     ;
; 36.913 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 13.007     ;
; 36.925 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.013     ;
; 36.929 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 13.025     ;
; 36.949 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 13.000     ;
; 36.951 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 13.004     ;
; 36.956 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 12.997     ;
; 36.961 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 12.980     ;
; 36.961 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 12.992     ;
; 36.972 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 12.977     ;
; 36.982 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 12.967     ;
; 36.991 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 12.960     ;
; 36.999 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 12.993     ;
; 37.029 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 12.894     ;
; 37.032 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 12.960     ;
; 37.052 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.911     ;
; 37.055 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 12.877     ;
; 37.085 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.829     ;
; 37.086 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 12.862     ;
; 37.100 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 12.843     ;
; 37.110 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 12.838     ;
; 37.133 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 12.810     ;
; 37.133 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 12.816     ;
; 37.144 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 12.823     ;
; 37.161 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 12.830     ;
; 37.192 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 12.755     ;
; 37.208 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 12.735     ;
; 37.227 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 12.741     ;
; 37.230 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 12.717     ;
; 37.244 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.691     ;
; 37.260 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 12.708     ;
; 37.262 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 12.680     ;
; 37.278 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 12.654     ;
; 37.339 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 12.605     ;
; 37.433 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 12.493     ;
; 37.494 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 12.444     ;
; 37.514 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 12.435     ;
; 37.547 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 12.402     ;
; 37.561 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 12.387     ;
; 37.669 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 12.274     ;
; 37.702 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 12.241     ;
; 37.797 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 12.145     ;
; 38.042 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a15~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 11.887     ;
; 38.068 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a15~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 11.870     ;
; 38.070 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 11.901     ;
; 38.078 ; processor:myprocessor|imem:Instrn_Fetch|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DM_WRITE|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 11.869     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.152 ; ps2:myps2|tail[0]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.154 ; ps2:myps2|tail[3]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.493      ;
; 0.155 ; ps2:myps2|tail[1]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.181 ; lcd:mylcd|line2[8][5]                         ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[14][5]                        ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[10][5]                        ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[12][5]                        ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[3]                              ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[2]                              ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[1]                              ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[0]                              ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state1.A                            ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[0]                            ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[5]                            ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[4]                            ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[3]                            ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[2]                            ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[1]                            ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state1.B                            ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|buf_changed_ack                     ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|cstart                              ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|cdone                               ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|mstart                              ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state2.C                            ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|buf_changed                         ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:myprocessor|reg:PC_Update|\bits:0:r ; processor:myprocessor|reg:PC_Update|\bits:0:r                                                  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lcd:mylcd|lcd_en                              ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[9][5]                         ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[13][5]                        ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[15][5]                        ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[11][5]                        ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[1][5]                         ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[5][5]                         ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[3][5]                         ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[7][5]                         ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[6][5]                         ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[2][5]                         ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[4][5]                         ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[0][5]                         ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|printed_crlf                        ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[0]                            ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[1]                            ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[2]                            ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[3]                            ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ps2:myps2|fifo_write                          ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|shift                               ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|break_code                          ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|reading_key                         ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|bcount[1]                           ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|bcount[2]                           ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|bcount[3]                           ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|bcount[0]                           ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2:myps2|ps2_clock_filtered                  ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.191 ; lcd:mylcd|line2[0][6]                         ; lcd:mylcd|line1[0][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; lcd:mylcd|buf_changed                         ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.194 ; lcd:mylcd|line2[3][5]                         ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; ps2:myps2|fcount[4]                           ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; lcd:mylcd|line2[9][5]                         ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; lcd:mylcd|line2[0][1]                         ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; lcd:mylcd|delay[17]                           ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.205 ; lcd:mylcd|state1.D                            ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.209 ; ps2:myps2|tail[4]                             ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; ps2:myps2|tail[4]                             ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.216 ; lcd:mylcd|count[4]                            ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.224 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.348      ;
; 0.228 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.352      ;
; 0.229 ; ps2:myps2|reading_key                         ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.353      ;
; 0.236 ; ps2:myps2|tail[4]                             ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.575      ;
; 0.259 ; lcd:mylcd|line2[2][1]                         ; lcd:mylcd|line1[2][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.383      ;
; 0.261 ; lcd:mylcd|line2[9][0]                         ; lcd:mylcd|line1[9][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; lcd:mylcd|line2[7][5]                         ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; lcd:mylcd|line2[13][5]                        ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; lcd:mylcd|line2[0][4]                         ; lcd:mylcd|line1[0][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.268 ; lcd:mylcd|line2[15][5]                        ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; lcd:mylcd|line2[11][5]                        ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; lcd:mylcd|line2[4][3]                         ; lcd:mylcd|line1[4][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; lcd:mylcd|line2[8][2]                         ; lcd:mylcd|line1[8][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; lcd:mylcd|line2[15][1]                        ; lcd:mylcd|line1[15][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; lcd:mylcd|state2.B                            ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.399      ;
; 0.274 ; lcd:mylcd|line2[1][5]                         ; lcd:mylcd|line1[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; lcd:mylcd|line2[5][0]                         ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.401      ;
; 0.276 ; lcd:mylcd|line2[4][2]                         ; lcd:mylcd|line1[4][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.401      ;
; 0.281 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.407      ;
; 0.281 ; lcd:mylcd|state2.C                            ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.405      ;
; 0.282 ; lcd:mylcd|state1.C                            ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.408      ;
; 0.289 ; ps2:myps2|head[1]                             ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; ps2:myps2|head[4]                             ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; ps2:myps2|head[3]                             ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; lcd:mylcd|delay[8]                            ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; lcd:mylcd|delay[9]                            ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; ps2:myps2|head[2]                             ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; lcd:mylcd|delay[5]                            ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcd:mylcd|delay[6]                            ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcd:mylcd|delay[7]                            ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcd:mylcd|delay[12]                           ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[2]                            ; lcd:mylcd|delay[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lcd:mylcd|delay[1]                            ; lcd:mylcd|delay[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lcd:mylcd|delay[4]                            ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lcd:mylcd|delay[10]                           ; lcd:mylcd|delay[10]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
+-------+-----------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 196.876 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 22.324 ; 0.152 ; N/A      ; N/A     ; 9.400               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 22.324 ; 0.152 ; N/A      ; N/A     ; 49.708              ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 99571402 ; 992      ; 7931842  ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 99571402 ; 992      ; 7931842  ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 10 09:39:25 2017
Info: Command: quartus_sta cpu550-2016fa -c skeleton
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 22.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.324               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 inclock 
    Info (332119):    49.708               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 193.688 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 24.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.455               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 inclock 
    Info (332119):    49.709               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 194.221 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.009               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 inclock 
    Info (332119):    49.753               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 196.876 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Fri Nov 10 09:39:30 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


