
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2697.82

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src[2] (input port clocked by clk)
Endpoint: src_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.49    0.00    0.00 1000.00 ^ src[2] (in)
                                         src[2] (net)
                  0.01    0.00 1000.00 ^ _578_/A (BUFx2_ASAP7_75t_R)
     1    0.46    4.76    9.72 1009.72 ^ _578_/Y (BUFx2_ASAP7_75t_R)
                                         net301 (net)
                  4.76    0.00 1009.72 ^ output301/A (BUFx2_ASAP7_75t_R)
     1    0.07    3.74   10.56 1020.28 ^ output301/Y (BUFx2_ASAP7_75t_R)
                                         src_o[2] (net)
                  3.74    0.00 1020.28 ^ src_o[2] (out)
                               1020.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1020.28   data arrival time
-----------------------------------------------------------------------------
                               2020.28   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: src_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.22    0.00    0.00 1000.00 v is_reduct (in)
                                         is_reduct (net)
                  0.06    0.02 1000.02 v input5/A (BUFx4f_ASAP7_75t_R)
     1    9.95   17.17   13.65 1013.67 v input5/Y (BUFx4f_ASAP7_75t_R)
                                         net5 (net)
                 28.32    7.31 1020.98 v wire435/A (BUFx16f_ASAP7_75t_R)
    42   45.21    8.13   21.26 1042.24 v wire435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                175.58   55.35 1097.59 v load_slew434/A (BUFx16f_ASAP7_75t_R)
    65   60.86   19.77   46.23 1143.82 v load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 27.71    4.81 1148.64 v _352_/A (AND2x6_ASAP7_75t_R)
    16   12.80   20.36   32.13 1180.76 v _352_/Y (AND2x6_ASAP7_75t_R)
                                         _090_ (net)
                 20.84    1.66 1182.43 v _365_/A2 (AO222x2_ASAP7_75t_R)
     1   21.01   61.24   53.53 1235.95 v _365_/Y (AO222x2_ASAP7_75t_R)
                                         net294 (net)
                123.04   34.16 1270.11 v output294/A (BUFx2_ASAP7_75t_R)
     1    0.15    7.95   32.07 1302.18 v output294/Y (BUFx2_ASAP7_75t_R)
                                         src_o[23] (net)
                  7.95    0.00 1302.18 v src_o[23] (out)
                               1302.18   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1302.18   data arrival time
-----------------------------------------------------------------------------
                               2697.82   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: src_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.22    0.00    0.00 1000.00 v is_reduct (in)
                                         is_reduct (net)
                  0.06    0.02 1000.02 v input5/A (BUFx4f_ASAP7_75t_R)
     1    9.95   17.17   13.65 1013.67 v input5/Y (BUFx4f_ASAP7_75t_R)
                                         net5 (net)
                 28.32    7.31 1020.98 v wire435/A (BUFx16f_ASAP7_75t_R)
    42   45.21    8.13   21.26 1042.24 v wire435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                175.58   55.35 1097.59 v load_slew434/A (BUFx16f_ASAP7_75t_R)
    65   60.86   19.77   46.23 1143.82 v load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 27.71    4.81 1148.64 v _352_/A (AND2x6_ASAP7_75t_R)
    16   12.80   20.36   32.13 1180.76 v _352_/Y (AND2x6_ASAP7_75t_R)
                                         _090_ (net)
                 20.84    1.66 1182.43 v _365_/A2 (AO222x2_ASAP7_75t_R)
     1   21.01   61.24   53.53 1235.95 v _365_/Y (AO222x2_ASAP7_75t_R)
                                         net294 (net)
                123.04   34.16 1270.11 v output294/A (BUFx2_ASAP7_75t_R)
     1    0.15    7.95   32.07 1302.18 v output294/Y (BUFx2_ASAP7_75t_R)
                                         src_o[23] (net)
                  7.95    0.00 1302.18 v src_o[23] (out)
                               1302.18   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1302.18   data arrival time
-----------------------------------------------------------------------------
                               2697.82   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
6.416533946990967

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0201

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
43.062705993652344

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9345

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1302.1814

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2697.8184

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
207.176850

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.13e-05   5.69e-05   8.90e-08   8.83e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.13e-05   5.69e-05   8.90e-08   8.83e-05 100.0%
                          35.4%      64.5%       0.1%
