[{"DBLP title": "Network Packet Processing Mode-Aware Power Management for Data Center Servers.", "DBLP authors": ["Ki-Dong Kang", "Gyeongseo Park", "Nam Sung Kim", "Daehoon Kim"], "year": 2020, "MAG papers": [{"PaperId": 2959202171, "PaperTitle": "network packet processing mode aware power management for data center servers", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 1.0, "daegu gyeongbuk institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Exploring Prefetching, Pre-Execution and Branch Outcome Streaming for In-Memory Database Lookups.", "DBLP authors": ["Mustafa Cavus", "Mohammed Shatnawi", "Resit Sendag", "Augustus K. Uht"], "year": 2020, "MAG papers": [{"PaperId": 2995759203, "PaperTitle": "exploring prefetching pre execution and branch outcome streaming for in memory database lookups", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rhode island": 4.0}}], "source": "ES"}, {"DBLP title": "Brutus: Refuting the Security Claims of the Cache Timing Randomization Countermeasure Proposed in CEASER.", "DBLP authors": ["Rahul Bodduna", "Vinod Ganesan", "Patanjali SLPSK", "Kamakoti Veezhinathan", "Chester Rebeiro"], "year": 2020, "MAG papers": [{"PaperId": 3000130452, "PaperTitle": "brutus refuting the security claims of the cache timing randomization countermeasure proposed in ceaser", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"indian institute of technology madras": 5.0}}], "source": "ES"}, {"DBLP title": "Towards Scalable Analytics with Inference-Enabled Solid-State Drives.", "DBLP authors": ["Minsub Kim", "Jaeha Kung", "Sungjin Lee"], "year": 2020, "MAG papers": [{"PaperId": 2963758529, "PaperTitle": "towards scalable analytics with inference enabled solid state drives", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"daegu gyeongbuk institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Challenges in Detecting an \"Evasive Spectre\".", "DBLP authors": ["Congmiao Li", "Jean-Luc Gaudiot"], "year": 2020, "MAG papers": [{"PaperId": 3006781152, "PaperTitle": "challenges in detecting an evasive spectre", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Characterizing and Understanding GCNs on GPU.", "DBLP authors": ["Mingyu Yan", "Zhaodong Chen", "Lei Deng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3004398582, "PaperTitle": "characterizing and understanding gcns on gpu", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 4.0, "university of california santa barbara": 3.0}}, {"PaperId": 3004208721, "PaperTitle": "characterizing and understanding gcns on gpu", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california santa barbara": 3.0, "chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Post-Silicon Microarchitecture.", "DBLP authors": ["Chanchal Kumar", "Aayush Chaudhary", "Shubham Bhawalkar", "Utkarsh Mathur", "Saransh Jain", "Adith Vastrad", "Eric Rotenberg"], "year": 2020, "MAG papers": [{"PaperId": 3011646870, "PaperTitle": "post silicon microarchitecture", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"north carolina state university": 7.0}}], "source": "ES"}, {"DBLP title": "Breaking In-Order Branch Miss Recovery.", "DBLP authors": ["Stijn Eyerman", "Wim Heirman", "Sam Van den Steen", "Ibrahim Hur"], "year": 2020, "MAG papers": [{"PaperId": 3010946638, "PaperTitle": "breaking in order branch miss recovery", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Systolic Tensor Array: An Efficient Structured-Sparse GEMM Accelerator for Mobile CNN Inference.", "DBLP authors": ["Zhi Gang Liu", "Paul N. Whatmough", "Matthew Mattina"], "year": 2020, "MAG papers": [{"PaperId": 3025026732, "PaperTitle": "systolic tensor array an efficient structured sparse gemm accelerator for mobile cnn inference", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3012178976, "PaperTitle": "systolic tensor array an efficient structured sparse gemm accelerator for mobile cnn inference", "Year": 2020, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Sky Is Not the Limit: A Visual Performance Model for Cyber-Physical Co-Design in Autonomous Machines.", "DBLP authors": ["Srivatsan Krishnan", "Zishen Wan", "Kshitij Bhardwaj", "Paul N. Whatmough", "Aleksandra Faust", "Gu-Yeon Wei", "David Brooks", "Vijay Janapa Reddi"], "year": 2020, "MAG papers": [{"PaperId": 3012012823, "PaperTitle": "the sky is not the limit a visual performance model for cyber physical co design in autonomous machines", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"harvard university": 7.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Thermal Transients With Deterministic Turbo Clock Frequency.", "DBLP authors": ["Pierre Michaud"], "year": 2020, "MAG papers": [{"PaperId": 3014135942, "PaperTitle": "exploiting thermal transients with deterministic turbo clock frequency", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rennes": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Performance Design of Generalized Pipeline Cellular Array.", "DBLP authors": ["Zhufei Chu", "Huiming Tian", "Zeqiang Li", "Yinshui Xia", "Lun-Yao Wang"], "year": 2020, "MAG papers": [{"PaperId": 3015392647, "PaperTitle": "a high performance design of generalized pipeline cellular array", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Heterogeneous 3D Integration for a RISC-V System With STT-MRAM.", "DBLP authors": ["Lingjun Zhu", "Lennart Bamberg", "Anthony Agnesina", "Francky Catthoor", "Dragomir Milojevic", "Manu Komalan", "Julien Ryckaert", "Alberto Garc\u00eda-Ortiz", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3023776971, "PaperTitle": "heterogeneous 3d integration for a risc v system with stt mram", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"katholieke universiteit leuven": 4.0, "university of bremen": 2.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Unexpected Performance of Intel\u00ae Optane\u2122 DC Persistent Memory.", "DBLP authors": ["Tony Mason", "Thaleia Dimitra Doudali", "Margo I. Seltzer", "Ada Gavrilovska"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Architectural Implications of Graph Neural Networks.", "DBLP authors": ["Zhihui Zhang", "Jingwen Leng", "Lingxiao Ma", "Youshan Miao", "Chao Li", "Minyi Guo"], "year": 2020, "MAG papers": [{"PaperId": 3082448434, "PaperTitle": "architectural implications of graph neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 4.0, "peking university": 1.0, "microsoft": 1.0}}, {"PaperId": 3124523381, "PaperTitle": "architectural implications of graph neural networks", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"peking university": 1.0, "microsoft": 1.0, "shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "HiLITE: Hierarchical and Lightweight Imitation Learning for Power Management of Embedded SoCs.", "DBLP authors": ["Anderson L. Sartor", "Anish Krishnakumar", "Samet E. Arda", "\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "A Power-Aware Heterogeneous Architecture Scaling Model for Energy-Harvesting Computers.", "DBLP authors": ["Harsh Desai", "Brandon Lucia"], "year": 2020, "MAG papers": [{"PaperId": 3018553490, "PaperTitle": "a power aware heterogeneous architecture scaling model for energy harvesting computers", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "A Two-Directional BigData Sorting Architecture on FPGAs.", "DBLP authors": ["Bo-Cheng Lai", "Chun-Yen Chen", "Yi-Da Hsin", "Bo-Yen Lin"], "year": 2020, "MAG papers": [{"PaperId": 3021743325, "PaperTitle": "a two directional bigdata sorting architecture on fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "NMTSim: Transaction-Command Based Simulator for New Memory Technology Devices.", "DBLP authors": ["Peng Gu", "Benjamin S. Lim", "Wenqin Huangfu", "Krishna T. Malladi", "Andrew Chang", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3027718053, "PaperTitle": "nmtsim transaction command based simulator for new memory technology devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 3.0, "university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories.", "DBLP authors": ["Seyyed Hossein Seyyedaghaei Rezaei", "Mehdi Modarressi", "Rachata Ausavarungnirun", "Mohammad Sadrosadati", "Onur Mutlu", "Masoud Daneshtalab"], "year": 2020, "MAG papers": [{"PaperId": 3021458022, "PaperTitle": "nom network on memory for inter bank data transfer in highly banked memories", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tehran": 3.0, "eth zurich": 1.0, "royal institute of technology": 1.0, "king mongkut s university of technology north bangkok": 1.0}}, {"PaperId": 3101488657, "PaperTitle": "nom network on memory for inter bank data transfer in highly banked memories", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"royal institute of technology": 1.0, "university of tehran": 3.0, "king mongkut s university of technology north bangkok": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "The Entangling Instruction Prefetcher.", "DBLP authors": ["Alberto Ros", "Alexandra Jimborean"], "year": 2020, "MAG papers": [{"PaperId": 3036202203, "PaperTitle": "the entangling instruction prefetcher", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of murcia": 2.0}}], "source": "ES"}, {"DBLP title": "Value Locality Based Approximation With ODIN.", "DBLP authors": ["Rahul Singh", "Gokul Subramanian Ravi", "Mikko H. Lipasti", "Joshua San Miguel"], "year": 2020, "MAG papers": [{"PaperId": 3034415971, "PaperTitle": "value locality based approximation with odin", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "FastDrain: Removing Page Victimization Overheads in NVMe Storage Stack.", "DBLP authors": ["Jie Zhang", "Miryeong Kwon", "Sanghyun Han", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "year": 2020, "MAG papers": [{"PaperId": 3034735990, "PaperTitle": "fastdrain removing page victimization overheads in nvme storage stack", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0, "pennsylvania state university": 1.0, "samsung": 1.0}}, {"PaperId": 3038393372, "PaperTitle": "fastdrain removing page victimization overheads in nvme storage stack", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0, "pennsylvania state university": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Probability-Based Address Translationfor Flash SSDs.", "DBLP authors": ["Junsu Im", "Hanbyeol Kim", "Yumin Won", "Jiho Oh", "Minjae Kim", "Sungjin Lee"], "year": 2020, "MAG papers": [{"PaperId": 3038979738, "PaperTitle": "probability based address translationfor flash ssds", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"daegu gyeongbuk institute of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "The Case for Domain-Specialized Branch Predictors for Graph-Processing.", "DBLP authors": ["Ahmed Samara", "James Tuck"], "year": 2020, "MAG papers": [{"PaperId": 3039369886, "PaperTitle": "the case for domain specialized branch predictors for graph processing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "MCsim: An Extensible DRAM Memory Controller Simulator.", "DBLP authors": ["Reza Mirosanlou", "Danlu Guo", "Mohamed Hassan", "Rodolfo Pellizzoni"], "year": 2020, "MAG papers": [{"PaperId": 3041919703, "PaperTitle": "mcsim an extensible dram memory controller simulator", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mcmaster university": 1.0, "university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator.", "DBLP authors": ["Shang Li", "Zhiyuan Yang", "Dhiraj Reddy", "Ankur Srivastava", "Bruce L. Jacob"], "year": 2020, "MAG papers": [{"PaperId": 3006586535, "PaperTitle": "dramsim3 a cycle accurate thermal capable dram simulator", "Year": 2020, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of maryland college park": 5.0}}], "source": "ES"}, {"DBLP title": "SmartSSD: FPGA Accelerated Near-Storage Data Analytics on SSD.", "DBLP authors": ["Joo Hwan Lee", "Hui Zhang", "Veronica Lagrange Moutinho dos Reis", "Praveen Krishnamoorthy", "Xiaodong Zhao", "Yang-Seok Ki"], "year": 2020, "MAG papers": [{"PaperId": 3043776758, "PaperTitle": "smartssd fpga accelerated near storage data analytics on ssd", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"samsung": 6.0}}], "source": "ES"}, {"DBLP title": "pPIM: A Programmable Processor-in-Memory Architecture With Precision-Scaling for Deep Learning.", "DBLP authors": ["Purab Ranjan Sutradhar", "Mark Connolly", "Sathwika Bavikadi", "Sai Manoj Pudukotai Dinakarrao", "Mark Indovina", "Amlan Ganguly"], "year": 2020, "MAG papers": [{"PaperId": 3045328293, "PaperTitle": "ppim a programmable processor in memory architecture with precision scaling for deep learning", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"george mason university": 2.0, "rochester institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "A Study of Memory Placement on Hardware-Assisted Tiered Memory Systems.", "DBLP authors": ["Wonkyo Choe", "Jonghyeon Kim", "Jeongseob Ahn"], "year": 2020, "MAG papers": [{"PaperId": 3048967625, "PaperTitle": "a study of memory placement on hardware assisted tiered memory systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ajou university": 3.0}}], "source": "ES"}, {"DBLP title": "A Cross-Stack Approach Towards Defending Against Cryptojacking.", "DBLP authors": ["Nada Lachtar", "Abdulrahman Abu Elkhail", "Anys Bacha", "Hafiz Malik"], "year": 2020, "MAG papers": [{"PaperId": 3066421834, "PaperTitle": "a cross stack approach towards defending against cryptojacking", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Harnessing Pairwise-Correlating Data Prefetching With Runahead Metadata.", "DBLP authors": ["Fatemeh Golshan", "Mohammad Bakhshalipour", "Mehran Shakerinava", "Ali Ansari", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2020, "MAG papers": [{"PaperId": 3080075511, "PaperTitle": "harnessing pairwise correlating data prefetching with runahead metadata", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sharif university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Dagger: Towards Efficient RPCs in Cloud Microservices With Near-Memory Reconfigurable NICs.", "DBLP authors": ["Nikita Lazarev", "Neil Adit", "Shaojie Xiang", "Zhiru Zhang", "Christina Delimitrou"], "year": 2020, "MAG papers": [{"PaperId": 3042977377, "PaperTitle": "dagger towards efficient rpcs in cloud microservices with near memory reconfigurable nics", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cornell university": 5.0}}, {"PaperId": 3081833055, "PaperTitle": "dagger towards efficient rpcs in cloud microservices with near memory reconfigurable nics", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cornell university": 5.0}}], "source": "ES"}, {"DBLP title": "GPU-NEST: Characterizing Energy Efficiency of Multi-GPU Inference Servers.", "DBLP authors": ["Ali Jahanshahi", "Hadi Zamani Sabzi", "Chester Lau", "Daniel Wong"], "year": 2020, "MAG papers": [{"PaperId": 3084790829, "PaperTitle": "gpu nest characterizing energy efficiency of multi gpu inference servers", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Adapting In Situ Accelerators for Sparsity with Granular Matrix Reordering.", "DBLP authors": ["Darya Mikhailenko", "Yujin Nakamoto", "Ben Feinberg", "Engin Ipek"], "year": 2020, "MAG papers": [{"PaperId": 3094195113, "PaperTitle": "adapting in situ accelerators for sparsity with granular matrix reordering", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sandia national laboratories": 1.0, "university of rochester": 3.0}}], "source": "ES"}, {"DBLP title": "Rebasing Instruction Prefetching: An Industry Perspective.", "DBLP authors": ["Yasuo Ishii", "Jaekyu Lee", "Krishnendra Nathella", "Dam Sunwoo"], "year": 2020, "MAG papers": [{"PaperId": 3096260662, "PaperTitle": "rebasing instruction prefetching an industry perspective", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PIM-GraphSCC: PIM-Based Graph Processing Using Graph's Community Structures.", "DBLP authors": ["Newton", "Virendra Singh", "Trevor E. Carlson"], "year": 2020, "MAG papers": [{"PaperId": 3109405281, "PaperTitle": "pim graphscc pim based graph processing using graph s community structures", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology bombay": 3.0}}], "source": "ES"}, {"DBLP title": "Voltage Noise Mitigation With Barrier Approximation.", "DBLP authors": ["Zamshed I. Chowdhury", "S. Karen Khatamifard", "Zhaoyong Zheng", "Tali Moreshet", "R. Iris Bahar", "Ulya R. Karpuzcu"], "year": 2020, "MAG papers": [{"PaperId": 3109262859, "PaperTitle": "voltage noise mitigation with barrier approximation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of minnesota": 3.0, "brown university": 2.0, "boston university": 1.0}}], "source": "ES"}, {"DBLP title": "Aging-Aware Context Switching in Multicore Processors Based on Workload Classification.", "DBLP authors": ["Ferdous Sharifi", "Nezam Rohbani", "Shaahin Hessabi"], "year": 2020, "MAG papers": [{"PaperId": 3106557793, "PaperTitle": "aging aware context switching in multicore processors based on workload classification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Lightweight Memory Access Pattern Obfuscation Framework for NVM.", "DBLP authors": ["Yuezhi Che", "Yuanzhou Yang", "Amro Awad", "Rujia Wang"], "year": 2020, "MAG papers": [{"PaperId": 3109676148, "PaperTitle": "a lightweight memory access pattern obfuscation framework for nvm", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"illinois institute of technology": 3.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling In-SRAM Pattern Processing With Low-Overhead Reporting Architecture.", "DBLP authors": ["Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron"], "year": 2020, "MAG papers": [{"PaperId": 3110222273, "PaperTitle": "enabling in sram pattern processing with low overhead reporting architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of virginia": 2.0, "university of california riverside": 1.0}}], "source": "ES"}]