|cpu0
wr <= controller:inst8.wr
data_bus[0] <= t3:inst4.output[0]
data_bus[1] <= t3:inst4.output[1]
data_bus[2] <= t3:inst4.output[2]
data_bus[3] <= t3:inst4.output[3]
data_bus[4] <= t3:inst4.output[4]
data_bus[5] <= t3:inst4.output[5]
data_bus[6] <= t3:inst4.output[6]
data_bus[7] <= t3:inst4.output[7]
data_bus[8] <= t3:inst4.output[8]
data_bus[9] <= t3:inst4.output[9]
data_bus[10] <= t3:inst4.output[10]
data_bus[11] <= t3:inst4.output[11]
data_bus[12] <= t3:inst4.output[12]
data_bus[13] <= t3:inst4.output[13]
data_bus[14] <= t3:inst4.output[14]
data_bus[15] <= t3:inst4.output[15]
clk => reg:inst30.clk
clk => reg:inst12.clk
clk => reg:inst13.clk
clk => reg:inst14.clk
clk => reg:inst15.clk
clk => reg:inst16.clk
clk => reg:inst17.clk
clk => reg:inst18.clk
clk => reg:inst19.clk
clk => reg:inst20.clk
clk => reg:inst21.clk
clk => reg:inst22.clk
clk => reg:inst23.clk
clk => reg:inst24.clk
clk => reg:inst25.clk
clk => reg:inst26.clk
clk => pc:inst10.clk
clk => flag_reg:inst2.clk
clk => ir:inst7.clk
clk => timer:inst6.clk
clk => ar:inst9.clk
clk => reg_testa:inst1.clk
reset => reg:inst30.reset
reset => reg:inst12.reset
reset => reg:inst13.reset
reset => reg:inst14.reset
reset => reg:inst15.reset
reset => reg:inst16.reset
reset => reg:inst17.reset
reset => reg:inst18.reset
reset => reg:inst19.reset
reset => reg:inst20.reset
reset => reg:inst21.reset
reset => reg:inst22.reset
reset => reg:inst23.reset
reset => reg:inst24.reset
reset => reg:inst25.reset
reset => reg:inst26.reset
reset => pc:inst10.reset
reset => flag_reg:inst2.reset
reset => ir:inst7.reset
reset => timer:inst6.reset
reset => ar:inst9.reset
reset => reg_testa:inst1.reset
reg_sel[0] => reg_mux:inst27.reg_sel[0]
reg_sel[0] => reg_out:inst33.reg_sel[0]
reg_sel[1] => reg_mux:inst27.reg_sel[1]
reg_sel[1] => reg_out:inst33.reg_sel[1]
reg_sel[2] => reg_mux:inst27.reg_sel[2]
reg_sel[2] => reg_out:inst33.reg_sel[2]
reg_sel[3] => reg_mux:inst27.reg_sel[3]
reg_sel[3] => reg_out:inst33.reg_sel[3]
c <= flag_reg:inst2.flag_c
z <= flag_reg:inst2.flag_z
v <= flag_reg:inst2.flag_v
s <= flag_reg:inst2.flag_s
address_bus[0] <= ar:inst9.q[0]
address_bus[1] <= ar:inst9.q[1]
address_bus[2] <= ar:inst9.q[2]
address_bus[3] <= ar:inst9.q[3]
address_bus[4] <= ar:inst9.q[4]
address_bus[5] <= ar:inst9.q[5]
address_bus[6] <= ar:inst9.q[6]
address_bus[7] <= ar:inst9.q[7]
address_bus[8] <= ar:inst9.q[8]
address_bus[9] <= ar:inst9.q[9]
address_bus[10] <= ar:inst9.q[10]
address_bus[11] <= ar:inst9.q[11]
address_bus[12] <= ar:inst9.q[12]
address_bus[13] <= ar:inst9.q[13]
address_bus[14] <= ar:inst9.q[14]
address_bus[15] <= ar:inst9.q[15]
reg_data[0] <= reg_out:inst33.reg_data[0]
reg_data[1] <= reg_out:inst33.reg_data[1]
reg_data[2] <= reg_out:inst33.reg_data[2]
reg_data[3] <= reg_out:inst33.reg_data[3]
reg_data[4] <= reg_out:inst33.reg_data[4]
reg_data[5] <= reg_out:inst33.reg_data[5]
reg_data[6] <= reg_out:inst33.reg_data[6]
reg_data[7] <= reg_out:inst33.reg_data[7]
reg_data[8] <= reg_out:inst33.reg_data[8]
reg_data[9] <= reg_out:inst33.reg_data[9]
reg_data[10] <= reg_out:inst33.reg_data[10]
reg_data[11] <= reg_out:inst33.reg_data[11]
reg_data[12] <= reg_out:inst33.reg_data[12]
reg_data[13] <= reg_out:inst33.reg_data[13]
reg_data[14] <= reg_out:inst33.reg_data[14]
reg_data[15] <= reg_out:inst33.reg_data[15]
sel[0] => reg_out:inst33.sel[0]
sel[1] => reg_out:inst33.sel[1]


|cpu0|controller:inst8
timer[0] => Mux83.IN10
timer[0] => Mux80.IN8
timer[0] => Mux78.IN8
timer[0] => Mux76.IN8
timer[0] => Mux74.IN8
timer[0] => Mux72.IN8
timer[0] => Mux70.IN8
timer[0] => Mux68.IN8
timer[0] => Mux66.IN8
timer[0] => Mux64.IN10
timer[0] => Mux62.IN10
timer[0] => Mux60.IN10
timer[0] => Mux58.IN10
timer[0] => Mux56.IN10
timer[0] => Mux54.IN10
timer[0] => Mux52.IN10
timer[0] => Mux50.IN10
timer[0] => Mux49.IN10
timer[0] => Mux45.IN10
timer[0] => Mux44.IN10
timer[0] => Mux40.IN10
timer[0] => Mux39.IN10
timer[0] => Mux36.IN10
timer[0] => Mux3.IN10
timer[0] => Mux35.IN10
timer[0] => Mux33.IN10
timer[0] => Mux31.IN10
timer[0] => Mux28.IN10
timer[0] => Mux25.IN10
timer[0] => Mux23.IN10
timer[0] => Mux21.IN10
timer[0] => Mux19.IN10
timer[0] => Mux0.IN10
timer[0] => Mux11.IN10
timer[0] => Mux12.IN10
timer[0] => Mux14.IN10
timer[0] => Mux15.IN10
timer[0] => Mux17.IN10
timer[0] => Mux9.IN8
timer[0] => Mux8.IN8
timer[1] => Mux83.IN9
timer[1] => Mux80.IN7
timer[1] => Mux78.IN7
timer[1] => Mux76.IN7
timer[1] => Mux74.IN7
timer[1] => Mux72.IN7
timer[1] => Mux70.IN7
timer[1] => Mux68.IN7
timer[1] => Mux66.IN7
timer[1] => Mux64.IN9
timer[1] => Mux62.IN9
timer[1] => Mux60.IN9
timer[1] => Mux58.IN9
timer[1] => Mux56.IN9
timer[1] => Mux54.IN9
timer[1] => Mux52.IN9
timer[1] => Mux50.IN9
timer[1] => Mux49.IN9
timer[1] => Mux45.IN9
timer[1] => Mux44.IN9
timer[1] => Mux40.IN9
timer[1] => Mux39.IN9
timer[1] => Mux36.IN9
timer[1] => Mux3.IN9
timer[1] => Mux35.IN9
timer[1] => Mux33.IN9
timer[1] => Mux31.IN9
timer[1] => Mux28.IN9
timer[1] => Mux25.IN9
timer[1] => Mux23.IN9
timer[1] => Mux21.IN9
timer[1] => Mux19.IN9
timer[1] => Mux0.IN9
timer[1] => Mux11.IN9
timer[1] => Mux12.IN9
timer[1] => Mux14.IN9
timer[1] => Mux15.IN9
timer[1] => Mux17.IN9
timer[1] => Mux9.IN7
timer[1] => Mux8.IN7
timer[2] => Mux83.IN8
timer[2] => Mux80.IN6
timer[2] => Mux78.IN6
timer[2] => Mux76.IN6
timer[2] => Mux74.IN6
timer[2] => Mux72.IN6
timer[2] => Mux70.IN6
timer[2] => Mux68.IN6
timer[2] => Mux66.IN6
timer[2] => Mux64.IN8
timer[2] => Mux62.IN8
timer[2] => Mux60.IN8
timer[2] => Mux58.IN8
timer[2] => Mux56.IN8
timer[2] => Mux54.IN8
timer[2] => Mux52.IN8
timer[2] => Mux50.IN8
timer[2] => Mux49.IN8
timer[2] => Mux45.IN8
timer[2] => Mux44.IN8
timer[2] => Mux40.IN8
timer[2] => Mux39.IN8
timer[2] => Mux36.IN8
timer[2] => Mux3.IN8
timer[2] => Mux35.IN8
timer[2] => Mux33.IN8
timer[2] => Mux31.IN8
timer[2] => Mux28.IN8
timer[2] => Mux25.IN8
timer[2] => Mux23.IN8
timer[2] => Mux21.IN8
timer[2] => Mux19.IN8
timer[2] => Mux0.IN8
timer[2] => Mux11.IN8
timer[2] => Mux12.IN8
timer[2] => Mux14.IN8
timer[2] => Mux15.IN8
timer[2] => Mux17.IN8
timer[2] => Mux9.IN6
timer[2] => Mux8.IN6
instruction[0] => Mux67.IN250
instruction[0] => Mux67.IN251
instruction[0] => Mux67.IN252
instruction[0] => Mux67.IN253
instruction[0] => Mux67.IN254
instruction[0] => Mux67.IN255
instruction[0] => Mux67.IN256
instruction[0] => Mux67.IN257
instruction[0] => Mux67.IN258
instruction[0] => Mux67.IN259
instruction[0] => Mux67.IN260
instruction[0] => Mux67.IN261
instruction[0] => Mux67.IN262
instruction[0] => Mux67.IN263
instruction[0] => Mux66.IN9
instruction[0] => Mux66.IN10
instruction[0] => Mux51.IN255
instruction[0] => Mux51.IN256
instruction[0] => Mux51.IN257
instruction[0] => Mux51.IN258
instruction[0] => Mux51.IN259
instruction[0] => Mux51.IN260
instruction[0] => Mux51.IN261
instruction[0] => Mux51.IN262
instruction[0] => Mux51.IN263
instruction[1] => Mux69.IN250
instruction[1] => Mux69.IN251
instruction[1] => Mux69.IN252
instruction[1] => Mux69.IN253
instruction[1] => Mux69.IN254
instruction[1] => Mux69.IN255
instruction[1] => Mux69.IN256
instruction[1] => Mux69.IN257
instruction[1] => Mux69.IN258
instruction[1] => Mux69.IN259
instruction[1] => Mux69.IN260
instruction[1] => Mux69.IN261
instruction[1] => Mux69.IN262
instruction[1] => Mux69.IN263
instruction[1] => Mux68.IN9
instruction[1] => Mux68.IN10
instruction[1] => Mux53.IN255
instruction[1] => Mux53.IN256
instruction[1] => Mux53.IN257
instruction[1] => Mux53.IN258
instruction[1] => Mux53.IN259
instruction[1] => Mux53.IN260
instruction[1] => Mux53.IN261
instruction[1] => Mux53.IN262
instruction[1] => Mux53.IN263
instruction[2] => Mux71.IN250
instruction[2] => Mux71.IN251
instruction[2] => Mux71.IN252
instruction[2] => Mux71.IN253
instruction[2] => Mux71.IN254
instruction[2] => Mux71.IN255
instruction[2] => Mux71.IN256
instruction[2] => Mux71.IN257
instruction[2] => Mux71.IN258
instruction[2] => Mux71.IN259
instruction[2] => Mux71.IN260
instruction[2] => Mux71.IN261
instruction[2] => Mux71.IN262
instruction[2] => Mux71.IN263
instruction[2] => Mux70.IN9
instruction[2] => Mux70.IN10
instruction[2] => Mux55.IN255
instruction[2] => Mux55.IN256
instruction[2] => Mux55.IN257
instruction[2] => Mux55.IN258
instruction[2] => Mux55.IN259
instruction[2] => Mux55.IN260
instruction[2] => Mux55.IN261
instruction[2] => Mux55.IN262
instruction[2] => Mux55.IN263
instruction[3] => Mux73.IN250
instruction[3] => Mux73.IN251
instruction[3] => Mux73.IN252
instruction[3] => Mux73.IN253
instruction[3] => Mux73.IN254
instruction[3] => Mux73.IN255
instruction[3] => Mux73.IN256
instruction[3] => Mux73.IN257
instruction[3] => Mux73.IN258
instruction[3] => Mux73.IN259
instruction[3] => Mux73.IN260
instruction[3] => Mux73.IN261
instruction[3] => Mux73.IN262
instruction[3] => Mux73.IN263
instruction[3] => Mux72.IN9
instruction[3] => Mux72.IN10
instruction[3] => Mux57.IN255
instruction[3] => Mux57.IN256
instruction[3] => Mux57.IN257
instruction[3] => Mux57.IN258
instruction[3] => Mux57.IN259
instruction[3] => Mux57.IN260
instruction[3] => Mux57.IN261
instruction[3] => Mux57.IN262
instruction[3] => Mux57.IN263
instruction[4] => Mux75.IN250
instruction[4] => Mux75.IN251
instruction[4] => Mux75.IN252
instruction[4] => Mux75.IN253
instruction[4] => Mux75.IN254
instruction[4] => Mux75.IN255
instruction[4] => Mux75.IN256
instruction[4] => Mux75.IN257
instruction[4] => Mux75.IN258
instruction[4] => Mux75.IN259
instruction[4] => Mux75.IN260
instruction[4] => Mux75.IN261
instruction[4] => Mux75.IN262
instruction[4] => Mux75.IN263
instruction[4] => Mux74.IN9
instruction[4] => Mux74.IN10
instruction[4] => Mux59.IN255
instruction[4] => Mux59.IN256
instruction[4] => Mux59.IN257
instruction[4] => Mux59.IN258
instruction[4] => Mux59.IN259
instruction[4] => Mux59.IN260
instruction[4] => Mux59.IN261
instruction[4] => Mux59.IN262
instruction[4] => Mux59.IN263
instruction[5] => Mux77.IN250
instruction[5] => Mux77.IN251
instruction[5] => Mux77.IN252
instruction[5] => Mux77.IN253
instruction[5] => Mux77.IN254
instruction[5] => Mux77.IN255
instruction[5] => Mux77.IN256
instruction[5] => Mux77.IN257
instruction[5] => Mux77.IN258
instruction[5] => Mux77.IN259
instruction[5] => Mux77.IN260
instruction[5] => Mux77.IN261
instruction[5] => Mux77.IN262
instruction[5] => Mux77.IN263
instruction[5] => Mux76.IN9
instruction[5] => Mux76.IN10
instruction[5] => Mux61.IN255
instruction[5] => Mux61.IN256
instruction[5] => Mux61.IN257
instruction[5] => Mux61.IN258
instruction[5] => Mux61.IN259
instruction[5] => Mux61.IN260
instruction[5] => Mux61.IN261
instruction[5] => Mux61.IN262
instruction[5] => Mux61.IN263
instruction[6] => Mux79.IN250
instruction[6] => Mux79.IN251
instruction[6] => Mux79.IN252
instruction[6] => Mux79.IN253
instruction[6] => Mux79.IN254
instruction[6] => Mux79.IN255
instruction[6] => Mux79.IN256
instruction[6] => Mux79.IN257
instruction[6] => Mux79.IN258
instruction[6] => Mux79.IN259
instruction[6] => Mux79.IN260
instruction[6] => Mux79.IN261
instruction[6] => Mux79.IN262
instruction[6] => Mux79.IN263
instruction[6] => Mux78.IN9
instruction[6] => Mux78.IN10
instruction[6] => Mux63.IN255
instruction[6] => Mux63.IN256
instruction[6] => Mux63.IN257
instruction[6] => Mux63.IN258
instruction[6] => Mux63.IN259
instruction[6] => Mux63.IN260
instruction[6] => Mux63.IN261
instruction[6] => Mux63.IN262
instruction[6] => Mux63.IN263
instruction[7] => Mux81.IN250
instruction[7] => Mux81.IN251
instruction[7] => Mux81.IN252
instruction[7] => Mux81.IN253
instruction[7] => Mux81.IN254
instruction[7] => Mux81.IN255
instruction[7] => Mux81.IN256
instruction[7] => Mux81.IN257
instruction[7] => Mux81.IN258
instruction[7] => Mux81.IN259
instruction[7] => Mux81.IN260
instruction[7] => Mux81.IN261
instruction[7] => Mux81.IN262
instruction[7] => Mux81.IN263
instruction[7] => Mux80.IN9
instruction[7] => Mux80.IN10
instruction[7] => Mux65.IN255
instruction[7] => Mux65.IN256
instruction[7] => Mux65.IN257
instruction[7] => Mux65.IN258
instruction[7] => Mux65.IN259
instruction[7] => Mux65.IN260
instruction[7] => Mux65.IN261
instruction[7] => Mux65.IN262
instruction[7] => Mux65.IN263
instruction[8] => Mux82.IN263
instruction[8] => Mux81.IN249
instruction[8] => Mux79.IN249
instruction[8] => Mux77.IN249
instruction[8] => Mux75.IN249
instruction[8] => Mux73.IN249
instruction[8] => Mux71.IN249
instruction[8] => Mux69.IN249
instruction[8] => Mux67.IN249
instruction[8] => Mux65.IN254
instruction[8] => Mux63.IN254
instruction[8] => Mux61.IN254
instruction[8] => Mux59.IN254
instruction[8] => Mux57.IN254
instruction[8] => Mux55.IN254
instruction[8] => Mux53.IN254
instruction[8] => Mux51.IN254
instruction[8] => Mux48.IN263
instruction[8] => Mux43.IN263
instruction[8] => Mux38.IN263
instruction[8] => Mux37.IN263
instruction[8] => Mux10.IN263
instruction[8] => Mux34.IN263
instruction[8] => Mux32.IN263
instruction[8] => Mux18.IN263
instruction[8] => Mux30.IN263
instruction[8] => Mux29.IN263
instruction[8] => Mux27.IN263
instruction[8] => Mux26.IN263
instruction[8] => Mux24.IN263
instruction[8] => Mux22.IN263
instruction[8] => Mux20.IN263
instruction[8] => Mux7.IN11
instruction[8] => Mux6.IN11
instruction[8] => Mux2.IN30
instruction[8] => Mux1.IN27
instruction[9] => Mux82.IN262
instruction[9] => Mux81.IN248
instruction[9] => Mux79.IN248
instruction[9] => Mux77.IN248
instruction[9] => Mux75.IN248
instruction[9] => Mux73.IN248
instruction[9] => Mux71.IN248
instruction[9] => Mux69.IN248
instruction[9] => Mux67.IN248
instruction[9] => Mux65.IN253
instruction[9] => Mux63.IN253
instruction[9] => Mux61.IN253
instruction[9] => Mux59.IN253
instruction[9] => Mux57.IN253
instruction[9] => Mux55.IN253
instruction[9] => Mux53.IN253
instruction[9] => Mux51.IN253
instruction[9] => Mux48.IN262
instruction[9] => Mux43.IN262
instruction[9] => Mux42.IN134
instruction[9] => Mux41.IN134
instruction[9] => Mux38.IN262
instruction[9] => Mux37.IN262
instruction[9] => Mux10.IN262
instruction[9] => Mux34.IN262
instruction[9] => Mux32.IN262
instruction[9] => Mux18.IN262
instruction[9] => Mux30.IN262
instruction[9] => Mux29.IN262
instruction[9] => Mux27.IN262
instruction[9] => Mux26.IN262
instruction[9] => Mux24.IN262
instruction[9] => Mux22.IN262
instruction[9] => Mux20.IN262
instruction[9] => Mux13.IN134
instruction[9] => Mux7.IN10
instruction[9] => Mux6.IN10
instruction[9] => Mux4.IN8
instruction[9] => Mux2.IN29
instruction[9] => Mux1.IN26
instruction[10] => Mux82.IN261
instruction[10] => Mux81.IN247
instruction[10] => Mux79.IN247
instruction[10] => Mux77.IN247
instruction[10] => Mux75.IN247
instruction[10] => Mux73.IN247
instruction[10] => Mux71.IN247
instruction[10] => Mux69.IN247
instruction[10] => Mux67.IN247
instruction[10] => Mux65.IN252
instruction[10] => Mux63.IN252
instruction[10] => Mux61.IN252
instruction[10] => Mux59.IN252
instruction[10] => Mux57.IN252
instruction[10] => Mux55.IN252
instruction[10] => Mux53.IN252
instruction[10] => Mux51.IN252
instruction[10] => Mux48.IN261
instruction[10] => Mux47.IN69
instruction[10] => Mux46.IN69
instruction[10] => Mux43.IN261
instruction[10] => Mux42.IN133
instruction[10] => Mux41.IN133
instruction[10] => Mux38.IN261
instruction[10] => Mux37.IN261
instruction[10] => Mux10.IN261
instruction[10] => Mux34.IN261
instruction[10] => Mux32.IN261
instruction[10] => Mux18.IN261
instruction[10] => Mux30.IN261
instruction[10] => Mux29.IN261
instruction[10] => Mux27.IN261
instruction[10] => Mux26.IN261
instruction[10] => Mux24.IN261
instruction[10] => Mux22.IN261
instruction[10] => Mux20.IN261
instruction[10] => Mux13.IN133
instruction[10] => Mux16.IN69
instruction[10] => Mux7.IN9
instruction[10] => Mux6.IN9
instruction[10] => Mux5.IN6
instruction[10] => Mux4.IN7
instruction[10] => Mux2.IN28
instruction[10] => Mux1.IN25
instruction[11] => Mux82.IN260
instruction[11] => Mux81.IN246
instruction[11] => Mux79.IN246
instruction[11] => Mux77.IN246
instruction[11] => Mux75.IN246
instruction[11] => Mux73.IN246
instruction[11] => Mux71.IN246
instruction[11] => Mux69.IN246
instruction[11] => Mux67.IN246
instruction[11] => Mux65.IN251
instruction[11] => Mux63.IN251
instruction[11] => Mux61.IN251
instruction[11] => Mux59.IN251
instruction[11] => Mux57.IN251
instruction[11] => Mux55.IN251
instruction[11] => Mux53.IN251
instruction[11] => Mux51.IN251
instruction[11] => Mux48.IN260
instruction[11] => Mux47.IN68
instruction[11] => Mux46.IN68
instruction[11] => Mux43.IN260
instruction[11] => Mux42.IN132
instruction[11] => Mux41.IN132
instruction[11] => Mux38.IN260
instruction[11] => Mux37.IN260
instruction[11] => Mux10.IN260
instruction[11] => Mux34.IN260
instruction[11] => Mux32.IN260
instruction[11] => Mux18.IN260
instruction[11] => Mux30.IN260
instruction[11] => Mux29.IN260
instruction[11] => Mux27.IN260
instruction[11] => Mux26.IN260
instruction[11] => Mux24.IN260
instruction[11] => Mux22.IN260
instruction[11] => Mux20.IN260
instruction[11] => Mux13.IN132
instruction[11] => Mux16.IN68
instruction[11] => Mux7.IN8
instruction[11] => Mux6.IN8
instruction[11] => Mux5.IN5
instruction[11] => Mux4.IN6
instruction[11] => Mux2.IN27
instruction[11] => Mux1.IN24
instruction[12] => Mux82.IN259
instruction[12] => Mux81.IN245
instruction[12] => Mux79.IN245
instruction[12] => Mux77.IN245
instruction[12] => Mux75.IN245
instruction[12] => Mux73.IN245
instruction[12] => Mux71.IN245
instruction[12] => Mux69.IN245
instruction[12] => Mux67.IN245
instruction[12] => Mux65.IN250
instruction[12] => Mux63.IN250
instruction[12] => Mux61.IN250
instruction[12] => Mux59.IN250
instruction[12] => Mux57.IN250
instruction[12] => Mux55.IN250
instruction[12] => Mux53.IN250
instruction[12] => Mux51.IN250
instruction[12] => Mux48.IN259
instruction[12] => Mux47.IN67
instruction[12] => Mux46.IN67
instruction[12] => Mux43.IN259
instruction[12] => Mux42.IN131
instruction[12] => Mux41.IN131
instruction[12] => Mux38.IN259
instruction[12] => Mux37.IN259
instruction[12] => Mux10.IN259
instruction[12] => Mux34.IN259
instruction[12] => Mux32.IN259
instruction[12] => Mux18.IN259
instruction[12] => Mux30.IN259
instruction[12] => Mux29.IN259
instruction[12] => Mux27.IN259
instruction[12] => Mux26.IN259
instruction[12] => Mux24.IN259
instruction[12] => Mux22.IN259
instruction[12] => Mux20.IN259
instruction[12] => Mux13.IN131
instruction[12] => Mux16.IN67
instruction[12] => Mux7.IN7
instruction[12] => Mux6.IN7
instruction[12] => Mux5.IN4
instruction[12] => Mux4.IN5
instruction[12] => Mux2.IN26
instruction[12] => Mux1.IN23
instruction[13] => Mux82.IN258
instruction[13] => Mux81.IN244
instruction[13] => Mux79.IN244
instruction[13] => Mux77.IN244
instruction[13] => Mux75.IN244
instruction[13] => Mux73.IN244
instruction[13] => Mux71.IN244
instruction[13] => Mux69.IN244
instruction[13] => Mux67.IN244
instruction[13] => Mux65.IN249
instruction[13] => Mux63.IN249
instruction[13] => Mux61.IN249
instruction[13] => Mux59.IN249
instruction[13] => Mux57.IN249
instruction[13] => Mux55.IN249
instruction[13] => Mux53.IN249
instruction[13] => Mux51.IN249
instruction[13] => Mux48.IN258
instruction[13] => Mux47.IN66
instruction[13] => Mux46.IN66
instruction[13] => Mux43.IN258
instruction[13] => Mux42.IN130
instruction[13] => Mux41.IN130
instruction[13] => Mux38.IN258
instruction[13] => Mux37.IN258
instruction[13] => Mux10.IN258
instruction[13] => Mux34.IN258
instruction[13] => Mux32.IN258
instruction[13] => Mux18.IN258
instruction[13] => Mux30.IN258
instruction[13] => Mux29.IN258
instruction[13] => Mux27.IN258
instruction[13] => Mux26.IN258
instruction[13] => Mux24.IN258
instruction[13] => Mux22.IN258
instruction[13] => Mux20.IN258
instruction[13] => Mux13.IN130
instruction[13] => Mux16.IN66
instruction[13] => Mux7.IN6
instruction[13] => Mux6.IN6
instruction[13] => Mux5.IN3
instruction[13] => Mux4.IN4
instruction[13] => Mux2.IN25
instruction[13] => Mux1.IN22
instruction[14] => Mux82.IN257
instruction[14] => Mux81.IN243
instruction[14] => Mux79.IN243
instruction[14] => Mux77.IN243
instruction[14] => Mux75.IN243
instruction[14] => Mux73.IN243
instruction[14] => Mux71.IN243
instruction[14] => Mux69.IN243
instruction[14] => Mux67.IN243
instruction[14] => Mux65.IN248
instruction[14] => Mux63.IN248
instruction[14] => Mux61.IN248
instruction[14] => Mux59.IN248
instruction[14] => Mux57.IN248
instruction[14] => Mux55.IN248
instruction[14] => Mux53.IN248
instruction[14] => Mux51.IN248
instruction[14] => Mux48.IN257
instruction[14] => Mux47.IN65
instruction[14] => Mux46.IN65
instruction[14] => Mux43.IN257
instruction[14] => Mux42.IN129
instruction[14] => Mux41.IN129
instruction[14] => Mux38.IN257
instruction[14] => Mux37.IN257
instruction[14] => Mux10.IN257
instruction[14] => Mux34.IN257
instruction[14] => Mux32.IN257
instruction[14] => Mux18.IN257
instruction[14] => Mux30.IN257
instruction[14] => Mux29.IN257
instruction[14] => Mux27.IN257
instruction[14] => Mux26.IN257
instruction[14] => Mux24.IN257
instruction[14] => Mux22.IN257
instruction[14] => Mux20.IN257
instruction[14] => Mux13.IN129
instruction[14] => Mux16.IN65
instruction[14] => Mux7.IN5
instruction[14] => Mux6.IN5
instruction[14] => Mux5.IN2
instruction[14] => Mux4.IN3
instruction[14] => Mux2.IN24
instruction[14] => Mux1.IN21
instruction[15] => Mux82.IN256
instruction[15] => Mux81.IN242
instruction[15] => Mux79.IN242
instruction[15] => Mux77.IN242
instruction[15] => Mux75.IN242
instruction[15] => Mux73.IN242
instruction[15] => Mux71.IN242
instruction[15] => Mux69.IN242
instruction[15] => Mux67.IN242
instruction[15] => Mux65.IN247
instruction[15] => Mux63.IN247
instruction[15] => Mux61.IN247
instruction[15] => Mux59.IN247
instruction[15] => Mux57.IN247
instruction[15] => Mux55.IN247
instruction[15] => Mux53.IN247
instruction[15] => Mux51.IN247
instruction[15] => Mux48.IN256
instruction[15] => Mux47.IN64
instruction[15] => Mux46.IN64
instruction[15] => Mux43.IN256
instruction[15] => Mux42.IN128
instruction[15] => Mux41.IN128
instruction[15] => Mux38.IN256
instruction[15] => Mux37.IN256
instruction[15] => Mux10.IN256
instruction[15] => Mux34.IN256
instruction[15] => Mux32.IN256
instruction[15] => Mux18.IN256
instruction[15] => Mux30.IN256
instruction[15] => Mux29.IN256
instruction[15] => Mux27.IN256
instruction[15] => Mux26.IN256
instruction[15] => Mux24.IN256
instruction[15] => Mux22.IN256
instruction[15] => Mux20.IN256
instruction[15] => Mux13.IN128
instruction[15] => Mux16.IN64
instruction[15] => Mux7.IN4
instruction[15] => Mux6.IN4
instruction[15] => Mux5.IN1
instruction[15] => Mux4.IN2
instruction[15] => Mux2.IN23
instruction[15] => Mux1.IN20
c => Mux1.IN28
c => Mux1.IN17
z => Mux1.IN29
z => Mux1.IN18
v => ~NO_FANOUT~
s => Mux1.IN30
s => Mux1.IN19
dest_reg[0] <= dest_reg[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest_reg[1] <= dest_reg[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest_reg[2] <= dest_reg[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest_reg[3] <= dest_reg[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[0] <= sour_reg[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[1] <= sour_reg[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[2] <= sour_reg[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[3] <= sour_reg[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[0] <= offset[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[4] <= offset[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[5] <= offset[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[6] <= offset[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[7] <= offset[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
sst[0] <= sst[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sst[1] <= sst[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
sci[0] <= sci[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sci[1] <= sci[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rec[0] <= rec[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rec[1] <= rec[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] <= alu_func[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= alu_func[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= alu_func[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_in_sel[0] <= alu_in_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_in_sel[1] <= alu_in_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_in_sel[2] <= alu_in_sel[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
wr <= wr$latch.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|flag_reg:inst2
sst[0] => Mux3.IN1
sst[0] => Mux2.IN1
sst[0] => Mux1.IN1
sst[0] => Mux0.IN3
sst[1] => Mux3.IN0
sst[1] => Mux2.IN0
sst[1] => Mux1.IN0
sst[1] => Mux0.IN2
c => Mux0.IN4
z => Mux1.IN2
v => Mux2.IN2
s => Mux3.IN2
clk => flag_c~reg0.CLK
clk => flag_z~reg0.CLK
clk => flag_v~reg0.CLK
clk => flag_s~reg0.CLK
reset => flag_c~reg0.ACLR
reset => flag_z~reg0.ACLR
reset => flag_v~reg0.ACLR
reset => flag_s~reg0.ACLR
flag_c <= flag_c~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_z <= flag_z~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_v <= flag_v~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_s <= flag_s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|alu:inst
cin => Add1.IN32
cin => Add4.IN16
cin => Add3.IN32
alu_a[0] => LessThan1.IN16
alu_a[0] => LessThan0.IN32
alu_a[0] => temp2~32.IN0
alu_a[0] => temp2~16.IN0
alu_a[0] => temp2~0.IN0
alu_a[0] => Add0.IN16
alu_a[0] => Add2.IN16
alu_a[1] => LessThan1.IN15
alu_a[1] => LessThan0.IN31
alu_a[1] => temp2~33.IN0
alu_a[1] => temp2~17.IN0
alu_a[1] => temp2~1.IN0
alu_a[1] => Add0.IN15
alu_a[1] => Add2.IN15
alu_a[2] => LessThan1.IN14
alu_a[2] => LessThan0.IN30
alu_a[2] => temp2~34.IN0
alu_a[2] => temp2~18.IN0
alu_a[2] => temp2~2.IN0
alu_a[2] => Add0.IN14
alu_a[2] => Add2.IN14
alu_a[3] => LessThan1.IN13
alu_a[3] => LessThan0.IN29
alu_a[3] => temp2~35.IN0
alu_a[3] => temp2~19.IN0
alu_a[3] => temp2~3.IN0
alu_a[3] => Add0.IN13
alu_a[3] => Add2.IN13
alu_a[4] => LessThan1.IN12
alu_a[4] => LessThan0.IN28
alu_a[4] => temp2~36.IN0
alu_a[4] => temp2~20.IN0
alu_a[4] => temp2~4.IN0
alu_a[4] => Add0.IN12
alu_a[4] => Add2.IN12
alu_a[5] => LessThan1.IN11
alu_a[5] => LessThan0.IN27
alu_a[5] => temp2~37.IN0
alu_a[5] => temp2~21.IN0
alu_a[5] => temp2~5.IN0
alu_a[5] => Add0.IN11
alu_a[5] => Add2.IN11
alu_a[6] => LessThan1.IN10
alu_a[6] => LessThan0.IN26
alu_a[6] => temp2~38.IN0
alu_a[6] => temp2~22.IN0
alu_a[6] => temp2~6.IN0
alu_a[6] => Add0.IN10
alu_a[6] => Add2.IN10
alu_a[7] => LessThan1.IN9
alu_a[7] => LessThan0.IN25
alu_a[7] => temp2~39.IN0
alu_a[7] => temp2~23.IN0
alu_a[7] => temp2~7.IN0
alu_a[7] => Add0.IN9
alu_a[7] => Add2.IN9
alu_a[8] => LessThan1.IN8
alu_a[8] => LessThan0.IN24
alu_a[8] => temp2~40.IN0
alu_a[8] => temp2~24.IN0
alu_a[8] => temp2~8.IN0
alu_a[8] => Add0.IN8
alu_a[8] => Add2.IN8
alu_a[9] => LessThan1.IN7
alu_a[9] => LessThan0.IN23
alu_a[9] => temp2~41.IN0
alu_a[9] => temp2~25.IN0
alu_a[9] => temp2~9.IN0
alu_a[9] => Add0.IN7
alu_a[9] => Add2.IN7
alu_a[10] => LessThan1.IN6
alu_a[10] => LessThan0.IN22
alu_a[10] => temp2~42.IN0
alu_a[10] => temp2~26.IN0
alu_a[10] => temp2~10.IN0
alu_a[10] => Add0.IN6
alu_a[10] => Add2.IN6
alu_a[11] => LessThan1.IN5
alu_a[11] => LessThan0.IN21
alu_a[11] => temp2~43.IN0
alu_a[11] => temp2~27.IN0
alu_a[11] => temp2~11.IN0
alu_a[11] => Add0.IN5
alu_a[11] => Add2.IN5
alu_a[12] => LessThan1.IN4
alu_a[12] => LessThan0.IN20
alu_a[12] => temp2~44.IN0
alu_a[12] => temp2~28.IN0
alu_a[12] => temp2~12.IN0
alu_a[12] => Add0.IN4
alu_a[12] => Add2.IN4
alu_a[13] => LessThan1.IN3
alu_a[13] => LessThan0.IN19
alu_a[13] => temp2~45.IN0
alu_a[13] => temp2~29.IN0
alu_a[13] => temp2~13.IN0
alu_a[13] => Add0.IN3
alu_a[13] => Add2.IN3
alu_a[14] => LessThan1.IN2
alu_a[14] => LessThan0.IN18
alu_a[14] => temp2~46.IN0
alu_a[14] => temp2~30.IN0
alu_a[14] => temp2~14.IN0
alu_a[14] => Add0.IN2
alu_a[14] => Add2.IN2
alu_a[15] => LessThan1.IN1
alu_a[15] => LessThan0.IN17
alu_a[15] => temp2~47.IN0
alu_a[15] => temp2~31.IN0
alu_a[15] => temp2~15.IN0
alu_a[15] => Add0.IN1
alu_a[15] => process_0~1.IN0
alu_a[15] => Add2.IN1
alu_b[0] => Mux17.IN7
alu_b[0] => LessThan1.IN32
alu_b[0] => Mux14.IN7
alu_b[0] => temp2~32.IN1
alu_b[0] => temp2~16.IN1
alu_b[0] => temp2~0.IN1
alu_b[0] => Add2.IN32
alu_b[0] => Add0.IN32
alu_b[0] => Add4.IN32
alu_b[1] => LessThan1.IN31
alu_b[1] => Mux15.IN7
alu_b[1] => Mux13.IN7
alu_b[1] => temp2~33.IN1
alu_b[1] => temp2~17.IN1
alu_b[1] => temp2~1.IN1
alu_b[1] => Add2.IN31
alu_b[1] => Add0.IN31
alu_b[1] => Add4.IN31
alu_b[2] => LessThan1.IN30
alu_b[2] => Mux14.IN6
alu_b[2] => Mux12.IN7
alu_b[2] => temp2~34.IN1
alu_b[2] => temp2~18.IN1
alu_b[2] => temp2~2.IN1
alu_b[2] => Add2.IN30
alu_b[2] => Add0.IN30
alu_b[2] => Add4.IN30
alu_b[3] => LessThan1.IN29
alu_b[3] => Mux13.IN6
alu_b[3] => Mux11.IN7
alu_b[3] => temp2~35.IN1
alu_b[3] => temp2~19.IN1
alu_b[3] => temp2~3.IN1
alu_b[3] => Add2.IN29
alu_b[3] => Add0.IN29
alu_b[3] => Add4.IN29
alu_b[4] => LessThan1.IN28
alu_b[4] => Mux12.IN6
alu_b[4] => Mux10.IN7
alu_b[4] => temp2~36.IN1
alu_b[4] => temp2~20.IN1
alu_b[4] => temp2~4.IN1
alu_b[4] => Add2.IN28
alu_b[4] => Add0.IN28
alu_b[4] => Add4.IN28
alu_b[5] => LessThan1.IN27
alu_b[5] => Mux11.IN6
alu_b[5] => Mux9.IN7
alu_b[5] => temp2~37.IN1
alu_b[5] => temp2~21.IN1
alu_b[5] => temp2~5.IN1
alu_b[5] => Add2.IN27
alu_b[5] => Add0.IN27
alu_b[5] => Add4.IN27
alu_b[6] => LessThan1.IN26
alu_b[6] => Mux10.IN6
alu_b[6] => Mux8.IN7
alu_b[6] => temp2~38.IN1
alu_b[6] => temp2~22.IN1
alu_b[6] => temp2~6.IN1
alu_b[6] => Add2.IN26
alu_b[6] => Add0.IN26
alu_b[6] => Add4.IN26
alu_b[7] => LessThan1.IN25
alu_b[7] => Mux9.IN6
alu_b[7] => Mux7.IN7
alu_b[7] => temp2~39.IN1
alu_b[7] => temp2~23.IN1
alu_b[7] => temp2~7.IN1
alu_b[7] => Add2.IN25
alu_b[7] => Add0.IN25
alu_b[7] => Add4.IN25
alu_b[8] => LessThan1.IN24
alu_b[8] => Mux8.IN6
alu_b[8] => Mux6.IN7
alu_b[8] => temp2~40.IN1
alu_b[8] => temp2~24.IN1
alu_b[8] => temp2~8.IN1
alu_b[8] => Add2.IN24
alu_b[8] => Add0.IN24
alu_b[8] => Add4.IN24
alu_b[9] => LessThan1.IN23
alu_b[9] => Mux7.IN6
alu_b[9] => Mux5.IN7
alu_b[9] => temp2~41.IN1
alu_b[9] => temp2~25.IN1
alu_b[9] => temp2~9.IN1
alu_b[9] => Add2.IN23
alu_b[9] => Add0.IN23
alu_b[9] => Add4.IN23
alu_b[10] => LessThan1.IN22
alu_b[10] => Mux6.IN6
alu_b[10] => Mux4.IN7
alu_b[10] => temp2~42.IN1
alu_b[10] => temp2~26.IN1
alu_b[10] => temp2~10.IN1
alu_b[10] => Add2.IN22
alu_b[10] => Add0.IN22
alu_b[10] => Add4.IN22
alu_b[11] => LessThan1.IN21
alu_b[11] => Mux5.IN6
alu_b[11] => Mux3.IN7
alu_b[11] => temp2~43.IN1
alu_b[11] => temp2~27.IN1
alu_b[11] => temp2~11.IN1
alu_b[11] => Add2.IN21
alu_b[11] => Add0.IN21
alu_b[11] => Add4.IN21
alu_b[12] => LessThan1.IN20
alu_b[12] => Mux4.IN6
alu_b[12] => Mux2.IN7
alu_b[12] => temp2~44.IN1
alu_b[12] => temp2~28.IN1
alu_b[12] => temp2~12.IN1
alu_b[12] => Add2.IN20
alu_b[12] => Add0.IN20
alu_b[12] => Add4.IN20
alu_b[13] => LessThan1.IN19
alu_b[13] => Mux3.IN6
alu_b[13] => Mux1.IN7
alu_b[13] => temp2~45.IN1
alu_b[13] => temp2~29.IN1
alu_b[13] => temp2~13.IN1
alu_b[13] => Add2.IN19
alu_b[13] => Add0.IN19
alu_b[13] => Add4.IN19
alu_b[14] => LessThan1.IN18
alu_b[14] => Mux2.IN6
alu_b[14] => Mux0.IN7
alu_b[14] => temp2~46.IN1
alu_b[14] => temp2~30.IN1
alu_b[14] => temp2~14.IN1
alu_b[14] => Add2.IN18
alu_b[14] => Add0.IN18
alu_b[14] => Add4.IN18
alu_b[15] => Mux17.IN6
alu_b[15] => LessThan1.IN17
alu_b[15] => Mux1.IN6
alu_b[15] => temp2~47.IN1
alu_b[15] => temp2~31.IN1
alu_b[15] => temp2~15.IN1
alu_b[15] => Add2.IN17
alu_b[15] => Add0.IN17
alu_b[15] => process_0~1.IN1
alu_b[15] => Add4.IN17
alu_func[0] => Mux17.IN10
alu_func[0] => Mux15.IN10
alu_func[0] => Mux14.IN10
alu_func[0] => Mux13.IN10
alu_func[0] => Mux12.IN10
alu_func[0] => Mux11.IN10
alu_func[0] => Mux10.IN10
alu_func[0] => Mux9.IN10
alu_func[0] => Mux8.IN10
alu_func[0] => Mux7.IN10
alu_func[0] => Mux6.IN10
alu_func[0] => Mux5.IN10
alu_func[0] => Mux4.IN10
alu_func[0] => Mux3.IN10
alu_func[0] => Mux2.IN10
alu_func[0] => Mux1.IN10
alu_func[0] => Mux0.IN10
alu_func[1] => Mux17.IN9
alu_func[1] => Mux16.IN5
alu_func[1] => Mux15.IN9
alu_func[1] => Mux14.IN9
alu_func[1] => Mux13.IN9
alu_func[1] => Mux12.IN9
alu_func[1] => Mux11.IN9
alu_func[1] => Mux10.IN9
alu_func[1] => Mux9.IN9
alu_func[1] => Mux8.IN9
alu_func[1] => Mux7.IN9
alu_func[1] => Mux6.IN9
alu_func[1] => Mux5.IN9
alu_func[1] => Mux4.IN9
alu_func[1] => Mux3.IN9
alu_func[1] => Mux2.IN9
alu_func[1] => Mux1.IN9
alu_func[1] => Mux0.IN9
alu_func[2] => Mux17.IN8
alu_func[2] => Mux16.IN4
alu_func[2] => Mux15.IN8
alu_func[2] => Mux14.IN8
alu_func[2] => Mux13.IN8
alu_func[2] => Mux12.IN8
alu_func[2] => Mux11.IN8
alu_func[2] => Mux10.IN8
alu_func[2] => Mux9.IN8
alu_func[2] => Mux8.IN8
alu_func[2] => Mux7.IN8
alu_func[2] => Mux6.IN8
alu_func[2] => Mux5.IN8
alu_func[2] => Mux4.IN8
alu_func[2] => Mux3.IN8
alu_func[2] => Mux2.IN8
alu_func[2] => Mux1.IN8
alu_func[2] => Mux0.IN8
alu_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
v <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|t1:inst31
flag_c => Mux0.IN3
sci[0] => Mux0.IN5
sci[1] => Mux0.IN4
alu_cin <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|bus_mux:inst28
alu_in_sel[0] => Mux31.IN5
alu_in_sel[0] => Mux30.IN5
alu_in_sel[0] => Mux29.IN5
alu_in_sel[0] => Mux28.IN5
alu_in_sel[0] => Mux27.IN5
alu_in_sel[0] => Mux26.IN5
alu_in_sel[0] => Mux25.IN5
alu_in_sel[0] => Mux24.IN5
alu_in_sel[0] => Mux23.IN5
alu_in_sel[0] => Mux22.IN5
alu_in_sel[0] => Mux21.IN5
alu_in_sel[0] => Mux20.IN5
alu_in_sel[0] => Mux19.IN5
alu_in_sel[0] => Mux18.IN5
alu_in_sel[0] => Mux17.IN5
alu_in_sel[0] => Mux16.IN5
alu_in_sel[0] => Mux15.IN7
alu_in_sel[0] => Mux14.IN7
alu_in_sel[0] => Mux13.IN7
alu_in_sel[0] => Mux12.IN7
alu_in_sel[0] => Mux11.IN7
alu_in_sel[0] => Mux10.IN7
alu_in_sel[0] => Mux9.IN7
alu_in_sel[0] => Mux8.IN7
alu_in_sel[0] => Mux7.IN7
alu_in_sel[0] => Mux6.IN7
alu_in_sel[0] => Mux5.IN7
alu_in_sel[0] => Mux4.IN7
alu_in_sel[0] => Mux3.IN7
alu_in_sel[0] => Mux2.IN7
alu_in_sel[0] => Mux1.IN7
alu_in_sel[0] => Mux0.IN7
alu_in_sel[1] => Mux31.IN4
alu_in_sel[1] => Mux30.IN4
alu_in_sel[1] => Mux29.IN4
alu_in_sel[1] => Mux28.IN4
alu_in_sel[1] => Mux27.IN4
alu_in_sel[1] => Mux26.IN4
alu_in_sel[1] => Mux25.IN4
alu_in_sel[1] => Mux24.IN4
alu_in_sel[1] => Mux23.IN4
alu_in_sel[1] => Mux22.IN4
alu_in_sel[1] => Mux21.IN4
alu_in_sel[1] => Mux20.IN4
alu_in_sel[1] => Mux19.IN4
alu_in_sel[1] => Mux18.IN4
alu_in_sel[1] => Mux17.IN4
alu_in_sel[1] => Mux16.IN4
alu_in_sel[1] => Mux15.IN6
alu_in_sel[1] => Mux14.IN6
alu_in_sel[1] => Mux13.IN6
alu_in_sel[1] => Mux12.IN6
alu_in_sel[1] => Mux11.IN6
alu_in_sel[1] => Mux10.IN6
alu_in_sel[1] => Mux9.IN6
alu_in_sel[1] => Mux8.IN6
alu_in_sel[1] => Mux7.IN6
alu_in_sel[1] => Mux6.IN6
alu_in_sel[1] => Mux5.IN6
alu_in_sel[1] => Mux4.IN6
alu_in_sel[1] => Mux3.IN6
alu_in_sel[1] => Mux2.IN6
alu_in_sel[1] => Mux1.IN6
alu_in_sel[1] => Mux0.IN6
alu_in_sel[2] => Mux31.IN3
alu_in_sel[2] => Mux30.IN3
alu_in_sel[2] => Mux29.IN3
alu_in_sel[2] => Mux28.IN3
alu_in_sel[2] => Mux27.IN3
alu_in_sel[2] => Mux26.IN3
alu_in_sel[2] => Mux25.IN3
alu_in_sel[2] => Mux24.IN3
alu_in_sel[2] => Mux23.IN3
alu_in_sel[2] => Mux22.IN3
alu_in_sel[2] => Mux21.IN3
alu_in_sel[2] => Mux20.IN3
alu_in_sel[2] => Mux19.IN3
alu_in_sel[2] => Mux18.IN3
alu_in_sel[2] => Mux17.IN3
alu_in_sel[2] => Mux16.IN3
alu_in_sel[2] => Mux15.IN5
alu_in_sel[2] => Mux14.IN5
alu_in_sel[2] => Mux13.IN5
alu_in_sel[2] => Mux12.IN5
alu_in_sel[2] => Mux11.IN5
alu_in_sel[2] => Mux10.IN5
alu_in_sel[2] => Mux9.IN5
alu_in_sel[2] => Mux8.IN5
alu_in_sel[2] => Mux7.IN5
alu_in_sel[2] => Mux6.IN5
alu_in_sel[2] => Mux5.IN5
alu_in_sel[2] => Mux4.IN5
alu_in_sel[2] => Mux3.IN5
alu_in_sel[2] => Mux2.IN5
alu_in_sel[2] => Mux1.IN5
alu_in_sel[2] => Mux0.IN5
data[0] => Mux31.IN6
data[1] => Mux30.IN6
data[2] => Mux29.IN6
data[3] => Mux28.IN6
data[4] => Mux27.IN6
data[5] => Mux26.IN6
data[6] => Mux25.IN6
data[7] => Mux24.IN6
data[8] => Mux23.IN6
data[9] => Mux22.IN6
data[10] => Mux21.IN6
data[11] => Mux20.IN6
data[12] => Mux19.IN6
data[13] => Mux18.IN6
data[14] => Mux17.IN6
data[15] => Mux16.IN6
pc[0] => Mux31.IN7
pc[0] => Mux31.IN8
pc[1] => Mux30.IN7
pc[1] => Mux30.IN8
pc[2] => Mux29.IN7
pc[2] => Mux29.IN8
pc[3] => Mux28.IN7
pc[3] => Mux28.IN8
pc[4] => Mux27.IN7
pc[4] => Mux27.IN8
pc[5] => Mux26.IN7
pc[5] => Mux26.IN8
pc[6] => Mux25.IN7
pc[6] => Mux25.IN8
pc[7] => Mux24.IN7
pc[7] => Mux24.IN8
pc[8] => Mux23.IN7
pc[8] => Mux23.IN8
pc[9] => Mux22.IN7
pc[9] => Mux22.IN8
pc[10] => Mux21.IN7
pc[10] => Mux21.IN8
pc[11] => Mux20.IN7
pc[11] => Mux20.IN8
pc[12] => Mux19.IN7
pc[12] => Mux19.IN8
pc[13] => Mux18.IN7
pc[13] => Mux18.IN8
pc[14] => Mux17.IN7
pc[14] => Mux17.IN8
pc[15] => Mux16.IN7
pc[15] => Mux16.IN8
offset[0] => Mux15.IN8
offset[1] => Mux14.IN8
offset[2] => Mux13.IN8
offset[3] => Mux12.IN8
offset[4] => Mux11.IN8
offset[5] => Mux10.IN8
offset[6] => Mux9.IN8
offset[7] => Mux8.IN8
offset[8] => Mux7.IN8
offset[9] => Mux6.IN8
offset[10] => Mux5.IN8
offset[11] => Mux4.IN8
offset[12] => Mux3.IN8
offset[13] => Mux2.IN8
offset[14] => Mux1.IN8
offset[15] => Mux0.IN8
sr[0] => Mux15.IN9
sr[0] => Mux15.IN10
sr[1] => Mux14.IN9
sr[1] => Mux14.IN10
sr[2] => Mux13.IN9
sr[2] => Mux13.IN10
sr[3] => Mux12.IN9
sr[3] => Mux12.IN10
sr[4] => Mux11.IN9
sr[4] => Mux11.IN10
sr[5] => Mux10.IN9
sr[5] => Mux10.IN10
sr[6] => Mux9.IN9
sr[6] => Mux9.IN10
sr[7] => Mux8.IN9
sr[7] => Mux8.IN10
sr[8] => Mux7.IN9
sr[8] => Mux7.IN10
sr[9] => Mux6.IN9
sr[9] => Mux6.IN10
sr[10] => Mux5.IN9
sr[10] => Mux5.IN10
sr[11] => Mux4.IN9
sr[11] => Mux4.IN10
sr[12] => Mux3.IN9
sr[12] => Mux3.IN10
sr[13] => Mux2.IN9
sr[13] => Mux2.IN10
sr[14] => Mux1.IN9
sr[14] => Mux1.IN10
sr[15] => Mux0.IN9
sr[15] => Mux0.IN10
dr[0] => Mux31.IN9
dr[0] => Mux31.IN10
dr[1] => Mux30.IN9
dr[1] => Mux30.IN10
dr[2] => Mux29.IN9
dr[2] => Mux29.IN10
dr[3] => Mux28.IN9
dr[3] => Mux28.IN10
dr[4] => Mux27.IN9
dr[4] => Mux27.IN10
dr[5] => Mux26.IN9
dr[5] => Mux26.IN10
dr[6] => Mux25.IN9
dr[6] => Mux25.IN10
dr[7] => Mux24.IN9
dr[7] => Mux24.IN10
dr[8] => Mux23.IN9
dr[8] => Mux23.IN10
dr[9] => Mux22.IN9
dr[9] => Mux22.IN10
dr[10] => Mux21.IN9
dr[10] => Mux21.IN10
dr[11] => Mux20.IN9
dr[11] => Mux20.IN10
dr[12] => Mux19.IN9
dr[12] => Mux19.IN10
dr[13] => Mux18.IN9
dr[13] => Mux18.IN10
dr[14] => Mux17.IN9
dr[14] => Mux17.IN10
dr[15] => Mux16.IN9
dr[15] => Mux16.IN10
alu_sr[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg_mux:inst27
reg_0[0] => Mux63.IN0
reg_0[0] => Mux47.IN0
reg_0[0] => Mux15.IN0
reg_0[1] => Mux62.IN0
reg_0[1] => Mux46.IN0
reg_0[1] => Mux14.IN0
reg_0[2] => Mux61.IN0
reg_0[2] => Mux45.IN0
reg_0[2] => Mux13.IN0
reg_0[3] => Mux60.IN0
reg_0[3] => Mux44.IN0
reg_0[3] => Mux12.IN0
reg_0[4] => Mux59.IN0
reg_0[4] => Mux43.IN0
reg_0[4] => Mux11.IN0
reg_0[5] => Mux58.IN0
reg_0[5] => Mux42.IN0
reg_0[5] => Mux10.IN0
reg_0[6] => Mux57.IN0
reg_0[6] => Mux41.IN0
reg_0[6] => Mux9.IN0
reg_0[7] => Mux56.IN0
reg_0[7] => Mux40.IN0
reg_0[7] => Mux8.IN0
reg_0[8] => Mux55.IN0
reg_0[8] => Mux39.IN0
reg_0[8] => Mux7.IN0
reg_0[9] => Mux54.IN0
reg_0[9] => Mux38.IN0
reg_0[9] => Mux6.IN0
reg_0[10] => Mux53.IN0
reg_0[10] => Mux37.IN0
reg_0[10] => Mux5.IN0
reg_0[11] => Mux52.IN0
reg_0[11] => Mux36.IN0
reg_0[11] => Mux4.IN0
reg_0[12] => Mux51.IN0
reg_0[12] => Mux35.IN0
reg_0[12] => Mux3.IN0
reg_0[13] => Mux50.IN0
reg_0[13] => Mux34.IN0
reg_0[13] => Mux2.IN0
reg_0[14] => Mux49.IN0
reg_0[14] => Mux33.IN0
reg_0[14] => Mux1.IN0
reg_0[15] => Mux48.IN0
reg_0[15] => Mux32.IN0
reg_0[15] => Mux0.IN0
reg_1[0] => Mux63.IN1
reg_1[0] => Mux47.IN1
reg_1[0] => Mux15.IN1
reg_1[1] => Mux62.IN1
reg_1[1] => Mux46.IN1
reg_1[1] => Mux14.IN1
reg_1[2] => Mux61.IN1
reg_1[2] => Mux45.IN1
reg_1[2] => Mux13.IN1
reg_1[3] => Mux60.IN1
reg_1[3] => Mux44.IN1
reg_1[3] => Mux12.IN1
reg_1[4] => Mux59.IN1
reg_1[4] => Mux43.IN1
reg_1[4] => Mux11.IN1
reg_1[5] => Mux58.IN1
reg_1[5] => Mux42.IN1
reg_1[5] => Mux10.IN1
reg_1[6] => Mux57.IN1
reg_1[6] => Mux41.IN1
reg_1[6] => Mux9.IN1
reg_1[7] => Mux56.IN1
reg_1[7] => Mux40.IN1
reg_1[7] => Mux8.IN1
reg_1[8] => Mux55.IN1
reg_1[8] => Mux39.IN1
reg_1[8] => Mux7.IN1
reg_1[9] => Mux54.IN1
reg_1[9] => Mux38.IN1
reg_1[9] => Mux6.IN1
reg_1[10] => Mux53.IN1
reg_1[10] => Mux37.IN1
reg_1[10] => Mux5.IN1
reg_1[11] => Mux52.IN1
reg_1[11] => Mux36.IN1
reg_1[11] => Mux4.IN1
reg_1[12] => Mux51.IN1
reg_1[12] => Mux35.IN1
reg_1[12] => Mux3.IN1
reg_1[13] => Mux50.IN1
reg_1[13] => Mux34.IN1
reg_1[13] => Mux2.IN1
reg_1[14] => Mux49.IN1
reg_1[14] => Mux33.IN1
reg_1[14] => Mux1.IN1
reg_1[15] => Mux48.IN1
reg_1[15] => Mux32.IN1
reg_1[15] => Mux0.IN1
reg_2[0] => Mux63.IN2
reg_2[0] => Mux47.IN2
reg_2[0] => Mux15.IN2
reg_2[1] => Mux62.IN2
reg_2[1] => Mux46.IN2
reg_2[1] => Mux14.IN2
reg_2[2] => Mux61.IN2
reg_2[2] => Mux45.IN2
reg_2[2] => Mux13.IN2
reg_2[3] => Mux60.IN2
reg_2[3] => Mux44.IN2
reg_2[3] => Mux12.IN2
reg_2[4] => Mux59.IN2
reg_2[4] => Mux43.IN2
reg_2[4] => Mux11.IN2
reg_2[5] => Mux58.IN2
reg_2[5] => Mux42.IN2
reg_2[5] => Mux10.IN2
reg_2[6] => Mux57.IN2
reg_2[6] => Mux41.IN2
reg_2[6] => Mux9.IN2
reg_2[7] => Mux56.IN2
reg_2[7] => Mux40.IN2
reg_2[7] => Mux8.IN2
reg_2[8] => Mux55.IN2
reg_2[8] => Mux39.IN2
reg_2[8] => Mux7.IN2
reg_2[9] => Mux54.IN2
reg_2[9] => Mux38.IN2
reg_2[9] => Mux6.IN2
reg_2[10] => Mux53.IN2
reg_2[10] => Mux37.IN2
reg_2[10] => Mux5.IN2
reg_2[11] => Mux52.IN2
reg_2[11] => Mux36.IN2
reg_2[11] => Mux4.IN2
reg_2[12] => Mux51.IN2
reg_2[12] => Mux35.IN2
reg_2[12] => Mux3.IN2
reg_2[13] => Mux50.IN2
reg_2[13] => Mux34.IN2
reg_2[13] => Mux2.IN2
reg_2[14] => Mux49.IN2
reg_2[14] => Mux33.IN2
reg_2[14] => Mux1.IN2
reg_2[15] => Mux48.IN2
reg_2[15] => Mux32.IN2
reg_2[15] => Mux0.IN2
reg_3[0] => Mux63.IN3
reg_3[0] => Mux47.IN3
reg_3[0] => Mux15.IN3
reg_3[1] => Mux62.IN3
reg_3[1] => Mux46.IN3
reg_3[1] => Mux14.IN3
reg_3[2] => Mux61.IN3
reg_3[2] => Mux45.IN3
reg_3[2] => Mux13.IN3
reg_3[3] => Mux60.IN3
reg_3[3] => Mux44.IN3
reg_3[3] => Mux12.IN3
reg_3[4] => Mux59.IN3
reg_3[4] => Mux43.IN3
reg_3[4] => Mux11.IN3
reg_3[5] => Mux58.IN3
reg_3[5] => Mux42.IN3
reg_3[5] => Mux10.IN3
reg_3[6] => Mux57.IN3
reg_3[6] => Mux41.IN3
reg_3[6] => Mux9.IN3
reg_3[7] => Mux56.IN3
reg_3[7] => Mux40.IN3
reg_3[7] => Mux8.IN3
reg_3[8] => Mux55.IN3
reg_3[8] => Mux39.IN3
reg_3[8] => Mux7.IN3
reg_3[9] => Mux54.IN3
reg_3[9] => Mux38.IN3
reg_3[9] => Mux6.IN3
reg_3[10] => Mux53.IN3
reg_3[10] => Mux37.IN3
reg_3[10] => Mux5.IN3
reg_3[11] => Mux52.IN3
reg_3[11] => Mux36.IN3
reg_3[11] => Mux4.IN3
reg_3[12] => Mux51.IN3
reg_3[12] => Mux35.IN3
reg_3[12] => Mux3.IN3
reg_3[13] => Mux50.IN3
reg_3[13] => Mux34.IN3
reg_3[13] => Mux2.IN3
reg_3[14] => Mux49.IN3
reg_3[14] => Mux33.IN3
reg_3[14] => Mux1.IN3
reg_3[15] => Mux48.IN3
reg_3[15] => Mux32.IN3
reg_3[15] => Mux0.IN3
reg_4[0] => Mux63.IN4
reg_4[0] => Mux47.IN4
reg_4[0] => Mux15.IN4
reg_4[1] => Mux62.IN4
reg_4[1] => Mux46.IN4
reg_4[1] => Mux14.IN4
reg_4[2] => Mux61.IN4
reg_4[2] => Mux45.IN4
reg_4[2] => Mux13.IN4
reg_4[3] => Mux60.IN4
reg_4[3] => Mux44.IN4
reg_4[3] => Mux12.IN4
reg_4[4] => Mux59.IN4
reg_4[4] => Mux43.IN4
reg_4[4] => Mux11.IN4
reg_4[5] => Mux58.IN4
reg_4[5] => Mux42.IN4
reg_4[5] => Mux10.IN4
reg_4[6] => Mux57.IN4
reg_4[6] => Mux41.IN4
reg_4[6] => Mux9.IN4
reg_4[7] => Mux56.IN4
reg_4[7] => Mux40.IN4
reg_4[7] => Mux8.IN4
reg_4[8] => Mux55.IN4
reg_4[8] => Mux39.IN4
reg_4[8] => Mux7.IN4
reg_4[9] => Mux54.IN4
reg_4[9] => Mux38.IN4
reg_4[9] => Mux6.IN4
reg_4[10] => Mux53.IN4
reg_4[10] => Mux37.IN4
reg_4[10] => Mux5.IN4
reg_4[11] => Mux52.IN4
reg_4[11] => Mux36.IN4
reg_4[11] => Mux4.IN4
reg_4[12] => Mux51.IN4
reg_4[12] => Mux35.IN4
reg_4[12] => Mux3.IN4
reg_4[13] => Mux50.IN4
reg_4[13] => Mux34.IN4
reg_4[13] => Mux2.IN4
reg_4[14] => Mux49.IN4
reg_4[14] => Mux33.IN4
reg_4[14] => Mux1.IN4
reg_4[15] => Mux48.IN4
reg_4[15] => Mux32.IN4
reg_4[15] => Mux0.IN4
reg_5[0] => Mux63.IN5
reg_5[0] => Mux47.IN5
reg_5[0] => Mux15.IN5
reg_5[1] => Mux62.IN5
reg_5[1] => Mux46.IN5
reg_5[1] => Mux14.IN5
reg_5[2] => Mux61.IN5
reg_5[2] => Mux45.IN5
reg_5[2] => Mux13.IN5
reg_5[3] => Mux60.IN5
reg_5[3] => Mux44.IN5
reg_5[3] => Mux12.IN5
reg_5[4] => Mux59.IN5
reg_5[4] => Mux43.IN5
reg_5[4] => Mux11.IN5
reg_5[5] => Mux58.IN5
reg_5[5] => Mux42.IN5
reg_5[5] => Mux10.IN5
reg_5[6] => Mux57.IN5
reg_5[6] => Mux41.IN5
reg_5[6] => Mux9.IN5
reg_5[7] => Mux56.IN5
reg_5[7] => Mux40.IN5
reg_5[7] => Mux8.IN5
reg_5[8] => Mux55.IN5
reg_5[8] => Mux39.IN5
reg_5[8] => Mux7.IN5
reg_5[9] => Mux54.IN5
reg_5[9] => Mux38.IN5
reg_5[9] => Mux6.IN5
reg_5[10] => Mux53.IN5
reg_5[10] => Mux37.IN5
reg_5[10] => Mux5.IN5
reg_5[11] => Mux52.IN5
reg_5[11] => Mux36.IN5
reg_5[11] => Mux4.IN5
reg_5[12] => Mux51.IN5
reg_5[12] => Mux35.IN5
reg_5[12] => Mux3.IN5
reg_5[13] => Mux50.IN5
reg_5[13] => Mux34.IN5
reg_5[13] => Mux2.IN5
reg_5[14] => Mux49.IN5
reg_5[14] => Mux33.IN5
reg_5[14] => Mux1.IN5
reg_5[15] => Mux48.IN5
reg_5[15] => Mux32.IN5
reg_5[15] => Mux0.IN5
reg_6[0] => Mux63.IN6
reg_6[0] => Mux47.IN6
reg_6[0] => Mux15.IN6
reg_6[1] => Mux62.IN6
reg_6[1] => Mux46.IN6
reg_6[1] => Mux14.IN6
reg_6[2] => Mux61.IN6
reg_6[2] => Mux45.IN6
reg_6[2] => Mux13.IN6
reg_6[3] => Mux60.IN6
reg_6[3] => Mux44.IN6
reg_6[3] => Mux12.IN6
reg_6[4] => Mux59.IN6
reg_6[4] => Mux43.IN6
reg_6[4] => Mux11.IN6
reg_6[5] => Mux58.IN6
reg_6[5] => Mux42.IN6
reg_6[5] => Mux10.IN6
reg_6[6] => Mux57.IN6
reg_6[6] => Mux41.IN6
reg_6[6] => Mux9.IN6
reg_6[7] => Mux56.IN6
reg_6[7] => Mux40.IN6
reg_6[7] => Mux8.IN6
reg_6[8] => Mux55.IN6
reg_6[8] => Mux39.IN6
reg_6[8] => Mux7.IN6
reg_6[9] => Mux54.IN6
reg_6[9] => Mux38.IN6
reg_6[9] => Mux6.IN6
reg_6[10] => Mux53.IN6
reg_6[10] => Mux37.IN6
reg_6[10] => Mux5.IN6
reg_6[11] => Mux52.IN6
reg_6[11] => Mux36.IN6
reg_6[11] => Mux4.IN6
reg_6[12] => Mux51.IN6
reg_6[12] => Mux35.IN6
reg_6[12] => Mux3.IN6
reg_6[13] => Mux50.IN6
reg_6[13] => Mux34.IN6
reg_6[13] => Mux2.IN6
reg_6[14] => Mux49.IN6
reg_6[14] => Mux33.IN6
reg_6[14] => Mux1.IN6
reg_6[15] => Mux48.IN6
reg_6[15] => Mux32.IN6
reg_6[15] => Mux0.IN6
reg_7[0] => Mux63.IN7
reg_7[0] => Mux47.IN7
reg_7[0] => Mux15.IN7
reg_7[1] => Mux62.IN7
reg_7[1] => Mux46.IN7
reg_7[1] => Mux14.IN7
reg_7[2] => Mux61.IN7
reg_7[2] => Mux45.IN7
reg_7[2] => Mux13.IN7
reg_7[3] => Mux60.IN7
reg_7[3] => Mux44.IN7
reg_7[3] => Mux12.IN7
reg_7[4] => Mux59.IN7
reg_7[4] => Mux43.IN7
reg_7[4] => Mux11.IN7
reg_7[5] => Mux58.IN7
reg_7[5] => Mux42.IN7
reg_7[5] => Mux10.IN7
reg_7[6] => Mux57.IN7
reg_7[6] => Mux41.IN7
reg_7[6] => Mux9.IN7
reg_7[7] => Mux56.IN7
reg_7[7] => Mux40.IN7
reg_7[7] => Mux8.IN7
reg_7[8] => Mux55.IN7
reg_7[8] => Mux39.IN7
reg_7[8] => Mux7.IN7
reg_7[9] => Mux54.IN7
reg_7[9] => Mux38.IN7
reg_7[9] => Mux6.IN7
reg_7[10] => Mux53.IN7
reg_7[10] => Mux37.IN7
reg_7[10] => Mux5.IN7
reg_7[11] => Mux52.IN7
reg_7[11] => Mux36.IN7
reg_7[11] => Mux4.IN7
reg_7[12] => Mux51.IN7
reg_7[12] => Mux35.IN7
reg_7[12] => Mux3.IN7
reg_7[13] => Mux50.IN7
reg_7[13] => Mux34.IN7
reg_7[13] => Mux2.IN7
reg_7[14] => Mux49.IN7
reg_7[14] => Mux33.IN7
reg_7[14] => Mux1.IN7
reg_7[15] => Mux48.IN7
reg_7[15] => Mux32.IN7
reg_7[15] => Mux0.IN7
reg_8[0] => Mux63.IN8
reg_8[0] => Mux47.IN8
reg_8[0] => Mux15.IN8
reg_8[1] => Mux62.IN8
reg_8[1] => Mux46.IN8
reg_8[1] => Mux14.IN8
reg_8[2] => Mux61.IN8
reg_8[2] => Mux45.IN8
reg_8[2] => Mux13.IN8
reg_8[3] => Mux60.IN8
reg_8[3] => Mux44.IN8
reg_8[3] => Mux12.IN8
reg_8[4] => Mux59.IN8
reg_8[4] => Mux43.IN8
reg_8[4] => Mux11.IN8
reg_8[5] => Mux58.IN8
reg_8[5] => Mux42.IN8
reg_8[5] => Mux10.IN8
reg_8[6] => Mux57.IN8
reg_8[6] => Mux41.IN8
reg_8[6] => Mux9.IN8
reg_8[7] => Mux56.IN8
reg_8[7] => Mux40.IN8
reg_8[7] => Mux8.IN8
reg_8[8] => Mux55.IN8
reg_8[8] => Mux39.IN8
reg_8[8] => Mux7.IN8
reg_8[9] => Mux54.IN8
reg_8[9] => Mux38.IN8
reg_8[9] => Mux6.IN8
reg_8[10] => Mux53.IN8
reg_8[10] => Mux37.IN8
reg_8[10] => Mux5.IN8
reg_8[11] => Mux52.IN8
reg_8[11] => Mux36.IN8
reg_8[11] => Mux4.IN8
reg_8[12] => Mux51.IN8
reg_8[12] => Mux35.IN8
reg_8[12] => Mux3.IN8
reg_8[13] => Mux50.IN8
reg_8[13] => Mux34.IN8
reg_8[13] => Mux2.IN8
reg_8[14] => Mux49.IN8
reg_8[14] => Mux33.IN8
reg_8[14] => Mux1.IN8
reg_8[15] => Mux48.IN8
reg_8[15] => Mux32.IN8
reg_8[15] => Mux0.IN8
reg_9[0] => Mux63.IN9
reg_9[0] => Mux47.IN9
reg_9[0] => Mux15.IN9
reg_9[1] => Mux62.IN9
reg_9[1] => Mux46.IN9
reg_9[1] => Mux14.IN9
reg_9[2] => Mux61.IN9
reg_9[2] => Mux45.IN9
reg_9[2] => Mux13.IN9
reg_9[3] => Mux60.IN9
reg_9[3] => Mux44.IN9
reg_9[3] => Mux12.IN9
reg_9[4] => Mux59.IN9
reg_9[4] => Mux43.IN9
reg_9[4] => Mux11.IN9
reg_9[5] => Mux58.IN9
reg_9[5] => Mux42.IN9
reg_9[5] => Mux10.IN9
reg_9[6] => Mux57.IN9
reg_9[6] => Mux41.IN9
reg_9[6] => Mux9.IN9
reg_9[7] => Mux56.IN9
reg_9[7] => Mux40.IN9
reg_9[7] => Mux8.IN9
reg_9[8] => Mux55.IN9
reg_9[8] => Mux39.IN9
reg_9[8] => Mux7.IN9
reg_9[9] => Mux54.IN9
reg_9[9] => Mux38.IN9
reg_9[9] => Mux6.IN9
reg_9[10] => Mux53.IN9
reg_9[10] => Mux37.IN9
reg_9[10] => Mux5.IN9
reg_9[11] => Mux52.IN9
reg_9[11] => Mux36.IN9
reg_9[11] => Mux4.IN9
reg_9[12] => Mux51.IN9
reg_9[12] => Mux35.IN9
reg_9[12] => Mux3.IN9
reg_9[13] => Mux50.IN9
reg_9[13] => Mux34.IN9
reg_9[13] => Mux2.IN9
reg_9[14] => Mux49.IN9
reg_9[14] => Mux33.IN9
reg_9[14] => Mux1.IN9
reg_9[15] => Mux48.IN9
reg_9[15] => Mux32.IN9
reg_9[15] => Mux0.IN9
reg_a[0] => Mux63.IN10
reg_a[0] => Mux47.IN10
reg_a[0] => Mux15.IN10
reg_a[1] => Mux62.IN10
reg_a[1] => Mux46.IN10
reg_a[1] => Mux14.IN10
reg_a[2] => Mux61.IN10
reg_a[2] => Mux45.IN10
reg_a[2] => Mux13.IN10
reg_a[3] => Mux60.IN10
reg_a[3] => Mux44.IN10
reg_a[3] => Mux12.IN10
reg_a[4] => Mux59.IN10
reg_a[4] => Mux43.IN10
reg_a[4] => Mux11.IN10
reg_a[5] => Mux58.IN10
reg_a[5] => Mux42.IN10
reg_a[5] => Mux10.IN10
reg_a[6] => Mux57.IN10
reg_a[6] => Mux41.IN10
reg_a[6] => Mux9.IN10
reg_a[7] => Mux56.IN10
reg_a[7] => Mux40.IN10
reg_a[7] => Mux8.IN10
reg_a[8] => Mux55.IN10
reg_a[8] => Mux39.IN10
reg_a[8] => Mux7.IN10
reg_a[9] => Mux54.IN10
reg_a[9] => Mux38.IN10
reg_a[9] => Mux6.IN10
reg_a[10] => Mux53.IN10
reg_a[10] => Mux37.IN10
reg_a[10] => Mux5.IN10
reg_a[11] => Mux52.IN10
reg_a[11] => Mux36.IN10
reg_a[11] => Mux4.IN10
reg_a[12] => Mux51.IN10
reg_a[12] => Mux35.IN10
reg_a[12] => Mux3.IN10
reg_a[13] => Mux50.IN10
reg_a[13] => Mux34.IN10
reg_a[13] => Mux2.IN10
reg_a[14] => Mux49.IN10
reg_a[14] => Mux33.IN10
reg_a[14] => Mux1.IN10
reg_a[15] => Mux48.IN10
reg_a[15] => Mux32.IN10
reg_a[15] => Mux0.IN10
reg_b[0] => Mux63.IN11
reg_b[0] => Mux47.IN11
reg_b[0] => Mux15.IN11
reg_b[1] => Mux62.IN11
reg_b[1] => Mux46.IN11
reg_b[1] => Mux14.IN11
reg_b[2] => Mux61.IN11
reg_b[2] => Mux45.IN11
reg_b[2] => Mux13.IN11
reg_b[3] => Mux60.IN11
reg_b[3] => Mux44.IN11
reg_b[3] => Mux12.IN11
reg_b[4] => Mux59.IN11
reg_b[4] => Mux43.IN11
reg_b[4] => Mux11.IN11
reg_b[5] => Mux58.IN11
reg_b[5] => Mux42.IN11
reg_b[5] => Mux10.IN11
reg_b[6] => Mux57.IN11
reg_b[6] => Mux41.IN11
reg_b[6] => Mux9.IN11
reg_b[7] => Mux56.IN11
reg_b[7] => Mux40.IN11
reg_b[7] => Mux8.IN11
reg_b[8] => Mux55.IN11
reg_b[8] => Mux39.IN11
reg_b[8] => Mux7.IN11
reg_b[9] => Mux54.IN11
reg_b[9] => Mux38.IN11
reg_b[9] => Mux6.IN11
reg_b[10] => Mux53.IN11
reg_b[10] => Mux37.IN11
reg_b[10] => Mux5.IN11
reg_b[11] => Mux52.IN11
reg_b[11] => Mux36.IN11
reg_b[11] => Mux4.IN11
reg_b[12] => Mux51.IN11
reg_b[12] => Mux35.IN11
reg_b[12] => Mux3.IN11
reg_b[13] => Mux50.IN11
reg_b[13] => Mux34.IN11
reg_b[13] => Mux2.IN11
reg_b[14] => Mux49.IN11
reg_b[14] => Mux33.IN11
reg_b[14] => Mux1.IN11
reg_b[15] => Mux48.IN11
reg_b[15] => Mux32.IN11
reg_b[15] => Mux0.IN11
reg_c[0] => Mux63.IN12
reg_c[0] => Mux47.IN12
reg_c[0] => Mux15.IN12
reg_c[1] => Mux62.IN12
reg_c[1] => Mux46.IN12
reg_c[1] => Mux14.IN12
reg_c[2] => Mux61.IN12
reg_c[2] => Mux45.IN12
reg_c[2] => Mux13.IN12
reg_c[3] => Mux60.IN12
reg_c[3] => Mux44.IN12
reg_c[3] => Mux12.IN12
reg_c[4] => Mux59.IN12
reg_c[4] => Mux43.IN12
reg_c[4] => Mux11.IN12
reg_c[5] => Mux58.IN12
reg_c[5] => Mux42.IN12
reg_c[5] => Mux10.IN12
reg_c[6] => Mux57.IN12
reg_c[6] => Mux41.IN12
reg_c[6] => Mux9.IN12
reg_c[7] => Mux56.IN12
reg_c[7] => Mux40.IN12
reg_c[7] => Mux8.IN12
reg_c[8] => Mux55.IN12
reg_c[8] => Mux39.IN12
reg_c[8] => Mux7.IN12
reg_c[9] => Mux54.IN12
reg_c[9] => Mux38.IN12
reg_c[9] => Mux6.IN12
reg_c[10] => Mux53.IN12
reg_c[10] => Mux37.IN12
reg_c[10] => Mux5.IN12
reg_c[11] => Mux52.IN12
reg_c[11] => Mux36.IN12
reg_c[11] => Mux4.IN12
reg_c[12] => Mux51.IN12
reg_c[12] => Mux35.IN12
reg_c[12] => Mux3.IN12
reg_c[13] => Mux50.IN12
reg_c[13] => Mux34.IN12
reg_c[13] => Mux2.IN12
reg_c[14] => Mux49.IN12
reg_c[14] => Mux33.IN12
reg_c[14] => Mux1.IN12
reg_c[15] => Mux48.IN12
reg_c[15] => Mux32.IN12
reg_c[15] => Mux0.IN12
reg_d[0] => Mux63.IN13
reg_d[0] => Mux47.IN13
reg_d[0] => Mux15.IN13
reg_d[1] => Mux62.IN13
reg_d[1] => Mux46.IN13
reg_d[1] => Mux14.IN13
reg_d[2] => Mux61.IN13
reg_d[2] => Mux45.IN13
reg_d[2] => Mux13.IN13
reg_d[3] => Mux60.IN13
reg_d[3] => Mux44.IN13
reg_d[3] => Mux12.IN13
reg_d[4] => Mux59.IN13
reg_d[4] => Mux43.IN13
reg_d[4] => Mux11.IN13
reg_d[5] => Mux58.IN13
reg_d[5] => Mux42.IN13
reg_d[5] => Mux10.IN13
reg_d[6] => Mux57.IN13
reg_d[6] => Mux41.IN13
reg_d[6] => Mux9.IN13
reg_d[7] => Mux56.IN13
reg_d[7] => Mux40.IN13
reg_d[7] => Mux8.IN13
reg_d[8] => Mux55.IN13
reg_d[8] => Mux39.IN13
reg_d[8] => Mux7.IN13
reg_d[9] => Mux54.IN13
reg_d[9] => Mux38.IN13
reg_d[9] => Mux6.IN13
reg_d[10] => Mux53.IN13
reg_d[10] => Mux37.IN13
reg_d[10] => Mux5.IN13
reg_d[11] => Mux52.IN13
reg_d[11] => Mux36.IN13
reg_d[11] => Mux4.IN13
reg_d[12] => Mux51.IN13
reg_d[12] => Mux35.IN13
reg_d[12] => Mux3.IN13
reg_d[13] => Mux50.IN13
reg_d[13] => Mux34.IN13
reg_d[13] => Mux2.IN13
reg_d[14] => Mux49.IN13
reg_d[14] => Mux33.IN13
reg_d[14] => Mux1.IN13
reg_d[15] => Mux48.IN13
reg_d[15] => Mux32.IN13
reg_d[15] => Mux0.IN13
reg_e[0] => Mux63.IN14
reg_e[0] => Mux47.IN14
reg_e[0] => Mux15.IN14
reg_e[1] => Mux62.IN14
reg_e[1] => Mux46.IN14
reg_e[1] => Mux14.IN14
reg_e[2] => Mux61.IN14
reg_e[2] => Mux45.IN14
reg_e[2] => Mux13.IN14
reg_e[3] => Mux60.IN14
reg_e[3] => Mux44.IN14
reg_e[3] => Mux12.IN14
reg_e[4] => Mux59.IN14
reg_e[4] => Mux43.IN14
reg_e[4] => Mux11.IN14
reg_e[5] => Mux58.IN14
reg_e[5] => Mux42.IN14
reg_e[5] => Mux10.IN14
reg_e[6] => Mux57.IN14
reg_e[6] => Mux41.IN14
reg_e[6] => Mux9.IN14
reg_e[7] => Mux56.IN14
reg_e[7] => Mux40.IN14
reg_e[7] => Mux8.IN14
reg_e[8] => Mux55.IN14
reg_e[8] => Mux39.IN14
reg_e[8] => Mux7.IN14
reg_e[9] => Mux54.IN14
reg_e[9] => Mux38.IN14
reg_e[9] => Mux6.IN14
reg_e[10] => Mux53.IN14
reg_e[10] => Mux37.IN14
reg_e[10] => Mux5.IN14
reg_e[11] => Mux52.IN14
reg_e[11] => Mux36.IN14
reg_e[11] => Mux4.IN14
reg_e[12] => Mux51.IN14
reg_e[12] => Mux35.IN14
reg_e[12] => Mux3.IN14
reg_e[13] => Mux50.IN14
reg_e[13] => Mux34.IN14
reg_e[13] => Mux2.IN14
reg_e[14] => Mux49.IN14
reg_e[14] => Mux33.IN14
reg_e[14] => Mux1.IN14
reg_e[15] => Mux48.IN14
reg_e[15] => Mux32.IN14
reg_e[15] => Mux0.IN14
reg_f[0] => Mux63.IN15
reg_f[0] => Mux47.IN15
reg_f[0] => Mux15.IN15
reg_f[1] => Mux62.IN15
reg_f[1] => Mux46.IN15
reg_f[1] => Mux14.IN15
reg_f[2] => Mux61.IN15
reg_f[2] => Mux45.IN15
reg_f[2] => Mux13.IN15
reg_f[3] => Mux60.IN15
reg_f[3] => Mux44.IN15
reg_f[3] => Mux12.IN15
reg_f[4] => Mux59.IN15
reg_f[4] => Mux43.IN15
reg_f[4] => Mux11.IN15
reg_f[5] => Mux58.IN15
reg_f[5] => Mux42.IN15
reg_f[5] => Mux10.IN15
reg_f[6] => Mux57.IN15
reg_f[6] => Mux41.IN15
reg_f[6] => Mux9.IN15
reg_f[7] => Mux56.IN15
reg_f[7] => Mux40.IN15
reg_f[7] => Mux8.IN15
reg_f[8] => Mux55.IN15
reg_f[8] => Mux39.IN15
reg_f[8] => Mux7.IN15
reg_f[9] => Mux54.IN15
reg_f[9] => Mux38.IN15
reg_f[9] => Mux6.IN15
reg_f[10] => Mux53.IN15
reg_f[10] => Mux37.IN15
reg_f[10] => Mux5.IN15
reg_f[11] => Mux52.IN15
reg_f[11] => Mux36.IN15
reg_f[11] => Mux4.IN15
reg_f[12] => Mux51.IN15
reg_f[12] => Mux35.IN15
reg_f[12] => Mux3.IN15
reg_f[13] => Mux50.IN15
reg_f[13] => Mux34.IN15
reg_f[13] => Mux2.IN15
reg_f[14] => Mux49.IN15
reg_f[14] => Mux33.IN15
reg_f[14] => Mux1.IN15
reg_f[15] => Mux48.IN15
reg_f[15] => Mux32.IN15
reg_f[15] => Mux0.IN15
dest_reg[0] => Mux31.IN19
dest_reg[0] => Mux30.IN19
dest_reg[0] => Mux29.IN19
dest_reg[0] => Mux28.IN19
dest_reg[0] => Mux27.IN19
dest_reg[0] => Mux26.IN19
dest_reg[0] => Mux25.IN19
dest_reg[0] => Mux24.IN19
dest_reg[0] => Mux23.IN19
dest_reg[0] => Mux22.IN19
dest_reg[0] => Mux21.IN19
dest_reg[0] => Mux20.IN19
dest_reg[0] => Mux19.IN19
dest_reg[0] => Mux18.IN19
dest_reg[0] => Mux17.IN19
dest_reg[0] => Mux16.IN19
dest_reg[0] => Mux15.IN19
dest_reg[0] => Mux14.IN19
dest_reg[0] => Mux13.IN19
dest_reg[0] => Mux12.IN19
dest_reg[0] => Mux11.IN19
dest_reg[0] => Mux10.IN19
dest_reg[0] => Mux9.IN19
dest_reg[0] => Mux8.IN19
dest_reg[0] => Mux7.IN19
dest_reg[0] => Mux6.IN19
dest_reg[0] => Mux5.IN19
dest_reg[0] => Mux4.IN19
dest_reg[0] => Mux3.IN19
dest_reg[0] => Mux2.IN19
dest_reg[0] => Mux1.IN19
dest_reg[0] => Mux0.IN19
dest_reg[1] => Mux31.IN18
dest_reg[1] => Mux30.IN18
dest_reg[1] => Mux29.IN18
dest_reg[1] => Mux28.IN18
dest_reg[1] => Mux27.IN18
dest_reg[1] => Mux26.IN18
dest_reg[1] => Mux25.IN18
dest_reg[1] => Mux24.IN18
dest_reg[1] => Mux23.IN18
dest_reg[1] => Mux22.IN18
dest_reg[1] => Mux21.IN18
dest_reg[1] => Mux20.IN18
dest_reg[1] => Mux19.IN18
dest_reg[1] => Mux18.IN18
dest_reg[1] => Mux17.IN18
dest_reg[1] => Mux16.IN18
dest_reg[1] => Mux15.IN18
dest_reg[1] => Mux14.IN18
dest_reg[1] => Mux13.IN18
dest_reg[1] => Mux12.IN18
dest_reg[1] => Mux11.IN18
dest_reg[1] => Mux10.IN18
dest_reg[1] => Mux9.IN18
dest_reg[1] => Mux8.IN18
dest_reg[1] => Mux7.IN18
dest_reg[1] => Mux6.IN18
dest_reg[1] => Mux5.IN18
dest_reg[1] => Mux4.IN18
dest_reg[1] => Mux3.IN18
dest_reg[1] => Mux2.IN18
dest_reg[1] => Mux1.IN18
dest_reg[1] => Mux0.IN18
dest_reg[2] => Mux31.IN17
dest_reg[2] => Mux30.IN17
dest_reg[2] => Mux29.IN17
dest_reg[2] => Mux28.IN17
dest_reg[2] => Mux27.IN17
dest_reg[2] => Mux26.IN17
dest_reg[2] => Mux25.IN17
dest_reg[2] => Mux24.IN17
dest_reg[2] => Mux23.IN17
dest_reg[2] => Mux22.IN17
dest_reg[2] => Mux21.IN17
dest_reg[2] => Mux20.IN17
dest_reg[2] => Mux19.IN17
dest_reg[2] => Mux18.IN17
dest_reg[2] => Mux17.IN17
dest_reg[2] => Mux16.IN17
dest_reg[2] => Mux15.IN17
dest_reg[2] => Mux14.IN17
dest_reg[2] => Mux13.IN17
dest_reg[2] => Mux12.IN17
dest_reg[2] => Mux11.IN17
dest_reg[2] => Mux10.IN17
dest_reg[2] => Mux9.IN17
dest_reg[2] => Mux8.IN17
dest_reg[2] => Mux7.IN17
dest_reg[2] => Mux6.IN17
dest_reg[2] => Mux5.IN17
dest_reg[2] => Mux4.IN17
dest_reg[2] => Mux3.IN17
dest_reg[2] => Mux2.IN17
dest_reg[2] => Mux1.IN17
dest_reg[2] => Mux0.IN17
dest_reg[3] => Mux31.IN16
dest_reg[3] => Mux30.IN16
dest_reg[3] => Mux29.IN16
dest_reg[3] => Mux28.IN16
dest_reg[3] => Mux27.IN16
dest_reg[3] => Mux26.IN16
dest_reg[3] => Mux25.IN16
dest_reg[3] => Mux24.IN16
dest_reg[3] => Mux23.IN16
dest_reg[3] => Mux22.IN16
dest_reg[3] => Mux21.IN16
dest_reg[3] => Mux20.IN16
dest_reg[3] => Mux19.IN16
dest_reg[3] => Mux18.IN16
dest_reg[3] => Mux17.IN16
dest_reg[3] => Mux16.IN16
dest_reg[3] => Mux15.IN16
dest_reg[3] => Mux14.IN16
dest_reg[3] => Mux13.IN16
dest_reg[3] => Mux12.IN16
dest_reg[3] => Mux11.IN16
dest_reg[3] => Mux10.IN16
dest_reg[3] => Mux9.IN16
dest_reg[3] => Mux8.IN16
dest_reg[3] => Mux7.IN16
dest_reg[3] => Mux6.IN16
dest_reg[3] => Mux5.IN16
dest_reg[3] => Mux4.IN16
dest_reg[3] => Mux3.IN16
dest_reg[3] => Mux2.IN16
dest_reg[3] => Mux1.IN16
dest_reg[3] => Mux0.IN16
sour_reg[0] => Mux47.IN19
sour_reg[0] => Mux46.IN19
sour_reg[0] => Mux45.IN19
sour_reg[0] => Mux44.IN19
sour_reg[0] => Mux43.IN19
sour_reg[0] => Mux42.IN19
sour_reg[0] => Mux41.IN19
sour_reg[0] => Mux40.IN19
sour_reg[0] => Mux39.IN19
sour_reg[0] => Mux38.IN19
sour_reg[0] => Mux37.IN19
sour_reg[0] => Mux36.IN19
sour_reg[0] => Mux35.IN19
sour_reg[0] => Mux34.IN19
sour_reg[0] => Mux33.IN19
sour_reg[0] => Mux32.IN19
sour_reg[1] => Mux47.IN18
sour_reg[1] => Mux46.IN18
sour_reg[1] => Mux45.IN18
sour_reg[1] => Mux44.IN18
sour_reg[1] => Mux43.IN18
sour_reg[1] => Mux42.IN18
sour_reg[1] => Mux41.IN18
sour_reg[1] => Mux40.IN18
sour_reg[1] => Mux39.IN18
sour_reg[1] => Mux38.IN18
sour_reg[1] => Mux37.IN18
sour_reg[1] => Mux36.IN18
sour_reg[1] => Mux35.IN18
sour_reg[1] => Mux34.IN18
sour_reg[1] => Mux33.IN18
sour_reg[1] => Mux32.IN18
sour_reg[2] => Mux47.IN17
sour_reg[2] => Mux46.IN17
sour_reg[2] => Mux45.IN17
sour_reg[2] => Mux44.IN17
sour_reg[2] => Mux43.IN17
sour_reg[2] => Mux42.IN17
sour_reg[2] => Mux41.IN17
sour_reg[2] => Mux40.IN17
sour_reg[2] => Mux39.IN17
sour_reg[2] => Mux38.IN17
sour_reg[2] => Mux37.IN17
sour_reg[2] => Mux36.IN17
sour_reg[2] => Mux35.IN17
sour_reg[2] => Mux34.IN17
sour_reg[2] => Mux33.IN17
sour_reg[2] => Mux32.IN17
sour_reg[3] => Mux47.IN16
sour_reg[3] => Mux46.IN16
sour_reg[3] => Mux45.IN16
sour_reg[3] => Mux44.IN16
sour_reg[3] => Mux43.IN16
sour_reg[3] => Mux42.IN16
sour_reg[3] => Mux41.IN16
sour_reg[3] => Mux40.IN16
sour_reg[3] => Mux39.IN16
sour_reg[3] => Mux38.IN16
sour_reg[3] => Mux37.IN16
sour_reg[3] => Mux36.IN16
sour_reg[3] => Mux35.IN16
sour_reg[3] => Mux34.IN16
sour_reg[3] => Mux33.IN16
sour_reg[3] => Mux32.IN16
reg_sel[0] => Mux63.IN19
reg_sel[0] => Mux62.IN19
reg_sel[0] => Mux61.IN19
reg_sel[0] => Mux60.IN19
reg_sel[0] => Mux59.IN19
reg_sel[0] => Mux58.IN19
reg_sel[0] => Mux57.IN19
reg_sel[0] => Mux56.IN19
reg_sel[0] => Mux55.IN19
reg_sel[0] => Mux54.IN19
reg_sel[0] => Mux53.IN19
reg_sel[0] => Mux52.IN19
reg_sel[0] => Mux51.IN19
reg_sel[0] => Mux50.IN19
reg_sel[0] => Mux49.IN19
reg_sel[0] => Mux48.IN19
reg_sel[1] => Mux63.IN18
reg_sel[1] => Mux62.IN18
reg_sel[1] => Mux61.IN18
reg_sel[1] => Mux60.IN18
reg_sel[1] => Mux59.IN18
reg_sel[1] => Mux58.IN18
reg_sel[1] => Mux57.IN18
reg_sel[1] => Mux56.IN18
reg_sel[1] => Mux55.IN18
reg_sel[1] => Mux54.IN18
reg_sel[1] => Mux53.IN18
reg_sel[1] => Mux52.IN18
reg_sel[1] => Mux51.IN18
reg_sel[1] => Mux50.IN18
reg_sel[1] => Mux49.IN18
reg_sel[1] => Mux48.IN18
reg_sel[2] => Mux63.IN17
reg_sel[2] => Mux62.IN17
reg_sel[2] => Mux61.IN17
reg_sel[2] => Mux60.IN17
reg_sel[2] => Mux59.IN17
reg_sel[2] => Mux58.IN17
reg_sel[2] => Mux57.IN17
reg_sel[2] => Mux56.IN17
reg_sel[2] => Mux55.IN17
reg_sel[2] => Mux54.IN17
reg_sel[2] => Mux53.IN17
reg_sel[2] => Mux52.IN17
reg_sel[2] => Mux51.IN17
reg_sel[2] => Mux50.IN17
reg_sel[2] => Mux49.IN17
reg_sel[2] => Mux48.IN17
reg_sel[3] => Mux63.IN16
reg_sel[3] => Mux62.IN16
reg_sel[3] => Mux61.IN16
reg_sel[3] => Mux60.IN16
reg_sel[3] => Mux59.IN16
reg_sel[3] => Mux58.IN16
reg_sel[3] => Mux57.IN16
reg_sel[3] => Mux56.IN16
reg_sel[3] => Mux55.IN16
reg_sel[3] => Mux54.IN16
reg_sel[3] => Mux53.IN16
reg_sel[3] => Mux52.IN16
reg_sel[3] => Mux51.IN16
reg_sel[3] => Mux50.IN16
reg_sel[3] => Mux49.IN16
reg_sel[3] => Mux48.IN16
en => temp~15.OUTPUTSELECT
en => temp~14.OUTPUTSELECT
en => temp~13.OUTPUTSELECT
en => temp~12.OUTPUTSELECT
en => temp~11.OUTPUTSELECT
en => temp~10.OUTPUTSELECT
en => temp~9.OUTPUTSELECT
en => temp~8.OUTPUTSELECT
en => temp~7.OUTPUTSELECT
en => temp~6.OUTPUTSELECT
en => temp~5.OUTPUTSELECT
en => temp~4.OUTPUTSELECT
en => temp~3.OUTPUTSELECT
en => temp~2.OUTPUTSELECT
en => temp~1.OUTPUTSELECT
en => temp~0.OUTPUTSELECT
en_0 <= temp~15.DB_MAX_OUTPUT_PORT_TYPE
en_1 <= temp~14.DB_MAX_OUTPUT_PORT_TYPE
en_2 <= temp~13.DB_MAX_OUTPUT_PORT_TYPE
en_3 <= temp~12.DB_MAX_OUTPUT_PORT_TYPE
en_4 <= temp~11.DB_MAX_OUTPUT_PORT_TYPE
en_5 <= temp~10.DB_MAX_OUTPUT_PORT_TYPE
en_6 <= temp~9.DB_MAX_OUTPUT_PORT_TYPE
en_7 <= temp~8.DB_MAX_OUTPUT_PORT_TYPE
en_8 <= temp~7.DB_MAX_OUTPUT_PORT_TYPE
en_9 <= temp~6.DB_MAX_OUTPUT_PORT_TYPE
en_a <= temp~5.DB_MAX_OUTPUT_PORT_TYPE
en_b <= temp~4.DB_MAX_OUTPUT_PORT_TYPE
en_c <= temp~3.DB_MAX_OUTPUT_PORT_TYPE
en_d <= temp~2.DB_MAX_OUTPUT_PORT_TYPE
en_e <= temp~1.DB_MAX_OUTPUT_PORT_TYPE
en_f <= temp~0.DB_MAX_OUTPUT_PORT_TYPE
dr[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dr[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dr[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dr[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dr[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dr[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dr[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dr[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dr[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dr[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dr[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dr[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dr[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dr[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dr[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dr[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
reg_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst30
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst12
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst13
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst14
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst15
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst16
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst17
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst18
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst19
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst20
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst21
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst22
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst23
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst24
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst25
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst26
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|t2:inst32
offset_8[0] => offset_16[0].DATAIN
offset_8[1] => offset_16[1].DATAIN
offset_8[2] => offset_16[2].DATAIN
offset_8[3] => offset_16[3].DATAIN
offset_8[4] => offset_16[4].DATAIN
offset_8[5] => offset_16[5].DATAIN
offset_8[6] => offset_16[6].DATAIN
offset_8[7] => offset_16[7].DATAIN
offset_8[7] => offset_16[15].DATAIN
offset_8[7] => offset_16[14].DATAIN
offset_8[7] => offset_16[13].DATAIN
offset_8[7] => offset_16[12].DATAIN
offset_8[7] => offset_16[11].DATAIN
offset_8[7] => offset_16[10].DATAIN
offset_8[7] => offset_16[9].DATAIN
offset_8[7] => offset_16[8].DATAIN
offset_16[0] <= offset_8[0].DB_MAX_OUTPUT_PORT_TYPE
offset_16[1] <= offset_8[1].DB_MAX_OUTPUT_PORT_TYPE
offset_16[2] <= offset_8[2].DB_MAX_OUTPUT_PORT_TYPE
offset_16[3] <= offset_8[3].DB_MAX_OUTPUT_PORT_TYPE
offset_16[4] <= offset_8[4].DB_MAX_OUTPUT_PORT_TYPE
offset_16[5] <= offset_8[5].DB_MAX_OUTPUT_PORT_TYPE
offset_16[6] <= offset_8[6].DB_MAX_OUTPUT_PORT_TYPE
offset_16[7] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[8] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[9] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[10] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[11] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[12] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[13] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[14] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[15] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE


|cpu0|pc:inst10
alu_out[0] => q[0]~reg0.DATAIN
alu_out[1] => q[1]~reg0.DATAIN
alu_out[2] => q[2]~reg0.DATAIN
alu_out[3] => q[3]~reg0.DATAIN
alu_out[4] => q[4]~reg0.DATAIN
alu_out[5] => q[5]~reg0.DATAIN
alu_out[6] => q[6]~reg0.DATAIN
alu_out[7] => q[7]~reg0.DATAIN
alu_out[8] => q[8]~reg0.DATAIN
alu_out[9] => q[9]~reg0.DATAIN
alu_out[10] => q[10]~reg0.DATAIN
alu_out[11] => q[11]~reg0.DATAIN
alu_out[12] => q[12]~reg0.DATAIN
alu_out[13] => q[13]~reg0.DATAIN
alu_out[14] => q[14]~reg0.DATAIN
alu_out[15] => q[15]~reg0.DATAIN
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|ir:inst7
mem_data[0] => Mux15.IN0
mem_data[1] => Mux14.IN0
mem_data[2] => Mux13.IN0
mem_data[3] => Mux12.IN0
mem_data[4] => Mux11.IN0
mem_data[5] => Mux10.IN0
mem_data[6] => Mux9.IN0
mem_data[7] => Mux8.IN0
mem_data[8] => Mux7.IN0
mem_data[9] => Mux6.IN0
mem_data[10] => Mux5.IN0
mem_data[11] => Mux4.IN0
mem_data[12] => Mux3.IN0
mem_data[13] => Mux2.IN0
mem_data[14] => Mux1.IN0
mem_data[15] => Mux0.IN0
rec[0] => Mux15.IN2
rec[0] => Mux14.IN2
rec[0] => Mux13.IN2
rec[0] => Mux12.IN2
rec[0] => Mux11.IN2
rec[0] => Mux10.IN2
rec[0] => Mux9.IN2
rec[0] => Mux8.IN2
rec[0] => Mux7.IN2
rec[0] => Mux6.IN2
rec[0] => Mux5.IN2
rec[0] => Mux4.IN2
rec[0] => Mux3.IN2
rec[0] => Mux2.IN2
rec[0] => Mux1.IN2
rec[0] => Mux0.IN2
rec[1] => Mux15.IN1
rec[1] => Mux14.IN1
rec[1] => Mux13.IN1
rec[1] => Mux12.IN1
rec[1] => Mux11.IN1
rec[1] => Mux10.IN1
rec[1] => Mux9.IN1
rec[1] => Mux8.IN1
rec[1] => Mux7.IN1
rec[1] => Mux6.IN1
rec[1] => Mux5.IN1
rec[1] => Mux4.IN1
rec[1] => Mux3.IN1
rec[1] => Mux2.IN1
rec[1] => Mux1.IN1
rec[1] => Mux0.IN1
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|timer:inst6
ins[0] => ~NO_FANOUT~
ins[1] => ~NO_FANOUT~
ins[2] => ~NO_FANOUT~
ins[3] => ~NO_FANOUT~
ins[4] => ~NO_FANOUT~
ins[5] => ~NO_FANOUT~
ins[6] => ~NO_FANOUT~
ins[7] => ~NO_FANOUT~
ins[8] => ~NO_FANOUT~
ins[9] => ~NO_FANOUT~
ins[10] => ~NO_FANOUT~
ins[11] => ~NO_FANOUT~
ins[12] => ~NO_FANOUT~
ins[13] => ~NO_FANOUT~
ins[14] => ~NO_FANOUT~
ins[15] => state~1.DATAB
ins[15] => state~0.DATAB
output[0] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|ar:inst9
alu_out[0] => Mux15.IN0
alu_out[1] => Mux14.IN0
alu_out[2] => Mux13.IN0
alu_out[3] => Mux12.IN0
alu_out[4] => Mux11.IN0
alu_out[5] => Mux10.IN0
alu_out[6] => Mux9.IN0
alu_out[7] => Mux8.IN0
alu_out[8] => Mux7.IN0
alu_out[9] => Mux6.IN0
alu_out[10] => Mux5.IN0
alu_out[11] => Mux4.IN0
alu_out[12] => Mux3.IN0
alu_out[13] => Mux2.IN0
alu_out[14] => Mux1.IN0
alu_out[15] => Mux0.IN0
pc[0] => Mux15.IN1
pc[1] => Mux14.IN1
pc[2] => Mux13.IN1
pc[3] => Mux12.IN1
pc[4] => Mux11.IN1
pc[5] => Mux10.IN1
pc[6] => Mux9.IN1
pc[7] => Mux8.IN1
pc[8] => Mux7.IN1
pc[9] => Mux6.IN1
pc[10] => Mux5.IN1
pc[11] => Mux4.IN1
pc[12] => Mux3.IN1
pc[13] => Mux2.IN1
pc[14] => Mux1.IN1
pc[15] => Mux0.IN1
rec[0] => Mux15.IN3
rec[0] => Mux14.IN3
rec[0] => Mux13.IN3
rec[0] => Mux12.IN3
rec[0] => Mux11.IN3
rec[0] => Mux10.IN3
rec[0] => Mux9.IN3
rec[0] => Mux8.IN3
rec[0] => Mux7.IN3
rec[0] => Mux6.IN3
rec[0] => Mux5.IN3
rec[0] => Mux4.IN3
rec[0] => Mux3.IN3
rec[0] => Mux2.IN3
rec[0] => Mux1.IN3
rec[0] => Mux0.IN3
rec[1] => Mux15.IN2
rec[1] => Mux14.IN2
rec[1] => Mux13.IN2
rec[1] => Mux12.IN2
rec[1] => Mux11.IN2
rec[1] => Mux10.IN2
rec[1] => Mux9.IN2
rec[1] => Mux8.IN2
rec[1] => Mux7.IN2
rec[1] => Mux6.IN2
rec[1] => Mux5.IN2
rec[1] => Mux4.IN2
rec[1] => Mux3.IN2
rec[1] => Mux2.IN2
rec[1] => Mux1.IN2
rec[1] => Mux0.IN2
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|t3:inst4
wr => output[0]~0.OE
wr => output[1]~1.OE
wr => output[2]~2.OE
wr => output[3]~3.OE
wr => output[4]~4.OE
wr => output[5]~5.OE
wr => output[6]~6.OE
wr => output[7]~7.OE
wr => output[8]~8.OE
wr => output[9]~9.OE
wr => output[10]~10.OE
wr => output[11]~11.OE
wr => output[12]~12.OE
wr => output[13]~13.OE
wr => output[14]~14.OE
wr => output[15]~15.OE
alu_out[0] => output[0]~0.DATAIN
alu_out[1] => output[1]~1.DATAIN
alu_out[2] => output[2]~2.DATAIN
alu_out[3] => output[3]~3.DATAIN
alu_out[4] => output[4]~4.DATAIN
alu_out[5] => output[5]~5.DATAIN
alu_out[6] => output[6]~6.DATAIN
alu_out[7] => output[7]~7.DATAIN
alu_out[8] => output[8]~8.DATAIN
alu_out[9] => output[9]~9.DATAIN
alu_out[10] => output[10]~10.DATAIN
alu_out[11] => output[11]~11.DATAIN
alu_out[12] => output[12]~12.DATAIN
alu_out[13] => output[13]~13.DATAIN
alu_out[14] => output[14]~14.DATAIN
alu_out[15] => output[15]~15.DATAIN
output[0] <= output[0]~0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~2.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~5.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~6.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~7.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~8.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~9.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~10.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~11.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~12.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~13.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~14.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~15.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg_out:inst33
ir[0] => Mux31.IN14
ir[1] => Mux30.IN14
ir[2] => Mux29.IN14
ir[3] => Mux28.IN14
ir[4] => Mux27.IN14
ir[5] => Mux26.IN14
ir[6] => Mux25.IN14
ir[7] => Mux24.IN14
ir[8] => Mux23.IN14
ir[9] => Mux22.IN14
ir[10] => Mux21.IN14
ir[11] => Mux20.IN14
ir[12] => Mux19.IN14
ir[13] => Mux18.IN14
ir[14] => Mux17.IN14
ir[15] => Mux16.IN14
pc[0] => Mux31.IN15
pc[1] => Mux30.IN15
pc[2] => Mux29.IN15
pc[3] => Mux28.IN15
pc[4] => Mux27.IN15
pc[5] => Mux26.IN15
pc[6] => Mux25.IN15
pc[7] => Mux24.IN15
pc[8] => Mux23.IN15
pc[9] => Mux22.IN15
pc[10] => Mux21.IN15
pc[11] => Mux20.IN15
pc[12] => Mux19.IN15
pc[13] => Mux18.IN15
pc[14] => Mux17.IN15
pc[15] => Mux16.IN15
reg_in[0] => Mux47.IN3
reg_in[1] => Mux46.IN3
reg_in[2] => Mux45.IN3
reg_in[3] => Mux44.IN3
reg_in[4] => Mux43.IN3
reg_in[5] => Mux42.IN3
reg_in[6] => Mux41.IN3
reg_in[7] => Mux40.IN3
reg_in[8] => Mux39.IN3
reg_in[9] => Mux38.IN3
reg_in[10] => Mux37.IN3
reg_in[11] => Mux36.IN3
reg_in[12] => Mux35.IN3
reg_in[13] => Mux34.IN3
reg_in[14] => Mux33.IN3
reg_in[15] => Mux32.IN3
offset[0] => Mux15.IN11
offset[1] => Mux14.IN11
offset[2] => Mux13.IN11
offset[3] => Mux12.IN11
offset[4] => Mux11.IN11
offset[5] => Mux10.IN11
offset[6] => Mux9.IN11
offset[7] => Mux8.IN11
offset[8] => Mux7.IN11
offset[9] => Mux6.IN11
offset[10] => Mux5.IN11
offset[11] => Mux4.IN11
offset[12] => Mux3.IN11
offset[13] => Mux2.IN11
offset[14] => Mux1.IN11
offset[15] => Mux0.IN11
alu_a[0] => Mux15.IN12
alu_a[1] => Mux14.IN12
alu_a[2] => Mux13.IN12
alu_a[3] => Mux12.IN12
alu_a[4] => Mux11.IN12
alu_a[5] => Mux10.IN12
alu_a[6] => Mux9.IN12
alu_a[7] => Mux8.IN12
alu_a[8] => Mux7.IN12
alu_a[9] => Mux6.IN12
alu_a[10] => Mux5.IN12
alu_a[11] => Mux4.IN12
alu_a[12] => Mux3.IN12
alu_a[13] => Mux2.IN12
alu_a[14] => Mux1.IN12
alu_a[15] => Mux0.IN12
alu_b[0] => Mux15.IN13
alu_b[1] => Mux14.IN13
alu_b[2] => Mux13.IN13
alu_b[3] => Mux12.IN13
alu_b[4] => Mux11.IN13
alu_b[5] => Mux10.IN13
alu_b[6] => Mux9.IN13
alu_b[7] => Mux8.IN13
alu_b[8] => Mux7.IN13
alu_b[9] => Mux6.IN13
alu_b[10] => Mux5.IN13
alu_b[11] => Mux4.IN13
alu_b[12] => Mux3.IN13
alu_b[13] => Mux2.IN13
alu_b[14] => Mux1.IN13
alu_b[15] => Mux0.IN13
alu_out[0] => Mux15.IN14
alu_out[1] => Mux14.IN14
alu_out[2] => Mux13.IN14
alu_out[3] => Mux12.IN14
alu_out[4] => Mux11.IN14
alu_out[5] => Mux10.IN14
alu_out[6] => Mux9.IN14
alu_out[7] => Mux8.IN14
alu_out[8] => Mux7.IN14
alu_out[9] => Mux6.IN14
alu_out[10] => Mux5.IN14
alu_out[11] => Mux4.IN14
alu_out[12] => Mux3.IN14
alu_out[13] => Mux2.IN14
alu_out[14] => Mux1.IN14
alu_out[15] => Mux0.IN14
reg_testa[0] => Mux15.IN15
reg_testa[1] => Mux14.IN15
reg_testa[2] => Mux13.IN15
reg_testa[3] => Mux12.IN15
reg_testa[4] => Mux11.IN15
reg_testa[5] => Mux10.IN15
reg_testa[6] => Mux9.IN15
reg_testa[7] => Mux8.IN15
reg_testa[8] => Mux7.IN15
reg_testa[9] => Mux6.IN15
reg_testa[10] => Mux5.IN15
reg_testa[11] => Mux4.IN15
reg_testa[12] => Mux3.IN15
reg_testa[13] => Mux2.IN15
reg_testa[14] => Mux1.IN15
reg_testa[15] => Mux0.IN15
reg_sel[0] => Mux31.IN19
reg_sel[0] => Mux30.IN19
reg_sel[0] => Mux29.IN19
reg_sel[0] => Mux28.IN19
reg_sel[0] => Mux27.IN19
reg_sel[0] => Mux26.IN19
reg_sel[0] => Mux25.IN19
reg_sel[0] => Mux24.IN19
reg_sel[0] => Mux23.IN19
reg_sel[0] => Mux22.IN19
reg_sel[0] => Mux21.IN19
reg_sel[0] => Mux20.IN19
reg_sel[0] => Mux19.IN19
reg_sel[0] => Mux18.IN19
reg_sel[0] => Mux17.IN19
reg_sel[0] => Mux16.IN19
reg_sel[0] => Mux15.IN19
reg_sel[0] => Mux14.IN19
reg_sel[0] => Mux13.IN19
reg_sel[0] => Mux12.IN19
reg_sel[0] => Mux11.IN19
reg_sel[0] => Mux10.IN19
reg_sel[0] => Mux9.IN19
reg_sel[0] => Mux8.IN19
reg_sel[0] => Mux7.IN19
reg_sel[0] => Mux6.IN19
reg_sel[0] => Mux5.IN19
reg_sel[0] => Mux4.IN19
reg_sel[0] => Mux3.IN19
reg_sel[0] => Mux2.IN19
reg_sel[0] => Mux1.IN19
reg_sel[0] => Mux0.IN19
reg_sel[1] => Mux31.IN18
reg_sel[1] => Mux30.IN18
reg_sel[1] => Mux29.IN18
reg_sel[1] => Mux28.IN18
reg_sel[1] => Mux27.IN18
reg_sel[1] => Mux26.IN18
reg_sel[1] => Mux25.IN18
reg_sel[1] => Mux24.IN18
reg_sel[1] => Mux23.IN18
reg_sel[1] => Mux22.IN18
reg_sel[1] => Mux21.IN18
reg_sel[1] => Mux20.IN18
reg_sel[1] => Mux19.IN18
reg_sel[1] => Mux18.IN18
reg_sel[1] => Mux17.IN18
reg_sel[1] => Mux16.IN18
reg_sel[1] => Mux15.IN18
reg_sel[1] => Mux14.IN18
reg_sel[1] => Mux13.IN18
reg_sel[1] => Mux12.IN18
reg_sel[1] => Mux11.IN18
reg_sel[1] => Mux10.IN18
reg_sel[1] => Mux9.IN18
reg_sel[1] => Mux8.IN18
reg_sel[1] => Mux7.IN18
reg_sel[1] => Mux6.IN18
reg_sel[1] => Mux5.IN18
reg_sel[1] => Mux4.IN18
reg_sel[1] => Mux3.IN18
reg_sel[1] => Mux2.IN18
reg_sel[1] => Mux1.IN18
reg_sel[1] => Mux0.IN18
reg_sel[2] => Mux31.IN17
reg_sel[2] => Mux30.IN17
reg_sel[2] => Mux29.IN17
reg_sel[2] => Mux28.IN17
reg_sel[2] => Mux27.IN17
reg_sel[2] => Mux26.IN17
reg_sel[2] => Mux25.IN17
reg_sel[2] => Mux24.IN17
reg_sel[2] => Mux23.IN17
reg_sel[2] => Mux22.IN17
reg_sel[2] => Mux21.IN17
reg_sel[2] => Mux20.IN17
reg_sel[2] => Mux19.IN17
reg_sel[2] => Mux18.IN17
reg_sel[2] => Mux17.IN17
reg_sel[2] => Mux16.IN17
reg_sel[2] => Mux15.IN17
reg_sel[2] => Mux14.IN17
reg_sel[2] => Mux13.IN17
reg_sel[2] => Mux12.IN17
reg_sel[2] => Mux11.IN17
reg_sel[2] => Mux10.IN17
reg_sel[2] => Mux9.IN17
reg_sel[2] => Mux8.IN17
reg_sel[2] => Mux7.IN17
reg_sel[2] => Mux6.IN17
reg_sel[2] => Mux5.IN17
reg_sel[2] => Mux4.IN17
reg_sel[2] => Mux3.IN17
reg_sel[2] => Mux2.IN17
reg_sel[2] => Mux1.IN17
reg_sel[2] => Mux0.IN17
reg_sel[3] => Mux31.IN16
reg_sel[3] => Mux30.IN16
reg_sel[3] => Mux29.IN16
reg_sel[3] => Mux28.IN16
reg_sel[3] => Mux27.IN16
reg_sel[3] => Mux26.IN16
reg_sel[3] => Mux25.IN16
reg_sel[3] => Mux24.IN16
reg_sel[3] => Mux23.IN16
reg_sel[3] => Mux22.IN16
reg_sel[3] => Mux21.IN16
reg_sel[3] => Mux20.IN16
reg_sel[3] => Mux19.IN16
reg_sel[3] => Mux18.IN16
reg_sel[3] => Mux17.IN16
reg_sel[3] => Mux16.IN16
reg_sel[3] => Mux15.IN16
reg_sel[3] => Mux14.IN16
reg_sel[3] => Mux13.IN16
reg_sel[3] => Mux12.IN16
reg_sel[3] => Mux11.IN16
reg_sel[3] => Mux10.IN16
reg_sel[3] => Mux9.IN16
reg_sel[3] => Mux8.IN16
reg_sel[3] => Mux7.IN16
reg_sel[3] => Mux6.IN16
reg_sel[3] => Mux5.IN16
reg_sel[3] => Mux4.IN16
reg_sel[3] => Mux3.IN16
reg_sel[3] => Mux2.IN16
reg_sel[3] => Mux1.IN16
reg_sel[3] => Mux0.IN16
sel[0] => Mux47.IN5
sel[0] => Mux46.IN5
sel[0] => Mux45.IN5
sel[0] => Mux44.IN5
sel[0] => Mux43.IN5
sel[0] => Mux42.IN5
sel[0] => Mux41.IN5
sel[0] => Mux40.IN5
sel[0] => Mux39.IN5
sel[0] => Mux38.IN5
sel[0] => Mux37.IN5
sel[0] => Mux36.IN5
sel[0] => Mux35.IN5
sel[0] => Mux34.IN5
sel[0] => Mux33.IN5
sel[0] => Mux32.IN5
sel[1] => Mux47.IN4
sel[1] => Mux46.IN4
sel[1] => Mux45.IN4
sel[1] => Mux44.IN4
sel[1] => Mux43.IN4
sel[1] => Mux42.IN4
sel[1] => Mux41.IN4
sel[1] => Mux40.IN4
sel[1] => Mux39.IN4
sel[1] => Mux38.IN4
sel[1] => Mux37.IN4
sel[1] => Mux36.IN4
sel[1] => Mux35.IN4
sel[1] => Mux34.IN4
sel[1] => Mux33.IN4
sel[1] => Mux32.IN4
reg_data[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
reg_data[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
reg_data[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
reg_data[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
reg_data[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
reg_data[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
reg_data[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
reg_data[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
reg_data[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
reg_data[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
reg_data[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
reg_data[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
reg_data[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
reg_data[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
reg_data[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
reg_data[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg_testa:inst1
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
reset => q[15]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
input_a[0] => q[12]~reg0.DATAIN
input_a[1] => q[13]~reg0.DATAIN
input_a[2] => q[14]~reg0.DATAIN
input_b[0] => q[8]~reg0.DATAIN
input_b[1] => q[9]~reg0.DATAIN
input_b[2] => q[10]~reg0.DATAIN
input_c[0] => q[4]~reg0.DATAIN
input_c[1] => q[5]~reg0.DATAIN
input_c[2] => q[6]~reg0.DATAIN
cin => q[7]~reg0.DATAIN
rec[0] => q[2]~reg0.DATAIN
rec[1] => q[3]~reg0.DATAIN
pc_en => q[1]~reg0.DATAIN
reg_en => q[0]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


