

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2'
================================================================
* Date:           Fri Nov 17 13:25:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.221 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    384|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    220|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|      38|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      38|    619|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |myproject_mux_83_18_1_1_U172  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_83_18_1_1_U173  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_83_18_1_1_U174  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_83_18_1_1_U175  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                         |                         |        0|      0|  0| 220|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_fu_308_p9         |     +    |      0|  0|  12|           2|           3|
    |p_Val2_50_fu_162_p9        |     +    |      0|  0|  12|           1|           3|
    |p_Val2_52_fu_206_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_53_fu_280_p9        |     +    |      0|  0|  12|           2|           3|
    |p_Val2_55_fu_352_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_59_fu_440_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_2_fu_338_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_3_fu_426_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_192_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_2_fu_372_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_458_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_226_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_244_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_390_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_476_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_56_fu_266_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_57_fu_412_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_52_fu_250_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_54_fu_396_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_482_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_24_fu_258_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_25_fu_404_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_490_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_37_fu_232_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_38_fu_238_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_39_fu_378_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_40_fu_384_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_41_fu_464_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_470_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_220_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_366_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_452_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 384|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |p_Val2_56_reg_506  |  18|   0|   18|          0|
    |p_Val2_57_reg_512  |  18|   0|   18|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  38|   0|   38|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|x_0_V       |  in |   17|   ap_none  |                                   x_0_V                                   |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                   x_1_V                                   |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                   x_2_V                                   |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                   x_3_V                                   |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                   x_4_V                                   |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                   x_5_V                                   |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                   x_6_V                                   |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                   x_7_V                                   |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                 x_V_offset                                |    scalar    |
+------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

