Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 15:13:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.182        0.000                      0                 1545        0.035        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.182        0.000                      0                 1541        0.035        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.682        0.000                      0                    4        1.097        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.594ns  (logic 61.592ns (58.887%)  route 43.002ns (41.113%))
  Logic Levels:           329  (CARRY4=286 LUT2=2 LUT3=28 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.673   105.571    sm/D_states_q[3]_i_34_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.348   105.919 r  sm/D_states_q[0]_i_31/O
                         net (fo=1, routed)           0.151   106.070    sm/D_states_q[0]_i_31_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   106.194 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.433   106.627    sm/D_states_q[0]_i_30_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.751 r  sm/D_states_q[0]_i_27/O
                         net (fo=1, routed)           0.428   107.179    sm/D_states_q[0]_i_27_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124   107.303 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.482   107.784    sm/D_states_q[0]_i_23_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.908 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   107.908    sm/D_states_q[0]_i_14_n_0
    SLICE_X58Y28         MUXF7 (Prop_muxf7_I0_O)      0.212   108.120 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.538   108.658    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.299   108.957 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   108.957    sm/D_states_q[0]_i_2_n_0
    SLICE_X56Y27         MUXF7 (Prop_muxf7_I0_O)      0.209   109.166 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.629   109.796    sm/D_states_d__0[0]
    SLICE_X56Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X56Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X56Y27         FDSE (Setup_fdse_C_D)       -0.201   115.978    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        115.978    
                         arrival time                        -109.796    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.563ns  (logic 61.592ns (58.904%)  route 42.971ns (41.096%))
  Logic Levels:           329  (CARRY4=286 LUT2=2 LUT3=28 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.673   105.571    sm/D_states_q[3]_i_34_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.348   105.919 r  sm/D_states_q[0]_i_31/O
                         net (fo=1, routed)           0.151   106.070    sm/D_states_q[0]_i_31_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   106.194 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.433   106.627    sm/D_states_q[0]_i_30_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.751 r  sm/D_states_q[0]_i_27/O
                         net (fo=1, routed)           0.428   107.179    sm/D_states_q[0]_i_27_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124   107.303 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.482   107.784    sm/D_states_q[0]_i_23_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.908 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   107.908    sm/D_states_q[0]_i_14_n_0
    SLICE_X58Y28         MUXF7 (Prop_muxf7_I0_O)      0.212   108.120 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.538   108.658    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.299   108.957 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   108.957    sm/D_states_q[0]_i_2_n_0
    SLICE_X56Y27         MUXF7 (Prop_muxf7_I0_O)      0.209   109.166 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.598   109.765    sm/D_states_d__0[0]
    SLICE_X56Y27         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X56Y27         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X56Y27         FDSE (Setup_fdse_C_D)       -0.218   115.961    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.961    
                         arrival time                        -109.765    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.374ns  (logic 61.592ns (59.011%)  route 42.782ns (40.989%))
  Logic Levels:           329  (CARRY4=286 LUT2=2 LUT3=28 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.673   105.571    sm/D_states_q[3]_i_34_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.348   105.919 r  sm/D_states_q[0]_i_31/O
                         net (fo=1, routed)           0.151   106.070    sm/D_states_q[0]_i_31_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   106.194 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.433   106.627    sm/D_states_q[0]_i_30_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.751 r  sm/D_states_q[0]_i_27/O
                         net (fo=1, routed)           0.428   107.179    sm/D_states_q[0]_i_27_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124   107.303 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.482   107.784    sm/D_states_q[0]_i_23_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.908 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   107.908    sm/D_states_q[0]_i_14_n_0
    SLICE_X58Y28         MUXF7 (Prop_muxf7_I0_O)      0.212   108.120 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.538   108.658    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.299   108.957 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   108.957    sm/D_states_q[0]_i_2_n_0
    SLICE_X56Y27         MUXF7 (Prop_muxf7_I0_O)      0.209   109.166 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.409   109.575    sm/D_states_d__0[0]
    SLICE_X56Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X56Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X56Y27         FDSE (Setup_fdse_C_D)       -0.201   115.978    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        115.978    
                         arrival time                        -109.576    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.596ns  (logic 60.978ns (58.861%)  route 42.618ns (41.139%))
  Logic Levels:           325  (CARRY4=286 LUT2=3 LUT3=28 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.628   105.526    sm/D_states_q[3]_i_34_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.374   105.900 f  sm/D_states_q[3]_i_30/O
                         net (fo=2, routed)           0.694   106.593    sm/D_states_q[3]_i_30_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.328   106.921 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.570   107.492    sm/D_states_q[3]_i_22_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124   107.616 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.585   108.201    sm/D_states_q[3]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124   108.325 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.473   108.797    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.081   116.176    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.176    
                         arrival time                        -108.798    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.459ns  (logic 60.978ns (58.939%)  route 42.481ns (41.061%))
  Logic Levels:           325  (CARRY4=286 LUT2=3 LUT3=28 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.628   105.526    sm/D_states_q[3]_i_34_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.374   105.900 f  sm/D_states_q[3]_i_30/O
                         net (fo=2, routed)           0.694   106.593    sm/D_states_q[3]_i_30_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.328   106.921 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.570   107.492    sm/D_states_q[3]_i_22_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124   107.616 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.590   108.205    sm/D_states_q[3]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124   108.329 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.331   108.661    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.273   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.061   116.196    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.196    
                         arrival time                        -108.661    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.407ns  (logic 60.748ns (58.746%)  route 42.659ns (41.254%))
  Logic Levels:           325  (CARRY4=286 LUT2=3 LUT3=28 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.628   105.526    sm/D_states_q[3]_i_34_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.348   105.874 r  sm/D_states_q[3]_i_27/O
                         net (fo=4, routed)           0.623   106.497    sm/D_states_q[3]_i_27_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124   106.621 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.436   107.057    sm/D_states_q[2]_i_9_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.124   107.181 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.686   107.867    sm/D_states_q[2]_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124   107.991 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.617   108.608    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.047   116.210    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.210    
                         arrival time                        -108.609    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.200ns  (logic 60.748ns (58.864%)  route 42.452ns (41.135%))
  Logic Levels:           325  (CARRY4=286 LUT2=3 LUT3=28 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.628   105.526    sm/D_states_q[3]_i_34_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.348   105.874 r  sm/D_states_q[3]_i_27/O
                         net (fo=4, routed)           0.623   106.497    sm/D_states_q[3]_i_27_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124   106.621 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.436   107.057    sm/D_states_q[2]_i_9_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.124   107.181 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.689   107.870    sm/D_states_q[2]_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124   107.994 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.407   108.401    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)       -0.081   116.176    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.176    
                         arrival time                        -108.401    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             8.094ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.992ns  (logic 60.978ns (59.207%)  route 42.014ns (40.793%))
  Logic Levels:           325  (CARRY4=286 LUT2=3 LUT3=28 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.117   104.897 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.628   105.526    sm/D_states_q[3]_i_34_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.374   105.900 f  sm/D_states_q[3]_i_30/O
                         net (fo=2, routed)           0.694   106.593    sm/D_states_q[3]_i_30_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.328   106.921 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.570   107.492    sm/D_states_q[3]_i_22_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124   107.616 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.454   108.069    sm/D_states_q[3]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124   108.193 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.193    sm/D_states_d__0[3]
    SLICE_X58Y27         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.029   116.287    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.287    
                         arrival time                        -108.193    
  -------------------------------------------------------------------
                         slack                                  8.094    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.104ns  (logic 60.415ns (59.170%)  route 41.689ns (40.830%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 r  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.042   104.676    sm/M_alum_out[0]
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.150   104.826 r  sm/ram_reg_i_31/O
                         net (fo=2, routed)           1.308   106.135    sm/brams/override_address[0]
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.354   106.489 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.816   107.305    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.459    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.459    
                         arrival time                        -107.305    
  -------------------------------------------------------------------
                         slack                                  8.154    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.762ns  (logic 60.531ns (58.904%)  route 42.231ns (41.096%))
  Logic Levels:           325  (CARRY4=286 LUT2=2 LUT3=28 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         3.041     8.699    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.851 f  sm/temp_out0_i_127/O
                         net (fo=1, routed)           0.759     9.610    sm/temp_out0_i_127_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.326     9.936 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.692    10.628    sm/temp_out0_i_90_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  sm/temp_out0_i_34/O
                         net (fo=33, routed)          1.420    12.172    L_reg/M_sm_ra1[2]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.150    12.322 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           0.587    12.909    sm/M_alum_a[31]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.235 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.235    alum/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.767 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.767    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.881 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.881    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.995 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.995    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.836 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          1.050    15.885    alum/data2[31]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.373    16.258 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.808 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.763 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          1.078    18.842    alum/data2[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.171 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    19.171    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          1.071    21.746    alum/data2[29]
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.075 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.075    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.608 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.725 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.725    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.076 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.076    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.193 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.193    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.310 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.310    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.427 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.427    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.584 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.021    24.605    alum/data2[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.937 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.937    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.487 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.601 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.601    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.715 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.715    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.829 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.943 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.943    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.057    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.171 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.285 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.442 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          1.083    27.525    alum/data2[27]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.854 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.387 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.387    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.504    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.621    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.972    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.089    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.206    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.363 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          1.169    30.533    alum/data2[26]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.332    30.865 r  alum/D_registers_q[7][25]_i_46/O
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q[7][25]_i_46_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.415 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.415    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.529 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.529    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.643 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.757 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.757    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.871 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.871    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.985 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.985    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.099 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.099    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.331    33.701    alum/data2[25]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.329    34.030 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    34.030    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.563 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.563    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.680 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.680    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.797 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.914 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.914    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.031 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.031    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.148 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.148    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.265 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.265    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.382 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.382    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.539 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          0.928    36.467    alum/data2[24]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.332    36.799 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.349 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.349    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.463 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.463    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.577 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.691 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.691    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.805 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.805    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.919 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.919    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.033 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.033    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.304 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          0.822    39.127    alum/data2[23]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.456 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    39.456    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.989 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.989    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.106 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.106    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.223 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.340 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.340    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.457 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.457    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.574 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.574    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.691 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.691    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.808 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.808    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.965 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.789    41.753    alum/data2[22]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    42.085 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.085    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.635 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.749    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.977    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.091    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.590 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          0.935    44.525    alum/data2[21]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.854 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.387 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.387    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.504 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.504    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.621 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.621    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.738 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.738    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.855 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.855    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.972 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.972    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.089 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.089    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.206 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.206    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.363 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          0.863    47.227    alum/data2[20]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    47.559 r  alum/D_registers_q[7][19]_i_47/O
                         net (fo=1, routed)           0.000    47.559    alum/D_registers_q[7][19]_i_47_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.072 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.072    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.189 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.189    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.306 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.306    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.423 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.540 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.540    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.657 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.657    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.774 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          1.067    49.998    alum/data2[19]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    50.330 r  alum/D_registers_q[7][18]_i_46/O
                         net (fo=1, routed)           0.000    50.330    alum/D_registers_q[7][18]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.880 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.880    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.108    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.222    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.336 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.336    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.450 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.450    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.564 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.564    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.678    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.835 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.069    52.904    alum/data2[18]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.689 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.031 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.031    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.145 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.145    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.259 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.259    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.373 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.373    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          0.946    55.590    alum/data2[17]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.919 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    55.919    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.469 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.697 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.697    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.811 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.811    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.925 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.925    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.039 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.039    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.153 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.153    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.267 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.267    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.424 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.967    58.390    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.719 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.719    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.269 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.383 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.383    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.497 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.725    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.067    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.224 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          1.022    61.247    alum/data2[15]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.576 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.576    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.109 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.226 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    62.226    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.343 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.343    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.460 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.577 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.577    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.694 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.811 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.811    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.928 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.928    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.085 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.977    64.061    alum/data2[14]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.332    64.393 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    64.393    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.943 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.943    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.057 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.057    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.171 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.171    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.285 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.285    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.399 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.399    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.513 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.627 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.627    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.741 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.741    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.898 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.965    66.863    alum/data2[13]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.192 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    67.192    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.742 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.742    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.856 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.856    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.970 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.970    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.084 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.084    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.198 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.198    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.312 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.426 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.426    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.540 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.697 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          0.983    69.680    alum/data2[12]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.009 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.542 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.776    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.893 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.893    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.010 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.010    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.127 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.127    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.244 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.244    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.361 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.361    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.518 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.999    72.516    alum/data2[11]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    72.848 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000    72.848    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.398 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.968 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.082 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.082    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.196 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.196    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.353 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          1.113    75.466    alum/data2[10]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.251 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.251    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.365 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.365    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.479 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.479    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.593 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.593    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.707 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.707    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.821 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.821    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.935    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.049    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.206 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.041    78.247    alum/data2[9]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.032 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.032    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.146    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.260 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.260    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.374 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.374    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.488 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.488    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.602 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.716 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.987 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          0.954    80.941    alum/data2[8]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.726 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.726    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.840 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.954 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.954    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.068 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.068    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.182 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.182    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.296 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.296    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.410 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.410    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.524 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.681 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          1.044    83.725    alum/data2[7]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.054 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    84.054    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.604 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.604    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.718 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.718    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.832 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.832    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.946 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.946    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.060 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.060    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.174 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.174    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.288 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.402 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.402    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.559 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          0.895    86.453    alum/data2[6]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.782 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.782    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.315 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.432 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.432    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.549 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.666 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.666    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.783 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.783    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.900 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.900    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.017 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.017    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.134 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.134    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.291 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.055    89.346    alum/data2[5]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.678    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.103    92.286    alum/data2[4]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.615 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.615    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.165 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    93.165    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.279 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.279    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.393 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.393    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.507 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.507    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.621 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.621    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.735 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.849 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.849    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.963 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.963    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.120 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          0.749    94.870    alum/data2[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.199 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.732 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.849 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.849    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.966    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.317 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.317    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.434 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.434    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.551 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.551    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.708 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.884    97.592    alum/data2[2]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.924 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    97.924    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.474 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.816 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.429 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          1.315   100.744    alum/data2[1]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.073 r  alum/D_registers_q[7][0]_i_140/O
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q[7][0]_i_140_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.605 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.605    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.719 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.719    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.833 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.833    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.947 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.947    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.061 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.446 r  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.573   103.019    sm/data2[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.348 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.162   103.510    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124   103.634 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.146   104.780    sm/M_alum_out[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I1_O)        0.124   104.904 f  sm/D_states_q[2]_i_20/O
                         net (fo=6, routed)           0.623   105.527    sm/D_states_q[2]_i_20_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124   105.651 r  sm/D_states_q[1]_i_32/O
                         net (fo=1, routed)           0.433   106.085    sm/D_states_q[1]_i_32_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124   106.209 r  sm/D_states_q[1]_i_22/O
                         net (fo=1, routed)           0.528   106.737    sm/D_states_q[1]_i_22_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124   106.861 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.502   107.363    sm/D_states_q[1]_i_7_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124   107.487 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.477   107.964    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.295   116.312    
                         clock uncertainty           -0.035   116.277    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.067   116.210    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.210    
                         arrival time                        -107.964    
  -------------------------------------------------------------------
                         slack                                  8.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.853    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.853    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.853    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.853    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.596     1.540    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.830    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     1.986    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.027    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.080    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9_n_7
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.864     2.054    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.215%)  route 0.326ns (69.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.961    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.215%)  route 0.326ns (69.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.961    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.215%)  route 0.326ns (69.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.961    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.215%)  route 0.326ns (69.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.961    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y25         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.596     1.540    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.830    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     1.986    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.027    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.093    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9_n_5
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.864     2.054    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y3    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y1    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y3    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y3    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y8    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y6    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.682ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.842ns (14.191%)  route 5.091ns (85.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.419     5.622 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.856     8.479    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.299     8.778 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.476    10.253    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.377 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.760    11.137    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X55Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                104.682    

Slack (MET) :             104.682ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.842ns (14.191%)  route 5.091ns (85.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.419     5.622 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.856     8.479    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.299     8.778 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.476    10.253    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.377 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.760    11.137    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X55Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                104.682    

Slack (MET) :             104.682ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.842ns (14.191%)  route 5.091ns (85.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.419     5.622 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.856     8.479    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.299     8.778 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.476    10.253    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.377 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.760    11.137    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X55Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                104.682    

Slack (MET) :             104.682ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.842ns (14.191%)  route 5.091ns (85.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.419     5.622 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.856     8.479    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.299     8.778 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.476    10.253    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.377 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.760    11.137    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X55Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                104.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.227ns (22.480%)  route 0.783ns (77.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.526     2.180    sm/D_states_q_reg[1]_rep_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.099     2.279 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.257     2.535    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X55Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.227ns (22.480%)  route 0.783ns (77.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.526     2.180    sm/D_states_q_reg[1]_rep_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.099     2.279 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.257     2.535    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X55Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.227ns (22.480%)  route 0.783ns (77.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.526     2.180    sm/D_states_q_reg[1]_rep_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.099     2.279 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.257     2.535    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X55Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.227ns (22.480%)  route 0.783ns (77.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.526     2.180    sm/D_states_q_reg[1]_rep_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.099     2.279 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.257     2.535    fifo_reset_cond/AS[0]
    SLICE_X55Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X55Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.097    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.516ns  (logic 11.249ns (30.807%)  route 25.266ns (69.193%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.556     7.163    L_reg/M_sm_timer[8]
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.287 r  L_reg/L_61b5c21b_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.692     7.979    L_reg/L_61b5c21b_remainder0_carry_i_21__1_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.103 f  L_reg/L_61b5c21b_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.884     9.987    L_reg/L_61b5c21b_remainder0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.152    10.139 f  L_reg/L_61b5c21b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.047    11.186    L_reg/L_61b5c21b_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.352    11.538 r  L_reg/L_61b5c21b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    12.643    L_reg/L_61b5c21b_remainder0_carry_i_10__1_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.969 r  L_reg/L_61b5c21b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.519 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.519    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.633    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.872 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.929    14.801    L_reg/L_61b5c21b_remainder0_3[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.302    15.103 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.057    16.160    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.284 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.596    16.880    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.004 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.989    17.993    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.143 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.714    18.857    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.211 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.121    20.332    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.658 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.990    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.510 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.627 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.627    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.846 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    22.835    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.295    23.130 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.279    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.403 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.605    24.008    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.132 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.226    25.358    L_reg/i__carry_i_13__3_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.482 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.753    26.236    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.360 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.503    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.982 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.635    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.967 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.967    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.517 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.517    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.631    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.944 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.810    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.116 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.378    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.502 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.314    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.438 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.018    32.456    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.580 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.425    34.005    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    34.129 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.982    38.112    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.667 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.667    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.488ns  (logic 11.483ns (31.469%)  route 25.005ns (68.531%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.556     7.163    L_reg/M_sm_timer[8]
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.287 r  L_reg/L_61b5c21b_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.692     7.979    L_reg/L_61b5c21b_remainder0_carry_i_21__1_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.103 f  L_reg/L_61b5c21b_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.884     9.987    L_reg/L_61b5c21b_remainder0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.152    10.139 f  L_reg/L_61b5c21b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.047    11.186    L_reg/L_61b5c21b_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.352    11.538 r  L_reg/L_61b5c21b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    12.643    L_reg/L_61b5c21b_remainder0_carry_i_10__1_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.969 r  L_reg/L_61b5c21b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.519 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.519    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.633    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.872 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.929    14.801    L_reg/L_61b5c21b_remainder0_3[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.302    15.103 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.057    16.160    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.284 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.596    16.880    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.004 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.989    17.993    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.143 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.714    18.857    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.211 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.121    20.332    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.658 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.990    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.510 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.627 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.627    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.846 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    22.835    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.295    23.130 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.279    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.403 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.605    24.008    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.132 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.226    25.358    L_reg/i__carry_i_13__3_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.482 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.753    26.236    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.360 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.503    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.982 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.635    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.967 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.967    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.517 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.517    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.631    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.944 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.810    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.116 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.378    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.502 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.314    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.438 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.018    32.456    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.580 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.218    33.798    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.152    33.950 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.928    37.879    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.639 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.639    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.483ns  (logic 11.316ns (31.018%)  route 25.167ns (68.982%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.217     7.829    L_reg/M_sm_pac[4]
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.150     7.979 r  L_reg/L_61b5c21b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     8.412    L_reg/L_61b5c21b_remainder0_carry_i_27_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.326     8.738 f  L_reg/L_61b5c21b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.147     9.885    L_reg/L_61b5c21b_remainder0_carry_i_13_n_0
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.153    10.038 f  L_reg/L_61b5c21b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.712    L_reg/L_61b5c21b_remainder0_carry_i_15_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.327    11.039 r  L_reg/L_61b5c21b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.670    11.709    L_reg/L_61b5c21b_remainder0_carry_i_8_n_0
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_61b5c21b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.326    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.722 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.941 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.055    13.996    L_reg/L_61b5c21b_remainder0[4]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.323    14.319 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.145    15.464    L_reg/i__carry__1_i_14_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I2_O)        0.326    15.790 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.806    16.596    L_reg/i__carry_i_25__0_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124    16.720 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.627    17.347    L_reg/i__carry_i_22_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I3_O)        0.124    17.471 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.656    18.127    L_reg/i__carry_i_19_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.152    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.774    19.053    L_reg/i__carry_i_11_n_0
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.379 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.614    19.994    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.501 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.501    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.615    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.854 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.664    21.517    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X29Y7          LUT5 (Prop_lut5_I1_O)        0.302    21.819 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.455    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X29Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.579 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.823    24.402    L_reg/i__carry_i_14_0
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.146    24.548 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    25.015    L_reg/i__carry_i_25_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.328    25.343 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.805    26.148    L_reg/i__carry_i_20_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.272 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.229    27.501    L_reg/i__carry_i_13_n_0
    SLICE_X29Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.653 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.555    28.208    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.930 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.047 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.047    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.164 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.164    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.383 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.005    30.388    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.295    30.683 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.946    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.070 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.998    32.068    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.192 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.690    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.814 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.013    33.826    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.152    33.978 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.900    37.878    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.760    41.638 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.638    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.420ns  (logic 11.293ns (31.007%)  route 25.127ns (68.993%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.217     7.829    L_reg/M_sm_pac[4]
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.150     7.979 r  L_reg/L_61b5c21b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     8.412    L_reg/L_61b5c21b_remainder0_carry_i_27_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.326     8.738 f  L_reg/L_61b5c21b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.147     9.885    L_reg/L_61b5c21b_remainder0_carry_i_13_n_0
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.153    10.038 f  L_reg/L_61b5c21b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.712    L_reg/L_61b5c21b_remainder0_carry_i_15_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.327    11.039 r  L_reg/L_61b5c21b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.670    11.709    L_reg/L_61b5c21b_remainder0_carry_i_8_n_0
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_61b5c21b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.326    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.722 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.941 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.055    13.996    L_reg/L_61b5c21b_remainder0[4]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.323    14.319 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.145    15.464    L_reg/i__carry__1_i_14_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I2_O)        0.326    15.790 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.806    16.596    L_reg/i__carry_i_25__0_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124    16.720 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.627    17.347    L_reg/i__carry_i_22_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I3_O)        0.124    17.471 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.656    18.127    L_reg/i__carry_i_19_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.152    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.774    19.053    L_reg/i__carry_i_11_n_0
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.379 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.614    19.994    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.501 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.501    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.615    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.854 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.664    21.517    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X29Y7          LUT5 (Prop_lut5_I1_O)        0.302    21.819 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.455    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X29Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.579 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.823    24.402    L_reg/i__carry_i_14_0
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.146    24.548 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    25.015    L_reg/i__carry_i_25_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.328    25.343 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.805    26.148    L_reg/i__carry_i_20_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.272 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.229    27.501    L_reg/i__carry_i_13_n_0
    SLICE_X29Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.653 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.555    28.208    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.930 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.047 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.047    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.164 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.164    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.383 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.005    30.388    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.295    30.683 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.946    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.070 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.998    32.068    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.192 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.690    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.814 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.242    34.056    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I3_O)        0.153    34.209 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.631    37.840    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    41.576 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.576    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.383ns  (logic 11.479ns (31.550%)  route 24.904ns (68.450%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.556     7.163    L_reg/M_sm_timer[8]
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.287 r  L_reg/L_61b5c21b_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.692     7.979    L_reg/L_61b5c21b_remainder0_carry_i_21__1_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.103 f  L_reg/L_61b5c21b_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.884     9.987    L_reg/L_61b5c21b_remainder0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.152    10.139 f  L_reg/L_61b5c21b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.047    11.186    L_reg/L_61b5c21b_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.352    11.538 r  L_reg/L_61b5c21b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    12.643    L_reg/L_61b5c21b_remainder0_carry_i_10__1_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.969 r  L_reg/L_61b5c21b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.519 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.519    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.633    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.872 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.929    14.801    L_reg/L_61b5c21b_remainder0_3[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.302    15.103 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.057    16.160    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.284 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.596    16.880    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.004 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.989    17.993    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.143 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.714    18.857    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.211 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.121    20.332    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.658 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.990    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.510 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.627 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.627    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.846 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    22.835    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.295    23.130 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.279    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.403 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.605    24.008    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.132 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.226    25.358    L_reg/i__carry_i_13__3_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.482 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.753    26.236    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.360 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.503    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.982 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.635    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.967 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.967    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.517 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.517    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.631    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.944 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.810    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.116 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.378    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.502 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.314    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.438 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.018    32.456    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.580 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.217    33.797    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.152    33.949 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.828    37.777    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.534 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.534    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.351ns  (logic 11.911ns (32.768%)  route 24.440ns (67.232%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.526     7.138    L_reg/M_sm_pbc[9]
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.152     7.290 r  L_reg/L_61b5c21b_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.803     8.092    L_reg/L_61b5c21b_remainder0_carry_i_26__0_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.326     8.418 f  L_reg/L_61b5c21b_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.965     9.383    L_reg/L_61b5c21b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.535 f  L_reg/L_61b5c21b_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.204    L_reg/L_61b5c21b_remainder0_carry_i_19__0_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.360    10.564 r  L_reg/L_61b5c21b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.995    11.559    L_reg/L_61b5c21b_remainder0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.885 r  L_reg/L_61b5c21b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.885    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.435 r  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.435    bseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.657 r  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.851    13.508    L_reg/L_61b5c21b_remainder0_1[4]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.327    13.835 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.834    14.669    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.348    15.017 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.938    15.955    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.152    16.107 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.903    17.010    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.362 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.995    18.357    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.685 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.732    19.417    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.541 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.964    20.505    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.629 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.825    22.165    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.471 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.905    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.029 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.122    24.151    L_reg/i__carry_i_14__0_0
    SLICE_X33Y0          LUT3 (Prop_lut3_I0_O)        0.150    24.301 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.448    24.748    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.074 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.848    25.923    L_reg/i__carry_i_14__0_n_0
    SLICE_X32Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.047 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.970    27.017    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.169 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.674    27.843    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.175 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.175    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.708 r  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.708    bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.825    bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.044 f  bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.904    bseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.199 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.412    30.610    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.734 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    31.564    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.688 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.493    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.617 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.999    33.615    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.154    33.769 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.040    37.809    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.506 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.506    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.246ns  (logic 11.066ns (30.532%)  route 25.179ns (69.468%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.217     7.829    L_reg/M_sm_pac[4]
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.150     7.979 r  L_reg/L_61b5c21b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     8.412    L_reg/L_61b5c21b_remainder0_carry_i_27_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.326     8.738 f  L_reg/L_61b5c21b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.147     9.885    L_reg/L_61b5c21b_remainder0_carry_i_13_n_0
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.153    10.038 f  L_reg/L_61b5c21b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.712    L_reg/L_61b5c21b_remainder0_carry_i_15_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.327    11.039 r  L_reg/L_61b5c21b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.670    11.709    L_reg/L_61b5c21b_remainder0_carry_i_8_n_0
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_61b5c21b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.326    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.722 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.941 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.055    13.996    L_reg/L_61b5c21b_remainder0[4]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.323    14.319 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.145    15.464    L_reg/i__carry__1_i_14_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I2_O)        0.326    15.790 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.806    16.596    L_reg/i__carry_i_25__0_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124    16.720 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.627    17.347    L_reg/i__carry_i_22_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I3_O)        0.124    17.471 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.656    18.127    L_reg/i__carry_i_19_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.152    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.774    19.053    L_reg/i__carry_i_11_n_0
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.379 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.614    19.994    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.501 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.501    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.615    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.854 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.664    21.517    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X29Y7          LUT5 (Prop_lut5_I1_O)        0.302    21.819 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.455    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X29Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.579 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.823    24.402    L_reg/i__carry_i_14_0
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.146    24.548 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    25.015    L_reg/i__carry_i_25_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.328    25.343 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.805    26.148    L_reg/i__carry_i_20_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.272 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.229    27.501    L_reg/i__carry_i_13_n_0
    SLICE_X29Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.653 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.555    28.208    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.930 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.047 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.047    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.164 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.164    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.383 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.005    30.388    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.295    30.683 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.946    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.070 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.998    32.068    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.192 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.690    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.814 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.242    34.056    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I3_O)        0.124    34.180 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.683    37.863    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.401 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.401    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.159ns  (logic 11.473ns (31.730%)  route 24.686ns (68.270%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.556     7.163    L_reg/M_sm_timer[8]
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.287 r  L_reg/L_61b5c21b_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.692     7.979    L_reg/L_61b5c21b_remainder0_carry_i_21__1_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.103 f  L_reg/L_61b5c21b_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.884     9.987    L_reg/L_61b5c21b_remainder0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.152    10.139 f  L_reg/L_61b5c21b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.047    11.186    L_reg/L_61b5c21b_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.352    11.538 r  L_reg/L_61b5c21b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    12.643    L_reg/L_61b5c21b_remainder0_carry_i_10__1_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.969 r  L_reg/L_61b5c21b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.519 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.519    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.633    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.872 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.929    14.801    L_reg/L_61b5c21b_remainder0_3[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.302    15.103 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.057    16.160    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.284 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.596    16.880    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.004 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.989    17.993    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.143 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.714    18.857    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.211 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.121    20.332    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.658 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.990    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.510 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.627 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.627    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.846 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    22.835    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.295    23.130 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.279    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.403 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.605    24.008    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.132 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.226    25.358    L_reg/i__carry_i_13__3_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.482 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.753    26.236    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.360 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.503    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.982 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.635    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.967 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.967    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.517 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.517    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.631    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.944 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.810    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.116 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.378    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.502 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.314    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.438 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.018    32.456    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.580 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.425    34.005    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.153    34.158 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.402    37.560    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.311 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.311    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.051ns  (logic 11.238ns (31.173%)  route 24.813ns (68.827%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.556     7.163    L_reg/M_sm_timer[8]
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.287 r  L_reg/L_61b5c21b_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.692     7.979    L_reg/L_61b5c21b_remainder0_carry_i_21__1_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.103 f  L_reg/L_61b5c21b_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.884     9.987    L_reg/L_61b5c21b_remainder0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.152    10.139 f  L_reg/L_61b5c21b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.047    11.186    L_reg/L_61b5c21b_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.352    11.538 r  L_reg/L_61b5c21b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    12.643    L_reg/L_61b5c21b_remainder0_carry_i_10__1_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.969 r  L_reg/L_61b5c21b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.519 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.519    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.633    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.872 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.929    14.801    L_reg/L_61b5c21b_remainder0_3[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.302    15.103 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.057    16.160    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.284 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.596    16.880    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.004 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.989    17.993    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.143 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.714    18.857    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.211 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.121    20.332    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.658 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.990    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.510 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.627 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.627    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.846 f  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.989    22.835    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.295    23.130 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.279    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.403 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.605    24.008    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.132 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.226    25.358    L_reg/i__carry_i_13__3_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.482 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.753    26.236    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.360 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.503    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.982 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.635    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.967 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.967    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.517 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.517    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.631    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.944 r  timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.810    timerseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.116 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.378    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.502 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.314    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.438 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.018    32.456    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.580 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.217    33.797    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124    33.921 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.737    37.658    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.202 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.202    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.990ns  (logic 11.051ns (30.705%)  route 24.939ns (69.295%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.217     7.829    L_reg/M_sm_pac[4]
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.150     7.979 r  L_reg/L_61b5c21b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     8.412    L_reg/L_61b5c21b_remainder0_carry_i_27_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.326     8.738 f  L_reg/L_61b5c21b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.147     9.885    L_reg/L_61b5c21b_remainder0_carry_i_13_n_0
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.153    10.038 f  L_reg/L_61b5c21b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.712    L_reg/L_61b5c21b_remainder0_carry_i_15_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.327    11.039 r  L_reg/L_61b5c21b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.670    11.709    L_reg/L_61b5c21b_remainder0_carry_i_8_n_0
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_61b5c21b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.326    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.722 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.941 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.055    13.996    L_reg/L_61b5c21b_remainder0[4]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.323    14.319 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.145    15.464    L_reg/i__carry__1_i_14_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I2_O)        0.326    15.790 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.806    16.596    L_reg/i__carry_i_25__0_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124    16.720 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.627    17.347    L_reg/i__carry_i_22_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I3_O)        0.124    17.471 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.656    18.127    L_reg/i__carry_i_19_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.152    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.774    19.053    L_reg/i__carry_i_11_n_0
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.379 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.614    19.994    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.501 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.501    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.615    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.854 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.664    21.517    L_reg/L_61b5c21b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X29Y7          LUT5 (Prop_lut5_I1_O)        0.302    21.819 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.455    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X29Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.579 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.823    24.402    L_reg/i__carry_i_14_0
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.146    24.548 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    25.015    L_reg/i__carry_i_25_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.328    25.343 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.805    26.148    L_reg/i__carry_i_20_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.272 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.229    27.501    L_reg/i__carry_i_13_n_0
    SLICE_X29Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.653 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.555    28.208    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.930 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.047 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.047    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.164 r  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.164    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.383 f  aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.005    30.388    aseg_driver/decimal_renderer/L_61b5c21b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.295    30.683 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.946    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.070 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.998    32.068    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.192 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.690    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.814 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.013    33.826    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I3_O)        0.124    33.950 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.672    37.623    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.146 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.146    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_905718799[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.454ns (73.303%)  route 0.530ns (26.697%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_905718799[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_905718799[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_905718799[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.758    forLoop_idx_0_905718799[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  forLoop_idx_0_905718799[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.862    forLoop_idx_0_905718799[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  forLoop_idx_0_905718799[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.390     2.296    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.520 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.520    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1456924956[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.466ns (73.896%)  route 0.518ns (26.104%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_1456924956[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1456924956[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1456924956[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.754    forLoop_idx_0_1456924956[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1456924956[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1456924956[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1456924956[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.390     2.286    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.520 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.520    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.483ns (72.971%)  route 0.549ns (27.029%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.596     1.540    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.777    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.874    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.424     2.343    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.573 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.573    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_905718799[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.458ns (70.878%)  route 0.599ns (29.122%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.590     1.534    forLoop_idx_0_905718799[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_905718799[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_905718799[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.752    forLoop_idx_0_905718799[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  forLoop_idx_0_905718799[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.849    forLoop_idx_0_905718799[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  forLoop_idx_0_905718799[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.470     2.364    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.590 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.590    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_905718799[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.408ns (66.357%)  route 0.714ns (33.643%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_905718799[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_905718799[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_905718799[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.246     1.923    forLoop_idx_0_905718799[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  forLoop_idx_0_905718799[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.468     2.436    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.658 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.658    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_905718799[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.457ns (65.857%)  route 0.755ns (34.143%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    forLoop_idx_0_905718799[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  forLoop_idx_0_905718799[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_905718799[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.726    forLoop_idx_0_905718799[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  forLoop_idx_0_905718799[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.823    forLoop_idx_0_905718799[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X56Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.868 r  forLoop_idx_0_905718799[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.626     2.494    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.720 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.720    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.407ns (62.980%)  route 0.827ns (37.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.827     2.471    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.737 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.737    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.407ns (61.633%)  route 0.876ns (38.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.876     2.520    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.786 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.786    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.373ns (60.023%)  route 0.915ns (39.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.915     2.588    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.820 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.820    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.409ns (60.782%)  route 0.909ns (39.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.909     2.554    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.823 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.823    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_905718799[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 1.488ns (29.806%)  route 3.503ns (70.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.503     4.991    forLoop_idx_0_905718799[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_905718799[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    forLoop_idx_0_905718799[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_905718799[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_905718799[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 1.502ns (31.344%)  route 3.291ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.291     4.793    forLoop_idx_0_905718799[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_905718799[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440     4.844    forLoop_idx_0_905718799[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_905718799[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 1.500ns (31.647%)  route 3.240ns (68.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.739    forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508     4.912    forLoop_idx_0_905718799[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.490ns (32.153%)  route 3.143ns (67.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.143     4.633    forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441     4.845    forLoop_idx_0_905718799[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.496ns (33.420%)  route 2.979ns (66.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.979     4.475    reset_cond/AS[0]
    SLICE_X62Y17         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511     4.916    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y17         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.496ns (33.453%)  route 2.975ns (66.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.975     4.471    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511     4.916    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.496ns (33.453%)  route 2.975ns (66.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.975     4.471    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511     4.916    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.496ns (33.453%)  route 2.975ns (66.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.975     4.471    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511     4.916    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.496ns (33.453%)  route 2.975ns (66.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.975     4.471    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511     4.916    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.493ns (37.068%)  route 2.535ns (62.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.535     4.029    cond_butt_next_play/sync/D[0]
    SLICE_X58Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.515     4.920    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1456924956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.230ns (31.431%)  route 0.502ns (68.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.502     0.732    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1456924956[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1456924956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1456924956[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.236ns (31.598%)  route 0.511ns (68.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.511     0.747    forLoop_idx_0_1456924956[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1456924956[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1456924956[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1456924956[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.261ns (20.264%)  route 1.027ns (79.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.027     1.288    cond_butt_next_play/sync/D[0]
    SLICE_X58Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.263ns (18.262%)  route 1.178ns (81.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.178     1.441    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.263ns (18.262%)  route 1.178ns (81.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.178     1.441    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.263ns (18.262%)  route 1.178ns (81.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.178     1.441    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.263ns (18.262%)  route 1.178ns (81.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.178     1.441    reset_cond/AS[0]
    SLICE_X63Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.263ns (18.208%)  route 1.182ns (81.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.182     1.446    reset_cond/AS[0]
    SLICE_X62Y17         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y17         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.257ns (15.746%)  route 1.377ns (84.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.377     1.635    forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    forLoop_idx_0_905718799[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_905718799[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.268ns (15.253%)  route 1.487ns (84.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.487     1.754    forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.861     2.051    forLoop_idx_0_905718799[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_905718799[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





