{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 12:40:13 2024 " "Info: Processing started: Wed Feb 28 12:40:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 11divide -c 11divide --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 11divide -c 11divide --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1\[0\] out 18.638 ns Longest " "Info: Longest tpd from source pin \"A1\[0\]\" to destination pin \"out\" is 18.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns A1\[0\] 1 PIN PIN_C11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C11; Fanout = 8; PIN Node = 'A1\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1[0] } "NODE_NAME" } } { "11divide.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/11divide.bdf" { { 88 0 168 104 "A1\[3..0\]" "" } { 16 208 336 32 "A1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.802 ns) + CELL(0.419 ns) 7.071 ns 4BitFullAdder:inst\|FullAdder:inst3\|inst4~0 2 COMB LCCOMB_X31_Y8_N8 2 " "Info: 2: + IC(5.802 ns) + CELL(0.419 ns) = 7.071 ns; Loc. = LCCOMB_X31_Y8_N8; Fanout = 2; COMB Node = '4BitFullAdder:inst\|FullAdder:inst3\|inst4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { A1[0] 4BitFullAdder:inst|FullAdder:inst3|inst4~0 } "NODE_NAME" } } { "../FullAdder.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/FullAdder.bdf" { { 96 648 712 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.438 ns) 8.712 ns 4BitFullAdder:inst\|FullAdder:inst3\|inst4~1 3 COMB LCCOMB_X38_Y9_N0 1 " "Info: 3: + IC(1.203 ns) + CELL(0.438 ns) = 8.712 ns; Loc. = LCCOMB_X38_Y9_N0; Fanout = 1; COMB Node = '4BitFullAdder:inst\|FullAdder:inst3\|inst4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { 4BitFullAdder:inst|FullAdder:inst3|inst4~0 4BitFullAdder:inst|FullAdder:inst3|inst4~1 } "NODE_NAME" } } { "../FullAdder.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/FullAdder.bdf" { { 96 648 712 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 9.381 ns 4BitFullAdder:inst\|FullAdder:inst3\|inst4~2 4 COMB LCCOMB_X38_Y9_N26 7 " "Info: 4: + IC(0.250 ns) + CELL(0.419 ns) = 9.381 ns; Loc. = LCCOMB_X38_Y9_N26; Fanout = 7; COMB Node = '4BitFullAdder:inst\|FullAdder:inst3\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { 4BitFullAdder:inst|FullAdder:inst3|inst4~1 4BitFullAdder:inst|FullAdder:inst3|inst4~2 } "NODE_NAME" } } { "../FullAdder.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/FullAdder.bdf" { { 96 648 712 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.437 ns) 11.075 ns 4BitComparator:inst2\|inst4~0 5 COMB LCCOMB_X31_Y8_N16 2 " "Info: 5: + IC(1.257 ns) + CELL(0.437 ns) = 11.075 ns; Loc. = LCCOMB_X31_Y8_N16; Fanout = 2; COMB Node = '4BitComparator:inst2\|inst4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { 4BitFullAdder:inst|FullAdder:inst3|inst4~2 4BitComparator:inst2|inst4~0 } "NODE_NAME" } } { "4BitComparator.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/4BitComparator.bdf" { { 80 544 608 128 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.245 ns) 12.042 ns 4BitComparator:inst2\|inst6 6 COMB LCCOMB_X31_Y9_N8 1 " "Info: 6: + IC(0.722 ns) + CELL(0.245 ns) = 12.042 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = '4BitComparator:inst2\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { 4BitComparator:inst2|inst4~0 4BitComparator:inst2|inst6 } "NODE_NAME" } } { "4BitComparator.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/4BitComparator.bdf" { { 48 744 808 96 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.150 ns) 12.896 ns inst62~0 7 COMB LCCOMB_X31_Y8_N12 1 " "Info: 7: + IC(0.704 ns) + CELL(0.150 ns) = 12.896 ns; Loc. = LCCOMB_X31_Y8_N12; Fanout = 1; COMB Node = 'inst62~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { 4BitComparator:inst2|inst6 inst62~0 } "NODE_NAME" } } { "11divide.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/11divide.bdf" { { 656 752 816 704 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.271 ns) 13.885 ns 4BitComparator:inst1\|inst5 8 COMB LCCOMB_X31_Y9_N20 1 " "Info: 8: + IC(0.718 ns) + CELL(0.271 ns) = 13.885 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 1; COMB Node = '4BitComparator:inst1\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst62~0 4BitComparator:inst1|inst5 } "NODE_NAME" } } { "4BitComparator.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/4BitComparator.bdf" { { 200 544 608 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(2.808 ns) 18.638 ns out 9 PIN PIN_AE9 0 " "Info: 9: + IC(1.945 ns) + CELL(2.808 ns) = 18.638 ns; Loc. = PIN_AE9; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { 4BitComparator:inst1|inst5 out } "NODE_NAME" } } { "11divide.bdf" "" { Schematic "C:/Users/Radin/Desktop/Project01-11/11divide.bdf" { { 512 1496 1672 528 "out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.037 ns ( 32.39 % ) " "Info: Total cell delay = 6.037 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.601 ns ( 67.61 % ) " "Info: Total interconnect delay = 12.601 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.638 ns" { A1[0] 4BitFullAdder:inst|FullAdder:inst3|inst4~0 4BitFullAdder:inst|FullAdder:inst3|inst4~1 4BitFullAdder:inst|FullAdder:inst3|inst4~2 4BitComparator:inst2|inst4~0 4BitComparator:inst2|inst6 inst62~0 4BitComparator:inst1|inst5 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.638 ns" { A1[0] {} A1[0]~combout {} 4BitFullAdder:inst|FullAdder:inst3|inst4~0 {} 4BitFullAdder:inst|FullAdder:inst3|inst4~1 {} 4BitFullAdder:inst|FullAdder:inst3|inst4~2 {} 4BitComparator:inst2|inst4~0 {} 4BitComparator:inst2|inst6 {} inst62~0 {} 4BitComparator:inst1|inst5 {} out {} } { 0.000ns 0.000ns 5.802ns 1.203ns 0.250ns 1.257ns 0.722ns 0.704ns 0.718ns 1.945ns } { 0.000ns 0.850ns 0.419ns 0.438ns 0.419ns 0.437ns 0.245ns 0.150ns 0.271ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 12:40:14 2024 " "Info: Processing ended: Wed Feb 28 12:40:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
