5 18 1fd81 3 5 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (generate3.1.vcd) 2 -o (generate3.1.cdd) 2 -v (generate3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate3.1.v 1 27 1 
2 1 21 21 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 mod 1 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1 1 0 0 1
3 0 bar "main.a" 0 generate3.1.v 39 43 1 
1 x 2 41 70004 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.u$0 "main.u$0" 0 generate3.1.v 12 19 1 
3 1 main.u$1 "main.u$1" 0 generate3.1.v 21 25 1 
2 2 22 22 22 7000a 1 0 21004 0 0 1 16 0 0
2 3 22 22 22 10003 0 1 1410 0 0 1 1 a.x
2 4 22 22 22 1000a 1 37 16 2 3
2 5 23 23 23 20003 1 0 1008 0 0 32 48 a 0
2 6 23 23 23 10003 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 24 24 24 7000a 1 0 21008 0 0 1 16 1 0
2 8 24 24 24 10003 0 1 1410 0 0 1 1 a.x
2 9 24 24 24 1000a 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
