
---------- Begin Simulation Statistics ----------
final_tick                                24980616875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701800                       # Number of bytes of host memory used
host_op_rate                                   239179                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   323.18                       # Real time elapsed on the host
host_tick_rate                               77296497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495453                       # Number of instructions simulated
sim_ops                                      77297624                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024981                       # Number of seconds simulated
sim_ticks                                 24980616875                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.057887                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4885817                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5548415                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                161                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            136024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6836619                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             484465                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          486131                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1666                       # Number of indirect misses.
system.cpu.branchPred.lookups                10973205                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1816149                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        57850                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 263250123                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 39060212                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            135501                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10448019                       # Number of branches committed
system.cpu.commit.bw_lim_events               1684497                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2444496                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             72495453                       # Number of instructions committed
system.cpu.commit.committedOps               77297624                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     39547775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.954538                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6959140     17.60%     17.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15541205     39.30%     56.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7185565     18.17%     75.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2807077      7.10%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2934624      7.42%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1348407      3.41%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       603269      1.53%     94.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       483991      1.22%     95.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1684497      4.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39547775                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2070498                       # Number of function calls committed.
system.cpu.commit.int_insts                  71605204                       # Number of committed integer instructions.
system.cpu.commit.loads                       8669916                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62456086     80.80%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          913677      1.18%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8669916     11.22%     93.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5257941      6.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          77297624                       # Class of committed instruction
system.cpu.commit.refs                       13927857                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    72495453                       # Number of Instructions Simulated
system.cpu.committedOps                      77297624                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551331                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551331                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2007686                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   572                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4985917                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               80853966                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1739641                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  34412397                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 136131                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                536389                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1622342                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    10973205                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24449699                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      39632154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   525                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          828                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       76897944                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  633                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  273320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274543                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             147790                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            7186431                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.923940                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           39918197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.048492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.983619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   291767      0.73%      0.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17514350     43.88%     44.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2078486      5.21%     49.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 20033594     50.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             39918197                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           50791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               142280                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10534616                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.959767                       # Inst execution rate
system.cpu.iew.exec_refs                     14129545                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5260774                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  234727                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9004812                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5326109                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            80003323                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8868771                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            132203                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              78329891                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    38                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 136131                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    49                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           894798                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          621                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7970                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       334896                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        68168                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            621                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29765                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         112515                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124625138                       # num instructions consuming a value
system.cpu.iew.wb_count                      78267824                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.474646                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59152802                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.958214                       # insts written-back per cycle
system.cpu.iew.wb_sent                       78282301                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94737508                       # number of integer regfile reads
system.cpu.int_regfile_writes                55462233                       # number of integer regfile writes
system.cpu.ipc                               1.813793                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.813793                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63337771     80.72%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               934844      1.19%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8922531     11.37%     93.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5266935      6.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78462094                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    22200158                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282941                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18538008     83.50%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     88      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2705837     12.19%     95.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                956225      4.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100662243                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219201525                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     78267824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          82709635                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   80003198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78462094                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 122                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2705695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            158982                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7722663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39918197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.965572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.791225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1972505      4.94%      4.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6906758     17.30%     22.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21943140     54.97%     77.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8714120     21.83%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              381674      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39918197                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.963074                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            865726                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1512                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9004812                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5326109                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14082799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         39968988                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  377505                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              94284884                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  89895                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3107595                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                725579                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             363771304                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               80274884                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            98235204                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  34625616                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1536                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 136131                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                284940                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               1668810                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3950319                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        104050496                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2540                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 74                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2919579                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             70                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    117605241                       # The number of ROB reads
system.cpu.rob.rob_writes                   159857521                       # The number of ROB writes
system.cpu.timesIdled                             614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              628                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 628                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    36                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1057                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1057                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        72448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1132                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1132    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1132                       # Request fanout histogram
system.membus.respLayer1.occupancy            5986369                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1606482                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          343                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        75584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  96832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             149                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1317                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1230     93.39%     93.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     87      6.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1317                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1376875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            614991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1580625                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   83                       # number of demand (read+write) hits
system.l2.demand_hits::total                      120                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data                  83                       # number of overall hits
system.l2.overall_hits::total                     120                       # number of overall hits
system.l2.demand_misses::.cpu.inst                806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                242                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1048                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               806                       # number of overall misses
system.l2.overall_misses::.cpu.data               242                       # number of overall misses
system.l2.overall_misses::total                  1048                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57671875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     19742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77414375                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57671875                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     19742500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77414375                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1168                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1168                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.956109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.744615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.897260                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.744615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.897260                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71553.194789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81580.578512                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73868.678435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71553.194789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81580.578512                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73868.678435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        82                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51420750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     17297750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68718500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51420750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     17297750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     11547080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     80265580                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.716923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.716923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63797.456576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74239.270386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66139.076035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63797.456576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74239.270386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92376.640000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68956.683849                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     11547080                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11547080                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92376.640000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92376.640000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    55                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6106875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6106875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.576923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        81425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        81425                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5526625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5526625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.576923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73688.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73688.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57671875                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57671875                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71553.194789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71553.194789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51420750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51420750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63797.456576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63797.456576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13635625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13635625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.856410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81650.449102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81650.449102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11771125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11771125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.810256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.810256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74500.791139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74500.791139                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    78.043847                       # Cycle average of tags in use
system.l2.tags.total_refs                         525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.296296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   8130000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.046729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.997117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.004763                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000671                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.016724                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12245                       # Number of tag accesses
system.l2.tags.data_accesses                    12245                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              72448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1132                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2064961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            596943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       238265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2900169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2064961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2064961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2064961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           596943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       238265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2900169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        93.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000607750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8594                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15612890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36837890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13792.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32542.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.400000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.470591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.209538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           82     34.17%     34.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62     25.83%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     11.67%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      5.83%     77.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      6.25%     83.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      5.42%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.25%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.67%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      7.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          240                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  72448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   72448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24980542500                       # Total gap between requests
system.mem_ctrls.avgGap                   22067617.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher         5952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2064961.015899652382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 596942.824695557123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 238264.732603806042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           93                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20043881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8172000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      8622009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24868.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35072.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     92709.77                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               417450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2763180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1971765120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        392803530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9261775200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11630324160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.573938                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24074486384                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    834080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     72050491                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               956760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5319300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1971765120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        398512650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9256967520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11634014700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.721674                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24062395625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    834080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     84141250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24448624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24448624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24448624                       # number of overall hits
system.cpu.icache.overall_hits::total        24448624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1066                       # number of overall misses
system.cpu.icache.overall_misses::total          1066                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70517482                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70517482                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70517482                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70517482                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24449690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24449690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24449690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24449690                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66151.484053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66151.484053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66151.484053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66151.484053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19476                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               250                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.904000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          338                       # number of writebacks
system.cpu.icache.writebacks::total               338                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          843                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59054987                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59054987                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59054987                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59054987                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70053.365362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70053.365362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70053.365362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70053.365362                       # average overall mshr miss latency
system.cpu.icache.replacements                    338                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24448624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24448624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1066                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70517482                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70517482                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24449690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24449690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66151.484053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66151.484053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59054987                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59054987                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70053.365362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70053.365362                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.749132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24449467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29002.926453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             85625                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   438.749132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.856932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.856932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97799603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97799603                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     12824351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12824351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12824351                       # number of overall hits
system.cpu.dcache.overall_hits::total        12824351                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1009                       # number of overall misses
system.cpu.dcache.overall_misses::total          1009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54106250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54106250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54106250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54106250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12825360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12825360                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12825360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12825360                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53623.637265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53623.637265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53623.637265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53623.637265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.530612                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21038125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21038125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21038125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21038125                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64732.692308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64732.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64732.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64732.692308                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7965264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7965264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27193750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27193750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7965686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7965686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64440.165877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64440.165877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14238750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14238750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73019.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73019.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45847.529813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45847.529813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6799375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6799375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52302.884615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52302.884615                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       120625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       120625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 60312.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60312.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24980616875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           259.826649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12824776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39460.849231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            156875                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   259.826649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.507474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.507474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51302173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51302173                       # Number of data accesses

---------- End Simulation Statistics   ----------
