
#####  START OF RAM REPORT FOR COMPILE POINT: AXItoAPB  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem[63:0]     RAM                DEFAULT            AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     1(0/1/1)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_1     64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_2     64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_3     64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_4     64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_5     64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                
NO               AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem[63:0]     RAM                DEFAULT            AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_2     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_3     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_4     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                    AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_5     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1[7:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: AXItoAPB  #####

