$date
	Sun Jan 11 22:39:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " carry $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module half_adder_1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module half_adder_2 $end
$var wire 1 # A $end
$var wire 1 & B $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1&
1%
#40
1$
0%
#60
1"
0!
1(
0&
1%
#80
0"
1!
0(
1#
0$
0%
#100
1"
1'
0!
1&
1%
#120
1$
0%
#140
0'
1!
1(
0&
1%
#160
