<stg><name>top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %scale_reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_reg_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln94_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln94

]]></Node>
<StgValue><ssdm name="sext_ln94_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:5 %scale_reg_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %scale_reg

]]></Node>
<StgValue><ssdm name="scale_reg_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln94_cast = sext i62 %sext_ln94_read

]]></Node>
<StgValue><ssdm name="sext_ln94_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i15 0, i15 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:25 %store_ln94 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:26 %store_ln97 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:27 %store_ln95 = store i17 %scale_reg_read, i17 %scale_reg_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:28 %br_ln0 = br void %for.body116

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body116:0 %indvar_flatten13_load = load i15 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body116:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body116:2 %icmp_ln94 = icmp_eq  i15 %indvar_flatten13_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body116:3 %add_ln94_1 = add i15 %indvar_flatten13_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body116:4 %br_ln94 = br i1 %icmp_ln94, void %fpga_resource_hint.cond.end.0, void %for.end136.exitStub

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:2 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.cond.end.0:4 %add_ln94 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.cond.end.0:7 %icmp_ln99 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.cond.end.0:8 %select_ln95 = select i1 %icmp_ln99, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
fpga_resource_hint.cond.end.0:10 %select_ln94 = select i1 %icmp_ln99, i9 %add_ln94, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="9">
<![CDATA[
fpga_resource_hint.cond.end.0:11 %trunc_ln99 = trunc i9 %select_ln94

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.cond.end.0:12 %trunc_ln99_1 = trunc i7 %select_ln95

]]></Node>
<StgValue><ssdm name="trunc_ln99_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:14 %lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln95, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:15 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln99, i3 %lshr_ln3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:16 %zext_ln101_1 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:18 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:19 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:20 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:21 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:22 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:23 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.cond.end.0:25 %add_ln99 = add i7 %select_ln95, i7 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:26 %lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln99, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:27 %zext_ln99 = zext i3 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:28 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln99, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:29 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:30 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:31 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:32 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:33 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:34 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:35 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:36 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:37 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:39 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:40 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:41 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:42 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:43 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:44 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:48 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:49 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:50 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:51 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:52 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:53 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:54 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:55 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:96 %store_ln94 = store i15 %add_ln94_1, i15 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:97 %store_ln94 = store i9 %select_ln94, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:98 %store_ln97 = store i7 %add_ln99, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:0 %scale_reg_1_load = load i17 %scale_reg_1

]]></Node>
<StgValue><ssdm name="scale_reg_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.cond.end.0:9 %select_ln95_1 = select i1 %icmp_ln99, i17 %scale_reg_read, i17 %scale_reg_1_load

]]></Node>
<StgValue><ssdm name="select_ln95_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:37 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:39 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:40 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:41 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:42 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:43 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:44 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="3" op_2_bw="17" op_3_bw="3" op_4_bw="17" op_5_bw="3" op_6_bw="17" op_7_bw="3" op_8_bw="17" op_9_bw="3" op_10_bw="17" op_11_bw="3" op_12_bw="17" op_13_bw="3" op_14_bw="17" op_15_bw="3" op_16_bw="17" op_17_bw="17" op_18_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:45 %scale_next = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.8i17.i17.i3, i3 7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i3 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load, i3 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load, i3 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load, i3 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i3 4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i3 5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i3 6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i3 %trunc_ln99_1

]]></Node>
<StgValue><ssdm name="scale_next"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.cond.end.0:46 %scale_next_2 = select i1 %tmp, i17 0, i17 %scale_next

]]></Node>
<StgValue><ssdm name="scale_next_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:48 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:49 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:50 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:51 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:52 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:53 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:54 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.cond.end.0:55 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:56 %tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln99_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="41" op_0_bw="24">
<![CDATA[
fpga_resource_hint.cond.end.0:57 %sext_ln101 = sext i24 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="41" op_0_bw="17">
<![CDATA[
fpga_resource_hint.cond.end.0:58 %sext_ln101_1 = sext i17 %select_ln95_1

]]></Node>
<StgValue><ssdm name="sext_ln101_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.cond.end.0:59 %mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:99 %store_ln95 = store i17 %scale_next_2, i17 %scale_reg_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="119" st_id="3" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.cond.end.0:59 %mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="120" st_id="4" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.cond.end.0:59 %mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="121" st_id="5" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.cond.end.0:59 %mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="122" st_id="6" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.cond.end.0:59 %mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="48" op_0_bw="41">
<![CDATA[
fpga_resource_hint.cond.end.0:60 %sext_ln102 = sext i41 %mul_ln101

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:61 %specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln101, i64 12, i64 3, i64 4

]]></Node>
<StgValue><ssdm name="specfucore_ln102"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:62 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 47

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:63 %prod = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln101, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:64 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:65 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 37

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:66 %zext_ln101 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.cond.end.0:67 %prod_1 = add i24 %prod, i24 %zext_ln101

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:68 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %prod_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:69 %xor_ln101 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln101"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:70 %and_ln101 = and i1 %tmp_4, i1 %xor_ln101

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:71 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 38

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:72 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln101, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.cond.end.0:73 %icmp_ln101 = icmp_eq  i2 %tmp_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:74 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln101, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:75 %icmp_ln101_1 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln101_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.cond.end.0:76 %icmp_ln101_2 = icmp_eq  i3 %tmp_8, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln101_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:77 %select_ln101 = select i1 %and_ln101, i1 %icmp_ln101_1, i1 %icmp_ln101_2

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:78 %xor_ln101_1 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln101_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:79 %and_ln101_1 = and i1 %icmp_ln101, i1 %xor_ln101_1

]]></Node>
<StgValue><ssdm name="and_ln101_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:80 %select_ln101_1 = select i1 %and_ln101, i1 %and_ln101_1, i1 %icmp_ln101_1

]]></Node>
<StgValue><ssdm name="select_ln101_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:81 %and_ln101_2 = and i1 %and_ln101, i1 %icmp_ln101_1

]]></Node>
<StgValue><ssdm name="and_ln101_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:82 %xor_ln101_2 = xor i1 %select_ln101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln101_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:83 %or_ln101 = or i1 %tmp_5, i1 %xor_ln101_2

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:84 %xor_ln101_3 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln101_3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:85 %and_ln101_3 = and i1 %or_ln101, i1 %xor_ln101_3

]]></Node>
<StgValue><ssdm name="and_ln101_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:86 %and_ln101_4 = and i1 %tmp_5, i1 %select_ln101_1

]]></Node>
<StgValue><ssdm name="and_ln101_4"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:87 %or_ln101_2 = or i1 %and_ln101_2, i1 %and_ln101_4

]]></Node>
<StgValue><ssdm name="or_ln101_2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:88 %xor_ln101_4 = xor i1 %or_ln101_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln101_4"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:89 %and_ln101_5 = and i1 %tmp_2, i1 %xor_ln101_4

]]></Node>
<StgValue><ssdm name="and_ln101_5"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.cond.end.0:90 %select_ln101_2 = select i1 %and_ln101_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln101_2"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.cond.end.0:91 %or_ln101_1 = or i1 %and_ln101_3, i1 %and_ln101_5

]]></Node>
<StgValue><ssdm name="or_ln101_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.cond.end.0:92 %prod_2 = select i1 %or_ln101_1, i24 %select_ln101_2, i24 %prod_1

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
for.end136.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:3 %C_addr = getelementptr i32 %C, i64 %sext_ln94_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_10_VITIS_LOOP_97_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.cond.end.0:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:13 %specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:47 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.cond.end.0:93 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="24">
<![CDATA[
fpga_resource_hint.cond.end.0:94 %zext_ln104 = zext i24 %prod_2

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
fpga_resource_hint.cond.end.0:95 %write_ln104 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln104, i4 15

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.cond.end.0:100 %br_ln97 = br void %for.body116

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="185" name="scale_reg" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="scale_reg"/></StgValue>
</port>
<port id="186" name="C" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="sext_ln94" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln94"/></StgValue>
</port>
<port id="188" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="195" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="197" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="198" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="199" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="205" from="StgValue_204" to="scale_reg_1" fromId="204" toId="10">
</dataflow>
<dataflow id="206" from="StgValue_204" to="j" fromId="204" toId="11">
</dataflow>
<dataflow id="207" from="StgValue_204" to="i" fromId="204" toId="12">
</dataflow>
<dataflow id="208" from="StgValue_204" to="indvar_flatten13" fromId="204" toId="13">
</dataflow>
<dataflow id="210" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln94_read" fromId="209" toId="14">
</dataflow>
<dataflow id="211" from="sext_ln94" to="sext_ln94_read" fromId="187" toId="14">
</dataflow>
<dataflow id="213" from="_ssdm_op_Read.ap_auto.i17" to="scale_reg_read" fromId="212" toId="15">
</dataflow>
<dataflow id="214" from="scale_reg" to="scale_reg_read" fromId="185" toId="15">
</dataflow>
<dataflow id="215" from="sext_ln94_read" to="sext_ln94_cast" fromId="14" toId="16">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="17">
</dataflow>
<dataflow id="218" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="specmemcore_ln0" fromId="188" toId="17">
</dataflow>
<dataflow id="220" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="17">
</dataflow>
<dataflow id="222" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="17">
</dataflow>
<dataflow id="224" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="17">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="18">
</dataflow>
<dataflow id="226" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="specmemcore_ln0" fromId="189" toId="18">
</dataflow>
<dataflow id="227" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="18">
</dataflow>
<dataflow id="228" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="18">
</dataflow>
<dataflow id="229" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="18">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="19">
</dataflow>
<dataflow id="231" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="specmemcore_ln0" fromId="190" toId="19">
</dataflow>
<dataflow id="232" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="19">
</dataflow>
<dataflow id="233" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="19">
</dataflow>
<dataflow id="234" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="19">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="20">
</dataflow>
<dataflow id="236" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="specmemcore_ln0" fromId="191" toId="20">
</dataflow>
<dataflow id="237" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="20">
</dataflow>
<dataflow id="238" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="20">
</dataflow>
<dataflow id="239" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="20">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="21">
</dataflow>
<dataflow id="241" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="specmemcore_ln0" fromId="192" toId="21">
</dataflow>
<dataflow id="242" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="21">
</dataflow>
<dataflow id="243" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="21">
</dataflow>
<dataflow id="244" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="21">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="22">
</dataflow>
<dataflow id="246" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="specmemcore_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="247" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="22">
</dataflow>
<dataflow id="248" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="22">
</dataflow>
<dataflow id="249" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="22">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="23">
</dataflow>
<dataflow id="251" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="specmemcore_ln0" fromId="194" toId="23">
</dataflow>
<dataflow id="252" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="23">
</dataflow>
<dataflow id="253" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="23">
</dataflow>
<dataflow id="254" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="23">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="24">
</dataflow>
<dataflow id="256" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="specmemcore_ln0" fromId="195" toId="24">
</dataflow>
<dataflow id="257" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="24">
</dataflow>
<dataflow id="258" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="24">
</dataflow>
<dataflow id="259" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="24">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="25">
</dataflow>
<dataflow id="261" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="specmemcore_ln0" fromId="196" toId="25">
</dataflow>
<dataflow id="262" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="25">
</dataflow>
<dataflow id="264" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="25">
</dataflow>
<dataflow id="265" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="25">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="26">
</dataflow>
<dataflow id="267" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="specmemcore_ln0" fromId="197" toId="26">
</dataflow>
<dataflow id="268" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="26">
</dataflow>
<dataflow id="269" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="26">
</dataflow>
<dataflow id="270" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="26">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="27">
</dataflow>
<dataflow id="272" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="specmemcore_ln0" fromId="198" toId="27">
</dataflow>
<dataflow id="273" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="27">
</dataflow>
<dataflow id="274" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="27">
</dataflow>
<dataflow id="275" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="27">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="28">
</dataflow>
<dataflow id="277" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="specmemcore_ln0" fromId="199" toId="28">
</dataflow>
<dataflow id="278" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="28">
</dataflow>
<dataflow id="279" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="28">
</dataflow>
<dataflow id="280" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="28">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="29">
</dataflow>
<dataflow id="282" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="specmemcore_ln0" fromId="200" toId="29">
</dataflow>
<dataflow id="283" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="29">
</dataflow>
<dataflow id="284" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="29">
</dataflow>
<dataflow id="285" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="29">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="30">
</dataflow>
<dataflow id="287" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="specmemcore_ln0" fromId="201" toId="30">
</dataflow>
<dataflow id="288" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="30">
</dataflow>
<dataflow id="289" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="30">
</dataflow>
<dataflow id="290" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="30">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="31">
</dataflow>
<dataflow id="292" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="specmemcore_ln0" fromId="202" toId="31">
</dataflow>
<dataflow id="293" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="31">
</dataflow>
<dataflow id="294" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="31">
</dataflow>
<dataflow id="295" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="31">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="216" toId="32">
</dataflow>
<dataflow id="297" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="specmemcore_ln0" fromId="203" toId="32">
</dataflow>
<dataflow id="298" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="32">
</dataflow>
<dataflow id="299" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="32">
</dataflow>
<dataflow id="300" from="StgValue_223" to="specmemcore_ln0" fromId="223" toId="32">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="301" toId="33">
</dataflow>
<dataflow id="303" from="C" to="specinterface_ln0" fromId="186" toId="33">
</dataflow>
<dataflow id="305" from="empty_7" to="specinterface_ln0" fromId="304" toId="33">
</dataflow>
<dataflow id="307" from="StgValue_306" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="308" from="StgValue_306" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="310" from="empty_6" to="specinterface_ln0" fromId="309" toId="33">
</dataflow>
<dataflow id="311" from="StgValue_306" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="312" from="StgValue_306" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="314" from="empty_3" to="specinterface_ln0" fromId="313" toId="33">
</dataflow>
<dataflow id="316" from="empty_4" to="specinterface_ln0" fromId="315" toId="33">
</dataflow>
<dataflow id="317" from="empty_6" to="specinterface_ln0" fromId="309" toId="33">
</dataflow>
<dataflow id="319" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="320" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="321" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="322" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="33">
</dataflow>
<dataflow id="323" from="empty_6" to="specinterface_ln0" fromId="309" toId="33">
</dataflow>
<dataflow id="324" from="empty_6" to="specinterface_ln0" fromId="309" toId="33">
</dataflow>
<dataflow id="326" from="StgValue_325" to="specinterface_ln0" fromId="325" toId="33">
</dataflow>
<dataflow id="327" from="StgValue_306" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="328" from="StgValue_306" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="330" from="StgValue_329" to="store_ln0" fromId="329" toId="34">
</dataflow>
<dataflow id="331" from="indvar_flatten13" to="store_ln0" fromId="13" toId="34">
</dataflow>
<dataflow id="333" from="StgValue_332" to="store_ln94" fromId="332" toId="35">
</dataflow>
<dataflow id="334" from="i" to="store_ln94" fromId="12" toId="35">
</dataflow>
<dataflow id="336" from="StgValue_335" to="store_ln97" fromId="335" toId="36">
</dataflow>
<dataflow id="337" from="j" to="store_ln97" fromId="11" toId="36">
</dataflow>
<dataflow id="338" from="scale_reg_read" to="store_ln95" fromId="15" toId="37">
</dataflow>
<dataflow id="339" from="scale_reg_1" to="store_ln95" fromId="10" toId="37">
</dataflow>
<dataflow id="340" from="indvar_flatten13" to="indvar_flatten13_load" fromId="13" toId="39">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="341" toId="40">
</dataflow>
<dataflow id="343" from="C" to="specbitsmap_ln0" fromId="186" toId="40">
</dataflow>
<dataflow id="344" from="indvar_flatten13_load" to="icmp_ln94" fromId="39" toId="41">
</dataflow>
<dataflow id="346" from="StgValue_345" to="icmp_ln94" fromId="345" toId="41">
</dataflow>
<dataflow id="347" from="indvar_flatten13_load" to="add_ln94_1" fromId="39" toId="42">
</dataflow>
<dataflow id="349" from="StgValue_348" to="add_ln94_1" fromId="348" toId="42">
</dataflow>
<dataflow id="350" from="icmp_ln94" to="br_ln94" fromId="41" toId="43">
</dataflow>
<dataflow id="351" from="j" to="j_load" fromId="11" toId="44">
</dataflow>
<dataflow id="352" from="i" to="i_load" fromId="12" toId="45">
</dataflow>
<dataflow id="353" from="i_load" to="add_ln94" fromId="45" toId="46">
</dataflow>
<dataflow id="355" from="StgValue_354" to="add_ln94" fromId="354" toId="46">
</dataflow>
<dataflow id="356" from="j_load" to="icmp_ln99" fromId="44" toId="47">
</dataflow>
<dataflow id="358" from="StgValue_357" to="icmp_ln99" fromId="357" toId="47">
</dataflow>
<dataflow id="359" from="icmp_ln99" to="select_ln95" fromId="47" toId="48">
</dataflow>
<dataflow id="360" from="StgValue_335" to="select_ln95" fromId="335" toId="48">
</dataflow>
<dataflow id="361" from="j_load" to="select_ln95" fromId="44" toId="48">
</dataflow>
<dataflow id="362" from="icmp_ln99" to="select_ln94" fromId="47" toId="49">
</dataflow>
<dataflow id="363" from="add_ln94" to="select_ln94" fromId="46" toId="49">
</dataflow>
<dataflow id="364" from="i_load" to="select_ln94" fromId="45" toId="49">
</dataflow>
<dataflow id="365" from="select_ln94" to="trunc_ln99" fromId="49" toId="50">
</dataflow>
<dataflow id="366" from="select_ln95" to="trunc_ln99_1" fromId="48" toId="51">
</dataflow>
<dataflow id="368" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln3" fromId="367" toId="52">
</dataflow>
<dataflow id="369" from="select_ln95" to="lshr_ln3" fromId="48" toId="52">
</dataflow>
<dataflow id="371" from="StgValue_370" to="lshr_ln3" fromId="370" toId="52">
</dataflow>
<dataflow id="373" from="StgValue_372" to="lshr_ln3" fromId="372" toId="52">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="tmp_s" fromId="374" toId="53">
</dataflow>
<dataflow id="376" from="trunc_ln99" to="tmp_s" fromId="50" toId="53">
</dataflow>
<dataflow id="377" from="lshr_ln3" to="tmp_s" fromId="52" toId="53">
</dataflow>
<dataflow id="378" from="tmp_s" to="zext_ln101_1" fromId="53" toId="54">
</dataflow>
<dataflow id="379" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" fromId="196" toId="55">
</dataflow>
<dataflow id="381" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" fromId="380" toId="55">
</dataflow>
<dataflow id="382" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="383" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" fromId="199" toId="56">
</dataflow>
<dataflow id="384" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" fromId="380" toId="56">
</dataflow>
<dataflow id="385" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" fromId="54" toId="56">
</dataflow>
<dataflow id="386" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" fromId="200" toId="57">
</dataflow>
<dataflow id="387" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" fromId="380" toId="57">
</dataflow>
<dataflow id="388" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" fromId="54" toId="57">
</dataflow>
<dataflow id="389" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" fromId="201" toId="58">
</dataflow>
<dataflow id="390" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" fromId="380" toId="58">
</dataflow>
<dataflow id="391" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" fromId="54" toId="58">
</dataflow>
<dataflow id="392" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="202" toId="59">
</dataflow>
<dataflow id="393" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="380" toId="59">
</dataflow>
<dataflow id="394" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="54" toId="59">
</dataflow>
<dataflow id="395" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="203" toId="60">
</dataflow>
<dataflow id="396" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="380" toId="60">
</dataflow>
<dataflow id="397" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="54" toId="60">
</dataflow>
<dataflow id="398" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="197" toId="61">
</dataflow>
<dataflow id="399" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="380" toId="61">
</dataflow>
<dataflow id="400" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="54" toId="61">
</dataflow>
<dataflow id="401" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="198" toId="62">
</dataflow>
<dataflow id="402" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="380" toId="62">
</dataflow>
<dataflow id="403" from="zext_ln101_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="54" toId="62">
</dataflow>
<dataflow id="404" from="select_ln95" to="add_ln99" fromId="48" toId="63">
</dataflow>
<dataflow id="406" from="StgValue_405" to="add_ln99" fromId="405" toId="63">
</dataflow>
<dataflow id="407" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln4" fromId="367" toId="64">
</dataflow>
<dataflow id="408" from="add_ln99" to="lshr_ln4" fromId="63" toId="64">
</dataflow>
<dataflow id="409" from="StgValue_370" to="lshr_ln4" fromId="370" toId="64">
</dataflow>
<dataflow id="410" from="StgValue_372" to="lshr_ln4" fromId="372" toId="64">
</dataflow>
<dataflow id="411" from="lshr_ln4" to="zext_ln99" fromId="64" toId="65">
</dataflow>
<dataflow id="413" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="412" toId="66">
</dataflow>
<dataflow id="414" from="add_ln99" to="tmp" fromId="63" toId="66">
</dataflow>
<dataflow id="416" from="StgValue_415" to="tmp" fromId="415" toId="66">
</dataflow>
<dataflow id="417" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="188" toId="67">
</dataflow>
<dataflow id="418" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="380" toId="67">
</dataflow>
<dataflow id="419" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="65" toId="67">
</dataflow>
<dataflow id="420" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="189" toId="68">
</dataflow>
<dataflow id="421" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="380" toId="68">
</dataflow>
<dataflow id="422" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="65" toId="68">
</dataflow>
<dataflow id="423" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="190" toId="69">
</dataflow>
<dataflow id="424" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="380" toId="69">
</dataflow>
<dataflow id="425" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="65" toId="69">
</dataflow>
<dataflow id="426" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="191" toId="70">
</dataflow>
<dataflow id="427" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="380" toId="70">
</dataflow>
<dataflow id="428" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="65" toId="70">
</dataflow>
<dataflow id="429" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="192" toId="71">
</dataflow>
<dataflow id="430" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="380" toId="71">
</dataflow>
<dataflow id="431" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="65" toId="71">
</dataflow>
<dataflow id="432" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="193" toId="72">
</dataflow>
<dataflow id="433" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="380" toId="72">
</dataflow>
<dataflow id="434" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="65" toId="72">
</dataflow>
<dataflow id="435" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="194" toId="73">
</dataflow>
<dataflow id="436" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="380" toId="73">
</dataflow>
<dataflow id="437" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="65" toId="73">
</dataflow>
<dataflow id="438" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="195" toId="74">
</dataflow>
<dataflow id="439" from="StgValue_380" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="380" toId="74">
</dataflow>
<dataflow id="440" from="zext_ln99" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="65" toId="74">
</dataflow>
<dataflow id="441" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load" fromId="67" toId="75">
</dataflow>
<dataflow id="442" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load" fromId="68" toId="76">
</dataflow>
<dataflow id="443" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load" fromId="69" toId="77">
</dataflow>
<dataflow id="444" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load" fromId="70" toId="78">
</dataflow>
<dataflow id="445" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" fromId="71" toId="79">
</dataflow>
<dataflow id="446" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" fromId="72" toId="80">
</dataflow>
<dataflow id="447" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" fromId="73" toId="81">
</dataflow>
<dataflow id="448" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" fromId="74" toId="82">
</dataflow>
<dataflow id="449" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load" fromId="55" toId="83">
</dataflow>
<dataflow id="450" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" fromId="61" toId="84">
</dataflow>
<dataflow id="451" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" fromId="62" toId="85">
</dataflow>
<dataflow id="452" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load" fromId="56" toId="86">
</dataflow>
<dataflow id="453" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load" fromId="57" toId="87">
</dataflow>
<dataflow id="454" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load" fromId="58" toId="88">
</dataflow>
<dataflow id="455" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" fromId="59" toId="89">
</dataflow>
<dataflow id="456" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" fromId="60" toId="90">
</dataflow>
<dataflow id="457" from="add_ln94_1" to="store_ln94" fromId="42" toId="91">
</dataflow>
<dataflow id="458" from="indvar_flatten13" to="store_ln94" fromId="13" toId="91">
</dataflow>
<dataflow id="459" from="select_ln94" to="store_ln94" fromId="49" toId="92">
</dataflow>
<dataflow id="460" from="i" to="store_ln94" fromId="12" toId="92">
</dataflow>
<dataflow id="461" from="add_ln99" to="store_ln97" fromId="63" toId="93">
</dataflow>
<dataflow id="462" from="j" to="store_ln97" fromId="11" toId="93">
</dataflow>
<dataflow id="463" from="scale_reg_1" to="scale_reg_1_load" fromId="10" toId="94">
</dataflow>
<dataflow id="464" from="icmp_ln99" to="select_ln95_1" fromId="47" toId="95">
</dataflow>
<dataflow id="465" from="scale_reg_read" to="select_ln95_1" fromId="15" toId="95">
</dataflow>
<dataflow id="466" from="scale_reg_1_load" to="select_ln95_1" fromId="94" toId="95">
</dataflow>
<dataflow id="467" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load" fromId="67" toId="96">
</dataflow>
<dataflow id="468" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load" fromId="68" toId="97">
</dataflow>
<dataflow id="469" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load" fromId="69" toId="98">
</dataflow>
<dataflow id="470" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load" fromId="70" toId="99">
</dataflow>
<dataflow id="471" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" fromId="71" toId="100">
</dataflow>
<dataflow id="472" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" fromId="72" toId="101">
</dataflow>
<dataflow id="473" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" fromId="73" toId="102">
</dataflow>
<dataflow id="474" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" fromId="74" toId="103">
</dataflow>
<dataflow id="476" from="_ssdm_op_SparseMux.ap_auto.8i17.i17.i3" to="scale_next" fromId="475" toId="104">
</dataflow>
<dataflow id="478" from="StgValue_477" to="scale_next" fromId="477" toId="104">
</dataflow>
<dataflow id="479" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load" to="scale_next" fromId="96" toId="104">
</dataflow>
<dataflow id="481" from="StgValue_480" to="scale_next" fromId="480" toId="104">
</dataflow>
<dataflow id="482" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load" to="scale_next" fromId="97" toId="104">
</dataflow>
<dataflow id="484" from="StgValue_483" to="scale_next" fromId="483" toId="104">
</dataflow>
<dataflow id="485" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load" to="scale_next" fromId="98" toId="104">
</dataflow>
<dataflow id="487" from="StgValue_486" to="scale_next" fromId="486" toId="104">
</dataflow>
<dataflow id="488" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load" to="scale_next" fromId="99" toId="104">
</dataflow>
<dataflow id="490" from="StgValue_489" to="scale_next" fromId="489" toId="104">
</dataflow>
<dataflow id="491" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" to="scale_next" fromId="100" toId="104">
</dataflow>
<dataflow id="493" from="StgValue_492" to="scale_next" fromId="492" toId="104">
</dataflow>
<dataflow id="494" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" to="scale_next" fromId="101" toId="104">
</dataflow>
<dataflow id="496" from="StgValue_495" to="scale_next" fromId="495" toId="104">
</dataflow>
<dataflow id="497" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" to="scale_next" fromId="102" toId="104">
</dataflow>
<dataflow id="499" from="StgValue_498" to="scale_next" fromId="498" toId="104">
</dataflow>
<dataflow id="500" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" to="scale_next" fromId="103" toId="104">
</dataflow>
<dataflow id="502" from="StgValue_501" to="scale_next" fromId="501" toId="104">
</dataflow>
<dataflow id="503" from="trunc_ln99_1" to="scale_next" fromId="51" toId="104">
</dataflow>
<dataflow id="504" from="tmp" to="scale_next_2" fromId="66" toId="105">
</dataflow>
<dataflow id="506" from="StgValue_505" to="scale_next_2" fromId="505" toId="105">
</dataflow>
<dataflow id="507" from="scale_next" to="scale_next_2" fromId="104" toId="105">
</dataflow>
<dataflow id="508" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load" fromId="55" toId="106">
</dataflow>
<dataflow id="509" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" fromId="61" toId="107">
</dataflow>
<dataflow id="510" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" fromId="62" toId="108">
</dataflow>
<dataflow id="511" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load" fromId="56" toId="109">
</dataflow>
<dataflow id="512" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load" fromId="57" toId="110">
</dataflow>
<dataflow id="513" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load" fromId="58" toId="111">
</dataflow>
<dataflow id="514" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" fromId="59" toId="112">
</dataflow>
<dataflow id="515" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" fromId="60" toId="113">
</dataflow>
<dataflow id="517" from="_ssdm_op_SparseMux.ap_auto.8i24.i24.i3" to="tmp_1" fromId="516" toId="114">
</dataflow>
<dataflow id="518" from="StgValue_480" to="tmp_1" fromId="480" toId="114">
</dataflow>
<dataflow id="519" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load" to="tmp_1" fromId="106" toId="114">
</dataflow>
<dataflow id="520" from="StgValue_483" to="tmp_1" fromId="483" toId="114">
</dataflow>
<dataflow id="521" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" to="tmp_1" fromId="107" toId="114">
</dataflow>
<dataflow id="522" from="StgValue_486" to="tmp_1" fromId="486" toId="114">
</dataflow>
<dataflow id="523" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" to="tmp_1" fromId="108" toId="114">
</dataflow>
<dataflow id="524" from="StgValue_489" to="tmp_1" fromId="489" toId="114">
</dataflow>
<dataflow id="525" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load" to="tmp_1" fromId="109" toId="114">
</dataflow>
<dataflow id="526" from="StgValue_492" to="tmp_1" fromId="492" toId="114">
</dataflow>
<dataflow id="527" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load" to="tmp_1" fromId="110" toId="114">
</dataflow>
<dataflow id="528" from="StgValue_495" to="tmp_1" fromId="495" toId="114">
</dataflow>
<dataflow id="529" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load" to="tmp_1" fromId="111" toId="114">
</dataflow>
<dataflow id="530" from="StgValue_498" to="tmp_1" fromId="498" toId="114">
</dataflow>
<dataflow id="531" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" to="tmp_1" fromId="112" toId="114">
</dataflow>
<dataflow id="532" from="StgValue_477" to="tmp_1" fromId="477" toId="114">
</dataflow>
<dataflow id="533" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" to="tmp_1" fromId="113" toId="114">
</dataflow>
<dataflow id="535" from="StgValue_534" to="tmp_1" fromId="534" toId="114">
</dataflow>
<dataflow id="536" from="trunc_ln99_1" to="tmp_1" fromId="51" toId="114">
</dataflow>
<dataflow id="537" from="tmp_1" to="sext_ln101" fromId="114" toId="115">
</dataflow>
<dataflow id="538" from="select_ln95_1" to="sext_ln101_1" fromId="95" toId="116">
</dataflow>
<dataflow id="539" from="sext_ln101" to="mul_ln101" fromId="115" toId="117">
</dataflow>
<dataflow id="540" from="sext_ln101_1" to="mul_ln101" fromId="116" toId="117">
</dataflow>
<dataflow id="541" from="scale_next_2" to="store_ln95" fromId="105" toId="118">
</dataflow>
<dataflow id="542" from="scale_reg_1" to="store_ln95" fromId="10" toId="118">
</dataflow>
<dataflow id="543" from="sext_ln101" to="mul_ln101" fromId="115" toId="119">
</dataflow>
<dataflow id="544" from="sext_ln101_1" to="mul_ln101" fromId="116" toId="119">
</dataflow>
<dataflow id="545" from="sext_ln101" to="mul_ln101" fromId="115" toId="120">
</dataflow>
<dataflow id="546" from="sext_ln101_1" to="mul_ln101" fromId="116" toId="120">
</dataflow>
<dataflow id="547" from="sext_ln101" to="mul_ln101" fromId="115" toId="121">
</dataflow>
<dataflow id="548" from="sext_ln101_1" to="mul_ln101" fromId="116" toId="121">
</dataflow>
<dataflow id="549" from="sext_ln101" to="mul_ln101" fromId="115" toId="122">
</dataflow>
<dataflow id="550" from="sext_ln101_1" to="mul_ln101" fromId="116" toId="122">
</dataflow>
<dataflow id="551" from="mul_ln101" to="sext_ln102" fromId="122" toId="123">
</dataflow>
<dataflow id="553" from="_ssdm_op_SpecFUCore" to="specfucore_ln102" fromId="552" toId="124">
</dataflow>
<dataflow id="554" from="mul_ln101" to="specfucore_ln102" fromId="122" toId="124">
</dataflow>
<dataflow id="556" from="StgValue_555" to="specfucore_ln102" fromId="555" toId="124">
</dataflow>
<dataflow id="558" from="StgValue_557" to="specfucore_ln102" fromId="557" toId="124">
</dataflow>
<dataflow id="560" from="StgValue_559" to="specfucore_ln102" fromId="559" toId="124">
</dataflow>
<dataflow id="562" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_2" fromId="561" toId="125">
</dataflow>
<dataflow id="563" from="sext_ln102" to="tmp_2" fromId="123" toId="125">
</dataflow>
<dataflow id="565" from="StgValue_564" to="tmp_2" fromId="564" toId="125">
</dataflow>
<dataflow id="567" from="_ssdm_op_PartSelect.i24.i41.i32.i32" to="prod" fromId="566" toId="126">
</dataflow>
<dataflow id="568" from="mul_ln101" to="prod" fromId="122" toId="126">
</dataflow>
<dataflow id="570" from="StgValue_569" to="prod" fromId="569" toId="126">
</dataflow>
<dataflow id="572" from="StgValue_571" to="prod" fromId="571" toId="126">
</dataflow>
<dataflow id="573" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_3" fromId="561" toId="127">
</dataflow>
<dataflow id="574" from="sext_ln102" to="tmp_3" fromId="123" toId="127">
</dataflow>
<dataflow id="576" from="StgValue_575" to="tmp_3" fromId="575" toId="127">
</dataflow>
<dataflow id="577" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_4" fromId="561" toId="128">
</dataflow>
<dataflow id="578" from="sext_ln102" to="tmp_4" fromId="123" toId="128">
</dataflow>
<dataflow id="579" from="StgValue_571" to="tmp_4" fromId="571" toId="128">
</dataflow>
<dataflow id="580" from="tmp_3" to="zext_ln101" fromId="127" toId="129">
</dataflow>
<dataflow id="581" from="prod" to="prod_1" fromId="126" toId="130">
</dataflow>
<dataflow id="582" from="zext_ln101" to="prod_1" fromId="129" toId="130">
</dataflow>
<dataflow id="584" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_5" fromId="583" toId="131">
</dataflow>
<dataflow id="585" from="prod_1" to="tmp_5" fromId="130" toId="131">
</dataflow>
<dataflow id="587" from="StgValue_586" to="tmp_5" fromId="586" toId="131">
</dataflow>
<dataflow id="588" from="tmp_5" to="xor_ln101" fromId="131" toId="132">
</dataflow>
<dataflow id="590" from="StgValue_589" to="xor_ln101" fromId="589" toId="132">
</dataflow>
<dataflow id="591" from="tmp_4" to="and_ln101" fromId="128" toId="133">
</dataflow>
<dataflow id="592" from="xor_ln101" to="and_ln101" fromId="132" toId="133">
</dataflow>
<dataflow id="593" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_6" fromId="561" toId="134">
</dataflow>
<dataflow id="594" from="sext_ln102" to="tmp_6" fromId="123" toId="134">
</dataflow>
<dataflow id="596" from="StgValue_595" to="tmp_6" fromId="595" toId="134">
</dataflow>
<dataflow id="598" from="_ssdm_op_PartSelect.i2.i41.i32.i32" to="tmp_7" fromId="597" toId="135">
</dataflow>
<dataflow id="599" from="mul_ln101" to="tmp_7" fromId="122" toId="135">
</dataflow>
<dataflow id="601" from="StgValue_600" to="tmp_7" fromId="600" toId="135">
</dataflow>
<dataflow id="603" from="StgValue_602" to="tmp_7" fromId="602" toId="135">
</dataflow>
<dataflow id="604" from="tmp_7" to="icmp_ln101" fromId="135" toId="136">
</dataflow>
<dataflow id="606" from="StgValue_605" to="icmp_ln101" fromId="605" toId="136">
</dataflow>
<dataflow id="608" from="_ssdm_op_PartSelect.i3.i41.i32.i32" to="tmp_8" fromId="607" toId="137">
</dataflow>
<dataflow id="609" from="mul_ln101" to="tmp_8" fromId="122" toId="137">
</dataflow>
<dataflow id="610" from="StgValue_595" to="tmp_8" fromId="595" toId="137">
</dataflow>
<dataflow id="611" from="StgValue_602" to="tmp_8" fromId="602" toId="137">
</dataflow>
<dataflow id="612" from="tmp_8" to="icmp_ln101_1" fromId="137" toId="138">
</dataflow>
<dataflow id="613" from="StgValue_477" to="icmp_ln101_1" fromId="477" toId="138">
</dataflow>
<dataflow id="614" from="tmp_8" to="icmp_ln101_2" fromId="137" toId="139">
</dataflow>
<dataflow id="615" from="StgValue_480" to="icmp_ln101_2" fromId="480" toId="139">
</dataflow>
<dataflow id="616" from="and_ln101" to="select_ln101" fromId="133" toId="140">
</dataflow>
<dataflow id="617" from="icmp_ln101_1" to="select_ln101" fromId="138" toId="140">
</dataflow>
<dataflow id="618" from="icmp_ln101_2" to="select_ln101" fromId="139" toId="140">
</dataflow>
<dataflow id="619" from="tmp_6" to="xor_ln101_1" fromId="134" toId="141">
</dataflow>
<dataflow id="620" from="StgValue_589" to="xor_ln101_1" fromId="589" toId="141">
</dataflow>
<dataflow id="621" from="icmp_ln101" to="and_ln101_1" fromId="136" toId="142">
</dataflow>
<dataflow id="622" from="xor_ln101_1" to="and_ln101_1" fromId="141" toId="142">
</dataflow>
<dataflow id="623" from="and_ln101" to="select_ln101_1" fromId="133" toId="143">
</dataflow>
<dataflow id="624" from="and_ln101_1" to="select_ln101_1" fromId="142" toId="143">
</dataflow>
<dataflow id="625" from="icmp_ln101_1" to="select_ln101_1" fromId="138" toId="143">
</dataflow>
<dataflow id="626" from="and_ln101" to="and_ln101_2" fromId="133" toId="144">
</dataflow>
<dataflow id="627" from="icmp_ln101_1" to="and_ln101_2" fromId="138" toId="144">
</dataflow>
<dataflow id="628" from="select_ln101" to="xor_ln101_2" fromId="140" toId="145">
</dataflow>
<dataflow id="629" from="StgValue_589" to="xor_ln101_2" fromId="589" toId="145">
</dataflow>
<dataflow id="630" from="tmp_5" to="or_ln101" fromId="131" toId="146">
</dataflow>
<dataflow id="631" from="xor_ln101_2" to="or_ln101" fromId="145" toId="146">
</dataflow>
<dataflow id="632" from="tmp_2" to="xor_ln101_3" fromId="125" toId="147">
</dataflow>
<dataflow id="633" from="StgValue_589" to="xor_ln101_3" fromId="589" toId="147">
</dataflow>
<dataflow id="634" from="or_ln101" to="and_ln101_3" fromId="146" toId="148">
</dataflow>
<dataflow id="635" from="xor_ln101_3" to="and_ln101_3" fromId="147" toId="148">
</dataflow>
<dataflow id="636" from="tmp_5" to="and_ln101_4" fromId="131" toId="149">
</dataflow>
<dataflow id="637" from="select_ln101_1" to="and_ln101_4" fromId="143" toId="149">
</dataflow>
<dataflow id="638" from="and_ln101_2" to="or_ln101_2" fromId="144" toId="150">
</dataflow>
<dataflow id="639" from="and_ln101_4" to="or_ln101_2" fromId="149" toId="150">
</dataflow>
<dataflow id="640" from="or_ln101_2" to="xor_ln101_4" fromId="150" toId="151">
</dataflow>
<dataflow id="641" from="StgValue_589" to="xor_ln101_4" fromId="589" toId="151">
</dataflow>
<dataflow id="642" from="tmp_2" to="and_ln101_5" fromId="125" toId="152">
</dataflow>
<dataflow id="643" from="xor_ln101_4" to="and_ln101_5" fromId="151" toId="152">
</dataflow>
<dataflow id="644" from="and_ln101_3" to="select_ln101_2" fromId="148" toId="153">
</dataflow>
<dataflow id="646" from="StgValue_645" to="select_ln101_2" fromId="645" toId="153">
</dataflow>
<dataflow id="648" from="StgValue_647" to="select_ln101_2" fromId="647" toId="153">
</dataflow>
<dataflow id="649" from="and_ln101_3" to="or_ln101_1" fromId="148" toId="154">
</dataflow>
<dataflow id="650" from="and_ln101_5" to="or_ln101_1" fromId="152" toId="154">
</dataflow>
<dataflow id="651" from="or_ln101_1" to="prod_2" fromId="154" toId="155">
</dataflow>
<dataflow id="652" from="select_ln101_2" to="prod_2" fromId="153" toId="155">
</dataflow>
<dataflow id="653" from="prod_1" to="prod_2" fromId="130" toId="155">
</dataflow>
<dataflow id="654" from="C" to="C_addr" fromId="186" toId="156">
</dataflow>
<dataflow id="655" from="sext_ln94_cast" to="C_addr" fromId="16" toId="156">
</dataflow>
<dataflow id="657" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="656" toId="157">
</dataflow>
<dataflow id="659" from="VITIS_LOOP_94_10_VITIS_LOOP_97_11_str" to="specloopname_ln0" fromId="658" toId="157">
</dataflow>
<dataflow id="661" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="660" toId="158">
</dataflow>
<dataflow id="663" from="StgValue_662" to="speclooptripcount_ln0" fromId="662" toId="158">
</dataflow>
<dataflow id="664" from="StgValue_662" to="speclooptripcount_ln0" fromId="662" toId="158">
</dataflow>
<dataflow id="665" from="StgValue_662" to="speclooptripcount_ln0" fromId="662" toId="158">
</dataflow>
<dataflow id="667" from="_ssdm_op_SpecPipeline" to="specpipeline_ln98" fromId="666" toId="159">
</dataflow>
<dataflow id="668" from="StgValue_204" to="specpipeline_ln98" fromId="204" toId="159">
</dataflow>
<dataflow id="669" from="StgValue_306" to="specpipeline_ln98" fromId="306" toId="159">
</dataflow>
<dataflow id="670" from="StgValue_306" to="specpipeline_ln98" fromId="306" toId="159">
</dataflow>
<dataflow id="671" from="StgValue_306" to="specpipeline_ln98" fromId="306" toId="159">
</dataflow>
<dataflow id="672" from="empty_6" to="specpipeline_ln98" fromId="309" toId="159">
</dataflow>
<dataflow id="674" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="673" toId="160">
</dataflow>
<dataflow id="676" from="empty_12" to="rbegin" fromId="675" toId="160">
</dataflow>
<dataflow id="678" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="677" toId="161">
</dataflow>
<dataflow id="679" from="empty_12" to="rend" fromId="675" toId="161">
</dataflow>
<dataflow id="680" from="rbegin" to="rend" fromId="160" toId="161">
</dataflow>
<dataflow id="681" from="prod_2" to="zext_ln104" fromId="155" toId="162">
</dataflow>
<dataflow id="683" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln104" fromId="682" toId="163">
</dataflow>
<dataflow id="684" from="C_addr" to="write_ln104" fromId="156" toId="163">
</dataflow>
<dataflow id="685" from="zext_ln104" to="write_ln104" fromId="162" toId="163">
</dataflow>
<dataflow id="687" from="StgValue_686" to="write_ln104" fromId="686" toId="163">
</dataflow>
<dataflow id="688" from="icmp_ln94" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="689" from="icmp_ln99" to="StgValue_3" fromId="47" toId="3">
</dataflow>
<dataflow id="690" from="tmp" to="StgValue_3" fromId="66" toId="3">
</dataflow>
<dataflow id="691" from="icmp_ln94" to="StgValue_7" fromId="41" toId="7">
</dataflow>
</dataflows>


</stg>
