{
    "TRA": 92,
    "CP": 10,
    "ACC": 10.869565217391305,
    "TRR": 15,
    "TRRC": 9,
    "TRRW": 6,
    "ACCRR": 60.0,
    "MISSREGS": [
        "0x40020418",
        "0x40020800",
        "0x40020804",
        "0x40020808",
        "0x4002080c",
        "0x40020814",
        "0x40020820",
        "0x40020824",
        "0x40020c00",
        "0x40020c04",
        "0x40020c08",
        "0x40020c0c",
        "0x40020c14",
        "0x40020c20",
        "0x40020c24",
        "0x40021400",
        "0x40021404",
        "0x40021408",
        "0x4002140c",
        "0x40021414",
        "0x40021420",
        "0x40021424",
        "0x40023800",
        "0x40023804",
        "0x40023808",
        "0x40023810",
        "0x40023814",
        "0x40023818",
        "0x4002381c",
        "0x40023820",
        "0x40023824",
        "0x40023828",
        "0x4002382c",
        "0x40023830",
        "0x40023834",
        "0x40023c00",
        "0x40026000",
        "0x40026004",
        "0x40026008",
        "0x4002601c",
        "0x40026030",
        "0x40026044",
        "0x40026048",
        "0x4002604c",
        "0x40026050",
        "0x40026058",
        "0x4002605c",
        "0x40026060",
        "0x40026064",
        "0x4002606c",
        "0x40026080"
    ],
    "MISSCATS": [
        "0x40020020",
        "0x40020024",
        "0x40020408",
        "0x4002040c",
        "0x40020414",
        "0x40020420",
        "0x40020424"
    ],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40000000",
            "0x4000000c",
            "14.4.4TIM1 and TIM8 DMA/interrupt enable register (TIMx_DIER)   ",
            "CR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40000000",
            "0x40000010",
            "TIM1 and TIM8 status register (TIMx_SR)   ",
            "SR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40010400",
            "0x40010414",
            "Pending register (EXTI_PR)   ",
            "SR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40013800",
            "0x40013800",
            "Status register (USART_SR)  ",
            "SR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40020000",
            "0x40020000",
            "DMA interrupt status register (DMA_ISR)  ",
            "SR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40020000",
            "0x40020024",
            "",
            "",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 13,
    "NUMSRSITES": 13,
    "SRSITES": [
        "0x8001aaa",
        "0x8001aca",
        "0x8000e20",
        "0x8001a7c",
        "0x8001a8c",
        "0x8000986",
        "0x8001ad0",
        "0x8001b38",
        "0x8001b0a",
        "0x8001aba",
        "0x8000e42",
        "0x8001af2",
        "0x8000e1a"
    ],
    "INTERRUPTS": [
        56,
        39,
        44,
        53,
        22,
        23,
        24,
        25,
        26,
        30,
        31
    ],
    "NUMINTERRUPTS": 11
}