Source Block: hdl/projects/fmcadc4/zc706/system_top.v@212:222@HdlIdDef
  // internal registers

  reg     [ 1:0]  adc_dcnt = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [255:0]  adc_ddata = 'd0;
  
  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;

Diff Content:
- 217   reg    [255:0]  adc_ddata = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcadc4/zc706/system_top.v@211:221

  // internal registers

  reg     [ 1:0]  adc_dcnt = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [255:0]  adc_ddata = 'd0;
  
  // internal signals

  wire    [63:0]  gpio_i;

Clone Blocks 2:
hdl/projects/daq1/zc706/system_top.v@183:193

  reg             dac_drd = 'd0;
  reg    [63:0]   dac_ddata_0 = 'd0;
  reg    [63:0]   dac_ddata_1 = 'd0;
  reg             adc_dwr    = 'd0;
  reg    [63:0]   adc_ddata  = 'd0;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;

Clone Blocks 3:
hdl/projects/daq3/zc706/system_top.v@233:243

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;

  // internal signals

  wire            sysref;

