// Seed: 1491949028
module module_0;
  wire id_1;
  wire id_6;
  assign id_4 = 1'b0;
  assign module_1.id_7 = 0;
  always @(posedge 1'b0) begin : LABEL_0
    if (1) id_3 = id_6;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_4;
  wand id_5 = 1'b0 + 1 + id_2 + id_4, id_6, id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
