Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 22:47:13 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (607)
5. checking no_input_delay (4)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (607)
--------------------------------------------------
 There are 607 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.274     -122.650                    140                 2301        0.008        0.000                      0                 2301        4.020        0.000                       0                  1029  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.274     -122.650                    140                 2301        0.008        0.000                      0                 2301        4.020        0.000                       0                  1029  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          140  Failing Endpoints,  Worst Slack       -3.274ns,  Total Violation     -122.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.274ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 2.192ns (17.335%)  route 10.453ns (82.665%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.786    17.855    debugger/ram/write_en
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.484    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.581    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                 -3.274    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 2.192ns (17.331%)  route 10.456ns (82.669%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.789    17.857    debugger/ram/write_en
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.489    14.893    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.586    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 2.192ns (17.331%)  route 10.456ns (82.669%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.789    17.857    debugger/ram/write_en
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.489    14.893    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.586    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 2.192ns (17.331%)  route 10.456ns (82.669%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.789    17.857    debugger/ram/write_en
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.489    14.893    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.586    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 2.192ns (17.331%)  route 10.456ns (82.669%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.789    17.857    debugger/ram/write_en
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.489    14.893    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.586    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.192ns (17.448%)  route 10.371ns (82.552%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.704    17.772    debugger/ram/write_en
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.484    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.581    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -17.772    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.192ns (17.448%)  route 10.371ns (82.552%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.704    17.772    debugger/ram/write_en
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.484    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.581    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -17.772    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.192ns (17.448%)  route 10.371ns (82.552%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.704    17.772    debugger/ram/write_en
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.484    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.581    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -17.772    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.549ns  (logic 2.192ns (17.468%)  route 10.357ns (82.532%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.690    17.758    debugger/ram/write_en
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.484    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.581    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 2.192ns (17.464%)  route 10.359ns (82.536%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.625     5.209    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_beta/game_controlunit/M_game_fsm_q_reg[4]_replica/Q
                         net (fo=17, routed)          0.821     6.487    reset_cond/Q[4]_repN_alias
    SLICE_X60Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.611 f  reset_cond/mem_reg_0_i_85/O
                         net (fo=4, routed)           0.507     7.118    game_beta/game_controlunit/mem_reg_0_9
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  game_beta/game_controlunit/mem_reg_0_i_86/O
                         net (fo=35, routed)          0.561     7.802    game_beta/game_regfiles/mem_reg_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  game_beta/game_regfiles/mem_reg_1_i_69/O
                         net (fo=1, routed)           0.940     8.866    game_beta/game_regfiles/mem_reg_1_i_69_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.990 r  game_beta/game_regfiles/mem_reg_1_i_28/O
                         net (fo=6, routed)           0.612     9.602    game_beta/game_regfiles/write_data[16]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  game_beta/game_regfiles/mem_reg_0_i_54/O
                         net (fo=56, routed)          1.112    10.838    game_beta/game_controlunit/mem_reg_0_0[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.962 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_14/O
                         net (fo=3, routed)           0.645    11.607    game_beta/game_controlunit/mem_reg_0_i_109
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.731 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_9/O
                         net (fo=2, routed)           0.699    12.429    game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.553 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_3/O
                         net (fo=1, routed)           0.707    13.261    reset_cond/mem_reg_0_9
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.385 r  reset_cond/M_left_half_circle_q[3]_i_2/O
                         net (fo=9, routed)           0.363    13.748    debugger/ram/M_state_q[1]_i_18_1
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 f  debugger/ram/mem_reg_0_i_294/O
                         net (fo=2, routed)           1.086    14.958    debugger/ram/M_trigger_data_q_reg[89]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.082 f  debugger/ram/mem_reg_0_i_191/O
                         net (fo=1, routed)           0.643    15.725    debugger/ram/mem_reg_0_i_191_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.849 f  debugger/ram/mem_reg_0_i_187_comp/O
                         net (fo=1, routed)           0.289    16.138    debugger/ram/mem_reg_0_i_187_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.262 f  debugger/ram/mem_reg_0_i_123_comp/O
                         net (fo=2, routed)           0.682    16.944    debugger/force_sync/mem_reg_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  debugger/force_sync/mem_reg_0_i_68_comp/O
                         net (fo=16, routed)          0.693    17.761    debugger/ram/write_en
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        1.489    14.893    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.586    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -17.761    
  -------------------------------------------------------------------
                         slack                                 -3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[337]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.571%)  route 0.188ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.595     1.539    debugger/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[337]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  debugger/M_trigger_data_q_reg[337]/Q
                         net (fo=2, routed)           0.188     1.891    debugger/M_trigger_data_q_reg_n_0_[337]
    SLICE_X60Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.863     2.052    debugger/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[336]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.076     1.883    debugger/M_trigger_data_q_reg[336]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[387]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.858%)  route 0.231ns (62.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.593     1.537    debugger/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[387]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  debugger/M_trigger_data_q_reg[387]/Q
                         net (fo=2, routed)           0.231     1.909    debugger/M_trigger_data_q_reg_n_0_[387]
    SLICE_X60Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.865     2.055    debugger/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[386]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.063     1.872    debugger/M_trigger_data_q_reg[386]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[298]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.013%)  route 0.188ns (55.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.567     1.511    debugger/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[298]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  debugger/M_trigger_data_q_reg[298]/Q
                         net (fo=2, routed)           0.188     1.847    debugger/M_trigger_data_q_reg_n_0_[298]
    SLICE_X53Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[297]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.018     1.798    debugger/M_trigger_data_q_reg[297]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.353%)  route 0.233ns (58.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  debugger/M_trigger_data_q_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  debugger/M_trigger_data_q_reg[231]/Q
                         net (fo=2, routed)           0.233     1.905    debugger/M_trigger_data_q_reg_n_0_[231]
    SLICE_X52Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.838     2.028    debugger/clk_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[230]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.063     1.845    debugger/M_trigger_data_q_reg[230]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.595%)  route 0.267ns (65.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.567     1.511    debugger/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  debugger/M_trigger_data_q_reg[184]/Q
                         net (fo=2, routed)           0.267     1.918    debugger/M_trigger_data_q_reg_n_0_[184]
    SLICE_X55Y53         FDRE                                         r  debugger/M_trigger_data_q_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  debugger/M_trigger_data_q_reg[183]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.071     1.850    debugger/M_trigger_data_q_reg[183]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.923%)  route 0.257ns (61.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  debugger/M_trigger_data_q_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  debugger/M_trigger_data_q_reg[156]/Q
                         net (fo=2, routed)           0.257     1.929    debugger/M_trigger_data_q_reg_n_0_[156]
    SLICE_X53Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.838     2.028    debugger/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[155]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.076     1.858    debugger/M_trigger_data_q_reg[155]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  debugger/M_trigger_data_q_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  debugger/M_trigger_data_q_reg[212]/Q
                         net (fo=2, routed)           0.273     1.923    debugger/M_trigger_data_q_reg_n_0_[212]
    SLICE_X50Y42         FDRE                                         r  debugger/M_trigger_data_q_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.836     2.026    debugger/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  debugger/M_trigger_data_q_reg[211]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.060     1.840    debugger/M_trigger_data_q_reg[211]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_beta/countdown_timer/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/countdown_timer/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.595     1.539    game_beta/countdown_timer/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_beta/countdown_timer/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_beta/countdown_timer/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_beta/countdown_timer/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_beta/countdown_timer/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  game_beta/countdown_timer/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.003    game_beta/countdown_timer/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X61Y50         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.863     2.052    game_beta/countdown_timer/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_beta/countdown_timer/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.802%)  route 0.270ns (62.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  debugger/M_trigger_data_q_reg[195]/Q
                         net (fo=2, routed)           0.270     1.943    debugger/M_trigger_data_q_reg_n_0_[195]
    SLICE_X54Y44         FDRE                                         r  debugger/M_trigger_data_q_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.837     2.027    debugger/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  debugger/M_trigger_data_q_reg[194]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.063     1.844    debugger/M_trigger_data_q_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game_beta/countdown_timer/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/countdown_timer/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.595     1.539    game_beta/countdown_timer/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_beta/countdown_timer/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_beta/countdown_timer/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_beta/countdown_timer/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_beta/countdown_timer/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  game_beta/countdown_timer/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.014    game_beta/countdown_timer/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X61Y50         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1028, routed)        0.863     2.052    game_beta/countdown_timer/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_beta/countdown_timer/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y53   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y53   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y48   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y53   debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y51   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y46   debugger/M_data_old_q_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y39   debugger/M_data_old_q_reg[105]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y53   debugger/M_data_old_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   debugger/M_data_old_q_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y46   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y43   debugger/M_trigger_data_q_reg[237]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y30   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y53   debugger/M_data_old_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   debugger/M_data_old_q_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y46   debugger/M_data_old_q_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y30   debugger/M_data_old_q_reg[106]/C



