Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 21 11:10:42 2022
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rx_test_wrapper_control_sets_placed.rpt
| Design       : rx_test_wrapper
| Device       : xczu28dr
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   437 |
|    Minimum number of control sets                        |   437 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   467 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   437 |
| >= 0 to < 4        |    69 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |    46 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     7 |
| >= 16              |   178 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11047 |         1753 |
| No           | No                    | Yes                    |             227 |           63 |
| No           | Yes                   | No                     |            2421 |          567 |
| Yes          | No                    | No                     |            2549 |          451 |
| Yes          | No                    | Yes                    |             113 |           25 |
| Yes          | Yes                   | No                     |            2716 |          624 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                                                                                                                Enable Signal                                                                                                                                               |                                                                                                                                               Set/Reset Signal                                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                          |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                        | rx_test_i/cfo_correction_0/sum_0/inst/m_axis_tdata0                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                               |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                          |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                               |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                       | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                        | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                       | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                            | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                               | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_0                                                                                                              | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                     |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                            | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                           | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                   | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                    | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                3 |              3 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                     |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                     |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                  | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                        | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                              |                3 |              4 |         1.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                           |                3 |              4 |         1.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                      | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_bram_0/inst/symbol_counter[3]_i_2_n_0                                                                                                                                                                                                                                                   | rx_test_i/playback_symbols/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | rx_test_i/bypass_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                   | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                     | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                               |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                               |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              4 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              5 |         1.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                3 |              5 |         1.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_good_strm_dbeat1_out                                                                                                                                | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[12]_i_1_n_0                                                                                                                                                                    |                1 |              5 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                         | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | rx_test_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                              | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/delay_1/inst/quiet_counter[6]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/delay_0/inst/p_0_in_0                                                                                                                                                                                                                                                           | rx_test_i/cfo_correction_0/delay_0/inst/active_counter[6]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                   | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_good_strm_dbeat1_out                                                                                                                                | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                                                                    |                1 |              8 |         8.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_good_strm_dbeat1_out                                                                                                                                | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              8 |         8.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                        |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/cp_rm2_0/inst/ltOp                                                                                                                                                                                                                                                              | rx_test_i/cfo_correction_0/cp_rm2_0/inst/r_tvalid_rising                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                      | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                        |                1 |              8 |         8.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_1[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                      |                5 |              9 |         1.80 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                      | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_13[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0                                                                                                    |                4 |              9 |         2.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_11[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0                                                                                                    |                8 |              9 |         1.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_2[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                      |                4 |              9 |         2.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/delay_0/inst/quiet_counter[8]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_14[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0                                                                                                    |                9 |              9 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                      |                4 |              9 |         2.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_12[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0                                                                                                    |                6 |              9 |         1.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_6[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                      |                7 |              9 |         1.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg[0]                                                                                                             | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                      |                4 |              9 |         2.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_5[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                      |                7 |              9 |         1.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_9[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0                                                                                                    |                8 |              9 |         1.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/delay_1/inst/p_0_in_0                                                                                                                                                                                                                                                           | rx_test_i/cfo_correction_0/delay_1/inst/active_counter[8]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_8[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0                                                                                                      |                9 |              9 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |              9 |         2.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |              9 |         2.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/delay_0/inst/counter[8]_i_1_n_0                                                                                                                                                                                                                                                 | rx_test_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_4[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                      |                7 |              9 |         1.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_3[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                      |                8 |              9 |         1.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_10[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0                                                                                                    |                5 |              9 |         1.80 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_7[0]                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0                                                                                                      |                9 |              9 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_6[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_8[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_11[0]                                                         |                3 |             10 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_6[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_13[0]                                                         |                2 |             10 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_11[0]                                                        | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_3[0]                                                          |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_2[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_6[0]                                                          |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_14[0]                                                        | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_0[0]                                                          |                3 |             10 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_5[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_12[0]                                                         |                2 |             10 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_7[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_14[0]                                                         |                1 |             10 |        10.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_13[0]                                                        | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_1[0]                                                          |                2 |             10 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg[0]                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg[0]                                                            |                1 |             10 |        10.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_12[0]                                                        | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_2[0]                                                          |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_1[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_5[0]                                                          |                5 |             10 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_10[0]                                                        | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_7[0]                                                          |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_3[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_9[0]                                                          |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_9[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_8[0]                                                          |                5 |             10 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_0[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_4[0]                                                          |                6 |             10 |         1.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg_4[0]                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db1_reg_10[0]                                                         |                2 |             10 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0                                                                                                             | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0                                                                                                        |                8 |             10 |         1.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_20[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                        |                9 |             10 |         1.11 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_25[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                        |               10 |             10 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_15[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                        |                8 |             10 |         1.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_16[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                        |                7 |             10 |         1.43 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_17[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                        |                9 |             10 |         1.11 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_19[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                        |                9 |             10 |         1.11 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_22[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0                                                                                                        |               10 |             10 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_18[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                        |               10 |             10 |         1.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_21[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0                                                                                                        |                8 |             10 |         1.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_23[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0                                                                                                      |                7 |             10 |         1.43 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_halt_xfer_reg_24[0]                                                                                                          | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0                                                                                                      |                8 |             10 |         1.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0                                                                                                      |                7 |             10 |         1.43 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0                                                                                                      |                6 |             10 |         1.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0                                                                                                      |                5 |             10 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | rx_test_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/cp_rm_0/inst/out_counter[9]_i_1_n_0                                                                                                                                                                                                                                             | rx_test_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/delay_1/inst/counter[9]_i_1_n_0                                                                                                                                                                                                                                                 | rx_test_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                        |                3 |             10 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_next_strt_offset_reg[0]_0                                                                                                                          |                5 |             11 |         2.20 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/playback_symbols/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                      |                7 |             11 |         1.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/playback_bram_0/inst/total_counter[10]_i_2_n_0                                                                                                                                                                                                                                                   | rx_test_i/playback_bram_0/inst/total_counter[10]_i_1_n_0                                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                        |                1 |             12 |        12.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                        |                2 |             12 |         6.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                   | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                           | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                           | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/playback_bram_0/inst/bram_addr[13]_i_1_n_0                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                5 |             15 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                7 |             15 |         2.14 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                             |                2 |             15 |         7.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/INFERRED_GEN.data_reg[3][48]_srl4_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                2 |             15 |         7.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                       | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             16 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |             16 |         8.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                        |                4 |             16 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[127]_i_1__1_n_0                                                                                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                              | rx_test_i/cfo_correction_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                        |                3 |             18 |         6.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                  | rx_test_i/cfo_correction_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                      |                7 |             18 |         2.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |             18 |         9.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                        |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                2 |             18 |         9.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                         | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                          |                3 |             18 |         6.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                              | rx_test_i/cfo_correction_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                  | rx_test_i/cfo_correction_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                      |                6 |             20 |         3.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                    | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                                 |                6 |             21 |         3.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |               10 |             22 |         2.20 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                9 |             22 |         2.44 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |               10 |             22 |         2.20 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                9 |             22 |         2.44 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                             |                2 |             23 |        11.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                2 |             24 |        12.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                3 |             25 |         8.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/scale_0/inst/m_axis_tdata[28]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                3 |             25 |         8.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                                         | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                  | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             26 |         6.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                               | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |               10 |             28 |         2.80 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                   | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |               11 |             28 |         2.55 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |               10 |             28 |         2.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |                2 |             28 |        14.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                             |                2 |             29 |        14.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                      |                6 |             31 |         5.17 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/I_WR_STATUS_CNTLR/sig_status_push_ok                                                                                                                                                                                                                              | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/angle_0/inst/cordic_inst/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                             |                2 |             32 |        16.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                              | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                4 |             33 |         8.25 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                             |                3 |             33 |        11.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                 | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                7 |             34 |         4.86 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                6 |             35 |         5.83 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               23 |             36 |         1.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                     |               14 |             39 |         2.79 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                                                        |                                                                                                                                                                                                                                                                                                             |                3 |             43 |        14.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                6 |             44 |         7.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                   | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                        |                5 |             46 |         9.20 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               14 |             46 |         3.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                  | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                                                      |               10 |             47 |         4.70 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                9 |             50 |         5.56 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               10 |             51 |         5.10 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               11 |             51 |         4.64 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                   |               10 |             52 |         5.20 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                     | rx_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               16 |             59 |         3.69 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                              | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               15 |             60 |         4.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               13 |             62 |         4.77 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |               15 |             62 |         4.13 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |               18 |             62 |         3.44 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               17 |             62 |         3.65 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               24 |             63 |         2.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               27 |             63 |         2.33 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               15 |             64 |         4.27 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               10 |             65 |         6.50 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                8 |             65 |         8.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               26 |             88 |         3.38 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               24 |            103 |         4.29 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                            |               15 |            112 |         7.47 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                             |               20 |            112 |         5.60 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/Mixer/mixer_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                             |               16 |            112 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/complex_mult_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                            |               18 |            112 |         6.22 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/Mixer/mixer_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                             |               16 |            112 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                            |               16 |            112 |         7.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |               37 |            116 |         3.14 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/Mixer/mixer_0/inst/gen_mults[0].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                             |               24 |            118 |         4.92 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/complex_mult_0/inst/gen_mults[0].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                                            |               21 |            118 |         5.62 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               25 |            128 |         5.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               22 |            128 |         5.82 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[127]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |               25 |            128 |         5.12 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/delay_1/inst/delay_valid                                                                                                                                                                                                                                                         |               27 |            128 |         4.74 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/delay_0/inst/delay_valid                                                                                                                                                                                                                                                         |               28 |            128 |         4.57 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/cp_rm_0/inst/m_cp_axis_tdata[127]_i_1_n_0                                                                                                                                                                                                                                        |               51 |            129 |         2.53 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/cp_rm2_0/inst/m_axis_tdata[127]_i_1_n_0                                                                                                                                                                                                                                          |               35 |            130 |         3.71 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            | rx_test_i/cfo_correction_0/cp_rm_0/inst/m_axis_tdata[127]_i_1_n_0                                                                                                                                                                                                                                           |               42 |            130 |         3.10 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                      | rx_test_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |               72 |            144 |         2.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               14 |            145 |        10.36 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               12 |            145 |        12.08 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               14 |            145 |        10.36 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               13 |            145 |        11.15 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               14 |            145 |        10.36 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               15 |            145 |         9.67 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               41 |            145 |         3.54 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               16 |            145 |         9.06 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               16 |            145 |         9.06 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[127]_i_1__2_n_0                                                                                                                                                           |               41 |            145 |         3.54 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               17 |            145 |         8.53 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               16 |            145 |         9.06 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               34 |            151 |         4.44 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                             | rx_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               34 |            151 |         4.44 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 | rx_test_i/cfo_correction_0/Mixer/dds_top_0/inst/r_axis_tvalid                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               38 |            190 |         5.00 |
|  rx_test_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |             1731 |          11696 |         6.76 |
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


