#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BDUFN08

# Tue Feb 15 20:16:15 2022

#Implementation: platform1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys VHDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4786:7:4786:9|Top entity is set to top.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd'.
VHDL syntax check successful!
File D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)


Process completed successfully.
# Tue Feb 15 20:16:16 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":62:50:62:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":84:50:84:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":107:49:107:61|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":124:87:124:99|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":141:80:141:92|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":159:62:159:74|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":179:76:179:88|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":204:80:204:92|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":225:79:225:91|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":243:33:243:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":260:33:260:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":275:45:275:57|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":292:31:292:43|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":320:54:320:66|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":351:54:351:66|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":387:53:387:65|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":426:53:426:65|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":450:50:450:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":476:50:476:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":497:49:497:61|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":528:33:528:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":553:33:553:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":630:35:630:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":687:35:687:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":770:35:770:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":853:35:853:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":969:35:969:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1073:40:1073:52|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1098:32:1098:44|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1122:32:1122:44|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1159:15:1159:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:94:1162:106|User defined pragma syn_black_box detected

@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" (library work)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v" (library work)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v" (library work)
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1073:11:1073:16|Net op_add is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1074:11:1074:16|Net op_and is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1075:11:1075:18|Net op_andhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1076:11:1076:14|Net op_b is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1077:11:1077:15|Net op_bi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1078:11:1078:15|Net op_be is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1079:11:1079:15|Net op_bg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1080:11:1080:16|Net op_bge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1081:11:1081:17|Net op_bgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1082:11:1082:16|Net op_bgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1083:11:1083:16|Net op_bne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1084:11:1084:17|Net op_call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1085:11:1085:18|Net op_calli is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1086:11:1086:17|Net op_cmpe is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1087:11:1087:17|Net op_cmpg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1088:11:1088:18|Net op_cmpge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1089:11:1089:19|Net op_cmpgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1090:11:1090:18|Net op_cmpgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1091:11:1091:18|Net op_cmpne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1092:11:1092:17|Net op_divu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1093:11:1093:15|Net op_lb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1094:11:1094:16|Net op_lbu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1095:11:1095:15|Net op_lh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1096:11:1096:16|Net op_lhu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1097:11:1097:15|Net op_lw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1098:11:1098:17|Net op_modu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1099:11:1099:16|Net op_mul is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1100:11:1100:16|Net op_nor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1101:11:1101:15|Net op_or is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1102:11:1102:17|Net op_orhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1103:11:1103:18|Net op_raise is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1104:11:1104:17|Net op_rcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1105:11:1105:15|Net op_sb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1106:11:1106:18|Net op_sextb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1107:11:1107:18|Net op_sexth is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1108:11:1108:15|Net op_sh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1109:11:1109:15|Net op_sl is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1110:11:1110:15|Net op_sr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1111:11:1111:16|Net op_sru is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1112:11:1112:16|Net op_sub is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1113:11:1113:15|Net op_sw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1114:11:1114:17|Net op_user is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1115:11:1115:17|Net op_wcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1116:11:1116:17|Net op_xnor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1117:11:1117:16|Net op_xor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1119:11:1119:15|Net arith is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1120:11:1120:17|Net logical is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1121:11:1121:13|Net cmp is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1124:11:1124:13|Net bra is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1125:11:1125:14|Net call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1126:11:1126:15|Net shift is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1127:11:1127:14|Net sext is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1128:11:1128:18|Net multiply is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3179:11:3179:13|Net q_d is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3188:11:3188:13|Net q_m is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":6678:11:6678:13|Net q_d is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":6687:11:6687:13|Net q_m is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8239:11:8239:16|Net op_add is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8240:11:8240:16|Net op_and is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8241:11:8241:18|Net op_andhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8242:11:8242:14|Net op_b is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8243:11:8243:15|Net op_bi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8244:11:8244:15|Net op_be is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8245:11:8245:15|Net op_bg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8246:11:8246:16|Net op_bge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8247:11:8247:17|Net op_bgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8248:11:8248:16|Net op_bgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8249:11:8249:16|Net op_bne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8250:11:8250:17|Net op_call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8251:11:8251:18|Net op_calli is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8252:11:8252:17|Net op_cmpe is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8253:11:8253:17|Net op_cmpg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8254:11:8254:18|Net op_cmpge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8255:11:8255:19|Net op_cmpgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8256:11:8256:18|Net op_cmpgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8257:11:8257:18|Net op_cmpne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8258:11:8258:17|Net op_divu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8259:11:8259:15|Net op_lb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8260:11:8260:16|Net op_lbu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8261:11:8261:15|Net op_lh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8262:11:8262:16|Net op_lhu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8263:11:8263:15|Net op_lw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8264:11:8264:17|Net op_modu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8265:11:8265:16|Net op_mul is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8266:11:8266:16|Net op_nor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8267:11:8267:15|Net op_or is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8268:11:8268:17|Net op_orhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8269:11:8269:18|Net op_raise is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8270:11:8270:17|Net op_rcsr is not declared.

Only the first 100 messages of id 'CG1337' are reported. To see all messages use 'report_messages -log D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synlog\platform1_platform1_compiler.srr -id CG1337' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1337} -count unlimited' in the Tcl shell.
@W: CG289 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":17938:84:17938:89|Specified digits overflow the number's size
@W: CG289 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29637:84:29637:89|Specified digits overflow the number's size
@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":24:7:24:27|Previous declaration of module pmi_distributed_dpram found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33354:7:33354:27|Duplicate module name pmi_distributed_dpram (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33364:53:33364:65|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":278:7:278:16|Previous declaration of module pmi_addsub found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33372:7:33372:16|Duplicate module name pmi_addsub (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33379:35:33379:47|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":295:7:295:16|Previous declaration of module pmi_ram_dp found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33387:7:33387:16|Duplicate module name pmi_ram_dp (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33397:56:33397:68|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":355:7:355:21|Previous declaration of module pmi_ram_dp_true found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33405:7:33405:21|Duplicate module name pmi_ram_dp_true (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33420:56:33420:68|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":430:7:430:16|Previous declaration of module pmi_ram_dq found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33428:7:33428:16|Duplicate module name pmi_ram_dq (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33435:53:33435:65|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":501:7:501:17|Previous declaration of module pmi_fifo_dc found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33443:7:33443:17|Duplicate module name pmi_fifo_dc (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33455:37:33455:49|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":532:7:532:14|Previous declaration of module pmi_fifo found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33463:7:33463:14|Duplicate module name pmi_fifo (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33473:37:33473:49|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Previous declaration of module jtagconn16 found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33648:7:33648:16|Duplicate module name jtagconn16 (using last description encountered)!
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Process completed successfully.
# Tue Feb 15 20:16:16 2022

###########################################################]
###########################################################[
@N:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4786:7:4786:9|Top entity is set to top.
File D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd changed - recompiling
File C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 1993 Standard for file 'D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd'.
VHDL syntax check successful!
File D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd changed - recompiling
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4781:7:4781:9|Synthesizing work.top.top_arch.
@W: CD638 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":7490:11:7490:19|Signal if_d_test is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one.
@W: CD638 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven. Either assign the signal a value or remove the signal declaration.
Running optimization stage 1 on jtagconn16 .......
Finished optimization stage 1 on jtagconn16 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 1 on top_la0 .......
Finished optimization stage 1 on top_la0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Post processing for work.reveal_coretop.one
Running optimization stage 1 on reveal_coretop .......
Finished optimization stage 1 on reveal_coretop (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":6163:7:6163:26|Synthesizing work.fifo_dc_32x32_uniq_0.structure.
Post processing for work.fifo_dc_32x32_uniq_0.structure
Running optimization stage 1 on fifo_dc_32x32_uniq_0 .......
@W: CL167 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":7368:4:7368:16|Input cin of instance full_cmp_ci_a is floating
@W: CL167 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":7283:4:7283:17|Input cin of instance empty_cmp_ci_a is floating
@W: CL167 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":7215:4:7215:13|Input cin of instance r_gctr_cia is floating
@W: CL167 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":7147:4:7147:13|Input cin of instance w_gctr_cia is floating
Finished optimization stage 1 on fifo_dc_32x32_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4948:7:4948:20|Synthesizing work.fpgacfg_uniq_0.fpgacfg_arch.
@W: CD638 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5635:11:5635:29|Signal spi_config_data_rev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5048:7:5048:25|Synthesizing work.mcfg32wm_fsm_uniq_0.mcfg32wm_fsm_arch.
Post processing for work.mcfg32wm_fsm_uniq_0.mcfg32wm_fsm_arch
Running optimization stage 1 on mcfg32wm_fsm_uniq_0 .......
Finished optimization stage 1 on mcfg32wm_fsm_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
Post processing for work.fpgacfg_uniq_0.fpgacfg_arch
Running optimization stage 1 on fpgacfg_uniq_0 .......
@W: CL265 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5932:8:5932:9|Removing unused bit 15 of din_reg_18(15 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to MAJOR_REV_reg(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to BOARD_ID_reg(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5891:8:5891:9|All reachable assignments to COMPILE_REV_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on fpgacfg_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 125MB)
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4847:7:4847:26|Synthesizing work.platform1_vhd_uniq_0.platform1_vhd_a.
Running optimization stage 1 on platform1_uniq_1 .......
Finished optimization stage 1 on platform1_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 125MB)
Post processing for work.platform1_vhd_uniq_0.platform1_vhd_a
Running optimization stage 1 on platform1_vhd_uniq_0 .......
Finished optimization stage 1 on platform1_vhd_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 125MB)
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4823:7:4823:18|Synthesizing work.alive_uniq_0.alive_arch.
Post processing for work.alive_uniq_0.alive_arch
Running optimization stage 1 on alive_uniq_0 .......
Finished optimization stage 1 on alive_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 125MB)
Post processing for work.top.top_arch
Running optimization stage 1 on top .......
@W: CL240 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4809:8:4809:13|Signal FT_WRn is floating; a simulation mismatch is possible.
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 125MB)
Running optimization stage 2 on alive_uniq_0 .......
Finished optimization stage 2 on alive_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 125MB)
Running optimization stage 2 on platform1_uniq_1 .......
Finished optimization stage 2 on platform1_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 125MB)
Running optimization stage 2 on platform1_vhd_uniq_0 .......
Finished optimization stage 2 on platform1_vhd_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 125MB)
Running optimization stage 2 on mcfg32wm_fsm_uniq_0 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5103:8:5103:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 33 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111
   100000
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":5052:8:5052:15|Input port bits 4 to 0 of inst_reg(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on mcfg32wm_fsm_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 125MB)
Running optimization stage 2 on fpgacfg_uniq_0 .......
Finished optimization stage 2 on fpgacfg_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
Running optimization stage 2 on fifo_dc_32x32_uniq_0 .......
Finished optimization stage 2 on fifo_dc_32x32_uniq_0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
Running optimization stage 2 on top_la0 .......
Finished optimization stage 2 on top_la0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
Running optimization stage 2 on jtagconn16 .......
Finished optimization stage 2 on jtagconn16 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
Running optimization stage 2 on reveal_coretop .......
Finished optimization stage 2 on reveal_coretop (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
Running optimization stage 2 on top .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4804:8:4804:13|Input FT_CLK is unused.
@W: CL158 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4805:8:4805:12|Inout FT_BE is unused
@W: CL158 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4806:8:4806:11|Inout FT_D is unused
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4807:8:4807:14|Input FT_RXFn is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4808:8:4808:14|Input FT_TXEn is unused.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 126MB peak: 127MB)


Process completed successfully.
# Tue Feb 15 20:16:19 2022

###########################################################]
@W:| Multiple cells (name:jtagconn16) exist across languages, picking work.jtagconn16, ignoring work.jtagconn16###########################################################[
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":62:50:62:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":84:50:84:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":107:49:107:61|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":124:87:124:99|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":141:80:141:92|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":159:62:159:74|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":179:76:179:88|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":204:80:204:92|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":225:79:225:91|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":243:33:243:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":260:33:260:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":275:45:275:57|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":292:31:292:43|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":320:54:320:66|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":351:54:351:66|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":387:53:387:65|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":426:53:426:65|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":450:50:450:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":476:50:476:62|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":497:49:497:61|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":528:33:528:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":553:33:553:45|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":630:35:630:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":687:35:687:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":770:35:770:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":853:35:853:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":969:35:969:47|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1073:40:1073:52|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1098:32:1098:44|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1122:32:1122:44|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1159:15:1159:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:94:1162:106|User defined pragma syn_black_box detected

@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" (library work)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v" (library work)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v" (library work)
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1073:11:1073:16|Net op_add is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1074:11:1074:16|Net op_and is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1075:11:1075:18|Net op_andhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1076:11:1076:14|Net op_b is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1077:11:1077:15|Net op_bi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1078:11:1078:15|Net op_be is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1079:11:1079:15|Net op_bg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1080:11:1080:16|Net op_bge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1081:11:1081:17|Net op_bgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1082:11:1082:16|Net op_bgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1083:11:1083:16|Net op_bne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1084:11:1084:17|Net op_call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1085:11:1085:18|Net op_calli is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1086:11:1086:17|Net op_cmpe is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1087:11:1087:17|Net op_cmpg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1088:11:1088:18|Net op_cmpge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1089:11:1089:19|Net op_cmpgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1090:11:1090:18|Net op_cmpgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1091:11:1091:18|Net op_cmpne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1092:11:1092:17|Net op_divu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1093:11:1093:15|Net op_lb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1094:11:1094:16|Net op_lbu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1095:11:1095:15|Net op_lh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1096:11:1096:16|Net op_lhu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1097:11:1097:15|Net op_lw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1098:11:1098:17|Net op_modu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1099:11:1099:16|Net op_mul is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1100:11:1100:16|Net op_nor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1101:11:1101:15|Net op_or is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1102:11:1102:17|Net op_orhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1103:11:1103:18|Net op_raise is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1104:11:1104:17|Net op_rcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1105:11:1105:15|Net op_sb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1106:11:1106:18|Net op_sextb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1107:11:1107:18|Net op_sexth is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1108:11:1108:15|Net op_sh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1109:11:1109:15|Net op_sl is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1110:11:1110:15|Net op_sr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1111:11:1111:16|Net op_sru is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1112:11:1112:16|Net op_sub is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1113:11:1113:15|Net op_sw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1114:11:1114:17|Net op_user is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1115:11:1115:17|Net op_wcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1116:11:1116:17|Net op_xnor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1117:11:1117:16|Net op_xor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1119:11:1119:15|Net arith is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1120:11:1120:17|Net logical is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1121:11:1121:13|Net cmp is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1124:11:1124:13|Net bra is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1125:11:1125:14|Net call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1126:11:1126:15|Net shift is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1127:11:1127:14|Net sext is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1128:11:1128:18|Net multiply is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3179:11:3179:13|Net q_d is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3188:11:3188:13|Net q_m is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":6678:11:6678:13|Net q_d is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":6687:11:6687:13|Net q_m is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8239:11:8239:16|Net op_add is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8240:11:8240:16|Net op_and is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8241:11:8241:18|Net op_andhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8242:11:8242:14|Net op_b is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8243:11:8243:15|Net op_bi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8244:11:8244:15|Net op_be is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8245:11:8245:15|Net op_bg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8246:11:8246:16|Net op_bge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8247:11:8247:17|Net op_bgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8248:11:8248:16|Net op_bgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8249:11:8249:16|Net op_bne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8250:11:8250:17|Net op_call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8251:11:8251:18|Net op_calli is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8252:11:8252:17|Net op_cmpe is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8253:11:8253:17|Net op_cmpg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8254:11:8254:18|Net op_cmpge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8255:11:8255:19|Net op_cmpgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8256:11:8256:18|Net op_cmpgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8257:11:8257:18|Net op_cmpne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8258:11:8258:17|Net op_divu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8259:11:8259:15|Net op_lb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8260:11:8260:16|Net op_lbu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8261:11:8261:15|Net op_lh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8262:11:8262:16|Net op_lhu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8263:11:8263:15|Net op_lw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8264:11:8264:17|Net op_modu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8265:11:8265:16|Net op_mul is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8266:11:8266:16|Net op_nor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8267:11:8267:15|Net op_or is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8268:11:8268:17|Net op_orhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8269:11:8269:18|Net op_raise is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":8270:11:8270:17|Net op_rcsr is not declared.

Only the first 100 messages of id 'CG1337' are reported. To see all messages use 'report_messages -log D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synlog\platform1_platform1_compiler.srr -id CG1337' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1337} -count unlimited' in the Tcl shell.
@W: CG289 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":17938:84:17938:89|Specified digits overflow the number's size
@W: CG289 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29637:84:29637:89|Specified digits overflow the number's size
@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":24:7:24:27|Previous declaration of module pmi_distributed_dpram found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33354:7:33354:27|Duplicate module name pmi_distributed_dpram (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33364:53:33364:65|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":278:7:278:16|Previous declaration of module pmi_addsub found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33372:7:33372:16|Duplicate module name pmi_addsub (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33379:35:33379:47|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":295:7:295:16|Previous declaration of module pmi_ram_dp found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33387:7:33387:16|Duplicate module name pmi_ram_dp (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33397:56:33397:68|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":355:7:355:21|Previous declaration of module pmi_ram_dp_true found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33405:7:33405:21|Duplicate module name pmi_ram_dp_true (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33420:56:33420:68|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":430:7:430:16|Previous declaration of module pmi_ram_dq found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33428:7:33428:16|Duplicate module name pmi_ram_dq (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33435:53:33435:65|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":501:7:501:17|Previous declaration of module pmi_fifo_dc found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33443:7:33443:17|Duplicate module name pmi_fifo_dc (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33455:37:33455:49|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":532:7:532:14|Previous declaration of module pmi_fifo found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33463:7:33463:14|Duplicate module name pmi_fifo (using last description encountered)!
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33473:37:33473:49|User defined pragma syn_black_box detected

@N: CG1222 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Previous declaration of module jtagconn16 found
@W: CG275 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33648:7:33648:16|Duplicate module name jtagconn16 (using last description encountered)!
Verilog syntax check successful!
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3976:7:3976:21|Synthesizing module arbiter2_uniq_1 in library work.

	MAX_DAT_WIDTH=32'b00000000000000000000000000100000
	WBS_DAT_WIDTH=32'b00000000000000000000000000100000
	WBM0_DAT_WIDTH=32'b00000000000000000000000000100000
	WBM1_DAT_WIDTH=32'b00000000000000000000000000100000
   Generated name = arbiter2_uniq_1_32s_32s_32s_32s
Running optimization stage 1 on arbiter2_uniq_1_32s_32s_32s_32s .......
Finished optimization stage 1 on arbiter2_uniq_1_32s_32s_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32232:7:32232:21|Synthesizing module lm32_ram_uniq_1 in library work.

	data_width=32'b00000000000000000000000000100000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_1_32s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_1_32s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32275:4:32275:9|Found RAM \genblk1.mem, depth=2048, width=32
Finished optimization stage 1 on lm32_ram_uniq_1_32s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32398:7:32398:21|Synthesizing module lm32_ram_uniq_2 in library work.

	data_width=32'b00000000000000000000000000000100
	address_width=32'b00000000000000000000000000001001
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_2_4s_9s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_2_4s_9s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32441:4:32441:9|Found RAM \genblk1.mem, depth=512, width=4
Finished optimization stage 1 on lm32_ram_uniq_2_4s_9s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1334:7:1334:24|Synthesizing module lm32_icache_uniq_1 in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000001111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_set_width=32'b00000000000000000000000000001001
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
	addr_set_lsb=32'b00000000000000000000000000000100
	addr_set_msb=32'b00000000000000000000000000001100
	addr_tag_lsb=32'b00000000000000000000000000001101
	addr_tag_msb=32'b00000000000000000000000000001111
	addr_tag_width=32'b00000000000000000000000000000011
   Generated name = lm32_icache_uniq_1_Z1_layer1
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1404:32:1404:48|Object refill_way_select is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on lm32_icache_uniq_1_Z1_layer1 .......
Finished optimization stage 1 on lm32_icache_uniq_1_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1759:7:1759:34|Synthesizing module lm32_instruction_unit_uniq_1 in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000001111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
   Generated name = lm32_instruction_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s
@N: CG793 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2093:36:2093:43|Ignoring system task $display
Running optimization stage 1 on lm32_instruction_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s .......
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Optimizing register bit i_adr_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Optimizing register bit i_adr_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Optimizing register bit i_cti_o[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Optimizing register bit i_lock_o to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Pruning register bits 1 to 0 of i_adr_o[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Pruning unused register i_lock_o. Make sure that there are no unused intermediate registers.
@W: CL260 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Pruning register bit 1 of i_cti_o[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on lm32_instruction_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":897:7:897:25|Synthesizing module lm32_decoder_uniq_1 in library work.
Running optimization stage 1 on lm32_decoder_uniq_1 .......
Finished optimization stage 1 on lm32_decoder_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32564:7:32564:21|Synthesizing module lm32_ram_uniq_3 in library work.

	data_width=32'b00000000000000000000000000001000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_3_8s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_3_8s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32607:4:32607:9|Found RAM \genblk1.mem, depth=2048, width=8
Finished optimization stage 1 on lm32_ram_uniq_3_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32730:7:32730:21|Synthesizing module lm32_ram_uniq_4 in library work.

	data_width=32'b00000000000000000000000000001000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_4_8s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_4_8s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Found RAM \genblk1.mem, depth=2048, width=8
Finished optimization stage 1 on lm32_ram_uniq_4_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32896:7:32896:21|Synthesizing module lm32_ram_uniq_5 in library work.

	data_width=32'b00000000000000000000000000001000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_5_8s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_5_8s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Found RAM \genblk1.mem, depth=2048, width=8
Finished optimization stage 1 on lm32_ram_uniq_5_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33062:7:33062:21|Synthesizing module lm32_ram_uniq_6 in library work.

	data_width=32'b00000000000000000000000000001000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_6_8s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_6_8s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Found RAM \genblk1.mem, depth=2048, width=8
Finished optimization stage 1 on lm32_ram_uniq_6_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 117MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33228:7:33228:21|Synthesizing module lm32_ram_uniq_7 in library work.

	data_width=32'b00000000000000000000000000000100
	address_width=32'b00000000000000000000000000001001
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_uniq_7_4s_9s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_uniq_7_4s_9s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33271:4:33271:9|Found RAM \genblk1.mem, depth=512, width=4
Finished optimization stage 1 on lm32_ram_uniq_7_4s_9s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 117MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23237:7:23237:24|Synthesizing module lm32_dcache_uniq_1 in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000001111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_set_width=32'b00000000000000000000000000001001
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
	addr_set_lsb=32'b00000000000000000000000000000100
	addr_set_msb=32'b00000000000000000000000000001100
	addr_tag_lsb=32'b00000000000000000000000000001101
	addr_tag_msb=32'b00000000000000000000000000001111
	addr_tag_width=32'b00000000000000000000000000000011
   Generated name = lm32_dcache_uniq_1_Z2_layer1
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23313:32:23313:48|Object refill_way_select is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on lm32_dcache_uniq_1_Z2_layer1 .......
Finished optimization stage 1 on lm32_dcache_uniq_1_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":344:7:344:33|Synthesizing module lm32_load_store_unit_uniq_1 in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000001111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
   Generated name = lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s
Running optimization stage 1 on lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s .......
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Optimizing register bit d_cti_o[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Optimizing register bit d_lock_o to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Pruning register bit 1 of d_cti_o[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Pruning unused register d_lock_o. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33372:7:33372:16|Synthesizing module pmi_addsub in library work.

	pmi_data_width=32'b00000000000000000000000000100000
	pmi_result_width=32'b00000000000000000000000000100000
	pmi_sign=24'b011011110110011001100110
	pmi_family=40'b0100010101000011010100000011010101010101
	module_type=80'b01110000011011010110100101011111011000010110010001100100011100110111010101100010
   Generated name = pmi_addsub_32s_32s_off_ECP5U_pmi_addsub
Running optimization stage 1 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub .......
Finished optimization stage 1 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23865:7:23865:24|Synthesizing module lm32_addsub_uniq_1 in library work.
Running optimization stage 1 on lm32_addsub_uniq_1 .......
Finished optimization stage 1 on lm32_addsub_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23701:7:23701:23|Synthesizing module lm32_adder_uniq_1 in library work.
Running optimization stage 1 on lm32_adder_uniq_1 .......
Finished optimization stage 1 on lm32_adder_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24007:7:24007:26|Synthesizing module lm32_logic_op_uniq_1 in library work.
Running optimization stage 1 on lm32_logic_op_uniq_1 .......
Finished optimization stage 1 on lm32_logic_op_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24143:7:24143:25|Synthesizing module lm32_shifter_uniq_1 in library work.
Running optimization stage 1 on lm32_shifter_uniq_1 .......
Finished optimization stage 1 on lm32_shifter_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24327:7:24327:28|Synthesizing module lm32_multiplier_uniq_1 in library work.
Running optimization stage 1 on lm32_multiplier_uniq_1 .......
Finished optimization stage 1 on lm32_multiplier_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24484:7:24484:31|Synthesizing module lm32_mc_arithmetic_uniq_1 in library work.
Running optimization stage 1 on lm32_mc_arithmetic_uniq_1 .......
Finished optimization stage 1 on lm32_mc_arithmetic_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24712:7:24712:27|Synthesizing module lm32_interrupt_uniq_1 in library work.
Running optimization stage 1 on lm32_interrupt_uniq_1 .......
Finished optimization stage 1 on lm32_interrupt_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24951:7:24951:22|Synthesizing module lm32_jtag_uniq_1 in library work.
Running optimization stage 1 on lm32_jtag_uniq_1 .......
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25044:4:25044:9|Pruning unused register command[3:0]. Make sure that there are no unused intermediate registers.
@W: CL113 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25044:4:25044:9|Feedback mux created for signal state[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25044:4:25044:9|All reachable assignments to state[3:0] assign 0, register removed by optimization
Finished optimization stage 1 on lm32_jtag_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25238:7:25238:23|Synthesizing module lm32_debug_uniq_1 in library work.

	breakpoints=32'b00000000000000000000000000000000
	watchpoints=32'b00000000000000000000000000000000
   Generated name = lm32_debug_uniq_1_0s_0
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25270:31:25270:40|Removing wire bp_match_n, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25273:25:25273:34|Removing wire wp_match_n, as there is no assignment to it.
Running optimization stage 1 on lm32_debug_uniq_1_0s_0 .......
Finished optimization stage 1 on lm32_debug_uniq_1_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2286:7:2286:21|Synthesizing module lm32_cpu_uniq_1 in library work.
Running optimization stage 1 on lm32_cpu_uniq_1 .......
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Pruning unused register x_result_sel_logic_x. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Pruning unused register eret_m. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Pruning unused register bret_m. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on lm32_cpu_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":866:7:866:12|Synthesizing module DP16KD in library work.
Running optimization stage 1 on DP16KD .......
Finished optimization stage 1 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25637:7:25637:29|Synthesizing module lm32_monitor_ram_uniq_1 in library work.
Running optimization stage 1 on lm32_monitor_ram_uniq_1 .......
Finished optimization stage 1 on lm32_monitor_ram_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25474:7:25474:25|Synthesizing module lm32_monitor_uniq_1 in library work.
Running optimization stage 1 on lm32_monitor_uniq_1 .......
@A: CL282 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25534:4:25534:9|Feedback mux created for signal write_data[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on lm32_monitor_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33648:7:33648:16|Synthesizing module jtagconn16 in library work.
@W: CG146 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33648:7:33648:16|Creating black box for empty module jtagconn16

@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26365:7:26365:18|Synthesizing module TYPEA_uniq_1 in library work.
Running optimization stage 1 on TYPEA_uniq_1 .......
Finished optimization stage 1 on TYPEA_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26469:7:26469:18|Synthesizing module TYPEA_uniq_2 in library work.
Running optimization stage 1 on TYPEA_uniq_2 .......
Finished optimization stage 1 on TYPEA_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26573:7:26573:18|Synthesizing module TYPEA_uniq_3 in library work.
Running optimization stage 1 on TYPEA_uniq_3 .......
Finished optimization stage 1 on TYPEA_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26677:7:26677:18|Synthesizing module TYPEA_uniq_4 in library work.
Running optimization stage 1 on TYPEA_uniq_4 .......
Finished optimization stage 1 on TYPEA_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26781:7:26781:18|Synthesizing module TYPEA_uniq_5 in library work.
Running optimization stage 1 on TYPEA_uniq_5 .......
Finished optimization stage 1 on TYPEA_uniq_5 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26885:7:26885:18|Synthesizing module TYPEA_uniq_6 in library work.
Running optimization stage 1 on TYPEA_uniq_6 .......
Finished optimization stage 1 on TYPEA_uniq_6 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26989:7:26989:18|Synthesizing module TYPEA_uniq_7 in library work.
Running optimization stage 1 on TYPEA_uniq_7 .......
Finished optimization stage 1 on TYPEA_uniq_7 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27093:7:27093:18|Synthesizing module TYPEA_uniq_8 in library work.
Running optimization stage 1 on TYPEA_uniq_8 .......
Finished optimization stage 1 on TYPEA_uniq_8 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27197:7:27197:18|Synthesizing module TYPEA_uniq_9 in library work.
Running optimization stage 1 on TYPEA_uniq_9 .......
Finished optimization stage 1 on TYPEA_uniq_9 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27301:7:27301:19|Synthesizing module TYPEA_uniq_10 in library work.
Running optimization stage 1 on TYPEA_uniq_10 .......
Finished optimization stage 1 on TYPEA_uniq_10 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27405:7:27405:19|Synthesizing module TYPEA_uniq_11 in library work.
Running optimization stage 1 on TYPEA_uniq_11 .......
Finished optimization stage 1 on TYPEA_uniq_11 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26165:7:26165:22|Synthesizing module jtag_lm32_uniq_1 in library work.
Running optimization stage 1 on jtag_lm32_uniq_1 .......
Finished optimization stage 1 on jtag_lm32_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26057:29:26057:45|Synthesizing module jtag_cores_uniq_1 in library work.
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26105:30:26105:30|Input CONTROL_DATAN on instance jtag_lm32_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on jtag_cores_uniq_1 .......
Finished optimization stage 1 on jtag_cores_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3678:7:3678:21|Synthesizing module lm32_top_uniq_1 in library work.
Running optimization stage 1 on lm32_top_uniq_1 .......
Finished optimization stage 1 on lm32_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":55:7:55:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31080:7:31080:17|Synthesizing module tpio_uniq_1 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31101:8:31101:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31102:8:31102:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31103:8:31103:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31104:8:31104:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31203:7:31203:17|Synthesizing module tpio_uniq_2 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31224:8:31224:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31225:8:31225:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31226:8:31226:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31227:8:31227:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31326:7:31326:17|Synthesizing module tpio_uniq_3 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31347:8:31347:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31348:8:31348:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31349:8:31349:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31350:8:31350:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31449:7:31449:17|Synthesizing module tpio_uniq_4 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31470:8:31470:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31471:8:31471:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31472:8:31472:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31473:8:31473:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31572:7:31572:17|Synthesizing module tpio_uniq_5 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31593:8:31593:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31594:8:31594:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31595:8:31595:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31596:8:31596:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31695:7:31695:17|Synthesizing module tpio_uniq_6 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31716:8:31716:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31717:8:31717:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31718:8:31718:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31719:8:31719:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31818:7:31818:17|Synthesizing module tpio_uniq_7 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31839:8:31839:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31840:8:31840:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31841:8:31841:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31842:8:31842:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31941:7:31941:17|Synthesizing module tpio_uniq_8 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31962:8:31962:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31963:8:31963:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31964:8:31964:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31965:8:31965:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27627:7:27627:17|Synthesizing module gpio_uniq_1 in library work.

	GPIO_WB_DAT_WIDTH=32'b00000000000000000000000000100000
	GPIO_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001000
	INPUT_WIDTH=32'b00000000000000000000000000000001
	OUTPUT_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	INPUT_PORTS_ONLY=32'b00000000000000000000000000000000
	OUTPUT_PORTS_ONLY=32'b00000000000000000000000000000001
	BOTH_INPUT_AND_OUTPUT=32'b00000000000000000000000000000000
	TRISTATE_PORTS=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = gpio_uniq_1_Z3_layer1
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27650:34:27650:45|Removing wire PIO_BOTH_OUT, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27659:31:27659:39|Object PIO_DATAO is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27660:30:27660:38|Object PIO_DATAI is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27664:9:27664:24|Removing wire PIO_DATA_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27664:27:27664:42|Removing wire PIO_DATA_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27664:45:27664:60|Removing wire PIO_DATA_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27664:63:27664:78|Removing wire PIO_DATA_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27666:9:27666:23|Removing wire PIO_TRI_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27666:26:27666:40|Removing wire PIO_TRI_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27666:43:27666:57|Removing wire PIO_TRI_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27666:60:27666:74|Removing wire PIO_TRI_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27668:9:27668:24|Removing wire IRQ_MASK_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27668:27:27668:42|Removing wire IRQ_MASK_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27668:45:27668:60|Removing wire IRQ_MASK_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27668:63:27668:78|Removing wire IRQ_MASK_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27670:9:27670:24|Removing wire EDGE_CAP_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27670:27:27670:42|Removing wire EDGE_CAP_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27670:45:27670:60|Removing wire EDGE_CAP_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27670:63:27670:78|Removing wire EDGE_CAP_WR_EN_3, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27676:29:27676:36|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27677:30:27677:42|Object IRQ_MASK_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27678:29:27678:36|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27679:30:27679:42|Object IRQ_TEMP_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27680:29:27680:40|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27681:30:27681:46|Object EDGE_CAPTURE_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27682:29:27682:40|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27683:30:27683:46|Object PIO_DATA_DLY_BOTH is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on gpio_uniq_1_Z3_layer1 .......
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27650:34:27650:45|*Output PIO_BOTH_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on gpio_uniq_1_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33387:7:33387:16|Synthesizing module pmi_ram_dp in library work.

	pmi_wr_addr_depth=32'b00000000000000000010000000000000
	pmi_wr_addr_width=32'b00000000000000000000000000001101
	pmi_wr_data_width=32'b00000000000000000000000000100000
	pmi_rd_addr_depth=32'b00000000000000000010000000000000
	pmi_rd_addr_width=32'b00000000000000000000000000001101
	pmi_rd_data_width=32'b00000000000000000000000000100000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_gsr=48'b011001010110111001100001011000100110110001100101
	pmi_resetmode=32'b01110011011110010110111001100011
	pmi_optimization=40'b0111001101110000011001010110010101100100
	pmi_init_file=32'b01101110011011110110111001100101
	pmi_init_file_format=24'b011010000110010101111000
	pmi_family=40'b0100010101000011010100000011010101010101
	module_type=80'b01110000011011010110100101011111011100100110000101101101010111110110010001110000
   Generated name = pmi_ram_dp_Z4_layer1
Running optimization stage 1 on pmi_ram_dp_Z4_layer1 .......
Finished optimization stage 1 on pmi_ram_dp_Z4_layer1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28374:7:28374:24|Synthesizing module wb_ebr_ctrl_uniq_1 in library work.

	SIZE=32'b00000000000000001000000000000000
	EBR_WB_DAT_WIDTH=32'b00000000000000000000000000100000
	INIT_FILE_FORMAT=24'b011010000110010101111000
	INIT_FILE_NAME=32'b01101110011011110110111001100101
	lat_family=40'b0100010101000011010100000011010101010101
	UDLY=32'b00000000000000000000000000000001
	EBR_WB_ADR_WIDTH=32'b00000000000000000000000000001101
	EBR_ADDR_DEPTH=32'b00000000000000000010000000000000
	ST_IDLE=3'b000
	ST_BURST=3'b001
	ST_END=3'b010
	ST_SUBRD=3'b100
	ST_SUB=3'b101
	ST_SUBWR=3'b110
   Generated name = wb_ebr_ctrl_uniq_1_Z5_layer1
Running optimization stage 1 on wb_ebr_ctrl_uniq_1_Z5_layer1 .......
Finished optimization stage 1 on wb_ebr_ctrl_uniq_1_Z5_layer1 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32064:7:32064:17|Synthesizing module tpio_uniq_9 in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32085:8:32085:15|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32086:8:32086:15|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32087:8:32087:19|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32088:8:32088:19|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28146:7:28146:17|Synthesizing module gpio_uniq_2 in library work.

	GPIO_WB_DAT_WIDTH=32'b00000000000000000000000000100000
	GPIO_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000001
	INPUT_WIDTH=32'b00000000000000000000000000000001
	OUTPUT_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	INPUT_PORTS_ONLY=32'b00000000000000000000000000000000
	OUTPUT_PORTS_ONLY=32'b00000000000000000000000000000000
	BOTH_INPUT_AND_OUTPUT=32'b00000000000000000000000000000001
	TRISTATE_PORTS=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = gpio_uniq_2_Z6_layer1
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28168:32:28168:38|Removing wire PIO_OUT, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28183:9:28183:24|Removing wire PIO_DATA_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28183:27:28183:42|Removing wire PIO_DATA_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28183:45:28183:60|Removing wire PIO_DATA_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28183:63:28183:78|Removing wire PIO_DATA_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28185:9:28185:23|Removing wire PIO_TRI_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28185:26:28185:40|Removing wire PIO_TRI_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28185:43:28185:57|Removing wire PIO_TRI_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28185:60:28185:74|Removing wire PIO_TRI_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28187:9:28187:24|Removing wire IRQ_MASK_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28187:27:28187:42|Removing wire IRQ_MASK_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28187:45:28187:60|Removing wire IRQ_MASK_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28187:63:28187:78|Removing wire IRQ_MASK_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28189:9:28189:24|Removing wire EDGE_CAP_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28189:27:28189:42|Removing wire EDGE_CAP_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28189:45:28189:60|Removing wire EDGE_CAP_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28189:63:28189:78|Removing wire EDGE_CAP_WR_EN_3, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28194:29:28194:36|Object PIO_DATA is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28195:29:28195:36|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28196:30:28196:42|Object IRQ_MASK_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28197:29:28197:36|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28198:30:28198:42|Object IRQ_TEMP_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28199:29:28199:40|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28200:30:28200:46|Object EDGE_CAPTURE_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28201:29:28201:40|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28202:30:28202:46|Object PIO_DATA_DLY_BOTH is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on gpio_uniq_2_Z6_layer1 .......
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28168:32:28168:38|*Output PIO_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on gpio_uniq_2_Z6_layer1 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28718:7:28718:23|Synthesizing module wb_reg_dev_uniq_1 in library work.

	CLK_MHZ=72'b001101000011100000101110001100000011000000110000001100000011000000110000
	reg_08_int_val=32'b00010010001101001010101111001101
	CLK_MHZ_INT_VALUE=32'b00000000000000000000000000110000
   Generated name = wb_reg_dev_uniq_1_48.000000_305441741_48s
Running optimization stage 1 on wb_reg_dev_uniq_1_48.000000_305441741_48s .......
Finished optimization stage 1 on wb_reg_dev_uniq_1_48.000000_305441741_48s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28667:7:28667:21|Synthesizing module Reg_Comp_uniq_1 in library work.

	reg_08_int_val=32'b00010010001101001010101111001101
	CLK_MHZ=72'b001101000011100000101110001100000011000000110000001100000011000000110000
   Generated name = Reg_Comp_uniq_1_305441741_48.000000
Running optimization stage 1 on Reg_Comp_uniq_1_305441741_48.000000 .......
Finished optimization stage 1 on Reg_Comp_uniq_1_305441741_48.000000 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28974:7:28974:16|Synthesizing module spi_uniq_1 in library work.

	SHIFT_DIRECTION=32'b00000000000000000000000000000000
	CLOCK_PHASE=32'b00000000000000000000000000000000
	CLOCK_POLARITY=32'b00000000000000000000000000000000
	CLOCK_SEL=32'b00000000000000000000000000000111
	MASTER=32'b00000000000000000000000000000001
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	DATA_LENGTH=32'b00000000000000000000000000100000
	DELAY_TIME=32'b00000000000000000000000000000010
	CLKCNT_WIDTH=32'b00000000000000000000000000010000
	INTERVAL_LENGTH=32'b00000000000000000000000000000010
	UDLY=32'b00000000000000000000000000000001
	ST_IDLE=3'b000
	ST_LOAD=3'b001
	ST_WAIT=3'b010
	ST_TRANS=3'b011
	ST_TURNAROUND=3'b100
	ST_INTERVAL=3'b101
   Generated name = spi_uniq_1_Z7_layer1
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29023:8:29023:17|Object MISO_SLAVE is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on spi_uniq_1_Z7_layer1 .......
@W: CL118 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29258:12:29258:15|Latch generated from always block for signal \genblk1.n_status[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29338:4:29338:9|Optimizing register bit tx_shift_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29338:4:29338:9|Pruning register bit 0 of tx_shift_data[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on spi_uniq_1_Z7_layer1 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29525:7:29525:24|Synthesizing module wb_fifo_dev_uniq_1 in library work.

	reg_16_int_val=32'b00010010001101001010101111001101
   Generated name = wb_fifo_dev_uniq_1_305441741
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29608:15:29608:20|Object reg_04 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29609:15:29609:20|Object reg_08 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on wb_fifo_dev_uniq_1_305441741 .......
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 2 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 3 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 4 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 5 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 6 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 7 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 8 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 9 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 10 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 11 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 12 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 13 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 14 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 15 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 16 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 17 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 18 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 19 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 20 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 21 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 22 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 23 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 24 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 25 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 26 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 27 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 28 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 29 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 30 of status_reg[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29690:4:29690:9|All reachable assignments to bit 31 of status_reg[31:0] assign 0, register removed by optimization.
Finished optimization stage 1 on wb_fifo_dev_uniq_1_305441741 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29461:7:29461:22|Synthesizing module FIFO_Comp_uniq_1 in library work.

	reg_16_int_val=32'b00010010001101001010101111001101
   Generated name = FIFO_Comp_uniq_1_305441741
Running optimization stage 1 on FIFO_Comp_uniq_1_305441741 .......
Finished optimization stage 1 on FIFO_Comp_uniq_1_305441741 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29961:7:29961:20|Synthesizing module intface_uniq_1 in library work.

	CLK_IN_MHZ=72'b001101000011100000101110001100000011000000110000001100000011000000110000
	UART_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	BAUD_RATE=32'b00000000000000011100001000000000
	FIFO=32'b00000000000000000000000000000000
	LCR_DATA_BITS=32'b00000000000000000000000000001000
	LCR_STOP_BITS=32'b00000000000000000000000000000001
	LCR_PARITY_ENABLE=32'b00000000000000000000000000000000
	LCR_PARITY_ODD=32'b00000000000000000000000000000000
	LCR_PARITY_STICK=32'b00000000000000000000000000000000
	LCR_SET_BREAK=32'b00000000000000000000000000000000
	STDOUT_SIM=32'b00000000000000000000000000000000
	STDOUT_SIMFAST=32'b00000000000000000000000000000000
	A_RBR=4'b0000
	A_THR=4'b0000
	A_IER=4'b0001
	A_IIR=4'b0010
	A_LCR=4'b0011
	A_LSR=4'b0101
	A_DIV=3'b100
	idle=3'b000
	int0=3'b001
	int1=3'b010
	int2=3'b011
	int3=3'b100
   Generated name = intface_uniq_1_Z8_layer1
@W: CG813 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30047:31:30047:69|Rounding real from 416.666667 to 417 (simulation mismatch possible)
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30000:11:30000:24|Removing wire fifo_empty_thr, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30001:11:30001:23|Removing wire fifo_full_thr, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30012:37:30012:44|Removing wire thr_fifo, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30028:8:30028:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30031:8:30031:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30031:16:30031:21|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30031:24:30031:29|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30036:9:30036:28|Removing wire fifo_almost_full_thr, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30037:9:30037:29|Removing wire fifo_almost_empty_thr, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30038:15:30038:26|Removing wire fifo_din_thr, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30039:8:30039:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30040:8:30040:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30041:9:30041:25|Removing wire fifo_wr_pulse_thr, as there is no assignment to it.
Running optimization stage 1 on intface_uniq_1_Z8_layer1 .......
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30000:11:30000:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30001:11:30001:23|*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on intface_uniq_1_Z8_layer1 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30238:7:30238:19|Synthesizing module rxcver_uniq_1 in library work.

	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	idle=3'b000
	shift=3'b001
	parity=3'b010
	stop=3'b011
	idle1=3'b100
	lat_family=40'b0100010101000011010100000011010101010101
   Generated name = rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30255:17:30255:24|Removing wire rbr_fifo, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30262:11:30262:20|Removing wire fifo_empty, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30263:11:30263:26|Removing wire fifo_almost_full, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30271:14:30271:18|Object count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30283:8:30283:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30285:15:30285:28|Removing wire rbr_fifo_error, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30296:9:30296:17|Removing wire fifo_full, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30299:9:30299:25|Removing wire fifo_almost_empty, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30300:15:30300:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30301:8:30301:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30302:8:30302:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30303:9:30303:21|Removing wire fifo_wr_pulse, as there is no assignment to it.
Running optimization stage 1 on rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U .......
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30255:17:30255:24|*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30262:11:30262:20|*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30263:11:30263:26|*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL177 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30533:4:30533:9|Sharing sequential element sin_d0_delay and merging sin_d1. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30725:7:30725:19|Synthesizing module txmitt_uniq_1 in library work.

	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	start=3'b000
	shift=3'b001
	parity=3'b010
	stop_1bit=3'b011
	stop_2bit=3'b100
	stop_halfbit=3'b101
	start1=3'b110
   Generated name = txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30756:8:30756:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30761:8:30761:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30762:8:30762:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30764:14:30764:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30765:8:30765:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30766:8:30766:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30767:8:30767:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6 .......
Finished optimization stage 1 on txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29806:7:29806:22|Synthesizing module uart_core_uniq_1 in library work.

	CLK_IN_MHZ=72'b001101000011100000101110001100000011000000110000001100000011000000110000
	UART_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	BAUD_RATE=32'b00000000000000011100001000000000
	FIFO=32'b00000000000000000000000000000000
	LCR_DATA_BITS=32'b00000000000000000000000000001000
	LCR_STOP_BITS=32'b00000000000000000000000000000001
	LCR_PARITY_ENABLE=32'b00000000000000000000000000000000
	LCR_PARITY_ODD=32'b00000000000000000000000000000000
	LCR_PARITY_STICK=32'b00000000000000000000000000000000
	LCR_SET_BREAK=32'b00000000000000000000000000000000
	STDOUT_SIM=32'b00000000000000000000000000000000
	STDOUT_SIMFAST=32'b00000000000000000000000000000000
   Generated name = uart_core_uniq_1_Z9_layer1
Running optimization stage 1 on uart_core_uniq_1_Z9_layer1 .......
Finished optimization stage 1 on uart_core_uniq_1_Z9_layer1 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4293:7:4293:22|Synthesizing module platform1_uniq_1 in library work.
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4535:32:4535:34|Input PIO_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4535:32:4535:34|Input PIO_BOTH_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4598:32:4598:35|Input PIO_IN on instance GPIO is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4656:33:4656:35|Input MOSI_SLAVE on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4656:33:4656:35|Input SS_N_SLAVE on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4656:33:4656:35|Input SCLK_SLAVE on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4311:9:4311:20|Removing wire SHAREDBUS_en, as there is no assignment to it.
Running optimization stage 1 on platform1_uniq_1 .......
Finished optimization stage 1 on platform1_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 143MB)
Running optimization stage 1 on rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s .......
Finished optimization stage 1 on rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on rvl_decode_5s_1s .......
Finished optimization stage 1 on rvl_decode_5s_1s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Finished optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on pmi_ram_dp_Z11_layer1 .......
Finished optimization stage 1 on pmi_ram_dp_Z11_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on rvl_te_Z10_layer1 .......
Finished optimization stage 1 on rvl_te_Z10_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on rvl_tcnt_1s_3s_1_0s .......
Finished optimization stage 1 on rvl_tcnt_1s_3s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":11:7:11:18|Synthesizing module top_la0_trig in library work.
Running optimization stage 1 on top_la0_trig .......
Finished optimization stage 1 on top_la0_trig (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on pmi_ram_dp_Z13_layer1 .......
Finished optimization stage 1 on pmi_ram_dp_Z13_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 1 on rvl_tm_Z12_layer1 .......
Finished optimization stage 1 on rvl_tm_Z12_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":12:7:12:13|Synthesizing module top_la0 in library work.
Running optimization stage 1 on top_la0 .......
Finished optimization stage 1 on top_la0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 2 on top_la0 .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":59:7:59:13|Input reset_n is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":74:7:74:16|Input trigger_en is unused.
Finished optimization stage 2 on top_la0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 2 on pmi_ram_dp_Z13_layer1 .......
Finished optimization stage 2 on pmi_ram_dp_Z13_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 143MB)
Running optimization stage 2 on rvl_tm_Z12_layer1 .......
Finished optimization stage 2 on rvl_tm_Z12_layer1 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on top_la0_trig .......
Finished optimization stage 2 on top_la0_trig (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on rvl_tcnt_1s_3s_1_0s .......
Finished optimization stage 2 on rvl_tcnt_1s_3s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on pmi_ram_dp_Z11_layer1 .......
Finished optimization stage 2 on pmi_ram_dp_Z11_layer1 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on rvl_te_Z10_layer1 .......
Finished optimization stage 2 on rvl_te_Z10_layer1 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Finished optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on rvl_decode_5s_1s .......
Finished optimization stage 2 on rvl_decode_5s_1s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 143MB)
Running optimization stage 2 on rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s .......
Finished optimization stage 2 on rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 171MB)
Running optimization stage 2 on platform1_uniq_1 .......
Finished optimization stage 2 on platform1_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 171MB)
Running optimization stage 2 on uart_core_uniq_1_Z9_layer1 .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29814:10:29814:20|Input UART_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29819:44:29819:53|Input UART_SEL_I is unused.
Finished optimization stage 2 on uart_core_uniq_1_Z9_layer1 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 171MB)
Running optimization stage 2 on txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30743:10:30743:23|Input fifo_empty_thr is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30744:10:30744:22|Input fifo_full_thr is unused.
Finished optimization stage 2 on txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 171MB)
Running optimization stage 2 on rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30412:4:30412:9|Trying to extract state machine for register cs_state.
Extracted state machine for register cs_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on intface_uniq_1_Z8_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30166:4:30166:9|Trying to extract state machine for register cs_state.
Extracted state machine for register cs_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29969:16:29969:20|Input cti_i is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29970:16:29970:20|Input bte_i is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29978:38:29978:45|Input rbr_fifo is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29999:10:29999:19|Input fifo_empty is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30002:10:30002:15|Input thr_rd is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30003:10:30003:25|Input fifo_almost_full is unused.
Finished optimization stage 2 on intface_uniq_1_Z8_layer1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on FIFO_Comp_uniq_1_305441741 .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29469:10:29469:18|Input wb_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29470:16:29470:23|Input wb_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29471:16:29471:23|Input wb_BTE_I is unused.
Finished optimization stage 2 on FIFO_Comp_uniq_1_305441741 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on wb_fifo_dev_uniq_1_305441741 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29569:17:29569:22|Input port bits 31 to 5 of wb_adr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29569:17:29569:22|Input port bits 1 to 0 of wb_adr[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wb_fifo_dev_uniq_1_305441741 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on spi_uniq_1_Z7_layer1 .......
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29323:4:29323:9|Pruning unused register \genblk1.wait_one_tick_done. Make sure that there are no unused intermediate registers.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28983:17:28983:25|Input port bits 31 to 8 of SPI_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29023:8:29023:17|*Unassigned bits of MISO_SLAVE are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28988:16:28988:24|Input SPI_SEL_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28989:16:28989:24|Input SPI_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28990:16:28990:24|Input SPI_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28991:10:28991:19|Input SPI_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29003:10:29003:19|Input MOSI_SLAVE is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29004:10:29004:19|Input SS_N_SLAVE is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29005:10:29005:19|Input SCLK_SLAVE is unused.
Finished optimization stage 2 on spi_uniq_1_Z7_layer1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on Reg_Comp_uniq_1_305441741_48.000000 .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28675:10:28675:18|Input wb_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28676:16:28676:23|Input wb_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28677:16:28677:23|Input wb_BTE_I is unused.
Finished optimization stage 2 on Reg_Comp_uniq_1_305441741_48.000000 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on wb_reg_dev_uniq_1_48.000000_305441741_48s .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28759:17:28759:22|Input port bits 31 to 4 of wb_adr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28759:17:28759:22|Input port bits 1 to 0 of wb_adr[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wb_reg_dev_uniq_1_48.000000_305441741_48s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on gpio_uniq_2_Z6_layer1 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28157:38:28157:47|Input port bits 1 to 0 of GPIO_ADR_I[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28158:38:28158:47|Input port bits 31 to 25 of GPIO_DAT_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28158:38:28158:47|Input port bits 23 to 0 of GPIO_DAT_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28159:44:28159:53|Input port bits 2 to 0 of GPIO_SEL_I[3:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28151:10:28151:19|Input GPIO_CYC_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28154:10:28154:20|Input GPIO_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28155:16:28155:25|Input GPIO_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28156:16:28156:25|Input GPIO_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28166:31:28166:36|Input PIO_IN is unused.
Finished optimization stage 2 on gpio_uniq_2_Z6_layer1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32085:8:32085:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32075:10:32075:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32076:10:32076:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on wb_ebr_ctrl_uniq_1_Z5_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28566:4:28566:9|Trying to extract state machine for register \genblk1.state.
Extracted state machine for register \genblk1.state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   100
   101
   110
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28377:17:28377:25|Input port bits 31 to 15 of EBR_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28384:16:28384:24|Input EBR_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28385:10:28385:19|Input EBR_LOCK_I is unused.
Finished optimization stage 2 on wb_ebr_ctrl_uniq_1_Z5_layer1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on pmi_ram_dp_Z4_layer1 .......
Finished optimization stage 2 on pmi_ram_dp_Z4_layer1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on gpio_uniq_1_Z3_layer1 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27638:38:27638:47|Input port bits 1 to 0 of GPIO_ADR_I[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27639:38:27639:47|Input port bits 23 to 0 of GPIO_DAT_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27640:44:27640:53|Input port bits 2 to 0 of GPIO_SEL_I[3:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27632:10:27632:19|Input GPIO_CYC_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27635:10:27635:20|Input GPIO_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27636:16:27636:25|Input GPIO_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27637:16:27637:25|Input GPIO_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27647:31:27647:36|Input PIO_IN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27648:32:27648:42|Input PIO_BOTH_IN is unused.
Finished optimization stage 2 on gpio_uniq_1_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31962:8:31962:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31952:10:31952:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31953:10:31953:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31839:8:31839:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31829:10:31829:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31830:10:31830:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31716:8:31716:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31706:10:31706:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31707:10:31707:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31593:8:31593:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31583:10:31583:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31584:10:31584:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31470:8:31470:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31460:10:31460:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31461:10:31461:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31347:8:31347:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31337:10:31337:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31338:10:31338:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31224:8:31224:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31214:10:31214:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31215:10:31215:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31101:8:31101:15|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31091:10:31091:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31092:10:31092:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on lm32_top_uniq_1 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3705:23:3705:33|Input port bits 31 to 14 of DEBUG_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3705:23:3705:33|Input port bits 12 to 11 of DEBUG_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3705:23:3705:33|Input port bits 1 to 0 of DEBUG_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3709:22:3709:32|Input DEBUG_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3710:22:3710:32|Input DEBUG_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3711:10:3711:21|Input DEBUG_LOCK_I is unused.
Finished optimization stage 2 on lm32_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on jtag_cores_uniq_1 .......
Finished optimization stage 2 on jtag_cores_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on jtag_lm32_uniq_1 .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26174:10:26174:22|Input CONTROL_DATAN is unused.
Finished optimization stage 2 on jtag_lm32_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_11 .......
Finished optimization stage 2 on TYPEA_uniq_11 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_10 .......
Finished optimization stage 2 on TYPEA_uniq_10 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_9 .......
Finished optimization stage 2 on TYPEA_uniq_9 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_8 .......
Finished optimization stage 2 on TYPEA_uniq_8 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_7 .......
Finished optimization stage 2 on TYPEA_uniq_7 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_6 .......
Finished optimization stage 2 on TYPEA_uniq_6 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_5 .......
Finished optimization stage 2 on TYPEA_uniq_5 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_4 .......
Finished optimization stage 2 on TYPEA_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_3 .......
Finished optimization stage 2 on TYPEA_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_2 .......
Finished optimization stage 2 on TYPEA_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on TYPEA_uniq_1 .......
Finished optimization stage 2 on TYPEA_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on lm32_monitor_uniq_1 .......
Finished optimization stage 2 on lm32_monitor_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on lm32_monitor_ram_uniq_1 .......
Finished optimization stage 2 on lm32_monitor_ram_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on DP16KD .......
Finished optimization stage 2 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 171MB)
Running optimization stage 2 on lm32_cpu_uniq_1 .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Found RAM registers, depth=32, width=32
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Found RAM registers, depth=32, width=32
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2329:10:2329:16|Input I_RTY_I is unused.
Finished optimization stage 2 on lm32_cpu_uniq_1 (CPU Time 0h:00m:01s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_debug_uniq_1_0s_0 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25256:23:25256:36|Input port bits 31 to 2 of csr_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25256:23:25256:36|Input port bit 0 of csr_write_data[31:0] is unused

@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25251:35:25251:38|Input pc_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25252:10:25252:15|Input load_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25253:10:25253:16|Input store_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25254:23:25254:42|Input load_store_address_x is unused.
Finished optimization stage 2 on lm32_debug_uniq_1_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_jtag_uniq_1 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24967:23:24967:36|Input port bits 31 to 8 of csr_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24961:10:24961:17|Input jtag_clk is unused.
Finished optimization stage 2 on lm32_jtag_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_interrupt_uniq_1 .......
Finished optimization stage 2 on lm32_interrupt_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_mc_arithmetic_uniq_1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24527:4:24527:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   000
   010
   011
Finished optimization stage 2 on lm32_mc_arithmetic_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_multiplier_uniq_1 .......
Finished optimization stage 2 on lm32_multiplier_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_shifter_uniq_1 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24155:23:24155:33|Input port bits 31 to 5 of operand_1_x[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on lm32_shifter_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_logic_op_uniq_1 .......
Finished optimization stage 2 on lm32_logic_op_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_adder_uniq_1 .......
Finished optimization stage 2 on lm32_adder_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_addsub_uniq_1 .......
Finished optimization stage 2 on lm32_addsub_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub .......
Finished optimization stage 2 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 171MB)
Running optimization stage 2 on lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":379:10:379:15|Input load_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":380:10:380:16|Input store_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":382:10:382:18|Input store_q_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":391:10:391:16|Input d_rty_i is unused.
Finished optimization stage 2 on lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_dcache_uniq_1_Z2_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23266:23:23266:31|Input port bits 31 to 13 of address_x[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23266:23:23266:31|Input port bits 1 to 0 of address_x[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on lm32_dcache_uniq_1_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_7_4s_9s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33245:10:33245:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_7_4s_9s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_6_8s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33079:10:33079:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_6_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_5_8s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32913:10:32913:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_5_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_4_8s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32747:10:32747:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_4_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_3_8s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32581:10:32581:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_3_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_decoder_uniq_1 .......
Finished optimization stage 2 on lm32_decoder_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_instruction_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s .......
Finished optimization stage 2 on lm32_instruction_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_icache_uniq_1_Z1_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1543:4:1543:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1364:35:1364:43|Input port bits 31 to 13 of address_a[31:2] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on lm32_icache_uniq_1_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_2_4s_9s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32415:10:32415:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_2_4s_9s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on lm32_ram_uniq_1_32s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32249:10:32249:14|Input reset is unused.
Finished optimization stage 2 on lm32_ram_uniq_1_32s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)
Running optimization stage 2 on arbiter2_uniq_1_32s_32s_32s_32s .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4042:4:4042:9|Trying to extract state machine for register selected.
Extracted state machine for register selected
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on arbiter2_uniq_1_32s_32s_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 171MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 139MB peak: 171MB)


Process completed successfully.
# Tue Feb 15 20:16:32 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 15 20:16:33 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:17s realtime, 0h:00m:16s cputime

Process completed successfully.
# Tue Feb 15 20:16:33 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 15 20:16:34 2022

###########################################################]
# Tue Feb 15 20:16:35 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

Reading constraint file: D:\darbas\lattice\orange_crab\lm32_tutor\timing_sdc.sdc
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1_scck.rpt 
See clock summary report "D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 158MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 160MB)

@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@N: FX493 |Applying initial value "0" on instance reset_n.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.instruction_unit.i_cti_o_1[2] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.instruction_unit.i_cti_o_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2051:4:2051:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.instruction_unit.i_stb_o because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.instruction_unit.i_cyc_o. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.d_stb_o because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.d_cyc_o. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.d_cti_o_1[2] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.d_cti_o_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30942:4:30942:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.thr_ready because it is equivalent to instance inst_cpu.lm32_inst.uart.u_txmitt.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27650:34:27650:45|Tristate driver PIO_BOTH_OUT_1 (in view: work.gpio_uniq_1_Z3_layer1(verilog)) on net PIO_BOTH_OUT_1 (in view: work.gpio_uniq_1_Z3_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28168:32:28168:38|Tristate driver PIO_OUT_1 (in view: work.gpio_uniq_2_Z6_layer1(verilog)) on net PIO_OUT_1 (in view: work.gpio_uniq_2_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30000:11:30000:24|Tristate driver fifo_empty_thr (in view: work.intface_uniq_1_Z8_layer1(verilog)) on net fifo_empty_thr (in view: work.intface_uniq_1_Z8_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30001:11:30001:23|Tristate driver fifo_full_thr (in view: work.intface_uniq_1_Z8_layer1(verilog)) on net fifo_full_thr (in view: work.intface_uniq_1_Z8_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30263:11:30263:26|Tristate driver fifo_almost_full (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) on net fifo_almost_full (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30262:11:30262:20|Tristate driver fifo_empty (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) on net fifo_empty (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30255:17:30255:24|Tristate driver rbr_fifo_1 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) on net rbr_fifo_1 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30255:17:30255:24|Tristate driver rbr_fifo_2 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) on net rbr_fifo_2 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30255:17:30255:24|Tristate driver rbr_fifo_3 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) on net rbr_fifo_3 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) has its enable tied to GND.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30255:17:30255:24|Tristate driver rbr_fifo_4 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) on net rbr_fifo_4 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog)) has its enable tied to GND.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27771:33:27771:56|Removing instance \\genblk9\.itio_inst\[0\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27792:33:27792:56|Removing instance \\genblk9\.itio_inst\[1\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27813:33:27813:56|Removing instance \\genblk9\.itio_inst\[2\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27834:33:27834:56|Removing instance \\genblk9\.itio_inst\[3\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27855:33:27855:56|Removing instance \\genblk9\.itio_inst\[4\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27876:33:27876:56|Removing instance \\genblk9\.itio_inst\[5\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27897:33:27897:56|Removing instance \\genblk9\.itio_inst\[6\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27918:33:27918:56|Removing instance \\genblk9\.itio_inst\[7\]\.TP (in view: work.gpio_uniq_1_Z3_layer1(verilog)) of type view:work.tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28248:33:28248:56|Removing instance \\genblk9\.itio_inst\[0\]\.TP (in view: work.gpio_uniq_2_Z6_layer1(verilog)) of type view:work.tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s(verilog) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31119:4:31119:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_1_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31242:4:31242:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_2_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31365:4:31365:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_3_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31488:4:31488:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_4_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31611:4:31611:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_5_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31734:4:31734:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_6_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31857:4:31857:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_7_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":31980:4:31980:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_8_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32103:4:32103:9|Removing sequential instance PIO_DATA_I (in view: work.tpio_uniq_9_1s_0s_0s_1s_1s_0s_0s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":188:0:188:3|Instance tm_u of partition view:work.rvl_tm_Z12_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_4(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_2(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":198:0:198:3|Instance te_0 of partition view:work.rvl_te_Z10_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":188:0:188:3|Instance tm_u of partition view:work.rvl_tm_Z12_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_4(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_2(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":198:0:198:3|Instance te_0 of partition view:work.rvl_te_Z10_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine selected[2:0] (in view: work.arbiter2_uniq_1_32s_32s_32s_32s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.lm32_icache_uniq_1_Z1_layer1(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1543:4:1543:9|There are no possible illegal states for state machine state[3:0] (in view: work.lm32_icache_uniq_1_Z1_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine state[2:0] (in view: work.lm32_dcache_uniq_1_Z2_layer1(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine state[2:0] (in view: work.lm32_mc_arithmetic_uniq_1(verilog))
original code -> new code
   000 -> 00
   010 -> 01
   011 -> 10
Encoding state machine \\genblk1\.state[5:0] (in view: work.wb_ebr_ctrl_uniq_1_Z5_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   100 -> 001000
   101 -> 010000
   110 -> 100000
@N: FX493 |Applying initial value "1" on instance \\genblk1\.state[0].
@N: FX493 |Applying initial value "0" on instance \\genblk1\.state[1].
@N: FX493 |Applying initial value "0" on instance \\genblk1\.state[2].
@N: FX493 |Applying initial value "0" on instance \\genblk1\.state[3].
@N: FX493 |Applying initial value "0" on instance \\genblk1\.state[4].
@N: FX493 |Applying initial value "0" on instance \\genblk1\.state[5].
Encoding state machine cs_state[3:0] (in view: work.intface_uniq_1_Z8_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30166:4:30166:9|There are no possible illegal states for state machine cs_state[3:0] (in view: work.intface_uniq_1_Z8_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine cs_state[4:0] (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine tx_state[6:0] (in view: work.txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[0:32] (in view: work.mcfg32wm_fsm_uniq_0(mcfg32wm_fsm_arch))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000010
   000011 -> 000011
   000100 -> 000100
   000101 -> 000101
   000110 -> 000110
   000111 -> 000111
   001000 -> 001000
   001001 -> 001001
   001010 -> 001010
   001011 -> 001011
   001100 -> 001100
   001101 -> 001101
   001110 -> 001110
   001111 -> 001111
   010000 -> 010000
   010001 -> 010001
   010010 -> 010010
   010011 -> 010011
   010100 -> 010100
   010101 -> 010101
   010110 -> 010110
   010111 -> 010111
   011000 -> 011000
   011001 -> 011001
   011010 -> 011010
   011011 -> 011011
   011100 -> 011100
   011101 -> 011101
   011110 -> 011110
   011111 -> 011111
   100000 -> 100000
@N: MF135 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|RAM registers_1[31:0] (in view: work.lm32_cpu_uniq_1(verilog)) is 32 words by 32 bits.
@N: MF135 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|RAM registers[31:0] (in view: work.lm32_cpu_uniq_1(verilog)) is 32 words by 32 bits.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 199MB peak: 199MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 200MB)

@W: BZ101 |Potential glitch can occur at the output of 3 instances  
@N: MT611 :|Automatically generated clock jtag_lm32_uniq_1|REG_UPDATE_inferred_clock is not used and is being removed
@W: MT548 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":1:0:1:0|Source for clock clk not found in netlist.

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 200MB)

@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":188:0:188:3|Instance tm_u of partition view:work.rvl_tm_Z12_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_4(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_2(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":164:0:164:3|Instance tu_3 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":178:0:178:3|Instance tu_4 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":198:0:198:3|Instance te_0 of partition view:work.rvl_te_Z10_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":234:0:234:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":107:0:107:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_150s_5s_0s_0s_8s_150s_150s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_gen.v":188:0:188:3|Instance tm_u of partition view:work.rvl_tm_Z12_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":108:0:108:7|Instance decode_u of partition view:work.rvl_decode_5s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":122:0:122:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_4(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":136:0:136:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":150:0:150:3|Instance tu_2 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_2(verilog) has no references to its outputs; instance not removed. 

Only the first 100 messages of id 'BN117' are reported. To see all messages use 'report_messages -log D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synlog\platform1_platform1_premap.srr -id BN117' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN117} -count unlimited' in the Tcl shell.

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 200MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=108 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 200MB)



Clock Summary
******************

          Start                                                Requested     Requested     Clock                          Clock                   Clock
Level     Clock                                                Frequency     Period        Type                           Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       top|LMK_CLK                                          200.0 MHz     5.000         inferred                       Inferred_clkgroup_1     2741 
1 .         spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     200.0 MHz     5.000         derived (from top|LMK_CLK)     Inferred_clkgroup_1     573  
                                                                                                                                                       
0 -       reveal_coretop|jtck_inferred_clock[0]                200.0 MHz     5.000         inferred                       Inferred_clkgroup_0     465  
                                                                                                                                                       
0 -       jtag_cores_uniq_1|jtck                               200.0 MHz     5.000         inferred                       Inferred_clkgroup_2     22   
=======================================================================================================================================================



Clock Load Summary
***********************

                                                   Clock     Source                                                                       Clock Pin                                                                Non-clock Pin     Non-clock Pin                                                                
Clock                                              Load      Pin                                                                          Seq Example                                                              Seq Example       Comb Example                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|LMK_CLK                                        2741      LMK_CLK(port)                                                                reset_n.C                                                                -                 -                                                                            
spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     573       inst_cpu.lm32_inst.spi.SCLK_MASTER.Q[0](dffre)                               inst2.inst_reg[15:0].C                                                   -                 inst2.un1_sclk.I[0](inv)                                                     
                                                                                                                                                                                                                                                                                                                  
reveal_coretop|jtck_inferred_clock[0]              465       top_reveal_coretop_instance.jtag0.jtck(jtagconn16)                           top_reveal_coretop_instance.core0.tm_u.tm_first_rd_d1.C                  -                 top_reveal_coretop_instance.core0.tm_u.genblk4\.un1_jtck.I[0](inv)           
                                                                                                                                                                                                                                                                                                                  
jtag_cores_uniq_1|jtck                             22        inst_cpu.lm32_inst.LM32.jtag_cores.jtagconn16_lm32_inst.jtck(jtagconn16)     inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt.C     -                 inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.un1_CLK.I[0](inv)
==================================================================================================================================================================================================================================================================================================================

@W: MT531 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25012:4:25012:9|Found signal identified as System clock which controls 4 sequential elements including inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4835:8:4835:9|Found inferred clock top|LMK_CLK which controls 2741 sequential elements including inst1_alive.cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26390:4:26390:9|Found inferred clock jtag_cores_uniq_1|jtck which controls 22 sequential elements including inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT0.DATA_OUT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 3101 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 577 clock pin(s) of sequential element(s)
0 instances converted, 577 sequential instances remain driven by gated/generated clocks

============================================================================ Non-Gated/Non-Generated Clocks =============================================================================
Clock Tree ID     Driving Element                                                  Drive Element Type     Fanout     Sample Instance                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       LMK_CLK                                                          port                   2614       reset_n                                                             
@KP:ckid0_1       top_reveal_coretop_instance.jtag0.jtck                           jtagconn16             465        ENCRYPTED                                                           
@KP:ckid0_6       inst_cpu.lm32_inst.LM32.jtag_cores.jtagconn16_lm32_inst.jtck     jtagconn16             22         inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.DATA_OUT
=========================================================================================================================================================================================
==================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element                                                      Drive Element Type     Unconverted Fanout     Sample Instance                                   Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_3       inst_cpu.lm32_inst.spi.SCLK_MASTER.Q[0]                              dffre                  573                    inst2.ram\.mem_31[15:0]                           Derived clock on input (not legal for GCC)
@KP:ckid0_5       inst_cpu.lm32_inst.spi.\\genblk1\.n_status_1_sqmuxa_1.OUT            and                    3                      inst_cpu.lm32_inst.spi.\\genblk1\.n_status[2]     Clock source is invalid for GCC           
@KP:ckid0_8       inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.REG_UPDATE.OUT     and                    1                      inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle        Clock source is invalid for GCC           
=================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 200MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 201MB peak: 201MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 116MB peak: 204MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Feb 15 20:16:38 2022

###########################################################]
# Tue Feb 15 20:16:38 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)

@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.w_result_sel_load_x because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_x. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24353:4:24353:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.multiplier.multiplier[31:0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.operand_1_x[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24353:4:24353:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.multiplier.muliplicand[31:0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.operand_0_x[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33110:4:33110:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.ra[10:0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.ra[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32944:4:32944:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.ra[10:0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.ra[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32778:4:32778:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.ra[10:0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.ra[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_6 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_28 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_1 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_25 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_8 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_31 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_27 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_20 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_10 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_22 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_26 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_18 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_23 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_24 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_14 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_12 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_3 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_23 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_13 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_15 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_4 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_5 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_3 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_30 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_28 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_2 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_29 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_26 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_21 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_0 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_16 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_11 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_17 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_9 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_7 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_21 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_14 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_19 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing user instance inst_cpu.lm32_inst.LM32.cpu.registers_1r_27 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersr_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_5 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_25 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_7 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_16 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_29 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_11 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_20 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_4 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_17 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_10 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_1 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_13 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_18 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_12 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_2 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_15 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_30 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_24 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_8 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_31 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_9 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registersrff_6 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_0 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersrff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_19 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersrff_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.registers_1rff_22 because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.registersrff_22. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)

@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.vhd":4835:8:4835:9|Found counter in view:work.top(top_arch) instance inst1_alive.cnt[24:0] 
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.condition_x[0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.size_x[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.logic_op_x[0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.size_x[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.condition_x[1] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.size_x[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.logic_op_x[1] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.size_x[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.condition_x[2] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.sign_extend_x. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.sign_extend_x because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.logic_op_x[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.logic_op_x[3] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.direction_x. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3059:23:3059:49|Found 32 by 32 bit equality operator ('==') cmp_zero (in view: work.lm32_cpu_uniq_1(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2979:23:2979:50|Found 5 by 5 bit equality operator ('==') un1_raw_x_0 (in view: work.lm32_cpu_uniq_1(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2980:23:2980:50|Found 5 by 5 bit equality operator ('==') un1_raw_m_0 (in view: work.lm32_cpu_uniq_1(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2981:23:2981:50|Found 5 by 5 bit equality operator ('==') un1_raw_w_0 (in view: work.lm32_cpu_uniq_1(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2982:23:2982:50|Found 5 by 5 bit equality operator ('==') un1_raw_x_1 (in view: work.lm32_cpu_uniq_1(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2983:23:2983:50|Found 5 by 5 bit equality operator ('==') un1_raw_m_1 (in view: work.lm32_cpu_uniq_1(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2984:23:2984:50|Found 5 by 5 bit equality operator ('==') un1_raw_w_1 (in view: work.lm32_cpu_uniq_1(verilog))
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":1543:4:1543:9|Found counter in view:work.lm32_instruction_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s(verilog) instance icache.flush_set[8:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32441:4:32441:9|Found 9 by 9 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_512_4_TFFF_block_ram_ns_virtex2(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32275:4:32275:9|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_2048_32_TFFF_block_ram_ns_virtex2(netlist))
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Removing sequential instance dcache.refill_address[3] (in view: work.lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Removing sequential instance dcache.refill_address[2] (in view: work.lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Removing sequential instance dcache.refill_address[1] (in view: work.lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Removing sequential instance dcache.refill_address[0] (in view: work.lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s(verilog)) because it does not drive other instances.
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Found counter in view:work.lm32_load_store_unit_uniq_1_1s_512s_16s_0_65535_2s_2s_3s(verilog) instance dcache.flush_set[8:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33271:4:33271:9|Found 9 by 9 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_512_4_TFFF_block_ram_ns_virtex2_0(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2_0(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2_1(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32607:4:32607:9|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2_2(netlist))
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24527:4:24527:9|Found counter in view:work.lm32_mc_arithmetic_uniq_1(verilog) instance cycles[5:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28468:45:28468:94|Found 13 by 13 bit equality operator ('==') un1_\\genblk1\.read_address (in view: work.wb_ebr_ctrl_uniq_1_Z5_layer1(verilog))
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29237:4:29237:9|Found counter in view:work.spi_uniq_1_Z7_layer1(verilog) instance \\genblk1\.clock_cnt[15:0] 
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30412:4:30412:9|Found counter in view:work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog) instance databit_recved_num[3:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30436:29:30436:49|Found 16 by 16 bit equality operator ('==') cs_state15 (in view: work.rxcver_uniq_1_8s_0s_0_1_2_3_4_ECP5U(verilog))
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Found counter in view:work.txmitt_uniq_1_8s_0s_0_1_2_3_4_5_6(verilog) instance counter[15:0] 
@N: MF794 |RAM icache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem[3:0] required 23 registers during mapping 
@N: MF794 |RAM icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem[31:0] required 55 registers during mapping 
@N: MF794 |RAM dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem[3:0] required 23 registers during mapping 
@N: MF794 |RAM dcache.\\memories\[0\]\.genblk1\.byte_memories\[3\]\.way_0_data_ram.\\genblk1\.mem[7:0] required 31 registers during mapping 
@N: MF794 |RAM dcache.\\memories\[0\]\.genblk1\.byte_memories\[2\]\.way_0_data_ram.\\genblk1\.mem[7:0] required 31 registers during mapping 
@N: MF794 |RAM dcache.\\memories\[0\]\.genblk1\.byte_memories\[1\]\.way_0_data_ram.\\genblk1\.mem[7:0] required 31 registers during mapping 
@N: MF794 |RAM dcache.\\memories\[0\]\.genblk1\.byte_memories\[0\]\.way_0_data_ram.\\genblk1\.mem[7:0] required 31 registers during mapping 
@N: MF794 |RAM registers_1[31:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 219MB peak: 219MB)


Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 246MB peak: 246MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27700:4:27700:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[0] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27707:4:27707:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[1] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27714:4:27714:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[2] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27721:4:27721:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[3] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27728:4:27728:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[4] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27735:4:27735:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[5] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27742:4:27742:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[6] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":27749:4:27749:9|Removing sequential instance inst_cpu.lm32_inst.LED.PIO_DATA[7] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tx_output (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tx_parity (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[7] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[6] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[5] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[4] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[3] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[2] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[1] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30781:4:30781:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_txmitt.tsr[0] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[7] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[6] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[5] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[4] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[3] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[2] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[1] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":30111:4:30111:9|Removing sequential instance inst_cpu.lm32_inst.uart.u_intface.thr_nonfifo[0] (in view: work.top(top_arch)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 258MB peak: 295MB)

@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[0] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[1] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[1] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[1] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[2] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[2] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[2] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[3] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[3] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[3] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[4] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[4] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[4] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[5] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[5] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[5] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[6] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[6] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":33105:4:33105:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[3].way_0_data_ram.\genblk1.mem_waddr_tmp[6] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32773:4:32773:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[1].way_0_data_ram.\genblk1.mem_waddr_tmp[7] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":32939:4:32939:9|Removing instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[2].way_0_data_ram.\genblk1.mem_waddr_tmp[7] because it is equivalent to instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\memories[0].genblk1.byte_memories[0].way_0_data_ram.\genblk1.mem_waddr_tmp[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synlog\platform1_platform1_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[5] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[4] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[2] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[0] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[20] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[19] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[18] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[17] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[16] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[15] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[14] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[13] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[12] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[11] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[10] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[9] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[8] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[7] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[6] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[31] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[30] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[29] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[28] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[27] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[26] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[25] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[24] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[23] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[22] (in view: work.top(top_arch)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":24782:4:24782:9|Removing sequential instance inst_cpu.lm32_inst.LM32.cpu.interrupt.ip[21] (in view: work.top(top_arch)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:23s; Memory used current: 261MB peak: 295MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:26s; Memory used current: 265MB peak: 295MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:27s; Memory used current: 266MB peak: 295MB)


Finished preparing to map (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:29s; Memory used current: 266MB peak: 295MB)

@N: FX1019 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25027:4:25027:9|Adding ASYNC_REG property on synchronizing instance inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle_r (in view: work.top(top_arch)).

Finished technology mapping (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:31s; Memory used current: 319MB peak: 331MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:32s		    -3.33ns		4926 /      3491
   2		0h:00m:32s		    -3.33ns		4914 /      3491
   3		0h:00m:32s		    -3.24ns		4916 /      3491
   4		0h:00m:32s		    -3.24ns		4919 /      3491
   5		0h:00m:32s		    -3.24ns		4922 /      3491
   6		0h:00m:32s		    -3.24ns		4925 /      3491
   7		0h:00m:32s		    -3.24ns		4928 /      3491
@N: FX1019 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":25027:4:25027:9|Adding ASYNC_REG property on synchronizing instance inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle_r (in view: work.top(top_arch)).
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3336:4:3336:9|Replicating instance inst_cpu.lm32_inst.LM32.cpu.exception_m (in view: work.top(top_arch)) with 51 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":633:4:633:9|Replicating instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.d_cyc_o (in view: work.top(top_arch)) with 27 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":2116:4:2116:9|Replicating instance inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[31] (in view: work.top(top_arch)) with 35 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23516:4:23516:9|Replicating instance inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.refill_request (in view: work.top(top_arch)) with 91 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   8		0h:00m:33s		    -3.26ns		4934 /      3499
   9		0h:00m:34s		    -3.26ns		4934 /      3499
  10		0h:00m:34s		    -3.26ns		4934 /      3499
  11		0h:00m:34s		    -3.26ns		4934 /      3499
  12		0h:00m:34s		    -3.36ns		4934 /      3499


  13		0h:00m:34s		    -3.35ns		4933 /      3499

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:35s; Memory used current: 319MB peak: 331MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Generating RAM inst_cpu.lm32_inst.LM32.cpu.registers_1[31:0]
@N: FO126 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":3519:4:3519:9|Generating RAM inst_cpu.lm32_inst.LM32.cpu.registers[31:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:40s; Memory used current: 322MB peak: 331MB)


Start Writing Netlists (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:40s; Memory used current: 254MB peak: 331MB)

Writing Analyst data base D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_m.srm
Warning: Found 3 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_257.t1
1) instance I_257.lat (in view: work.top(top_arch)), output net I_257.t1 (in view: work.top(top_arch))
    net        I_257.t1
    input  pin I_257.lat/A
    instance   I_257.lat (cell ORCALUT4)
    output pin I_257.lat/Z
    net        I_257.t1
@W: BN137 :|Found combinational loop during mapping at net I_256.t1
2) instance I_256.lat (in view: work.top(top_arch)), output net I_256.t1 (in view: work.top(top_arch))
    net        I_256.t1
    input  pin I_256.lat/A
    instance   I_256.lat (cell ORCALUT4)
    output pin I_256.lat/Z
    net        I_256.t1
@W: BN137 :|Found combinational loop during mapping at net I_255.t1
3) instance I_255.lat (in view: work.top(top_arch)), output net I_255.t1 (in view: work.top(top_arch))
    net        I_255.t1
    input  pin I_255.lat/A
    instance   I_255.lat (cell ORCALUT4)
    output pin I_255.lat/Z
    net        I_255.t1
End of loops

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:45s; Memory used current: 317MB peak: 331MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1.edi
@W: BW268 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":29871:32:29871:40|Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file
@W: BW268 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28690:67:28690:88|Ignoring parameter CLK_MHZ with floating-point value in -edn file
@W: BW268 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4624:28:4624:30|Ignoring parameter CLK_MHZ with floating-point value in -edn file
@W: BW268 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":4726:32:4726:35|Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Clock jtag_lm32_uniq_1|REG_UPDATE_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:47s; Memory used current: 327MB peak: 331MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:47s; Memory used current: 327MB peak: 331MB)


Start final timing analysis (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:48s; Memory used current: 309MB peak: 331MB)

Warning: Found 3 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_257.t1
1) instance I_257.lat (in view: work.top(top_arch)), output net I_257.t1 (in view: work.top(top_arch))
    net        I_257.t1
    input  pin I_257.lat/A
    instance   I_257.lat (cell ORCALUT4)
    output pin I_257.lat/Z
    net        I_257.t1
@W: BN137 :|Found combinational loop during mapping at net I_256.t1
2) instance I_256.lat (in view: work.top(top_arch)), output net I_256.t1 (in view: work.top(top_arch))
    net        I_256.t1
    input  pin I_256.lat/A
    instance   I_256.lat (cell ORCALUT4)
    output pin I_256.lat/Z
    net        I_256.t1
@W: BN137 :|Found combinational loop during mapping at net I_255.t1
3) instance I_255.lat (in view: work.top(top_arch)), output net I_255.t1 (in view: work.top(top_arch))
    net        I_255.t1
    input  pin I_255.lat/A
    instance   I_255.lat (cell ORCALUT4)
    output pin I_255.lat/Z
    net        I_255.t1
End of loops
@W: MT246 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":28604:40:28604:51|Blackbox pmi_ram_dp_Z4_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":23887:40:23887:54|Blackbox pmi_addsub_32s_32s_off_ECP5U_pmi_addsub is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\reveal_workspace\tmpreveal\top_rvl_top.v":26087:74:26087:93|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z11_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z13_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock top|LMK_CLK with period 5.00ns. Please declare a user-defined clock on port LMK_CLK.
@W: MT420 |Found inferred clock jtag_cores_uniq_1|jtck with period 5.00ns. Please declare a user-defined clock on net inst_cpu.lm32_inst.LM32.jtag_cores.jtckz.
@N: MT615 |Found clock spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock with period 5.00ns 
@W: MT420 |Found inferred clock jtag_lm32_uniq_1|reg_update_inferred_clock with period 5.00ns. Please declare a user-defined clock on net inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.REG_UPDATE_i_buf.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Feb 15 20:17:31 2022
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\darbas\lattice\orange_crab\lm32_tutor\timing_sdc.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.530

                                                   Requested     Estimated     Requested     Estimated                Clock                          Clock              
Starting Clock                                     Frequency     Frequency     Period        Period        Slack      Type                           Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
jtag_cores_uniq_1|jtck                             200.0 MHz     739.6 MHz     5.000         1.352         3.648      inferred                       Inferred_clkgroup_2
jtag_lm32_uniq_1|reg_update_inferred_clock         200.0 MHz     733.1 MHz     5.000         1.364         3.636      inferred                       Inferred_clkgroup_4
reveal_coretop|jtck_inferred_clock[0]              200.0 MHz     196.6 MHz     5.000         5.088         -0.087     inferred                       Inferred_clkgroup_0
spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     200.0 MHz     269.7 MHz     5.000         3.708         0.646      derived (from top|LMK_CLK)     Inferred_clkgroup_1
top|LMK_CLK                                        200.0 MHz     117.2 MHz     5.000         8.530         -3.530     inferred                       Inferred_clkgroup_1
System                                             200.0 MHz     346.0 MHz     5.000         2.890         2.110      system                         system_clkgroup    
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                          |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                        Ending                                          |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                          System                                          |  5.000       2.110   |  No paths    -       |  No paths    -      |  No paths    -    
System                                          reveal_coretop|jtck_inferred_clock[0]           |  No paths    -       |  No paths    -       |  5.000       1.033  |  No paths    -    
System                                          top|LMK_CLK                                     |  5.000       2.257   |  No paths    -       |  No paths    -      |  No paths    -    
System                                          jtag_cores_uniq_1|jtck                          |  No paths    -       |  No paths    -       |  5.000       4.446  |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]           System                                          |  No paths    -       |  No paths    -       |  No paths    -      |  5.000       0.990
reveal_coretop|jtck_inferred_clock[0]           reveal_coretop|jtck_inferred_clock[0]           |  No paths    -       |  5.000       -0.088  |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]           top|LMK_CLK                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
top|LMK_CLK                                     System                                          |  5.000       -0.422  |  No paths    -       |  No paths    -      |  No paths    -    
top|LMK_CLK                                     reveal_coretop|jtck_inferred_clock[0]           |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
top|LMK_CLK                                     top|LMK_CLK                                     |  5.000       -3.530  |  No paths    -       |  No paths    -      |  No paths    -    
top|LMK_CLK                                     jtag_cores_uniq_1|jtck                          |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
top|LMK_CLK                                     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock  |  5.000       3.472   |  No paths    -       |  No paths    -      |  No paths    -    
jtag_cores_uniq_1|jtck                          System                                          |  No paths    -       |  No paths    -       |  No paths    -      |  5.000       4.202
jtag_cores_uniq_1|jtck                          top|LMK_CLK                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
jtag_cores_uniq_1|jtck                          jtag_cores_uniq_1|jtck                          |  No paths    -       |  5.000       3.648   |  No paths    -      |  No paths    -    
spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock  top|LMK_CLK                                     |  5.000       1.822   |  No paths    -       |  No paths    -      |  2.500       0.646
spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock  spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock  |  5.000       5.240   |  5.000       8.501   |  2.500       3.890  |  No paths    -    
jtag_lm32_uniq_1|reg_update_inferred_clock      top|LMK_CLK                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
jtag_lm32_uniq_1|reg_update_inferred_clock      jtag_lm32_uniq_1|reg_update_inferred_clock      |  No paths    -       |  5.000       3.636   |  No paths    -      |  No paths    -    
========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: jtag_cores_uniq_1|jtck
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                     Arrival          
Instance                                                               Reference                  Type        Pin     Net           Time        Slack
                                                                       Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[9]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT0.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[8]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT7.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[7]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT6.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[6]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT5.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[5]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT4.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[4]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT3.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[3]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT2.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[2]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT1.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[1]     0.798       3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT0.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     Q       tdibus[0]     0.798       3.648
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                        Required          
Instance                                                               Reference                  Type        Pin     Net              Time         Slack
                                                                       Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       N_29_i           4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_8     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT0.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_7     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT7.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_6     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT6.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_5     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT5.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_4     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT4.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_3     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT3.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_2     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT2.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_1     4.789        3.648
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT1.tdoInt     jtag_cores_uniq_1|jtck     FD1P3DX     D       tdoInt_RNO_0     4.789        3.648
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.648

    Number of logic level(s):                1
    Starting point:                          inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt / Q
    Ending point:                            inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt / D
    The start point is clocked by            jtag_cores_uniq_1|jtck [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            jtag_cores_uniq_1|jtck [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt         FD1P3DX      Q        Out     0.798     0.798 r     -         
tdibus[9]                                                                  Net          -        -       -         -           2         
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt_RNO     ORCALUT4     B        In      0.000     0.798 r     -         
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt_RNO     ORCALUT4     Z        Out     0.343     1.141 r     -         
N_29_i                                                                     Net          -        -       -         -           1         
inst_cpu.lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt         FD1P3DX      D        In      0.000     1.141 r     -         
=========================================================================================================================================




====================================
Detailed Report for Clock: jtag_lm32_uniq_1|reg_update_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                         Arrival          
Instance                                       Reference                                      Type        Pin     Net           Time        Slack
                                               Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle     jtag_lm32_uniq_1|reg_update_inferred_clock     FD1S3DX     Q       rx_toggle     0.798       3.636
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                           Required          
Instance                                       Reference                                      Type        Pin     Net             Time         Slack
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle     jtag_lm32_uniq_1|reg_update_inferred_clock     FD1S3DX     D       rx_toggle_i     4.789        3.636
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      1.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.636

    Number of logic level(s):                1
    Starting point:                          inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle / Q
    Ending point:                            inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle / D
    The start point is clocked by            jtag_lm32_uniq_1|reg_update_inferred_clock [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            jtag_lm32_uniq_1|reg_update_inferred_clock [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle         FD1S3DX     Q        Out     0.798     0.798 r     -         
rx_toggle                                          Net         -        -       -         -           2         
inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle_RNO     INV         A        In      0.000     0.798 r     -         
inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle_RNO     INV         Z        Out     0.355     1.153 f     -         
rx_toggle_i                                        Net         -        -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.jtag.rx_toggle         FD1S3DX     D        In      0.000     1.153 f     -         
================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                       Arrival           
Instance                Reference                                 Type        Pin     Net              Time        Slack 
                        Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------
ngfjhruLu9jrb           reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1        1.121       -0.087
eLGADJzvI6lrAAobHxn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]          0.989       0.074 
eLGADJzvI6lrAAobHrJ     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]          0.987       0.076 
eLGADJzvI6lrAAobH23     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]          0.982       0.082 
eLGADJzvI6lrAAocybJ     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]         0.964       0.089 
eLGADJzvI6lrAAocyhn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]         0.964       0.089 
JrykuKumiJldlLyI3       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[0]     0.798       0.174 
JrykuKumiJldlLzbJ       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[1]     0.798       0.174 
JrykuKumiJldlLzhn       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[2]     0.798       0.174 
JrykuKumiJldlLzm3       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[3]     0.798       0.174 
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                Required           
Instance                         Reference                                 Type        Pin     Net                       Time         Slack 
                                 Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
ikjxdeE9yeis2eI9                 reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5             4.789        -0.087
jvruGlHB3jGpHinrmKay9vw423       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tt_wr_addr_cntr_s[3]      4.789        0.174 
jvruGlHB3jGpHinrmKay9vw47J       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tt_wr_addr_cntr_s[4]      4.789        0.174 
jvruGlHB3jGpHinrmKay9vw4rJ       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tt_wr_addr_cntr_s[1]      4.789        0.234 
jvruGlHB3jGpHinrmKay9vw4xn       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tt_wr_addr_cntr_s[2]      4.789        0.234 
jvmp30bLmJrLte02tr6kqqI17J       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[9]      4.789        0.283 
bcrr9n0G2fbLIBEnDxolDhkn4Ixn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[10]     4.789        0.283 
jvmp30bLmJrLte02tr6kqqI1xn       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[7]      4.789        0.342 
jvmp30bLmJrLte02tr6kqqI123       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[8]      4.789        0.342 
jvpKCibig7y5FLcjIqpjGrpz7J       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tr_dout_bit_cnt_s[7]      4.789        0.352 
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.088

    Number of logic level(s):                7
    Starting point:                          ngfjhruLu9jrb / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
ngfjhruLu9jrb                        FD1P3DX      Q        Out     1.121     1.121 r     -         
jshift_d1                            Net          -        -       -         -           179       
eBmK1Hoypfr94bL3sCHG20awheLH8        ORCALUT4     A        In      0.000     1.121 r     -         
eBmK1Hoypfr94bL3sCHG20awheLH8        ORCALUT4     Z        Out     0.688     1.808 r     -         
N_3089                               Net          -        -       -         -           11        
Fxzjj7kb74Bhgyzbc                    ORCALUT4     A        In      0.000     1.808 r     -         
Fxzjj7kb74Bhgyzbc                    ORCALUT4     Z        Out     0.523     2.332 r     -         
N_3153                               Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdws       ORCALUT4     B        In      0.000     2.332 r     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdws       ORCALUT4     Z        Out     0.523     2.854 f     -         
jtdo_iv_i_5_m6_0_a2_2                Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu       ORCALUT4     C        In      0.000     2.854 f     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu       ORCALUT4     Z        Out     0.523     3.377 f     -         
jtdo_iv_i_5_m6_0_a2_4                Net          -        -       -         -           1         
KcoForjIkbo7fw9nnv1AuFHmd7c          ORCALUT4     A        In      0.000     3.377 f     -         
KcoForjIkbo7fw9nnv1AuFHmd7c          ORCALUT4     Z        Out     0.633     4.011 f     -         
jtdo                                 Net          -        -       -         -           4         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb     ORCALUT4     B        In      0.000     4.011 f     -         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb     ORCALUT4     Z        Out     0.523     4.534 r     -         
parity_calc_5_iv_0_0_1               Net          -        -       -         -           1         
ftmz9x9brrEpnb60ewic7H74Kbtwq        ORCALUT4     D        In      0.000     4.534 r     -         
ftmz9x9brrEpnb60ewic7H74Kbtwq        ORCALUT4     Z        Out     0.343     4.877 f     -         
parity_calc_5                        Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                     FD1P3DX      D        In      0.000     4.877 f     -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.088

    Number of logic level(s):                7
    Starting point:                          ngfjhruLu9jrb / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
ngfjhruLu9jrb                         FD1P3DX      Q        Out     1.121     1.121 r     -         
jshift_d1                             Net          -        -       -         -           179       
eBmK1Hoypfr94bL3sCHG20awheLH8         ORCALUT4     A        In      0.000     1.121 r     -         
eBmK1Hoypfr94bL3sCHG20awheLH8         ORCALUT4     Z        Out     0.688     1.808 r     -         
N_3089                                Net          -        -       -         -           11        
Fxzjj7kb74Bhgyzbc                     ORCALUT4     A        In      0.000     1.808 r     -         
Fxzjj7kb74Bhgyzbc                     ORCALUT4     Z        Out     0.523     2.332 r     -         
N_3153                                Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdws        ORCALUT4     B        In      0.000     2.332 r     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdws        ORCALUT4     Z        Out     0.523     2.854 f     -         
jtdo_iv_i_5_m6_0_a2_2                 Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu        ORCALUT4     C        In      0.000     2.854 f     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu        ORCALUT4     Z        Out     0.523     3.377 f     -         
jtdo_iv_i_5_m6_0_a2_4                 Net          -        -       -         -           1         
KcoForjIkbo7fw9nnv1AuFHmd7c           ORCALUT4     A        In      0.000     3.377 f     -         
KcoForjIkbo7fw9nnv1AuFHmd7c           ORCALUT4     Z        Out     0.633     4.011 f     -         
jtdo                                  Net          -        -       -         -           4         
rdsGlvdvxxBJozv6e3A84g0Iy2hdo5b7a     ORCALUT4     C        In      0.000     4.011 f     -         
rdsGlvdvxxBJozv6e3A84g0Iy2hdo5b7a     ORCALUT4     Z        Out     0.523     4.534 r     -         
N_65                                  Net          -        -       -         -           1         
ftmz9x9brrEpnb60ewic7H74Kbtwq         ORCALUT4     A        In      0.000     4.534 r     -         
ftmz9x9brrEpnb60ewic7H74Kbtwq         ORCALUT4     Z        Out     0.343     4.877 r     -         
parity_calc_5                         Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                      FD1P3DX      D        In      0.000     4.877 r     -         
====================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.074

    Number of logic level(s):                7
    Starting point:                          eLGADJzvI6lrAAobHxn / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAobHxn                     FD1P3DX      Q        Out     0.989     0.989 r     -         
addr[1]                                 Net          -        -       -         -           47        
bLgwux1czBdjrievzwn4iCyzoJBADEfIfl9     ORCALUT4     B        In      0.000     0.989 r     -         
bLgwux1czBdjrievzwn4iCyzoJBADEfIfl9     ORCALUT4     Z        Out     0.658     1.647 r     -         
N_3126                                  Net          -        -       -         -           6         
qiiHwAjzL78ddo4u27fLAr3q01C0Jmdwr       ORCALUT4     B        In      0.000     1.647 r     -         
qiiHwAjzL78ddo4u27fLAr3q01C0Jmdwr       ORCALUT4     Z        Out     0.523     2.170 f     -         
jtdo_iv_i_5_m6_0_a2_1_1                 Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwr          ORCALUT4     B        In      0.000     2.170 f     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwr          ORCALUT4     Z        Out     0.523     2.692 r     -         
jtdo_iv_i_5_m6_0_a2_1                   Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu          ORCALUT4     B        In      0.000     2.692 r     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu          ORCALUT4     Z        Out     0.523     3.216 r     -         
jtdo_iv_i_5_m6_0_a2_4                   Net          -        -       -         -           1         
KcoForjIkbo7fw9nnv1AuFHmd7c             ORCALUT4     A        In      0.000     3.216 r     -         
KcoForjIkbo7fw9nnv1AuFHmd7c             ORCALUT4     Z        Out     0.633     3.849 r     -         
jtdo                                    Net          -        -       -         -           4         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb        ORCALUT4     B        In      0.000     3.849 r     -         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb        ORCALUT4     Z        Out     0.523     4.372 r     -         
parity_calc_5_iv_0_0_1                  Net          -        -       -         -           1         
ftmz9x9brrEpnb60ewic7H74Kbtwq           ORCALUT4     D        In      0.000     4.372 r     -         
ftmz9x9brrEpnb60ewic7H74Kbtwq           ORCALUT4     Z        Out     0.343     4.715 f     -         
parity_calc_5                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                        FD1P3DX      D        In      0.000     4.715 f     -         
======================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.074

    Number of logic level(s):                7
    Starting point:                          eLGADJzvI6lrAAobHxn / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAobHxn                     FD1P3DX      Q        Out     0.989     0.989 r     -         
addr[1]                                 Net          -        -       -         -           47        
bLgwux1czBdjrievzwn4iCyzoJBADEfIfl9     ORCALUT4     B        In      0.000     0.989 r     -         
bLgwux1czBdjrievzwn4iCyzoJBADEfIfl9     ORCALUT4     Z        Out     0.658     1.647 r     -         
N_3126                                  Net          -        -       -         -           6         
qiiHwAjzL78ddo4u27fLAr3q01C0Jmdwr       ORCALUT4     B        In      0.000     1.647 r     -         
qiiHwAjzL78ddo4u27fLAr3q01C0Jmdwr       ORCALUT4     Z        Out     0.523     2.170 f     -         
jtdo_iv_i_5_m6_0_a2_1_1                 Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwr          ORCALUT4     B        In      0.000     2.170 f     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwr          ORCALUT4     Z        Out     0.523     2.692 r     -         
jtdo_iv_i_5_m6_0_a2_1                   Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu          ORCALUT4     B        In      0.000     2.692 r     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu          ORCALUT4     Z        Out     0.523     3.216 r     -         
jtdo_iv_i_5_m6_0_a2_4                   Net          -        -       -         -           1         
KcoForjIkbo7fw9nnv1AuFHmd7c             ORCALUT4     A        In      0.000     3.216 r     -         
KcoForjIkbo7fw9nnv1AuFHmd7c             ORCALUT4     Z        Out     0.633     3.849 r     -         
jtdo                                    Net          -        -       -         -           4         
rdsGlvdvxxBJozv6e3A84g0Iy2hdo5b7a       ORCALUT4     C        In      0.000     3.849 r     -         
rdsGlvdvxxBJozv6e3A84g0Iy2hdo5b7a       ORCALUT4     Z        Out     0.523     4.372 r     -         
N_65                                    Net          -        -       -         -           1         
ftmz9x9brrEpnb60ewic7H74Kbtwq           ORCALUT4     A        In      0.000     4.372 r     -         
ftmz9x9brrEpnb60ewic7H74Kbtwq           ORCALUT4     Z        Out     0.343     4.715 r     -         
parity_calc_5                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                        FD1P3DX      D        In      0.000     4.715 r     -         
======================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.713
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.076

    Number of logic level(s):                7
    Starting point:                          eLGADJzvI6lrAAobHrJ / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAobHrJ                     FD1P3DX      Q        Out     0.987     0.987 r     -         
addr[0]                                 Net          -        -       -         -           45        
bLgwux1czBdjrievzwn4iCyzoJBADEfIfl9     ORCALUT4     A        In      0.000     0.987 r     -         
bLgwux1czBdjrievzwn4iCyzoJBADEfIfl9     ORCALUT4     Z        Out     0.658     1.645 f     -         
N_3126                                  Net          -        -       -         -           6         
qiiHwAjzL78ddo4u27fLAr3q01C0Jmdwr       ORCALUT4     B        In      0.000     1.645 f     -         
qiiHwAjzL78ddo4u27fLAr3q01C0Jmdwr       ORCALUT4     Z        Out     0.523     2.167 r     -         
jtdo_iv_i_5_m6_0_a2_1_1                 Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwr          ORCALUT4     B        In      0.000     2.167 r     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwr          ORCALUT4     Z        Out     0.523     2.691 f     -         
jtdo_iv_i_5_m6_0_a2_1                   Net          -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu          ORCALUT4     B        In      0.000     2.691 f     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu          ORCALUT4     Z        Out     0.523     3.213 f     -         
jtdo_iv_i_5_m6_0_a2_4                   Net          -        -       -         -           1         
KcoForjIkbo7fw9nnv1AuFHmd7c             ORCALUT4     A        In      0.000     3.213 f     -         
KcoForjIkbo7fw9nnv1AuFHmd7c             ORCALUT4     Z        Out     0.633     3.846 f     -         
jtdo                                    Net          -        -       -         -           4         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb        ORCALUT4     B        In      0.000     3.846 f     -         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb        ORCALUT4     Z        Out     0.523     4.370 r     -         
parity_calc_5_iv_0_0_1                  Net          -        -       -         -           1         
ftmz9x9brrEpnb60ewic7H74Kbtwq           ORCALUT4     D        In      0.000     4.370 r     -         
ftmz9x9brrEpnb60ewic7H74Kbtwq           ORCALUT4     Z        Out     0.343     4.713 f     -         
parity_calc_5                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                        FD1P3DX      D        In      0.000     4.713 f     -         
======================================================================================================




====================================
Detailed Report for Clock: spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                                Arrival          
Instance               Reference                                          Type        Pin     Net              Time        Slack
                       Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------
inst2.dout_reg[15]     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       dout_reg[15]     0.798       0.646
inst2.inst_reg[5]      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[5]      0.798       1.822
inst2.inst_reg[6]      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[6]      0.798       1.822
inst2.inst_reg[7]      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[7]      0.798       1.822
inst2.inst_reg[8]      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[8]      0.798       1.822
inst2.inst_reg[9]      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[9]      0.798       1.822
inst2.inst_reg[10]     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[10]     0.798       1.822
inst2.inst_reg[11]     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[11]     0.798       1.822
inst2.inst_reg[12]     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[12]     0.798       1.822
inst2.inst_reg[13]     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     Q       inst_reg[13]     0.798       2.345
================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                        Required          
Instance                                    Reference                                          Type        Pin     Net                      Time         Slack
                                            Clock                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.spi.rx_shift_data[0]     spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     D       inst1_spiMISO_MASTER     2.289        0.646
inst2.dout_reg[0]                           spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     D       dout_reg_23[0]           7.644        3.889
inst2.dout_reg[7]                           spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     D       dout_reg_23[7]           7.644        3.889
inst2.dout_reg[11]                          spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     D       dout_reg_23[11]          7.644        3.889
inst2.dout_reg[14]                          spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1P3DX     D       dout_reg_23[14]          7.644        3.889
cLuL7ECB0ny5wgGgg5GBrJ                      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1S3DX     D       trace_din[70]            4.789        3.951
cLuL7ECB0ny5wgGgg5GBxn                      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1S3DX     D       trace_din[71]            4.789        3.951
cLuL7ECB0ny5wgGgg5GB23                      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1S3DX     D       trace_din[72]            4.789        3.951
cLuL7ECB0ny5wgGgg5GB7J                      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1S3DX     D       trace_din[73]            4.789        3.951
cLuL7ECB0ny5wgGgg5GBDn                      spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock     FD1S3DX     D       trace_din[74]            4.789        3.951
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.500
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.289

    - Propagation time:                      1.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.646

    Number of logic level(s):                2
    Starting point:                          inst2.dout_reg[15] / Q
    Ending point:                            inst_cpu.lm32_inst.spi.rx_shift_data[0] / D
    The start point is clocked by            spi_uniq_1_Z7_layer1|SCLK_MASTER_derived_clock [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
inst2.dout_reg[15]                          FD1P3DX      Q        Out     0.798     0.798 r     -         
dout_reg[15]                                Net          -        -       -         -           2         
inst2.inst1_spiMISO_MASTER_u_am             ORCALUT4     A        In      0.000     0.798 r     -         
inst2.inst1_spiMISO_MASTER_u_am             ORCALUT4     Z        Out     0.523     1.321 r     -         
inst1_spiMISO_MASTER_u_am                   Net          -        -       -         -           1         
inst2.inst1_spiMISO_MASTER_u                PFUMX        BLUT     In      0.000     1.321 r     -         
inst2.inst1_spiMISO_MASTER_u                PFUMX        Z        Out     0.322     1.643 r     -         
inst1_spiMISO_MASTER                        Net          -        -       -         -           1         
inst_cpu.lm32_inst.spi.rx_shift_data[0]     FD1P3DX      D        In      0.000     1.643 r     -         
==========================================================================================================




====================================
Detailed Report for Clock: top|LMK_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                        Starting                                                         Arrival           
Instance                                                                                                                Reference       Type         Pin      Net                        Time        Slack 
                                                                                                                        Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     top|LMK_CLK     PDPW16KD     DO19     mem_dout_tmp[1]            4.990       -3.530
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     top|LMK_CLK     PDPW16KD     DO21     mem_dout_tmp[3]            4.990       -3.530
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27]                                                          top|LMK_CLK     FD1P3DX      Q        size_d[1]                  0.948       -3.442
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     top|LMK_CLK     PDPW16KD     DO20     mem_dout_tmp[2]            4.880       -3.343
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d_fast[31]                                                     top|LMK_CLK     FD1P3DX      Q        instruction_d_fast[31]     0.798       -3.292
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[30]                                                          top|LMK_CLK     FD1P3DX      Q        instruction_d[30]          0.962       -2.907
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[29]                                                          top|LMK_CLK     FD1P3DX      Q        direction_d                0.946       -2.891
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     top|LMK_CLK     PDPW16KD     DO18     mem_dout_tmp[0]            4.965       -2.880
inst_cpu.lm32_inst.LM32.cpu.load_x                                                                                      top|LMK_CLK     FD1P3DX      Q        load_x                     0.883       -2.874
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.stall_wb_load                                                               top|LMK_CLK     FD1P3DX      Q        stall_wb_load              0.863       -2.854
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                      Starting                                                           Required           
Instance                                                                                                                                              Reference       Type         Pin       Net                         Time         Slack 
                                                                                                                                                      Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.genblk1\.byte_memories\[3\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     top|LMK_CLK     DP16KD       WEB       mem_din_tmp_RNI4G9P7[1]     3.228        -3.530
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                 top|LMK_CLK     DP16KD       ADA11     ra_RNIBIH27[8]              3.223        -3.442
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_1                                 top|LMK_CLK     DP16KD       ADA11     ra_RNIBIH27[8]              3.223        -3.442
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_2                                 top|LMK_CLK     DP16KD       ADA11     ra_RNIBIH27[8]              3.223        -3.442
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_3                                 top|LMK_CLK     DP16KD       ADA11     ra_RNIBIH27[8]              3.223        -3.442
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                  top|LMK_CLK     PDPW16KD     ADR11     ra_RNIBG6U6[6]              3.223        -3.357
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.genblk1\.byte_memories\[1\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     top|LMK_CLK     DP16KD       WEB       mem_din_tmp_RNIHNOC8[3]     3.228        -3.021
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                 top|LMK_CLK     DP16KD       ADA6      ra_RNIQJC17[3]              3.223        -2.918
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                 top|LMK_CLK     DP16KD       ADA7      ra_RNISLC17[4]              3.223        -2.918
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                 top|LMK_CLK     DP16KD       ADA8      ra_RNIUNC17[5]              3.223        -2.918
============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            1.772
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.228

    - Propagation time:                      6.758
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.530

    Number of logic level(s):                3
    Starting point:                          inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0 / DO19
    Ending point:                            inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.genblk1\.byte_memories\[3\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0 / WEB
    The start point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKR
    The end   point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKB

Instance / Net                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                   PDPW16KD     DO19     Out     4.990     4.990 r     -         
mem_dout_tmp[1]                                                                                                                                       Net          -        -       -         -           4         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNINTQR[1]                                   ORCALUT4     D        In      0.000     4.990 r     -         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNINTQR[1]                                   ORCALUT4     Z        Out     0.523     5.513 r     -         
N_5                                                                                                                                                   Net          -        -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNIG4082[1]                                  ORCALUT4     A        In      0.000     5.513 r     -         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNIG4082[1]                                  ORCALUT4     Z        Out     0.523     6.036 r     -         
g0_4_0_1                                                                                                                                              Net          -        -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNI4G9P7[1]                                  PFUMX        C0       In      0.000     6.036 r     -         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNI4G9P7[1]                                  PFUMX        Z        Out     0.722     6.758 r     -         
mem_din_tmp_RNI4G9P7[1]                                                                                                                               Net          -        -       -         -           2         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.genblk1\.byte_memories\[3\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     DP16KD       WEB      In      0.000     6.758 r     -         
====================================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            1.772
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.228

    - Propagation time:                      6.758
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.530

    Number of logic level(s):                3
    Starting point:                          inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0 / DO21
    Ending point:                            inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.genblk1\.byte_memories\[3\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0 / WEB
    The start point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKR
    The end   point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKB

Instance / Net                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_\\genblk1\.mem_0_0                                   PDPW16KD     DO21     Out     4.990     4.990 r     -         
mem_dout_tmp[3]                                                                                                                                       Net          -        -       -         -           4         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNIPVQR[3]                                   ORCALUT4     D        In      0.000     4.990 r     -         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNIPVQR[3]                                   ORCALUT4     Z        Out     0.523     5.513 r     -         
N_6                                                                                                                                                   Net          -        -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNIG4082[1]                                  ORCALUT4     B        In      0.000     5.513 r     -         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNIG4082[1]                                  ORCALUT4     Z        Out     0.523     6.036 r     -         
g0_4_0_1                                                                                                                                              Net          -        -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNI4G9P7[1]                                  PFUMX        C0       In      0.000     6.036 r     -         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.way_0_tag_ram.\\genblk1\.mem_din_tmp_RNI4G9P7[1]                                  PFUMX        Z        Out     0.722     6.758 r     -         
mem_din_tmp_RNI4G9P7[1]                                                                                                                               Net          -        -       -         -           2         
inst_cpu.lm32_inst.LM32.cpu.load_store_unit.dcache.\\memories\[0\]\.genblk1\.byte_memories\[3\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     DP16KD       WEB      In      0.000     6.758 r     -         
====================================================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      6.665
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.442

    Number of logic level(s):                10
    Starting point:                          inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27] / Q
    Ending point:                            inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0 / ADA11
    The start point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                                         Pin       Pin               Arrival     No. of    
Name                                                                                                                      Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27]                                                            FD1P3DX      Q         Out     0.948     0.948 r     -         
size_d[1]                                                                                                                 Net          -         -       -         -           21        
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg_1                                                                               ORCALUT4     B         In      0.000     0.948 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg_1                                                                               ORCALUT4     Z         Out     0.633     1.581 r     -         
op_bg_1                                                                                                                   Net          -         -       -         -           4         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg                                                                                 ORCALUT4     A         In      0.000     1.581 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg                                                                                 ORCALUT4     Z         Out     0.523     2.104 r     -         
op_bg                                                                                                                     Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.decoder.bi_conditional_0                                                                      ORCALUT4     B         In      0.000     2.104 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.bi_conditional_0                                                                      ORCALUT4     Z         Out     0.568     2.672 r     -         
bi_conditional_0                                                                                                          Net          -         -       -         -           2         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_d                                                      ORCALUT4     B         In      0.000     2.672 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_d                                                      ORCALUT4     Z         Out     0.608     3.280 r     -         
branch_predict_d                                                                                                          Net          -         -       -         -           3         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_taken_d_1_f0                                           ORCALUT4     A         In      0.000     3.280 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_taken_d_1_f0                                           ORCALUT4     Z         Out     0.755     4.035 r     -         
branch_predict_taken_d_1                                                                                                  Net          -         -       -         -           44        
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.branch_predict_address_d[10]                                                 ORCALUT4     A         In      0.000     4.035 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.branch_predict_address_d[10]                                                 ORCALUT4     Z         Out     0.523     4.559 r     -         
branch_predict_address_d[10]                                                                                              Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am_RNO[10]                                                              ORCALUT4     B         In      0.000     4.559 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am_RNO[10]                                                              ORCALUT4     Z         Out     0.523     5.082 r     -         
N_210                                                                                                                     Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am[10]                                                                  ORCALUT4     A         In      0.000     5.082 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am[10]                                                                  ORCALUT4     Z         Out     0.523     5.604 r     -         
pc_a_am[10]                                                                                                               Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a[10]                                                                     PFUMX        BLUT      In      0.000     5.604 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a[10]                                                                     PFUMX        Z         Out     0.407     6.011 r     -         
pc_a[10]                                                                                                                  Net          -         -       -         -           3         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.ra_RNIBIH27[8]             ORCALUT4     B         In      0.000     6.011 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.ra_RNIBIH27[8]             ORCALUT4     Z         Out     0.653     6.665 r     -         
ra_RNIBIH27[8]                                                                                                            Net          -         -       -         -           5         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_0     DP16KD       ADA11     In      0.000     6.665 r     -         
=========================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      6.665
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.442

    Number of logic level(s):                10
    Starting point:                          inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27] / Q
    Ending point:                            inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_1 / ADA11
    The start point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                                         Pin       Pin               Arrival     No. of    
Name                                                                                                                      Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27]                                                            FD1P3DX      Q         Out     0.948     0.948 r     -         
size_d[1]                                                                                                                 Net          -         -       -         -           21        
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg_1                                                                               ORCALUT4     B         In      0.000     0.948 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg_1                                                                               ORCALUT4     Z         Out     0.633     1.581 r     -         
op_bg_1                                                                                                                   Net          -         -       -         -           4         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg                                                                                 ORCALUT4     A         In      0.000     1.581 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg                                                                                 ORCALUT4     Z         Out     0.523     2.104 r     -         
op_bg                                                                                                                     Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.decoder.bi_conditional_0                                                                      ORCALUT4     B         In      0.000     2.104 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.bi_conditional_0                                                                      ORCALUT4     Z         Out     0.568     2.672 r     -         
bi_conditional_0                                                                                                          Net          -         -       -         -           2         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_d                                                      ORCALUT4     B         In      0.000     2.672 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_d                                                      ORCALUT4     Z         Out     0.608     3.280 r     -         
branch_predict_d                                                                                                          Net          -         -       -         -           3         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_taken_d_1_f0                                           ORCALUT4     A         In      0.000     3.280 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_taken_d_1_f0                                           ORCALUT4     Z         Out     0.755     4.035 r     -         
branch_predict_taken_d_1                                                                                                  Net          -         -       -         -           44        
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.branch_predict_address_d[10]                                                 ORCALUT4     A         In      0.000     4.035 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.branch_predict_address_d[10]                                                 ORCALUT4     Z         Out     0.523     4.559 r     -         
branch_predict_address_d[10]                                                                                              Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am_RNO[10]                                                              ORCALUT4     B         In      0.000     4.559 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am_RNO[10]                                                              ORCALUT4     Z         Out     0.523     5.082 r     -         
N_210                                                                                                                     Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am[10]                                                                  ORCALUT4     A         In      0.000     5.082 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am[10]                                                                  ORCALUT4     Z         Out     0.523     5.604 r     -         
pc_a_am[10]                                                                                                               Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a[10]                                                                     PFUMX        BLUT      In      0.000     5.604 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a[10]                                                                     PFUMX        Z         Out     0.407     6.011 r     -         
pc_a[10]                                                                                                                  Net          -         -       -         -           3         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.ra_RNIBIH27[8]             ORCALUT4     B         In      0.000     6.011 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.ra_RNIBIH27[8]             ORCALUT4     Z         Out     0.653     6.665 r     -         
ra_RNIBIH27[8]                                                                                                            Net          -         -       -         -           5         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_1     DP16KD       ADA11     In      0.000     6.665 r     -         
=========================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      6.665
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.442

    Number of logic level(s):                10
    Starting point:                          inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27] / Q
    Ending point:                            inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_2 / ADA11
    The start point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|LMK_CLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                                         Pin       Pin               Arrival     No. of    
Name                                                                                                                      Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.instruction_d[27]                                                            FD1P3DX      Q         Out     0.948     0.948 r     -         
size_d[1]                                                                                                                 Net          -         -       -         -           21        
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg_1                                                                               ORCALUT4     B         In      0.000     0.948 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg_1                                                                               ORCALUT4     Z         Out     0.633     1.581 r     -         
op_bg_1                                                                                                                   Net          -         -       -         -           4         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg                                                                                 ORCALUT4     A         In      0.000     1.581 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.op_bg                                                                                 ORCALUT4     Z         Out     0.523     2.104 r     -         
op_bg                                                                                                                     Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.decoder.bi_conditional_0                                                                      ORCALUT4     B         In      0.000     2.104 r     -         
inst_cpu.lm32_inst.LM32.cpu.decoder.bi_conditional_0                                                                      ORCALUT4     Z         Out     0.568     2.672 r     -         
bi_conditional_0                                                                                                          Net          -         -       -         -           2         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_d                                                      ORCALUT4     B         In      0.000     2.672 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_d                                                      ORCALUT4     Z         Out     0.608     3.280 r     -         
branch_predict_d                                                                                                          Net          -         -       -         -           3         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_taken_d_1_f0                                           ORCALUT4     A         In      0.000     3.280 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.branch_predict_taken_d_1_f0                                           ORCALUT4     Z         Out     0.755     4.035 r     -         
branch_predict_taken_d_1                                                                                                  Net          -         -       -         -           44        
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.branch_predict_address_d[10]                                                 ORCALUT4     A         In      0.000     4.035 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.branch_predict_address_d[10]                                                 ORCALUT4     Z         Out     0.523     4.559 r     -         
branch_predict_address_d[10]                                                                                              Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am_RNO[10]                                                              ORCALUT4     B         In      0.000     4.559 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am_RNO[10]                                                              ORCALUT4     Z         Out     0.523     5.082 r     -         
N_210                                                                                                                     Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am[10]                                                                  ORCALUT4     A         In      0.000     5.082 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a_am[10]                                                                  ORCALUT4     Z         Out     0.523     5.604 r     -         
pc_a_am[10]                                                                                                               Net          -         -       -         -           1         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a[10]                                                                     PFUMX        BLUT      In      0.000     5.604 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.pc_a[10]                                                                     PFUMX        Z         Out     0.407     6.011 r     -         
pc_a[10]                                                                                                                  Net          -         -       -         -           3         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.ra_RNIBIH27[8]             ORCALUT4     B         In      0.000     6.011 r     -         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.ra_RNIBIH27[8]             ORCALUT4     Z         Out     0.653     6.665 r     -         
ra_RNIBIH27[8]                                                                                                            Net          -         -       -         -           5         
inst_cpu.lm32_inst.LM32.cpu.instruction_unit.icache.\\memories\[0\]\.way_0_data_ram.\\genblk1\.mem_\\genblk1\.mem_0_2     DP16KD       ADA11     In      0.000     6.665 r     -         
=========================================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                        Arrival          
Instance                                                       Reference     Type                                        Pin            Net                    Time        Slack
                                                               Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtag0                              System        jtagconn16                                  jce2           jce2[0]                0.000       1.033
top_reveal_coretop_instance.jtag0                              System        jtagconn16                                  jshift         jshift[0]              0.000       1.033
top_reveal_coretop_instance.jtag0                              System        jtagconn16                                  ip_enable      ip_enable[0]           0.000       2.244
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[2]      adder_result_x[2]      0.000       2.257
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[3]      adder_result_x[3]      0.000       2.257
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[6]      adder_result_x[6]      0.000       2.257
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[10]     adder_result_x[10]     0.000       2.257
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[7]      adder_result_x[7]      0.000       2.297
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[16]     adder_result_x[16]     0.000       2.479
inst_cpu.lm32_inst.LM32.cpu.adder.addsub.\\genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[17]     adder_result_x[17]     0.000       2.479
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                    Required          
Instance                         Reference     Type        Pin     Net                       Time         Slack
                                 Clock                                                                         
---------------------------------------------------------------------------------------------------------------
ikjxdeE9yeis2eI9                 System        FD1P3DX     D       parity_calc_5             4.789        1.033
orh8KHqvnKqbJ                    System        FD1P3BX     D       tm_crc_7[0]               4.789        1.556
jvmp30bLmJrLte02tr6kqqI17J       System        FD1P3DX     D       tm_rd_addr_cntr_s[9]      4.789        1.817
bcrr9n0G2fbLIBEnDxolDhkn4Ixn     System        FD1P3DX     D       tm_rd_addr_cntr_s[10]     4.789        1.817
jvmp30bLmJrLte02tr6kqqI1xn       System        FD1P3DX     D       tm_rd_addr_cntr_s[7]      4.789        1.875
jvmp30bLmJrLte02tr6kqqI123       System        FD1P3DX     D       tm_rd_addr_cntr_s[8]      4.789        1.875
jvmp30bLmJrLte02tr6kqqI1m3       System        FD1P3DX     D       tm_rd_addr_cntr_s[5]      4.789        1.935
jvmp30bLmJrLte02tr6kqqI1rJ       System        FD1P3DX     D       tm_rd_addr_cntr_s[6]      4.789        1.935
jvmp30bLmJrLte02tr6kqqI1bJ       System        FD1P3DX     D       tm_rd_addr_cntr_s[3]      4.789        1.994
jvmp30bLmJrLte02tr6kqqI1hn       System        FD1P3DX     D       tm_rd_addr_cntr_s[4]      4.789        1.994
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      3.756
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.033

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtag0 / jce2
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtag0     jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                               Net            -        -       -         -           14        
eBmK1Hoypfr94bL3sCHG20awheLH8         ORCALUT4       C        In      0.000     0.000 r     -         
eBmK1Hoypfr94bL3sCHG20awheLH8         ORCALUT4       Z        Out     0.688     0.688 f     -         
N_3089                                Net            -        -       -         -           11        
Fxzjj7kb74Bhgyzbc                     ORCALUT4       A        In      0.000     0.688 f     -         
Fxzjj7kb74Bhgyzbc                     ORCALUT4       Z        Out     0.523     1.211 r     -         
N_3153                                Net            -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdws        ORCALUT4       B        In      0.000     1.211 r     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdws        ORCALUT4       Z        Out     0.523     1.734 f     -         
jtdo_iv_i_5_m6_0_a2_2                 Net            -        -       -         -           1         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu        ORCALUT4       C        In      0.000     1.734 f     -         
1nDbrteeFxGxi17qAtHf2r8yIEIdwu        ORCALUT4       Z        Out     0.523     2.257 f     -         
jtdo_iv_i_5_m6_0_a2_4                 Net            -        -       -         -           1         
KcoForjIkbo7fw9nnv1AuFHmd7c           ORCALUT4       A        In      0.000     2.257 f     -         
KcoForjIkbo7fw9nnv1AuFHmd7c           ORCALUT4       Z        Out     0.633     2.890 f     -         
jtdo                                  Net            -        -       -         -           4         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb      ORCALUT4       B        In      0.000     2.890 f     -         
dj4zIgJ5btwfx8BdaF1Gx5lcq3npaDbb      ORCALUT4       Z        Out     0.523     3.413 r     -         
parity_calc_5_iv_0_0_1                Net            -        -       -         -           1         
ftmz9x9brrEpnb60ewic7H74Kbtwq         ORCALUT4       D        In      0.000     3.413 r     -         
ftmz9x9brrEpnb60ewic7H74Kbtwq         ORCALUT4       Z        Out     0.343     3.756 f     -         
parity_calc_5                         Net            -        -       -         -           1         
ikjxdeE9yeis2eI9                      FD1P3DX        D        In      0.000     3.756 f     -         
======================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":4:0:4:0|Timing constraint (to [get_ports LED_R]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":5:0:5:0|Timing constraint (to [get_ports LED_G]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":6:0:6:0|Timing constraint (to [get_ports LED_B]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":7:0:7:0|Timing constraint (to [get_ports IO_SCK]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":8:0:8:0|Timing constraint (to [get_ports IO_MOSI]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":9:0:9:0|Timing constraint (to [get_ports IO_MISO]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":10:0:10:0|Timing constraint (to [get_ports IO_0]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/darbas/lattice/orange_crab/lm32_tutor/timing_sdc.sdc":11:0:11:0|Timing constraint (from [get_ports USER_BUTTON]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:48s; Memory used current: 312MB peak: 331MB)


Finished timing report (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:48s; Memory used current: 312MB peak: 331MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_45f-8

Register bits: 3561 of 43848 (8%)
PIC Latch:       0
I/O cells:       15
Block Rams : 13 of 108 (12%)

DSP primitives:       6 of 108 (5%)

Details:
ALU54B:         2
AND2:           2
CCU2C:          251
DP16KD:         10
DPR16X4C:       32
FD1P3AX:        50
FD1P3BX:        90
FD1P3DX:        2077
FD1S3AX:        160
FD1S3AY:        1
FD1S3BX:        73
FD1S3DX:        1021
FD1S3IX:        87
FD1S3JX:        2
GSR:            1
IB:             9
INV:            33
L6MUX21:        94
MULT18X18D:     4
OB:             6
OR2:            1
ORCALUT4:       4989
PDPW16KD:       3
PFUMX:          426
PUR:            1
ROM16X1A:       14
VHI:            71
VLO:            71
XOR2:           10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:49s; Memory used current: 103MB peak: 331MB)

Process took 0h:00m:53s realtime, 0h:00m:49s cputime
# Tue Feb 15 20:17:31 2022

###########################################################]
