{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764796286242 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "NEANDER_W_7SEG EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design NEANDER_W_7SEG" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1764796286369 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764796286423 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764796286423 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764796286560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764796286572 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764796286702 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764796286702 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764796286702 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 771 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764796286705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 773 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764796286705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 775 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764796286705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 777 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764796286705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 779 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764796286705 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764796286705 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764796286706 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764796286707 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { N } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 608 832 1008 624 "N" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Z } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 624 832 1008 640 "Z" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[6\] " "Pin ACA\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[6] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[5\] " "Pin ACA\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[5] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[4\] " "Pin ACA\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[4] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[3\] " "Pin ACA\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[3] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[2\] " "Pin ACA\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[2] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[1\] " "Pin ACA\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[1] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACA\[0\] " "Pin ACA\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACA[0] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -248 864 1040 -232 "ACA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[6\] " "Pin ACB\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[6] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[5\] " "Pin ACB\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[5] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[4\] " "Pin ACB\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[4] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[3\] " "Pin ACB\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[3] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[2\] " "Pin ACB\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[2] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[1\] " "Pin ACB\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[1] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACB\[0\] " "Pin ACB\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ACB[0] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -64 864 1040 -48 "ACB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[6\] " "Pin PCA\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[6] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[5\] " "Pin PCA\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[5] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[4\] " "Pin PCA\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[4] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[3\] " "Pin PCA\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[3] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[2\] " "Pin PCA\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[2] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[1\] " "Pin PCA\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[1] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCA\[0\] " "Pin PCA\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCA[0] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 280 824 1000 296 "PCA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[6\] " "Pin PCB\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[6] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[5\] " "Pin PCB\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[5] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[4\] " "Pin PCB\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[4] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[3\] " "Pin PCB\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[3] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[2\] " "Pin PCB\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[2] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[1\] " "Pin PCB\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[1] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCB\[0\] " "Pin PCB\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PCB[0] } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 456 824 1000 472 "PCB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 216 120 288 232 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_PB " "Pin STEP_PB not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { STEP_PB } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 232 120 288 248 "STEP_PB" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_PB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN_STEP_SW " "Pin RUN_STEP_SW not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RUN_STEP_SW } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 184 112 288 200 "RUN_STEP_SW" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN_STEP_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 200 120 288 216 "CLK" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764796287021 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764796287021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NEANDER_W_7SEG.sdc " "Synopsys Design Constraints File file not found: 'NEANDER_W_7SEG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764796287406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764796287407 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst22\|inst\|inst5  from: datac  to: combout " "Cell: inst\|inst22\|inst\|inst5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1764796287411 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1764796287411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764796287414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764796287415 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764796287415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NEANDER:inst\|RUN_STEP:inst22\|Multiplexador:inst\|inst5  " "Automatically promoted node NEANDER:inst\|RUN_STEP:inst22\|Multiplexador:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764796287440 ""}  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/multiplexador.bdf" { { 128 584 648 176 "inst5" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEANDER:inst|RUN_STEP:inst22|Multiplexador:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764796287440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node Reset~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764796287441 ""}  } { { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 216 120 288 232 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 763 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764796287441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764796288018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764796288018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764796288019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764796288020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764796288021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764796288022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764796288045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764796288046 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764796288046 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 3 30 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 3 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764796288048 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764796288048 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764796288048 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764796288049 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764796288049 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764796288049 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764796288100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764796289265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764796289380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764796289390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764796290534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764796290534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764796291128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764796291842 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764796291842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764796292541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764796292542 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764796292542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764796292552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764796292647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764796292905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764796293016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764796293246 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764796293772 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 2.5 V J7 " "Pin Reset uses I/O standard 2.5 V at J7" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 216 120 288 232 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764796294089 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764796294089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/output_files/NEANDER_W_7SEG.fit.smsg " "Generated suppressed messages file C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/output_files/NEANDER_W_7SEG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764796294184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764796294588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:11:34 2025 " "Processing ended: Wed Dec 03 18:11:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764796294588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764796294588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764796294588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764796294588 ""}
