

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual_1'
================================================================
* Date:           Sun Jul 14 15:02:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2928|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|     2928|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_64ns_64_2_no_dsp_1_U225  |sitodp_64ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |sitodp_64ns_64_2_no_dsp_1_U226  |sitodp_64ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                           |                           |        0|   0|  0|   0|    0|
    +--------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_1_fu_295_p2    |         +|   0|  0|   19|           8|           2|
    |add_ln23_fu_211_p2      |         +|   0|  0|   19|           8|           2|
    |add_ln510_2_fu_480_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln510_fu_356_p2     |         +|   0|  0|   19|          12|          11|
    |grp_fu_132_p0           |         -|   0|  0|   71|          64|          64|
    |grp_fu_135_p0           |         -|   0|  0|   71|          64|          64|
    |sub_ln1311_5_fu_494_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_fu_370_p2    |         -|   0|  0|   18|          10|          11|
    |sub_ln23_1_fu_205_p2    |         -|   0|  0|   19|           8|           8|
    |sub_ln23_2_fu_246_p2    |         -|   0|  0|   15|           8|           8|
    |sub_ln23_3_fu_289_p2    |         -|   0|  0|   19|           8|           8|
    |sub_ln23_fu_162_p2      |         -|   0|  0|   15|           8|           8|
    |ap_return               |       and|   0|  0|    2|           1|           1|
    |icmp_ln23_1_fu_562_p2   |      icmp|   0|  0|   29|          64|           7|
    |icmp_ln23_fu_438_p2     |      icmp|   0|  0|   29|          64|           7|
    |r_V_17_fu_520_p2        |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_396_p2           |      lshr|   0|  0|  591|         169|         169|
    |or_ln23_1_fu_179_p2     |        or|   0|  0|    7|           7|           4|
    |or_ln23_2_fu_252_p2     |        or|   0|  0|    8|           8|           2|
    |or_ln23_3_fu_263_p2     |        or|   0|  0|    7|           7|           4|
    |or_ln23_fu_168_p2       |        or|   0|  0|    8|           8|           2|
    |ush_6_fu_504_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_380_p3           |    select|   0|  0|   12|           1|          12|
    |val_6_fu_554_p3         |    select|   0|  0|   63|           1|          64|
    |val_fu_430_p3           |    select|   0|  0|   63|           1|          64|
    |r_V_16_fu_402_p2        |       shl|   0|  0|  591|         169|         169|
    |r_V_18_fu_526_p2        |       shl|   0|  0|  591|         169|         169|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2928|        1060|        1065|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_ce                            |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|ap_return                        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual.1|  return value|
|patches_superpoints_31_address0  |  out|    8|   ap_memory|      patches_superpoints_31|         array|
|patches_superpoints_31_ce0       |  out|    1|   ap_memory|      patches_superpoints_31|         array|
|patches_superpoints_31_q0        |   in|   64|   ap_memory|      patches_superpoints_31|         array|
|patches_superpoints_31_address1  |  out|    8|   ap_memory|      patches_superpoints_31|         array|
|patches_superpoints_31_ce1       |  out|    1|   ap_memory|      patches_superpoints_31|         array|
|patches_superpoints_31_q1        |   in|   64|   ap_memory|      patches_superpoints_31|         array|
|patches_superpoints_30_address0  |  out|    8|   ap_memory|      patches_superpoints_30|         array|
|patches_superpoints_30_ce0       |  out|    1|   ap_memory|      patches_superpoints_30|         array|
|patches_superpoints_30_q0        |   in|   64|   ap_memory|      patches_superpoints_30|         array|
|patches_superpoints_30_address1  |  out|    8|   ap_memory|      patches_superpoints_30|         array|
|patches_superpoints_30_ce1       |  out|    1|   ap_memory|      patches_superpoints_30|         array|
|patches_superpoints_30_q1        |   in|   64|   ap_memory|      patches_superpoints_30|         array|
|wsp1                             |   in|    3|     ap_none|                        wsp1|        scalar|
|wsp2                             |   in|    3|     ap_none|                        wsp2|        scalar|
+---------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wsp2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2" [patchMaker.cpp:23]   --->   Operation 4 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wsp1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1" [patchMaker.cpp:23]   --->   Operation 5 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp2_read, i4 0" [patchMaker.cpp:23]   --->   Operation 6 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i3 %wsp2_read" [patchMaker.cpp:23]   --->   Operation 7 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln23, i6 0" [patchMaker.cpp:23]   --->   Operation 8 'bitconcatenate' 'tmp_148_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %tmp" [patchMaker.cpp:23]   --->   Operation 9 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.70ns)   --->   "%sub_ln23 = sub i8 %tmp_148_cast, i8 %zext_ln23" [patchMaker.cpp:23]   --->   Operation 10 'sub' 'sub_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln23 = or i8 %sub_ln23, i8 2" [patchMaker.cpp:23]   --->   Operation 11 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i8 %or_ln23" [patchMaker.cpp:23]   --->   Operation 12 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln23_1" [patchMaker.cpp:23]   --->   Operation 13 'getelementptr' 'patches_superpoints_30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln23_1 = or i7 %tmp, i7 15" [patchMaker.cpp:23]   --->   Operation 14 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %or_ln23_1" [patchMaker.cpp:23]   --->   Operation 15 'bitconcatenate' 'tmp_150_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i7 %or_ln23_1" [patchMaker.cpp:23]   --->   Operation 16 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln23_1, i2 0" [patchMaker.cpp:23]   --->   Operation 17 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_1 = sub i8 %p_shl3_cast, i8 %tmp_150_cast" [patchMaker.cpp:23]   --->   Operation 18 'sub' 'sub_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 19 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23 = add i8 %sub_ln23_1, i8 2" [patchMaker.cpp:23]   --->   Operation 19 'add' 'add_ln23' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i8 %add_ln23" [patchMaker.cpp:23]   --->   Operation 20 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%patches_superpoints_30_addr_4 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln23_2" [patchMaker.cpp:23]   --->   Operation 21 'getelementptr' 'patches_superpoints_30_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp1_read, i4 0" [patchMaker.cpp:23]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i3 %wsp1_read" [patchMaker.cpp:23]   --->   Operation 23 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_152_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln23_2, i6 0" [patchMaker.cpp:23]   --->   Operation 24 'bitconcatenate' 'tmp_152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %tmp_s" [patchMaker.cpp:23]   --->   Operation 25 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%sub_ln23_2 = sub i8 %tmp_152_cast, i8 %zext_ln23_3" [patchMaker.cpp:23]   --->   Operation 26 'sub' 'sub_ln23_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln23_2 = or i8 %sub_ln23_2, i8 2" [patchMaker.cpp:23]   --->   Operation 27 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i8 %or_ln23_2" [patchMaker.cpp:23]   --->   Operation 28 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_4" [patchMaker.cpp:23]   --->   Operation 29 'getelementptr' 'patches_superpoints_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln23_3 = or i7 %tmp_s, i7 15" [patchMaker.cpp:23]   --->   Operation 30 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_154_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %or_ln23_3" [patchMaker.cpp:23]   --->   Operation 31 'bitconcatenate' 'tmp_154_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i7 %or_ln23_3" [patchMaker.cpp:23]   --->   Operation 32 'trunc' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln23_3, i2 0" [patchMaker.cpp:23]   --->   Operation 33 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_3 = sub i8 %p_shl_cast, i8 %tmp_154_cast" [patchMaker.cpp:23]   --->   Operation 34 'sub' 'sub_ln23_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 35 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i8 %sub_ln23_3, i8 2" [patchMaker.cpp:23]   --->   Operation 35 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i8 %add_ln23_1" [patchMaker.cpp:23]   --->   Operation 36 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_5 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_5" [patchMaker.cpp:23]   --->   Operation 37 'getelementptr' 'patches_superpoints_31_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i8 %patches_superpoints_31_addr" [patchMaker.cpp:23]   --->   Operation 38 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%patches_superpoints_30_load = load i8 %patches_superpoints_30_addr" [patchMaker.cpp:23]   --->   Operation 39 'load' 'patches_superpoints_30_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_2 = load i8 %patches_superpoints_31_addr_5" [patchMaker.cpp:23]   --->   Operation 40 'load' 'patches_superpoints_31_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 41 [2/2] (1.20ns)   --->   "%patches_superpoints_30_load_2 = load i8 %patches_superpoints_30_addr_4" [patchMaker.cpp:23]   --->   Operation 41 'load' 'patches_superpoints_30_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 42 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i8 %patches_superpoints_31_addr" [patchMaker.cpp:23]   --->   Operation 42 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 43 [1/2] (1.20ns)   --->   "%patches_superpoints_30_load = load i8 %patches_superpoints_30_addr" [patchMaker.cpp:23]   --->   Operation 43 'load' 'patches_superpoints_30_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 44 [1/1] (1.14ns)   --->   "%sub_ln23_4 = sub i64 %patches_superpoints_31_load, i64 %patches_superpoints_30_load" [patchMaker.cpp:23]   --->   Operation 44 'sub' 'sub_ln23_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln23_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 45 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_2 = load i8 %patches_superpoints_31_addr_5" [patchMaker.cpp:23]   --->   Operation 46 'load' 'patches_superpoints_31_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 47 [1/2] (1.20ns)   --->   "%patches_superpoints_30_load_2 = load i8 %patches_superpoints_30_addr_4" [patchMaker.cpp:23]   --->   Operation 47 'load' 'patches_superpoints_30_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 48 [1/1] (1.14ns)   --->   "%sub_ln23_5 = sub i64 %patches_superpoints_31_load_2, i64 %patches_superpoints_30_load_2" [patchMaker.cpp:23]   --->   Operation 48 'sub' 'sub_ln23_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [2/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln23_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 49 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln23_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 52 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 53 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 54 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_195 = trunc i64 %data_V"   --->   Operation 55 'trunc' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_195, i1 0"   --->   Operation 56 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 57 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_194" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 58 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 59 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 60 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_194"   --->   Operation 61 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 62 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 63 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 64 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 65 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 66 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V_16 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 67 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 68 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%zext_ln662 = zext i1 %tmp_189"   --->   Operation 69 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_131 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_16, i32 53, i32 116"   --->   Operation 70 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_131"   --->   Operation 71 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:23]   --->   Operation 72 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln23_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 73 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%data_V_14 = bitcast i64 %dc_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 74 'bitcast' 'data_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_14, i32 52, i32 62"   --->   Operation 75 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i64 %data_V_14"   --->   Operation 76 'trunc' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_197, i1 0"   --->   Operation 77 'bitconcatenate' 'mantissa_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i54 %mantissa_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 78 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_196" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 79 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.73ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 80 'add' 'add_ln510_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 81 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.73ns)   --->   "%sub_ln1311_5 = sub i11 1023, i11 %tmp_196"   --->   Operation 82 'sub' 'sub_ln1311_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i11 %sub_ln1311_5"   --->   Operation 83 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.29ns)   --->   "%ush_6 = select i1 %isNeg_6, i12 %sext_ln1311_6, i12 %add_ln510_2"   --->   Operation 84 'select' 'ush_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_cast_cast_cast = sext i12 %ush_6"   --->   Operation 85 'sext' 'sh_prom_i_i_i_i_i59_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i59_cast_cast_cast"   --->   Operation 86 'zext' 'sh_prom_i_i_i_i_i59_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%r_V_17 = lshr i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i59_cast_cast_cast_cast"   --->   Operation 87 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%r_V_18 = shl i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i59_cast_cast_cast_cast"   --->   Operation 88 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_17, i32 53"   --->   Operation 89 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%zext_ln662_6 = zext i1 %tmp_193"   --->   Operation 90 'zext' 'zext_ln662_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%tmp_133 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_18, i32 53, i32 116"   --->   Operation 91 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%val_6 = select i1 %isNeg_6, i64 %zext_ln662_6, i64 %tmp_133"   --->   Operation 92 'select' 'val_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23_1 = icmp_slt  i64 %val_6, i64 100" [patchMaker.cpp:23]   --->   Operation 93 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.12ns)   --->   "%and_ln23 = and i1 %icmp_ln23, i1 %icmp_ln23_1" [patchMaker.cpp:23]   --->   Operation 94 'and' 'and_ln23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i1 %and_ln23" [patchMaker.cpp:23]   --->   Operation 95 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp2_read                               (read          ) [ 0000]
wsp1_read                               (read          ) [ 0000]
tmp                                     (bitconcatenate) [ 0000]
trunc_ln23                              (trunc         ) [ 0000]
tmp_148_cast                            (bitconcatenate) [ 0000]
zext_ln23                               (zext          ) [ 0000]
sub_ln23                                (sub           ) [ 0000]
or_ln23                                 (or            ) [ 0000]
zext_ln23_1                             (zext          ) [ 0000]
patches_superpoints_30_addr             (getelementptr ) [ 0110]
or_ln23_1                               (or            ) [ 0000]
tmp_150_cast                            (bitconcatenate) [ 0000]
trunc_ln23_1                            (trunc         ) [ 0000]
p_shl3_cast                             (bitconcatenate) [ 0000]
sub_ln23_1                              (sub           ) [ 0000]
add_ln23                                (add           ) [ 0000]
zext_ln23_2                             (zext          ) [ 0000]
patches_superpoints_30_addr_4           (getelementptr ) [ 0110]
tmp_s                                   (bitconcatenate) [ 0000]
trunc_ln23_2                            (trunc         ) [ 0000]
tmp_152_cast                            (bitconcatenate) [ 0000]
zext_ln23_3                             (zext          ) [ 0000]
sub_ln23_2                              (sub           ) [ 0000]
or_ln23_2                               (or            ) [ 0000]
zext_ln23_4                             (zext          ) [ 0000]
patches_superpoints_31_addr             (getelementptr ) [ 0110]
or_ln23_3                               (or            ) [ 0000]
tmp_154_cast                            (bitconcatenate) [ 0000]
trunc_ln23_3                            (trunc         ) [ 0000]
p_shl_cast                              (bitconcatenate) [ 0000]
sub_ln23_3                              (sub           ) [ 0000]
add_ln23_1                              (add           ) [ 0000]
zext_ln23_5                             (zext          ) [ 0000]
patches_superpoints_31_addr_5           (getelementptr ) [ 0110]
patches_superpoints_31_load             (load          ) [ 0000]
patches_superpoints_30_load             (load          ) [ 0000]
sub_ln23_4                              (sub           ) [ 0101]
patches_superpoints_31_load_2           (load          ) [ 0000]
patches_superpoints_30_load_2           (load          ) [ 0000]
sub_ln23_5                              (sub           ) [ 0101]
specinterface_ln0                       (specinterface ) [ 0000]
specinterface_ln0                       (specinterface ) [ 0000]
dc                                      (sitodp        ) [ 0000]
data_V                                  (bitcast       ) [ 0000]
tmp_194                                 (partselect    ) [ 0000]
tmp_195                                 (trunc         ) [ 0000]
mantissa                                (bitconcatenate) [ 0000]
zext_ln15                               (zext          ) [ 0000]
zext_ln510                              (zext          ) [ 0000]
add_ln510                               (add           ) [ 0000]
isNeg                                   (bitselect     ) [ 0000]
sub_ln1311                              (sub           ) [ 0000]
sext_ln1311                             (sext          ) [ 0000]
ush                                     (select        ) [ 0000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 0000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 0000]
r_V                                     (lshr          ) [ 0000]
r_V_16                                  (shl           ) [ 0000]
tmp_189                                 (bitselect     ) [ 0000]
zext_ln662                              (zext          ) [ 0000]
tmp_131                                 (partselect    ) [ 0000]
val                                     (select        ) [ 0000]
icmp_ln23                               (icmp          ) [ 0000]
dc_13                                   (sitodp        ) [ 0000]
data_V_14                               (bitcast       ) [ 0000]
tmp_196                                 (partselect    ) [ 0000]
tmp_197                                 (trunc         ) [ 0000]
mantissa_6                              (bitconcatenate) [ 0000]
zext_ln15_6                             (zext          ) [ 0000]
zext_ln510_2                            (zext          ) [ 0000]
add_ln510_2                             (add           ) [ 0000]
isNeg_6                                 (bitselect     ) [ 0000]
sub_ln1311_5                            (sub           ) [ 0000]
sext_ln1311_6                           (sext          ) [ 0000]
ush_6                                   (select        ) [ 0000]
sh_prom_i_i_i_i_i59_cast_cast_cast      (sext          ) [ 0000]
sh_prom_i_i_i_i_i59_cast_cast_cast_cast (zext          ) [ 0000]
r_V_17                                  (lshr          ) [ 0000]
r_V_18                                  (shl           ) [ 0000]
tmp_193                                 (bitselect     ) [ 0000]
zext_ln662_6                            (zext          ) [ 0000]
tmp_133                                 (partselect    ) [ 0000]
val_6                                   (select        ) [ 0000]
icmp_ln23_1                             (icmp          ) [ 0000]
and_ln23                                (and           ) [ 0000]
ret_ln23                                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints_31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_31"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patches_superpoints_30">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_30"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="wsp2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="wsp1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="patches_superpoints_30_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_30_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="patches_superpoints_30_addr_4_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_30_addr_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="patches_superpoints_31_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="patches_superpoints_31_addr_5_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="0"/>
<pin id="118" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_31_load/1 patches_superpoints_31_load_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="0"/>
<pin id="128" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_30_load/1 patches_superpoints_30_load_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc_13/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln23_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_148_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_148_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln23_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln23_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="or_ln23_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln23_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln23_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_150_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln23_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_shl3_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln23_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln23_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln23_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln23_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_152_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_152_cast/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln23_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln23_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln23_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln23_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln23_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_154_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_154_cast/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln23_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_3/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_shl_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sub_ln23_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_3/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln23_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln23_5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sub_ln23_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_4/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sub_ln23_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_5/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="data_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_194_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_194/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_195_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_195/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mantissa_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="54" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="52" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln15_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="54" slack="0"/>
<pin id="350" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln510_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln510_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="isNeg_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="12" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln1311_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln1311_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="ush_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="12" slack="0"/>
<pin id="383" dir="0" index="2" bw="12" slack="0"/>
<pin id="384" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="r_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="54" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="r_V_16_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="54" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_189_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="169" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_189/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln662_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_131_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="169" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="8" slack="0"/>
<pin id="425" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_131/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="val_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="64" slack="0"/>
<pin id="434" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln23_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="data_V_14_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_14/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_196_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_196/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_197_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_197/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mantissa_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="54" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="52" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="0"/>
<pin id="467" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_6/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln15_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="54" slack="0"/>
<pin id="474" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln510_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_2/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln510_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="0" index="1" bw="11" slack="0"/>
<pin id="483" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_2/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="isNeg_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_6/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln1311_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="0"/>
<pin id="497" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_5/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln1311_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_6/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="ush_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="12" slack="0"/>
<pin id="507" dir="0" index="2" bw="12" slack="0"/>
<pin id="508" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_6/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sh_prom_i_i_i_i_i59_cast_cast_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i59_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sh_prom_i_i_i_i_i59_cast_cast_cast_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i59_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="r_V_17_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="54" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="r_V_18_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="54" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_18/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_193_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="169" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_193/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln662_6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_6/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_133_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="169" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="0" index="3" bw="8" slack="0"/>
<pin id="549" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="val_6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="0"/>
<pin id="557" dir="0" index="2" bw="64" slack="0"/>
<pin id="558" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_6/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln23_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln23_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="patches_superpoints_30_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_30_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="patches_superpoints_30_addr_4_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_30_addr_4 "/>
</bind>
</comp>

<comp id="584" class="1005" name="patches_superpoints_31_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="patches_superpoints_31_addr_5_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="sub_ln23_4_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_4 "/>
</bind>
</comp>

<comp id="599" class="1005" name="sub_ln23_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="96" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="129"><net_src comp="82" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="131"><net_src comp="89" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="70" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="70" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="138" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="183"><net_src comp="138" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="179" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="179" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="185" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="76" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="76" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="222" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="234" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="267"><net_src comp="222" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="263" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="269" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="310"><net_src comp="110" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="120" pin="7"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="317"><net_src comp="110" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="120" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="323"><net_src comp="132" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="320" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="324" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="324" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="362" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="356" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="348" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="348" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="392" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="396" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="402" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="362" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="416" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="420" pin="4"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="135" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="26" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="448" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="52" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="58" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="448" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="486" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="480" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="472" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="472" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="516" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="520" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="64" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="526" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="62" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="559"><net_src comp="486" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="540" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="544" pin="4"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="68" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="438" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="82" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="582"><net_src comp="89" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="587"><net_src comp="96" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="592"><net_src comp="103" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="597"><net_src comp="306" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="602"><net_src comp="313" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_superpoints_31 | {}
	Port: patches_superpoints_30 | {}
	Port: wsp1 | {}
	Port: wsp2 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual.1 : patches_superpoints_31 | {1 2 }
	Port: areWedgeSuperPointsEqual.1 : patches_superpoints_30 | {1 2 }
	Port: areWedgeSuperPointsEqual.1 : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual.1 : wsp2 | {1 }
  - Chain level:
	State 1
		tmp_148_cast : 1
		zext_ln23 : 1
		sub_ln23 : 2
		or_ln23 : 3
		zext_ln23_1 : 3
		patches_superpoints_30_addr : 4
		or_ln23_1 : 1
		tmp_150_cast : 1
		trunc_ln23_1 : 1
		p_shl3_cast : 2
		sub_ln23_1 : 3
		add_ln23 : 4
		zext_ln23_2 : 5
		patches_superpoints_30_addr_4 : 6
		tmp_152_cast : 1
		zext_ln23_3 : 1
		sub_ln23_2 : 2
		or_ln23_2 : 3
		zext_ln23_4 : 3
		patches_superpoints_31_addr : 4
		or_ln23_3 : 1
		tmp_154_cast : 1
		trunc_ln23_3 : 1
		p_shl_cast : 2
		sub_ln23_3 : 3
		add_ln23_1 : 4
		zext_ln23_5 : 5
		patches_superpoints_31_addr_5 : 6
		patches_superpoints_31_load : 5
		patches_superpoints_30_load : 5
		patches_superpoints_31_load_2 : 7
		patches_superpoints_30_load_2 : 7
	State 2
		sub_ln23_4 : 1
		dc : 2
		sub_ln23_5 : 1
		dc_13 : 2
	State 3
		data_V : 1
		tmp_194 : 2
		tmp_195 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln510 : 3
		add_ln510 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sh_prom_i_i_i_i_i_cast_cast_cast : 7
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 8
		r_V : 9
		r_V_16 : 9
		tmp_189 : 10
		zext_ln662 : 11
		tmp_131 : 10
		val : 12
		icmp_ln23 : 13
		data_V_14 : 1
		tmp_196 : 2
		tmp_197 : 2
		mantissa_6 : 3
		zext_ln15_6 : 4
		zext_ln510_2 : 3
		add_ln510_2 : 4
		isNeg_6 : 5
		sub_ln1311_5 : 3
		sext_ln1311_6 : 4
		ush_6 : 6
		sh_prom_i_i_i_i_i59_cast_cast_cast : 7
		sh_prom_i_i_i_i_i59_cast_cast_cast_cast : 8
		r_V_17 : 9
		r_V_18 : 9
		tmp_193 : 10
		zext_ln662_6 : 11
		tmp_133 : 10
		val_6 : 12
		icmp_ln23_1 : 13
		and_ln23 : 14
		ret_ln23 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   lshr   |                   r_V_fu_396                   |    0    |   161   |
|          |                  r_V_17_fu_520                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|    shl   |                  r_V_16_fu_402                 |    0    |   161   |
|          |                  r_V_18_fu_526                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|          |                 sub_ln23_fu_162                |    0    |    15   |
|          |                sub_ln23_1_fu_205               |    0    |    19   |
|          |                sub_ln23_2_fu_246               |    0    |    15   |
|    sub   |                sub_ln23_3_fu_289               |    0    |    19   |
|          |                sub_ln23_4_fu_306               |    0    |    71   |
|          |                sub_ln23_5_fu_313               |    0    |    71   |
|          |                sub_ln1311_fu_370               |    0    |    18   |
|          |               sub_ln1311_5_fu_494              |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|          |                   ush_fu_380                   |    0    |    12   |
|  select  |                   val_fu_430                   |    0    |    63   |
|          |                  ush_6_fu_504                  |    0    |    12   |
|          |                  val_6_fu_554                  |    0    |    63   |
|----------|------------------------------------------------|---------|---------|
|          |                 add_ln23_fu_211                |    0    |    19   |
|    add   |                add_ln23_1_fu_295               |    0    |    19   |
|          |                add_ln510_fu_356                |    0    |    18   |
|          |               add_ln510_2_fu_480               |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln23_fu_438                |    0    |    29   |
|          |               icmp_ln23_1_fu_562               |    0    |    29   |
|----------|------------------------------------------------|---------|---------|
|    and   |                 and_ln23_fu_568                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|   read   |              wsp2_read_read_fu_70              |    0    |    0    |
|          |              wsp1_read_read_fu_76              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  sitodp  |                   grp_fu_132                   |    0    |    0    |
|          |                   grp_fu_135                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   tmp_fu_138                   |    0    |    0    |
|          |               tmp_148_cast_fu_150              |    0    |    0    |
|          |               tmp_150_cast_fu_185              |    0    |    0    |
|          |               p_shl3_cast_fu_197               |    0    |    0    |
|bitconcatenate|                  tmp_s_fu_222                  |    0    |    0    |
|          |               tmp_152_cast_fu_234              |    0    |    0    |
|          |               tmp_154_cast_fu_269              |    0    |    0    |
|          |                p_shl_cast_fu_281               |    0    |    0    |
|          |                 mantissa_fu_338                |    0    |    0    |
|          |                mantissa_6_fu_462               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                trunc_ln23_fu_146               |    0    |    0    |
|          |               trunc_ln23_1_fu_193              |    0    |    0    |
|   trunc  |               trunc_ln23_2_fu_230              |    0    |    0    |
|          |               trunc_ln23_3_fu_277              |    0    |    0    |
|          |                 tmp_195_fu_334                 |    0    |    0    |
|          |                 tmp_197_fu_458                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln23_fu_158                |    0    |    0    |
|          |               zext_ln23_1_fu_174               |    0    |    0    |
|          |               zext_ln23_2_fu_217               |    0    |    0    |
|          |               zext_ln23_3_fu_242               |    0    |    0    |
|          |               zext_ln23_4_fu_258               |    0    |    0    |
|          |               zext_ln23_5_fu_301               |    0    |    0    |
|   zext   |                zext_ln15_fu_348                |    0    |    0    |
|          |                zext_ln510_fu_352               |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_392  |    0    |    0    |
|          |                zext_ln662_fu_416               |    0    |    0    |
|          |               zext_ln15_6_fu_472               |    0    |    0    |
|          |               zext_ln510_2_fu_476              |    0    |    0    |
|          | sh_prom_i_i_i_i_i59_cast_cast_cast_cast_fu_516 |    0    |    0    |
|          |               zext_ln662_6_fu_540              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 or_ln23_fu_168                 |    0    |    0    |
|    or    |                or_ln23_1_fu_179                |    0    |    0    |
|          |                or_ln23_2_fu_252                |    0    |    0    |
|          |                or_ln23_3_fu_263                |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 tmp_194_fu_324                 |    0    |    0    |
|partselect|                 tmp_131_fu_420                 |    0    |    0    |
|          |                 tmp_196_fu_448                 |    0    |    0    |
|          |                 tmp_133_fu_544                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  isNeg_fu_362                  |    0    |    0    |
| bitselect|                 tmp_189_fu_408                 |    0    |    0    |
|          |                 isNeg_6_fu_486                 |    0    |    0    |
|          |                 tmp_193_fu_532                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               sext_ln1311_fu_376               |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_388    |    0    |    0    |
|          |              sext_ln1311_6_fu_500              |    0    |    0    |
|          |    sh_prom_i_i_i_i_i59_cast_cast_cast_fu_512   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   1174  |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|patches_superpoints_30_addr_4_reg_579|    8   |
| patches_superpoints_30_addr_reg_574 |    8   |
|patches_superpoints_31_addr_5_reg_589|    8   |
| patches_superpoints_31_addr_reg_584 |    8   |
|          sub_ln23_4_reg_594         |   64   |
|          sub_ln23_5_reg_599         |   64   |
+-------------------------------------+--------+
|                Total                |   160  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_132    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_135    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   160  |  1228  |
+-----------+--------+--------+--------+
