# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proc_v1.srcs/sources_1/new/PROC_UTIL.vhd" \
"../../../../proc_v1.srcs/sources_1/imports/Bureau/VHDL_CIRCUIT_NUM/ALU_8BITS/ALU_8BITS.srcs/sources_1/new/ALU_8BITS.vhd" \
"../../../../proc_v1.srcs/sources_1/imports/Bureau/VHDL_CIRCUIT_NUM/banc_de_registres/banc_de_registres.srcs/sources_1/new/banc_de_registres.vhd" \
"../../../../proc_v1.srcs/sources_1/imports/Bureau/VHDL_CIRCUIT_NUM/banc_de_memoire/banc_de_memoire.srcs/sources_1/new/memoire_donnees.vhd" \
"../../../../proc_v1.srcs/sources_1/imports/Bureau/VHDL_CIRCUIT_NUM/banc_de_memoire/banc_de_memoire.srcs/sources_1/new/memoire_instructions.vhd" \
"../../../../proc_v1.srcs/sources_1/new/proc.vhd" \
"../../../../proc_v1.srcs/sim_1/new/tb_proc.vhd" \

# Do not sort compile order
nosort
