
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  080051b8  080051b8  000151b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055c4  080055c4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080055c4  080055c4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080055c4  080055c4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055c4  080055c4  000155c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055c8  080055c8  000155c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080055cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  200001dc  080057a8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  080057a8  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1e9  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b68  00000000  00000000  0002a3ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  0002bf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002c9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000232f  00000000  00000000  0002d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a9e4  00000000  00000000  0002f69f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000876ae  00000000  00000000  0003a083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c1731  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a84  00000000  00000000  000c1784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800519c 	.word	0x0800519c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800519c 	.word	0x0800519c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <send8bitstoLCD>:
	operand[15] = data;
	LCD_Put_Cur(0,0);
	for(int z = 0; z < 16; z++) LCD_Send_Data(operand[z]);
}

void send8bitstoLCD(char vee){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	; 0x28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
	int b0,b1,b2,b3,b4,b5,b6,b7;

	b0 = vee & 1;
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
	b1 = vee & 2;
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	f003 0302 	and.w	r3, r3, #2
 8000aa0:	623b      	str	r3, [r7, #32]
	b2 = vee & 4;
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	f003 0304 	and.w	r3, r3, #4
 8000aa8:	61fb      	str	r3, [r7, #28]
	b3 = vee & 8;
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	f003 0308 	and.w	r3, r3, #8
 8000ab0:	61bb      	str	r3, [r7, #24]
	b4 = vee & 16;
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	f003 0310 	and.w	r3, r3, #16
 8000ab8:	617b      	str	r3, [r7, #20]
	b5 = vee & 32;
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	f003 0320 	and.w	r3, r3, #32
 8000ac0:	613b      	str	r3, [r7, #16]
	b6 = vee & 64;
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ac8:	60fb      	str	r3, [r7, #12]
	b7 = vee & 128;
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad0:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, b0);
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	2108      	movs	r1, #8
 8000ada:	481d      	ldr	r0, [pc, #116]	; (8000b50 <send8bitstoLCD+0xc8>)
 8000adc:	f000 fe74 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, b1);
 8000ae0:	6a3b      	ldr	r3, [r7, #32]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	2104      	movs	r1, #4
 8000ae8:	4819      	ldr	r0, [pc, #100]	; (8000b50 <send8bitstoLCD+0xc8>)
 8000aea:	f000 fe6d 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, b2);
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000af8:	4815      	ldr	r0, [pc, #84]	; (8000b50 <send8bitstoLCD+0xc8>)
 8000afa:	f000 fe65 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, b3);
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	461a      	mov	r2, r3
 8000b04:	2108      	movs	r1, #8
 8000b06:	4813      	ldr	r0, [pc, #76]	; (8000b54 <send8bitstoLCD+0xcc>)
 8000b08:	f000 fe5e 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, b4);
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	461a      	mov	r2, r3
 8000b12:	2120      	movs	r1, #32
 8000b14:	480f      	ldr	r0, [pc, #60]	; (8000b54 <send8bitstoLCD+0xcc>)
 8000b16:	f000 fe57 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, b5);
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	461a      	mov	r2, r3
 8000b20:	2110      	movs	r1, #16
 8000b22:	480c      	ldr	r0, [pc, #48]	; (8000b54 <send8bitstoLCD+0xcc>)
 8000b24:	f000 fe50 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, b6);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b32:	4808      	ldr	r0, [pc, #32]	; (8000b54 <send8bitstoLCD+0xcc>)
 8000b34:	f000 fe48 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, b7);
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b42:	4803      	ldr	r0, [pc, #12]	; (8000b50 <send8bitstoLCD+0xc8>)
 8000b44:	f000 fe40 	bl	80017c8 <HAL_GPIO_WritePin>

}
 8000b48:	bf00      	nop
 8000b4a:	3728      	adds	r7, #40	; 0x28
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40010800 	.word	0x40010800
 8000b54:	40010c00 	.word	0x40010c00

08000b58 <LCD_Init>:

void LCD_Init(){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	LCD_Send_CMD(0x38);		/* Initialization of 16X2 LCD in 8bit mode */
 8000b5c:	2038      	movs	r0, #56	; 0x38
 8000b5e:	f000 f80f 	bl	8000b80 <LCD_Send_CMD>
	LCD_Send_CMD(0x0C);		/* Display ON Cursor OFF */
 8000b62:	200c      	movs	r0, #12
 8000b64:	f000 f80c 	bl	8000b80 <LCD_Send_CMD>
	LCD_Send_CMD(0x06);		/* Auto Increment cursor */
 8000b68:	2006      	movs	r0, #6
 8000b6a:	f000 f809 	bl	8000b80 <LCD_Send_CMD>
	LCD_Send_CMD(0x01);		/* Clear display */
 8000b6e:	2001      	movs	r0, #1
 8000b70:	f000 f806 	bl	8000b80 <LCD_Send_CMD>
	LCD_Send_CMD(0x80);		/* Cursor at home position */
 8000b74:	2080      	movs	r0, #128	; 0x80
 8000b76:	f000 f803 	bl	8000b80 <LCD_Send_CMD>
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <LCD_Send_CMD>:

void LCD_Send_CMD(char cmd){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, RS_Pin, 0); // RS = 0 nean send command
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b90:	480b      	ldr	r0, [pc, #44]	; (8000bc0 <LCD_Send_CMD+0x40>)
 8000b92:	f000 fe19 	bl	80017c8 <HAL_GPIO_WritePin>
	send8bitstoLCD(cmd);
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff ff75 	bl	8000a88 <send8bitstoLCD>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ba4:	4806      	ldr	r0, [pc, #24]	; (8000bc0 <LCD_Send_CMD+0x40>)
 8000ba6:	f000 fe0f 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, 1);
 8000baa:	2201      	movs	r2, #1
 8000bac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb0:	4803      	ldr	r0, [pc, #12]	; (8000bc0 <LCD_Send_CMD+0x40>)
 8000bb2:	f000 fe09 	bl	80017c8 <HAL_GPIO_WritePin>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40010800 	.word	0x40010800

08000bc4 <LCD_Send_Data>:

void LCD_Send_Data(char data){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, RS_Pin, 1); // RS = 1 send data
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bd4:	480b      	ldr	r0, [pc, #44]	; (8000c04 <LCD_Send_Data+0x40>)
 8000bd6:	f000 fdf7 	bl	80017c8 <HAL_GPIO_WritePin>
	send8bitstoLCD(data);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff53 	bl	8000a88 <send8bitstoLCD>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, 0);
 8000be2:	2200      	movs	r2, #0
 8000be4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000be8:	4806      	ldr	r0, [pc, #24]	; (8000c04 <LCD_Send_Data+0x40>)
 8000bea:	f000 fded 	bl	80017c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, 1);
 8000bee:	2201      	movs	r2, #1
 8000bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bf4:	4803      	ldr	r0, [pc, #12]	; (8000c04 <LCD_Send_Data+0x40>)
 8000bf6:	f000 fde7 	bl	80017c8 <HAL_GPIO_WritePin>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40010800 	.word	0x40010800

08000c08 <LCD_Send_String>:

void LCD_Send_String(char *str){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i] != '\0'; i++){
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	e009      	b.n	8000c2a <LCD_Send_String+0x22>
		LCD_Send_Data(str[i]);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff ffd0 	bl	8000bc4 <LCD_Send_Data>
	for (int i = 0; str[i] != '\0'; i++){
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	3301      	adds	r3, #1
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	4413      	add	r3, r2
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d1ef      	bne.n	8000c16 <LCD_Send_String+0xe>
	}
}
 8000c36:	bf00      	nop
 8000c38:	bf00      	nop
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <LCD_Clear>:
		break;
	}
	LCD_Send_CMD(col);
}

void LCD_Clear(){
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	LCD_Send_CMD(0x01);
 8000c44:	2001      	movs	r0, #1
 8000c46:	f7ff ff9b 	bl	8000b80 <LCD_Send_CMD>
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c54:	f000 faaa 	bl	80011ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c58:	f000 f818 	bl	8000c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5c:	f000 f89e 	bl	8000d9c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c60:	f000 f850 	bl	8000d04 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8000c64:	4807      	ldr	r0, [pc, #28]	; (8000c84 <main+0x34>)
 8000c66:	f001 f9ff 	bl	8002068 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LCD_Init();
 8000c6a:	f7ff ff75 	bl	8000b58 <LCD_Init>
  while (1)
  {
    /* USER CODE END WHILE */
//	  Key_Read();
//	  HAL_Delay(300);
	  LCD_Send_String("abcsdad");
 8000c6e:	4806      	ldr	r0, [pc, #24]	; (8000c88 <main+0x38>)
 8000c70:	f7ff ffca 	bl	8000c08 <LCD_Send_String>
	  HAL_Delay(1000);
 8000c74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c78:	f000 fafa 	bl	8001270 <HAL_Delay>
	  LCD_Clear();
 8000c7c:	f7ff ffe0 	bl	8000c40 <LCD_Clear>
	  LCD_Send_String("abcsdad");
 8000c80:	e7f5      	b.n	8000c6e <main+0x1e>
 8000c82:	bf00      	nop
 8000c84:	2000020c 	.word	0x2000020c
 8000c88:	080051b8 	.word	0x080051b8

08000c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b090      	sub	sp, #64	; 0x40
 8000c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c92:	f107 0318 	add.w	r3, r7, #24
 8000c96:	2228      	movs	r2, #40	; 0x28
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 fda2 	bl	80027e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
 8000caa:	60da      	str	r2, [r3, #12]
 8000cac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cb6:	2310      	movs	r3, #16
 8000cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cbe:	f107 0318 	add.w	r3, r7, #24
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 fd98 	bl	80017f8 <HAL_RCC_OscConfig>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000cce:	f000 f8d9 	bl	8000e84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd2:	230f      	movs	r3, #15
 8000cd4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f001 f804 	bl	8001cf8 <HAL_RCC_ClockConfig>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000cf6:	f000 f8c5 	bl	8000e84 <Error_Handler>
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	3740      	adds	r7, #64	; 0x40
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d18:	463b      	mov	r3, r7
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d20:	4b1d      	ldr	r3, [pc, #116]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d28:	4b1b      	ldr	r3, [pc, #108]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d2a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d30:	4b19      	ldr	r3, [pc, #100]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d36:	4b18      	ldr	r3, [pc, #96]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d38:	2209      	movs	r2, #9
 8000d3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d3c:	4b16      	ldr	r3, [pc, #88]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d42:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d48:	4813      	ldr	r0, [pc, #76]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d4a:	f001 f93d 	bl	8001fc8 <HAL_TIM_Base_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d54:	f000 f896 	bl	8000e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d5e:	f107 0308 	add.w	r3, r7, #8
 8000d62:	4619      	mov	r1, r3
 8000d64:	480c      	ldr	r0, [pc, #48]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d66:	f001 fad3 	bl	8002310 <HAL_TIM_ConfigClockSource>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d70:	f000 f888 	bl	8000e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d74:	2300      	movs	r3, #0
 8000d76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4805      	ldr	r0, [pc, #20]	; (8000d98 <MX_TIM2_Init+0x94>)
 8000d82:	f001 fc9b 	bl	80026bc <HAL_TIMEx_MasterConfigSynchronization>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d8c:	f000 f87a 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d90:	bf00      	nop
 8000d92:	3718      	adds	r7, #24
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	2000020c 	.word	0x2000020c

08000d9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da2:	f107 0308 	add.w	r3, r7, #8
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
 8000dae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db0:	4b2c      	ldr	r3, [pc, #176]	; (8000e64 <MX_GPIO_Init+0xc8>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	4a2b      	ldr	r2, [pc, #172]	; (8000e64 <MX_GPIO_Init+0xc8>)
 8000db6:	f043 0304 	orr.w	r3, r3, #4
 8000dba:	6193      	str	r3, [r2, #24]
 8000dbc:	4b29      	ldr	r3, [pc, #164]	; (8000e64 <MX_GPIO_Init+0xc8>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc8:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <MX_GPIO_Init+0xc8>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	4a25      	ldr	r2, [pc, #148]	; (8000e64 <MX_GPIO_Init+0xc8>)
 8000dce:	f043 0308 	orr.w	r3, r3, #8
 8000dd2:	6193      	str	r3, [r2, #24]
 8000dd4:	4b23      	ldr	r3, [pc, #140]	; (8000e64 <MX_GPIO_Init+0xc8>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	f003 0308 	and.w	r3, r3, #8
 8000ddc:	603b      	str	r3, [r7, #0]
 8000dde:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, C0_Pin|C1_Pin|D1_Pin|D0_Pin
 8000de0:	2200      	movs	r2, #0
 8000de2:	f641 511f 	movw	r1, #7455	; 0x1d1f
 8000de6:	4820      	ldr	r0, [pc, #128]	; (8000e68 <MX_GPIO_Init+0xcc>)
 8000de8:	f000 fcee 	bl	80017c8 <HAL_GPIO_WritePin>
                          |C2_Pin|D7_Pin|D2_Pin|RS_Pin
                          |EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C3_Pin|D6_Pin|D3_Pin|D5_Pin
 8000dec:	2200      	movs	r2, #0
 8000dee:	f240 4139 	movw	r1, #1081	; 0x439
 8000df2:	481e      	ldr	r0, [pc, #120]	; (8000e6c <MX_GPIO_Init+0xd0>)
 8000df4:	f000 fce8 	bl	80017c8 <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);
  HAL_GPIO_WritePin(GPIOB,R0_Pin|R1_Pin|R2_Pin|R3_Pin, GPIO_PIN_SET);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f641 0106 	movw	r1, #6150	; 0x1806
 8000dfe:	481b      	ldr	r0, [pc, #108]	; (8000e6c <MX_GPIO_Init+0xd0>)
 8000e00:	f000 fce2 	bl	80017c8 <HAL_GPIO_WritePin>
  /*Configure GPIO pins : C0_Pin C1_Pin D1_Pin D0_Pin
                           C2_Pin D7_Pin D2_Pin RS_Pin
                           EN_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C1_Pin|D1_Pin|D0_Pin
 8000e04:	f641 531f 	movw	r3, #7455	; 0x1d1f
 8000e08:	60bb      	str	r3, [r7, #8]
                          |C2_Pin|D7_Pin|D2_Pin|RS_Pin
                          |EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2302      	movs	r3, #2
 8000e14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	f107 0308 	add.w	r3, r7, #8
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4812      	ldr	r0, [pc, #72]	; (8000e68 <MX_GPIO_Init+0xcc>)
 8000e1e:	f000 fb59 	bl	80014d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : C3_Pin R0_Pin R1_Pin D6_Pin
                           R2_Pin R3_Pin D3_Pin */
  GPIO_InitStruct.Pin = C3_Pin|R0_Pin|R1_Pin|D6_Pin
 8000e22:	f641 430f 	movw	r3, #7183	; 0x1c0f
 8000e26:	60bb      	str	r3, [r7, #8]
                          |R2_Pin|R3_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e30:	2302      	movs	r3, #2
 8000e32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e34:	f107 0308 	add.w	r3, r7, #8
 8000e38:	4619      	mov	r1, r3
 8000e3a:	480c      	ldr	r0, [pc, #48]	; (8000e6c <MX_GPIO_Init+0xd0>)
 8000e3c:	f000 fb4a 	bl	80014d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D5_Pin|D4_Pin;
 8000e40:	2330      	movs	r3, #48	; 0x30
 8000e42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e44:	2301      	movs	r3, #1
 8000e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	4619      	mov	r1, r3
 8000e56:	4805      	ldr	r0, [pc, #20]	; (8000e6c <MX_GPIO_Init+0xd0>)
 8000e58:	f000 fb3c 	bl	80014d4 <HAL_GPIO_Init>

}
 8000e5c:	bf00      	nop
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010800 	.word	0x40010800
 8000e6c:	40010c00 	.word	0x40010c00

08000e70 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	timerRun();
 8000e78:	f000 f80a 	bl	8000e90 <timerRun>
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e88:	b672      	cpsid	i
}
 8000e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e8c:	e7fe      	b.n	8000e8c <Error_Handler+0x8>
	...

08000e90 <timerRun>:
void setTimer1(int duration){
	timer1_counter = duration / TIMER_CYCLE;
	timer1_flag = 0;
}

void timerRun(){
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000e94:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <timerRun+0x2c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	dd0b      	ble.n	8000eb4 <timerRun+0x24>
		timer1_counter--;
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <timerRun+0x2c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	4a06      	ldr	r2, [pc, #24]	; (8000ebc <timerRun+0x2c>)
 8000ea4:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <timerRun+0x2c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	dc02      	bgt.n	8000eb4 <timerRun+0x24>
			timer1_flag = 1;
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <timerRun+0x30>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	200001fc 	.word	0x200001fc
 8000ec0:	200001f8 	.word	0x200001f8

08000ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <HAL_MspInit+0x5c>)
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	4a14      	ldr	r2, [pc, #80]	; (8000f20 <HAL_MspInit+0x5c>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	6193      	str	r3, [r2, #24]
 8000ed6:	4b12      	ldr	r3, [pc, #72]	; (8000f20 <HAL_MspInit+0x5c>)
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee2:	4b0f      	ldr	r3, [pc, #60]	; (8000f20 <HAL_MspInit+0x5c>)
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	4a0e      	ldr	r2, [pc, #56]	; (8000f20 <HAL_MspInit+0x5c>)
 8000ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eec:	61d3      	str	r3, [r2, #28]
 8000eee:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <HAL_MspInit+0x5c>)
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000efa:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <HAL_MspInit+0x60>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	4a04      	ldr	r2, [pc, #16]	; (8000f24 <HAL_MspInit+0x60>)
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f16:	bf00      	nop
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr
 8000f20:	40021000 	.word	0x40021000
 8000f24:	40010000 	.word	0x40010000

08000f28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f38:	d113      	bne.n	8000f62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f3a:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <HAL_TIM_Base_MspInit+0x44>)
 8000f3c:	69db      	ldr	r3, [r3, #28]
 8000f3e:	4a0b      	ldr	r2, [pc, #44]	; (8000f6c <HAL_TIM_Base_MspInit+0x44>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	61d3      	str	r3, [r2, #28]
 8000f46:	4b09      	ldr	r3, [pc, #36]	; (8000f6c <HAL_TIM_Base_MspInit+0x44>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2100      	movs	r1, #0
 8000f56:	201c      	movs	r0, #28
 8000f58:	f000 fa85 	bl	8001466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f5c:	201c      	movs	r0, #28
 8000f5e:	f000 fa9e 	bl	800149e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <NMI_Handler+0x4>

08000f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <HardFault_Handler+0x4>

08000f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <MemManage_Handler+0x4>

08000f82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <BusFault_Handler+0x4>

08000f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <UsageFault_Handler+0x4>

08000f8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr

08000f9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr

08000fa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr

08000fb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb6:	f000 f93f 	bl	8001238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fc4:	4802      	ldr	r0, [pc, #8]	; (8000fd0 <TIM2_IRQHandler+0x10>)
 8000fc6:	f001 f89b 	bl	8002100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	2000020c 	.word	0x2000020c

08000fd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
	return 1;
 8000fd8:	2301      	movs	r3, #1
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <_kill>:

int _kill(int pid, int sig)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000fec:	f001 fbd0 	bl	8002790 <__errno>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2216      	movs	r2, #22
 8000ff4:	601a      	str	r2, [r3, #0]
	return -1;
 8000ff6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <_exit>:

void _exit (int status)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800100a:	f04f 31ff 	mov.w	r1, #4294967295
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff ffe7 	bl	8000fe2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001014:	e7fe      	b.n	8001014 <_exit+0x12>

08001016 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b086      	sub	sp, #24
 800101a:	af00      	add	r7, sp, #0
 800101c:	60f8      	str	r0, [r7, #12]
 800101e:	60b9      	str	r1, [r7, #8]
 8001020:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e00a      	b.n	800103e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001028:	f3af 8000 	nop.w
 800102c:	4601      	mov	r1, r0
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	1c5a      	adds	r2, r3, #1
 8001032:	60ba      	str	r2, [r7, #8]
 8001034:	b2ca      	uxtb	r2, r1
 8001036:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	3301      	adds	r3, #1
 800103c:	617b      	str	r3, [r7, #20]
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	429a      	cmp	r2, r3
 8001044:	dbf0      	blt.n	8001028 <_read+0x12>
	}

return len;
 8001046:	687b      	ldr	r3, [r7, #4]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3718      	adds	r7, #24
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	e009      	b.n	8001076 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1c5a      	adds	r2, r3, #1
 8001066:	60ba      	str	r2, [r7, #8]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	3301      	adds	r3, #1
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	697a      	ldr	r2, [r7, #20]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	429a      	cmp	r2, r3
 800107c:	dbf1      	blt.n	8001062 <_write+0x12>
	}
	return len;
 800107e:	687b      	ldr	r3, [r7, #4]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <_close>:

int _close(int file)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	return -1;
 8001090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr

0800109e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
 80010a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010ae:	605a      	str	r2, [r3, #4]
	return 0;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr

080010bc <_isatty>:

int _isatty(int file)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	return 1;
 80010c4:	2301      	movs	r3, #1
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
	return 0;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f0:	4a14      	ldr	r2, [pc, #80]	; (8001144 <_sbrk+0x5c>)
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <_sbrk+0x60>)
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010fc:	4b13      	ldr	r3, [pc, #76]	; (800114c <_sbrk+0x64>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d102      	bne.n	800110a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <_sbrk+0x64>)
 8001106:	4a12      	ldr	r2, [pc, #72]	; (8001150 <_sbrk+0x68>)
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110a:	4b10      	ldr	r3, [pc, #64]	; (800114c <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	429a      	cmp	r2, r3
 8001116:	d207      	bcs.n	8001128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001118:	f001 fb3a 	bl	8002790 <__errno>
 800111c:	4603      	mov	r3, r0
 800111e:	220c      	movs	r2, #12
 8001120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	e009      	b.n	800113c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <_sbrk+0x64>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800112e:	4b07      	ldr	r3, [pc, #28]	; (800114c <_sbrk+0x64>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4413      	add	r3, r2
 8001136:	4a05      	ldr	r2, [pc, #20]	; (800114c <_sbrk+0x64>)
 8001138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113a:	68fb      	ldr	r3, [r7, #12]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20002800 	.word	0x20002800
 8001148:	00000400 	.word	0x00000400
 800114c:	20000200 	.word	0x20000200
 8001150:	20000268 	.word	0x20000268

08001154 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr

08001160 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001160:	480c      	ldr	r0, [pc, #48]	; (8001194 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001162:	490d      	ldr	r1, [pc, #52]	; (8001198 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001164:	4a0d      	ldr	r2, [pc, #52]	; (800119c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001168:	e002      	b.n	8001170 <LoopCopyDataInit>

0800116a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800116a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800116c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800116e:	3304      	adds	r3, #4

08001170 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001170:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001172:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001174:	d3f9      	bcc.n	800116a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001176:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001178:	4c0a      	ldr	r4, [pc, #40]	; (80011a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800117a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800117c:	e001      	b.n	8001182 <LoopFillZerobss>

0800117e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800117e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001180:	3204      	adds	r2, #4

08001182 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001182:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001184:	d3fb      	bcc.n	800117e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001186:	f7ff ffe5 	bl	8001154 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800118a:	f001 fb07 	bl	800279c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800118e:	f7ff fd5f 	bl	8000c50 <main>
  bx lr
 8001192:	4770      	bx	lr
  ldr r0, =_sdata
 8001194:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001198:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800119c:	080055cc 	.word	0x080055cc
  ldr r2, =_sbss
 80011a0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80011a4:	20000268 	.word	0x20000268

080011a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011a8:	e7fe      	b.n	80011a8 <ADC1_2_IRQHandler>
	...

080011ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <HAL_Init+0x28>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a07      	ldr	r2, [pc, #28]	; (80011d4 <HAL_Init+0x28>)
 80011b6:	f043 0310 	orr.w	r3, r3, #16
 80011ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011bc:	2003      	movs	r0, #3
 80011be:	f000 f947 	bl	8001450 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c2:	200f      	movs	r0, #15
 80011c4:	f000 f808 	bl	80011d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011c8:	f7ff fe7c 	bl	8000ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40022000 	.word	0x40022000

080011d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <HAL_InitTick+0x54>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b12      	ldr	r3, [pc, #72]	; (8001230 <HAL_InitTick+0x58>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4619      	mov	r1, r3
 80011ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80011f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 f95f 	bl	80014ba <HAL_SYSTICK_Config>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e00e      	b.n	8001224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b0f      	cmp	r3, #15
 800120a:	d80a      	bhi.n	8001222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120c:	2200      	movs	r2, #0
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	f04f 30ff 	mov.w	r0, #4294967295
 8001214:	f000 f927 	bl	8001466 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001218:	4a06      	ldr	r2, [pc, #24]	; (8001234 <HAL_InitTick+0x5c>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	e000      	b.n	8001224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000000 	.word	0x20000000
 8001230:	20000008 	.word	0x20000008
 8001234:	20000004 	.word	0x20000004

08001238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800123c:	4b05      	ldr	r3, [pc, #20]	; (8001254 <HAL_IncTick+0x1c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HAL_IncTick+0x20>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4413      	add	r3, r2
 8001248:	4a03      	ldr	r2, [pc, #12]	; (8001258 <HAL_IncTick+0x20>)
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	20000008 	.word	0x20000008
 8001258:	20000254 	.word	0x20000254

0800125c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  return uwTick;
 8001260:	4b02      	ldr	r3, [pc, #8]	; (800126c <HAL_GetTick+0x10>)
 8001262:	681b      	ldr	r3, [r3, #0]
}
 8001264:	4618      	mov	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr
 800126c:	20000254 	.word	0x20000254

08001270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001278:	f7ff fff0 	bl	800125c <HAL_GetTick>
 800127c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001288:	d005      	beq.n	8001296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800128a:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <HAL_Delay+0x44>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	461a      	mov	r2, r3
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4413      	add	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001296:	bf00      	nop
 8001298:	f7ff ffe0 	bl	800125c <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d8f7      	bhi.n	8001298 <HAL_Delay+0x28>
  {
  }
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000008 	.word	0x20000008

080012b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c8:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <__NVIC_SetPriorityGrouping+0x44>)
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012d4:	4013      	ands	r3, r2
 80012d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ea:	4a04      	ldr	r2, [pc, #16]	; (80012fc <__NVIC_SetPriorityGrouping+0x44>)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	60d3      	str	r3, [r2, #12]
}
 80012f0:	bf00      	nop
 80012f2:	3714      	adds	r7, #20
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <__NVIC_GetPriorityGrouping+0x18>)
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	0a1b      	lsrs	r3, r3, #8
 800130a:	f003 0307 	and.w	r3, r3, #7
}
 800130e:	4618      	mov	r0, r3
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	2b00      	cmp	r3, #0
 800132c:	db0b      	blt.n	8001346 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	f003 021f 	and.w	r2, r3, #31
 8001334:	4906      	ldr	r1, [pc, #24]	; (8001350 <__NVIC_EnableIRQ+0x34>)
 8001336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133a:	095b      	lsrs	r3, r3, #5
 800133c:	2001      	movs	r0, #1
 800133e:	fa00 f202 	lsl.w	r2, r0, r2
 8001342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	e000e100 	.word	0xe000e100

08001354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001364:	2b00      	cmp	r3, #0
 8001366:	db0a      	blt.n	800137e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	490c      	ldr	r1, [pc, #48]	; (80013a0 <__NVIC_SetPriority+0x4c>)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	0112      	lsls	r2, r2, #4
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	440b      	add	r3, r1
 8001378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800137c:	e00a      	b.n	8001394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4908      	ldr	r1, [pc, #32]	; (80013a4 <__NVIC_SetPriority+0x50>)
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	3b04      	subs	r3, #4
 800138c:	0112      	lsls	r2, r2, #4
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	440b      	add	r3, r1
 8001392:	761a      	strb	r2, [r3, #24]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	; 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	bf28      	it	cs
 80013c6:	2304      	movcs	r3, #4
 80013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3304      	adds	r3, #4
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d902      	bls.n	80013d8 <NVIC_EncodePriority+0x30>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3b03      	subs	r3, #3
 80013d6:	e000      	b.n	80013da <NVIC_EncodePriority+0x32>
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	f04f 32ff 	mov.w	r2, #4294967295
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43d9      	mvns	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	4313      	orrs	r3, r2
         );
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	; 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3b01      	subs	r3, #1
 8001418:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800141c:	d301      	bcc.n	8001422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800141e:	2301      	movs	r3, #1
 8001420:	e00f      	b.n	8001442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001422:	4a0a      	ldr	r2, [pc, #40]	; (800144c <SysTick_Config+0x40>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3b01      	subs	r3, #1
 8001428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800142a:	210f      	movs	r1, #15
 800142c:	f04f 30ff 	mov.w	r0, #4294967295
 8001430:	f7ff ff90 	bl	8001354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001434:	4b05      	ldr	r3, [pc, #20]	; (800144c <SysTick_Config+0x40>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143a:	4b04      	ldr	r3, [pc, #16]	; (800144c <SysTick_Config+0x40>)
 800143c:	2207      	movs	r2, #7
 800143e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	e000e010 	.word	0xe000e010

08001450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7ff ff2d 	bl	80012b8 <__NVIC_SetPriorityGrouping>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001466:	b580      	push	{r7, lr}
 8001468:	b086      	sub	sp, #24
 800146a:	af00      	add	r7, sp, #0
 800146c:	4603      	mov	r3, r0
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
 8001472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001478:	f7ff ff42 	bl	8001300 <__NVIC_GetPriorityGrouping>
 800147c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	6978      	ldr	r0, [r7, #20]
 8001484:	f7ff ff90 	bl	80013a8 <NVIC_EncodePriority>
 8001488:	4602      	mov	r2, r0
 800148a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff5f 	bl	8001354 <__NVIC_SetPriority>
}
 8001496:	bf00      	nop
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	4603      	mov	r3, r0
 80014a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ff35 	bl	800131c <__NVIC_EnableIRQ>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ffa2 	bl	800140c <SysTick_Config>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b08b      	sub	sp, #44	; 0x2c
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014de:	2300      	movs	r3, #0
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014e2:	2300      	movs	r3, #0
 80014e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e6:	e148      	b.n	800177a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014e8:	2201      	movs	r2, #1
 80014ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	69fa      	ldr	r2, [r7, #28]
 80014f8:	4013      	ands	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	429a      	cmp	r2, r3
 8001502:	f040 8137 	bne.w	8001774 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	4aa3      	ldr	r2, [pc, #652]	; (8001798 <HAL_GPIO_Init+0x2c4>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d05e      	beq.n	80015ce <HAL_GPIO_Init+0xfa>
 8001510:	4aa1      	ldr	r2, [pc, #644]	; (8001798 <HAL_GPIO_Init+0x2c4>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d875      	bhi.n	8001602 <HAL_GPIO_Init+0x12e>
 8001516:	4aa1      	ldr	r2, [pc, #644]	; (800179c <HAL_GPIO_Init+0x2c8>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d058      	beq.n	80015ce <HAL_GPIO_Init+0xfa>
 800151c:	4a9f      	ldr	r2, [pc, #636]	; (800179c <HAL_GPIO_Init+0x2c8>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d86f      	bhi.n	8001602 <HAL_GPIO_Init+0x12e>
 8001522:	4a9f      	ldr	r2, [pc, #636]	; (80017a0 <HAL_GPIO_Init+0x2cc>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d052      	beq.n	80015ce <HAL_GPIO_Init+0xfa>
 8001528:	4a9d      	ldr	r2, [pc, #628]	; (80017a0 <HAL_GPIO_Init+0x2cc>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d869      	bhi.n	8001602 <HAL_GPIO_Init+0x12e>
 800152e:	4a9d      	ldr	r2, [pc, #628]	; (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d04c      	beq.n	80015ce <HAL_GPIO_Init+0xfa>
 8001534:	4a9b      	ldr	r2, [pc, #620]	; (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d863      	bhi.n	8001602 <HAL_GPIO_Init+0x12e>
 800153a:	4a9b      	ldr	r2, [pc, #620]	; (80017a8 <HAL_GPIO_Init+0x2d4>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d046      	beq.n	80015ce <HAL_GPIO_Init+0xfa>
 8001540:	4a99      	ldr	r2, [pc, #612]	; (80017a8 <HAL_GPIO_Init+0x2d4>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d85d      	bhi.n	8001602 <HAL_GPIO_Init+0x12e>
 8001546:	2b12      	cmp	r3, #18
 8001548:	d82a      	bhi.n	80015a0 <HAL_GPIO_Init+0xcc>
 800154a:	2b12      	cmp	r3, #18
 800154c:	d859      	bhi.n	8001602 <HAL_GPIO_Init+0x12e>
 800154e:	a201      	add	r2, pc, #4	; (adr r2, 8001554 <HAL_GPIO_Init+0x80>)
 8001550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001554:	080015cf 	.word	0x080015cf
 8001558:	080015a9 	.word	0x080015a9
 800155c:	080015bb 	.word	0x080015bb
 8001560:	080015fd 	.word	0x080015fd
 8001564:	08001603 	.word	0x08001603
 8001568:	08001603 	.word	0x08001603
 800156c:	08001603 	.word	0x08001603
 8001570:	08001603 	.word	0x08001603
 8001574:	08001603 	.word	0x08001603
 8001578:	08001603 	.word	0x08001603
 800157c:	08001603 	.word	0x08001603
 8001580:	08001603 	.word	0x08001603
 8001584:	08001603 	.word	0x08001603
 8001588:	08001603 	.word	0x08001603
 800158c:	08001603 	.word	0x08001603
 8001590:	08001603 	.word	0x08001603
 8001594:	08001603 	.word	0x08001603
 8001598:	080015b1 	.word	0x080015b1
 800159c:	080015c5 	.word	0x080015c5
 80015a0:	4a82      	ldr	r2, [pc, #520]	; (80017ac <HAL_GPIO_Init+0x2d8>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d013      	beq.n	80015ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015a6:	e02c      	b.n	8001602 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	623b      	str	r3, [r7, #32]
          break;
 80015ae:	e029      	b.n	8001604 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	3304      	adds	r3, #4
 80015b6:	623b      	str	r3, [r7, #32]
          break;
 80015b8:	e024      	b.n	8001604 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	3308      	adds	r3, #8
 80015c0:	623b      	str	r3, [r7, #32]
          break;
 80015c2:	e01f      	b.n	8001604 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	330c      	adds	r3, #12
 80015ca:	623b      	str	r3, [r7, #32]
          break;
 80015cc:	e01a      	b.n	8001604 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d102      	bne.n	80015dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015d6:	2304      	movs	r3, #4
 80015d8:	623b      	str	r3, [r7, #32]
          break;
 80015da:	e013      	b.n	8001604 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d105      	bne.n	80015f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015e4:	2308      	movs	r3, #8
 80015e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69fa      	ldr	r2, [r7, #28]
 80015ec:	611a      	str	r2, [r3, #16]
          break;
 80015ee:	e009      	b.n	8001604 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015f0:	2308      	movs	r3, #8
 80015f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	69fa      	ldr	r2, [r7, #28]
 80015f8:	615a      	str	r2, [r3, #20]
          break;
 80015fa:	e003      	b.n	8001604 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
          break;
 8001600:	e000      	b.n	8001604 <HAL_GPIO_Init+0x130>
          break;
 8001602:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	2bff      	cmp	r3, #255	; 0xff
 8001608:	d801      	bhi.n	800160e <HAL_GPIO_Init+0x13a>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	e001      	b.n	8001612 <HAL_GPIO_Init+0x13e>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3304      	adds	r3, #4
 8001612:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2bff      	cmp	r3, #255	; 0xff
 8001618:	d802      	bhi.n	8001620 <HAL_GPIO_Init+0x14c>
 800161a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	e002      	b.n	8001626 <HAL_GPIO_Init+0x152>
 8001620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001622:	3b08      	subs	r3, #8
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	210f      	movs	r1, #15
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	fa01 f303 	lsl.w	r3, r1, r3
 8001634:	43db      	mvns	r3, r3
 8001636:	401a      	ands	r2, r3
 8001638:	6a39      	ldr	r1, [r7, #32]
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	fa01 f303 	lsl.w	r3, r1, r3
 8001640:	431a      	orrs	r2, r3
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164e:	2b00      	cmp	r3, #0
 8001650:	f000 8090 	beq.w	8001774 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001654:	4b56      	ldr	r3, [pc, #344]	; (80017b0 <HAL_GPIO_Init+0x2dc>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	4a55      	ldr	r2, [pc, #340]	; (80017b0 <HAL_GPIO_Init+0x2dc>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	6193      	str	r3, [r2, #24]
 8001660:	4b53      	ldr	r3, [pc, #332]	; (80017b0 <HAL_GPIO_Init+0x2dc>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800166c:	4a51      	ldr	r2, [pc, #324]	; (80017b4 <HAL_GPIO_Init+0x2e0>)
 800166e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001670:	089b      	lsrs	r3, r3, #2
 8001672:	3302      	adds	r3, #2
 8001674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001678:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800167a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	220f      	movs	r2, #15
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a49      	ldr	r2, [pc, #292]	; (80017b8 <HAL_GPIO_Init+0x2e4>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d00d      	beq.n	80016b4 <HAL_GPIO_Init+0x1e0>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a48      	ldr	r2, [pc, #288]	; (80017bc <HAL_GPIO_Init+0x2e8>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d007      	beq.n	80016b0 <HAL_GPIO_Init+0x1dc>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a47      	ldr	r2, [pc, #284]	; (80017c0 <HAL_GPIO_Init+0x2ec>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d101      	bne.n	80016ac <HAL_GPIO_Init+0x1d8>
 80016a8:	2302      	movs	r3, #2
 80016aa:	e004      	b.n	80016b6 <HAL_GPIO_Init+0x1e2>
 80016ac:	2303      	movs	r3, #3
 80016ae:	e002      	b.n	80016b6 <HAL_GPIO_Init+0x1e2>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_GPIO_Init+0x1e2>
 80016b4:	2300      	movs	r3, #0
 80016b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016b8:	f002 0203 	and.w	r2, r2, #3
 80016bc:	0092      	lsls	r2, r2, #2
 80016be:	4093      	lsls	r3, r2
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016c6:	493b      	ldr	r1, [pc, #236]	; (80017b4 <HAL_GPIO_Init+0x2e0>)
 80016c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ca:	089b      	lsrs	r3, r3, #2
 80016cc:	3302      	adds	r3, #2
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d006      	beq.n	80016ee <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016e0:	4b38      	ldr	r3, [pc, #224]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4937      	ldr	r1, [pc, #220]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	600b      	str	r3, [r1, #0]
 80016ec:	e006      	b.n	80016fc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016ee:	4b35      	ldr	r3, [pc, #212]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	4933      	ldr	r1, [pc, #204]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 80016f8:	4013      	ands	r3, r2
 80016fa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d006      	beq.n	8001716 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001708:	4b2e      	ldr	r3, [pc, #184]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	492d      	ldr	r1, [pc, #180]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	4313      	orrs	r3, r2
 8001712:	604b      	str	r3, [r1, #4]
 8001714:	e006      	b.n	8001724 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001716:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	43db      	mvns	r3, r3
 800171e:	4929      	ldr	r1, [pc, #164]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001720:	4013      	ands	r3, r2
 8001722:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d006      	beq.n	800173e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	4923      	ldr	r1, [pc, #140]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	4313      	orrs	r3, r2
 800173a:	608b      	str	r3, [r1, #8]
 800173c:	e006      	b.n	800174c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800173e:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	43db      	mvns	r3, r3
 8001746:	491f      	ldr	r1, [pc, #124]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001748:	4013      	ands	r3, r2
 800174a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d006      	beq.n	8001766 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001758:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	4919      	ldr	r1, [pc, #100]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	4313      	orrs	r3, r2
 8001762:	60cb      	str	r3, [r1, #12]
 8001764:	e006      	b.n	8001774 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001766:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001768:	68da      	ldr	r2, [r3, #12]
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	43db      	mvns	r3, r3
 800176e:	4915      	ldr	r1, [pc, #84]	; (80017c4 <HAL_GPIO_Init+0x2f0>)
 8001770:	4013      	ands	r3, r2
 8001772:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	3301      	adds	r3, #1
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001780:	fa22 f303 	lsr.w	r3, r2, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	f47f aeaf 	bne.w	80014e8 <HAL_GPIO_Init+0x14>
  }
}
 800178a:	bf00      	nop
 800178c:	bf00      	nop
 800178e:	372c      	adds	r7, #44	; 0x2c
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	10320000 	.word	0x10320000
 800179c:	10310000 	.word	0x10310000
 80017a0:	10220000 	.word	0x10220000
 80017a4:	10210000 	.word	0x10210000
 80017a8:	10120000 	.word	0x10120000
 80017ac:	10110000 	.word	0x10110000
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40010000 	.word	0x40010000
 80017b8:	40010800 	.word	0x40010800
 80017bc:	40010c00 	.word	0x40010c00
 80017c0:	40011000 	.word	0x40011000
 80017c4:	40010400 	.word	0x40010400

080017c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	807b      	strh	r3, [r7, #2]
 80017d4:	4613      	mov	r3, r2
 80017d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017d8:	787b      	ldrb	r3, [r7, #1]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017de:	887a      	ldrh	r2, [r7, #2]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017e4:	e003      	b.n	80017ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017e6:	887b      	ldrh	r3, [r7, #2]
 80017e8:	041a      	lsls	r2, r3, #16
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	611a      	str	r2, [r3, #16]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e26c      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8087 	beq.w	8001926 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001818:	4b92      	ldr	r3, [pc, #584]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f003 030c 	and.w	r3, r3, #12
 8001820:	2b04      	cmp	r3, #4
 8001822:	d00c      	beq.n	800183e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001824:	4b8f      	ldr	r3, [pc, #572]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 030c 	and.w	r3, r3, #12
 800182c:	2b08      	cmp	r3, #8
 800182e:	d112      	bne.n	8001856 <HAL_RCC_OscConfig+0x5e>
 8001830:	4b8c      	ldr	r3, [pc, #560]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800183c:	d10b      	bne.n	8001856 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183e:	4b89      	ldr	r3, [pc, #548]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d06c      	beq.n	8001924 <HAL_RCC_OscConfig+0x12c>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d168      	bne.n	8001924 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e246      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800185e:	d106      	bne.n	800186e <HAL_RCC_OscConfig+0x76>
 8001860:	4b80      	ldr	r3, [pc, #512]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a7f      	ldr	r2, [pc, #508]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	e02e      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10c      	bne.n	8001890 <HAL_RCC_OscConfig+0x98>
 8001876:	4b7b      	ldr	r3, [pc, #492]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a7a      	ldr	r2, [pc, #488]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800187c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	4b78      	ldr	r3, [pc, #480]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a77      	ldr	r2, [pc, #476]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e01d      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001898:	d10c      	bne.n	80018b4 <HAL_RCC_OscConfig+0xbc>
 800189a:	4b72      	ldr	r3, [pc, #456]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a71      	ldr	r2, [pc, #452]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b6f      	ldr	r3, [pc, #444]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a6e      	ldr	r2, [pc, #440]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e00b      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 80018b4:	4b6b      	ldr	r3, [pc, #428]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a6a      	ldr	r2, [pc, #424]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b68      	ldr	r3, [pc, #416]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a67      	ldr	r2, [pc, #412]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fcc2 	bl	800125c <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fcbe 	bl	800125c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e1fa      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b5d      	ldr	r3, [pc, #372]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xe4>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fcae 	bl	800125c <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff fcaa 	bl	800125c <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b64      	cmp	r3, #100	; 0x64
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e1e6      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001916:	4b53      	ldr	r3, [pc, #332]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x10c>
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d063      	beq.n	80019fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001932:	4b4c      	ldr	r3, [pc, #304]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800193e:	4b49      	ldr	r3, [pc, #292]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	2b08      	cmp	r3, #8
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x18c>
 800194a:	4b46      	ldr	r3, [pc, #280]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b43      	ldr	r3, [pc, #268]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x176>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1ba      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b3d      	ldr	r3, [pc, #244]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4939      	ldr	r1, [pc, #228]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b36      	ldr	r3, [pc, #216]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff fc63 	bl	800125c <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff fc5f 	bl	800125c <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e19b      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4927      	ldr	r1, [pc, #156]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7ff fc42 	bl	800125c <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff fc3e 	bl	800125c <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e17a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d03a      	beq.n	8001a7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d019      	beq.n	8001a42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a14:	f7ff fc22 	bl	800125c <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fc1e 	bl	800125c <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e15a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f000 faa6 	bl	8001f8c <RCC_Delay>
 8001a40:	e01c      	b.n	8001a7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a48:	f7ff fc08 	bl	800125c <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a4e:	e00f      	b.n	8001a70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a50:	f7ff fc04 	bl	800125c <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d908      	bls.n	8001a70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e140      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	42420000 	.word	0x42420000
 8001a6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a70:	4b9e      	ldr	r3, [pc, #632]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1e9      	bne.n	8001a50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 80a6 	beq.w	8001bd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a8e:	4b97      	ldr	r3, [pc, #604]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10d      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9a:	4b94      	ldr	r3, [pc, #592]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a93      	ldr	r2, [pc, #588]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b91      	ldr	r3, [pc, #580]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab6:	4b8e      	ldr	r3, [pc, #568]	; (8001cf0 <HAL_RCC_OscConfig+0x4f8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d118      	bne.n	8001af4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac2:	4b8b      	ldr	r3, [pc, #556]	; (8001cf0 <HAL_RCC_OscConfig+0x4f8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a8a      	ldr	r2, [pc, #552]	; (8001cf0 <HAL_RCC_OscConfig+0x4f8>)
 8001ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ace:	f7ff fbc5 	bl	800125c <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad6:	f7ff fbc1 	bl	800125c <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b64      	cmp	r3, #100	; 0x64
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e0fd      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae8:	4b81      	ldr	r3, [pc, #516]	; (8001cf0 <HAL_RCC_OscConfig+0x4f8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0f0      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d106      	bne.n	8001b0a <HAL_RCC_OscConfig+0x312>
 8001afc:	4b7b      	ldr	r3, [pc, #492]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	4a7a      	ldr	r2, [pc, #488]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6213      	str	r3, [r2, #32]
 8001b08:	e02d      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10c      	bne.n	8001b2c <HAL_RCC_OscConfig+0x334>
 8001b12:	4b76      	ldr	r3, [pc, #472]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a75      	ldr	r2, [pc, #468]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	f023 0301 	bic.w	r3, r3, #1
 8001b1c:	6213      	str	r3, [r2, #32]
 8001b1e:	4b73      	ldr	r3, [pc, #460]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4a72      	ldr	r2, [pc, #456]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b24:	f023 0304 	bic.w	r3, r3, #4
 8001b28:	6213      	str	r3, [r2, #32]
 8001b2a:	e01c      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b05      	cmp	r3, #5
 8001b32:	d10c      	bne.n	8001b4e <HAL_RCC_OscConfig+0x356>
 8001b34:	4b6d      	ldr	r3, [pc, #436]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	4a6c      	ldr	r2, [pc, #432]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b3a:	f043 0304 	orr.w	r3, r3, #4
 8001b3e:	6213      	str	r3, [r2, #32]
 8001b40:	4b6a      	ldr	r3, [pc, #424]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4a69      	ldr	r2, [pc, #420]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	6213      	str	r3, [r2, #32]
 8001b4c:	e00b      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b4e:	4b67      	ldr	r3, [pc, #412]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	4a66      	ldr	r2, [pc, #408]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b54:	f023 0301 	bic.w	r3, r3, #1
 8001b58:	6213      	str	r3, [r2, #32]
 8001b5a:	4b64      	ldr	r3, [pc, #400]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	4a63      	ldr	r2, [pc, #396]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b60:	f023 0304 	bic.w	r3, r3, #4
 8001b64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d015      	beq.n	8001b9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7ff fb75 	bl	800125c <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b74:	e00a      	b.n	8001b8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b76:	f7ff fb71 	bl	800125c <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e0ab      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8c:	4b57      	ldr	r3, [pc, #348]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0ee      	beq.n	8001b76 <HAL_RCC_OscConfig+0x37e>
 8001b98:	e014      	b.n	8001bc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9a:	f7ff fb5f 	bl	800125c <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba0:	e00a      	b.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba2:	f7ff fb5b 	bl	800125c <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e095      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb8:	4b4c      	ldr	r3, [pc, #304]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1ee      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d105      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bca:	4b48      	ldr	r3, [pc, #288]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a47      	ldr	r2, [pc, #284]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001bd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 8081 	beq.w	8001ce2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be0:	4b42      	ldr	r3, [pc, #264]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 030c 	and.w	r3, r3, #12
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d061      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d146      	bne.n	8001c82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf4:	4b3f      	ldr	r3, [pc, #252]	; (8001cf4 <HAL_RCC_OscConfig+0x4fc>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfa:	f7ff fb2f 	bl	800125c <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c02:	f7ff fb2b 	bl	800125c <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e067      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c14:	4b35      	ldr	r3, [pc, #212]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f0      	bne.n	8001c02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c28:	d108      	bne.n	8001c3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c2a:	4b30      	ldr	r3, [pc, #192]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	492d      	ldr	r1, [pc, #180]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c3c:	4b2b      	ldr	r3, [pc, #172]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a19      	ldr	r1, [r3, #32]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	430b      	orrs	r3, r1
 8001c4e:	4927      	ldr	r1, [pc, #156]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c54:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <HAL_RCC_OscConfig+0x4fc>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7ff faff 	bl	800125c <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c62:	f7ff fafb 	bl	800125c <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e037      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c74:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f0      	beq.n	8001c62 <HAL_RCC_OscConfig+0x46a>
 8001c80:	e02f      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c82:	4b1c      	ldr	r3, [pc, #112]	; (8001cf4 <HAL_RCC_OscConfig+0x4fc>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7ff fae8 	bl	800125c <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c90:	f7ff fae4 	bl	800125c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e020      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca2:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f0      	bne.n	8001c90 <HAL_RCC_OscConfig+0x498>
 8001cae:	e018      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d101      	bne.n	8001cbc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e013      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <HAL_RCC_OscConfig+0x4f4>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d106      	bne.n	8001cde <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40007000 	.word	0x40007000
 8001cf4:	42420060 	.word	0x42420060

08001cf8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0d0      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b6a      	ldr	r3, [pc, #424]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d910      	bls.n	8001d3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b67      	ldr	r3, [pc, #412]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f023 0207 	bic.w	r2, r3, #7
 8001d22:	4965      	ldr	r1, [pc, #404]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2a:	4b63      	ldr	r3, [pc, #396]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d001      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0b8      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d020      	beq.n	8001d8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d54:	4b59      	ldr	r3, [pc, #356]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	4a58      	ldr	r2, [pc, #352]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0308 	and.w	r3, r3, #8
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d005      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d6c:	4b53      	ldr	r3, [pc, #332]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	4a52      	ldr	r2, [pc, #328]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d78:	4b50      	ldr	r3, [pc, #320]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	494d      	ldr	r1, [pc, #308]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001d86:	4313      	orrs	r3, r2
 8001d88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d040      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d107      	bne.n	8001dae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9e:	4b47      	ldr	r3, [pc, #284]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d115      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e07f      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d107      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db6:	4b41      	ldr	r3, [pc, #260]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d109      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e073      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc6:	4b3d      	ldr	r3, [pc, #244]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e06b      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd6:	4b39      	ldr	r3, [pc, #228]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f023 0203 	bic.w	r2, r3, #3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4936      	ldr	r1, [pc, #216]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de8:	f7ff fa38 	bl	800125c <HAL_GetTick>
 8001dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dee:	e00a      	b.n	8001e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df0:	f7ff fa34 	bl	800125c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e053      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e06:	4b2d      	ldr	r3, [pc, #180]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 020c 	and.w	r2, r3, #12
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d1eb      	bne.n	8001df0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e18:	4b27      	ldr	r3, [pc, #156]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d210      	bcs.n	8001e48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b24      	ldr	r3, [pc, #144]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f023 0207 	bic.w	r2, r3, #7
 8001e2e:	4922      	ldr	r1, [pc, #136]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e36:	4b20      	ldr	r3, [pc, #128]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e032      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d008      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	4916      	ldr	r1, [pc, #88]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0308 	and.w	r3, r3, #8
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d009      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	490e      	ldr	r1, [pc, #56]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e86:	f000 f821 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	091b      	lsrs	r3, r3, #4
 8001e92:	f003 030f 	and.w	r3, r3, #15
 8001e96:	490a      	ldr	r1, [pc, #40]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8001e98:	5ccb      	ldrb	r3, [r1, r3]
 8001e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9e:	4a09      	ldr	r2, [pc, #36]	; (8001ec4 <HAL_RCC_ClockConfig+0x1cc>)
 8001ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <HAL_RCC_ClockConfig+0x1d0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f996 	bl	80011d8 <HAL_InitTick>

  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40022000 	.word	0x40022000
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	080051d0 	.word	0x080051d0
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	20000004 	.word	0x20000004

08001ecc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ecc:	b490      	push	{r4, r7}
 8001ece:	b08a      	sub	sp, #40	; 0x28
 8001ed0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ed2:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ed4:	1d3c      	adds	r4, r7, #4
 8001ed6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ed8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001edc:	f240 2301 	movw	r3, #513	; 0x201
 8001ee0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61bb      	str	r3, [r7, #24]
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ef6:	4b22      	ldr	r3, [pc, #136]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d002      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x40>
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d003      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0x46>
 8001f0a:	e02d      	b.n	8001f68 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f0c:	4b1d      	ldr	r3, [pc, #116]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f0e:	623b      	str	r3, [r7, #32]
      break;
 8001f10:	e02d      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	0c9b      	lsrs	r3, r3, #18
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f1e:	4413      	add	r3, r2
 8001f20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f24:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d013      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f30:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	0c5b      	lsrs	r3, r3, #17
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f3e:	4413      	add	r3, r2
 8001f40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f4a:	fb02 f203 	mul.w	r2, r2, r3
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
 8001f56:	e004      	b.n	8001f62 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	4a0b      	ldr	r2, [pc, #44]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f5c:	fb02 f303 	mul.w	r3, r2, r3
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f64:	623b      	str	r3, [r7, #32]
      break;
 8001f66:	e002      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f6a:	623b      	str	r3, [r7, #32]
      break;
 8001f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3728      	adds	r7, #40	; 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc90      	pop	{r4, r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	080051c0 	.word	0x080051c0
 8001f80:	40021000 	.word	0x40021000
 8001f84:	007a1200 	.word	0x007a1200
 8001f88:	003d0900 	.word	0x003d0900

08001f8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f94:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <RCC_Delay+0x34>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <RCC_Delay+0x38>)
 8001f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9e:	0a5b      	lsrs	r3, r3, #9
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	fb02 f303 	mul.w	r3, r2, r3
 8001fa6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fa8:	bf00      	nop
  }
  while (Delay --);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	1e5a      	subs	r2, r3, #1
 8001fae:	60fa      	str	r2, [r7, #12]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f9      	bne.n	8001fa8 <RCC_Delay+0x1c>
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	20000000 	.word	0x20000000
 8001fc4:	10624dd3 	.word	0x10624dd3

08001fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e041      	b.n	800205e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7fe ff9a 	bl	8000f28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3304      	adds	r3, #4
 8002004:	4619      	mov	r1, r3
 8002006:	4610      	mov	r0, r2
 8002008:	f000 fa6a 	bl	80024e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b01      	cmp	r3, #1
 800207a:	d001      	beq.n	8002080 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e035      	b.n	80020ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2202      	movs	r2, #2
 8002084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a16      	ldr	r2, [pc, #88]	; (80020f8 <HAL_TIM_Base_Start_IT+0x90>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d009      	beq.n	80020b6 <HAL_TIM_Base_Start_IT+0x4e>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020aa:	d004      	beq.n	80020b6 <HAL_TIM_Base_Start_IT+0x4e>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a12      	ldr	r2, [pc, #72]	; (80020fc <HAL_TIM_Base_Start_IT+0x94>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d111      	bne.n	80020da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d010      	beq.n	80020ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d8:	e007      	b.n	80020ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f042 0201 	orr.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40012c00 	.word	0x40012c00
 80020fc:	40000400 	.word	0x40000400

08002100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b02      	cmp	r3, #2
 8002114:	d122      	bne.n	800215c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b02      	cmp	r3, #2
 8002122:	d11b      	bne.n	800215c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0202 	mvn.w	r2, #2
 800212c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f9b1 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 8002148:	e005      	b.n	8002156 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f9a4 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f9b3 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	2b04      	cmp	r3, #4
 8002168:	d122      	bne.n	80021b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b04      	cmp	r3, #4
 8002176:	d11b      	bne.n	80021b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0204 	mvn.w	r2, #4
 8002180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f987 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 800219c:	e005      	b.n	80021aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f97a 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f989 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d122      	bne.n	8002204 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	2b08      	cmp	r3, #8
 80021ca:	d11b      	bne.n	8002204 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0208 	mvn.w	r2, #8
 80021d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2204      	movs	r2, #4
 80021da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f95d 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 80021f0:	e005      	b.n	80021fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f950 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f95f 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	2b10      	cmp	r3, #16
 8002210:	d122      	bne.n	8002258 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2b10      	cmp	r3, #16
 800221e:	d11b      	bne.n	8002258 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0210 	mvn.w	r2, #16
 8002228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2208      	movs	r2, #8
 800222e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f933 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 8002244:	e005      	b.n	8002252 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f926 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f935 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b01      	cmp	r3, #1
 8002264:	d10e      	bne.n	8002284 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b01      	cmp	r3, #1
 8002272:	d107      	bne.n	8002284 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0201 	mvn.w	r2, #1
 800227c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7fe fdf6 	bl	8000e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800228e:	2b80      	cmp	r3, #128	; 0x80
 8002290:	d10e      	bne.n	80022b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800229c:	2b80      	cmp	r3, #128	; 0x80
 800229e:	d107      	bne.n	80022b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fa67 	bl	800277e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ba:	2b40      	cmp	r3, #64	; 0x40
 80022bc:	d10e      	bne.n	80022dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c8:	2b40      	cmp	r3, #64	; 0x40
 80022ca:	d107      	bne.n	80022dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f8f9 	bl	80024ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	d10e      	bne.n	8002308 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	2b20      	cmp	r3, #32
 80022f6:	d107      	bne.n	8002308 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f06f 0220 	mvn.w	r2, #32
 8002300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 fa32 	bl	800276c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_TIM_ConfigClockSource+0x18>
 8002324:	2302      	movs	r3, #2
 8002326:	e0b3      	b.n	8002490 <HAL_TIM_ConfigClockSource+0x180>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002346:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800234e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002360:	d03e      	beq.n	80023e0 <HAL_TIM_ConfigClockSource+0xd0>
 8002362:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002366:	f200 8087 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x168>
 800236a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800236e:	f000 8085 	beq.w	800247c <HAL_TIM_ConfigClockSource+0x16c>
 8002372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002376:	d87f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002378:	2b70      	cmp	r3, #112	; 0x70
 800237a:	d01a      	beq.n	80023b2 <HAL_TIM_ConfigClockSource+0xa2>
 800237c:	2b70      	cmp	r3, #112	; 0x70
 800237e:	d87b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002380:	2b60      	cmp	r3, #96	; 0x60
 8002382:	d050      	beq.n	8002426 <HAL_TIM_ConfigClockSource+0x116>
 8002384:	2b60      	cmp	r3, #96	; 0x60
 8002386:	d877      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002388:	2b50      	cmp	r3, #80	; 0x50
 800238a:	d03c      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0xf6>
 800238c:	2b50      	cmp	r3, #80	; 0x50
 800238e:	d873      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002390:	2b40      	cmp	r3, #64	; 0x40
 8002392:	d058      	beq.n	8002446 <HAL_TIM_ConfigClockSource+0x136>
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d86f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002398:	2b30      	cmp	r3, #48	; 0x30
 800239a:	d064      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d86b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 80023a0:	2b20      	cmp	r3, #32
 80023a2:	d060      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d867      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d05c      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
 80023ac:	2b10      	cmp	r3, #16
 80023ae:	d05a      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80023b0:	e062      	b.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f000 f95c 	bl	800267e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	609a      	str	r2, [r3, #8]
      break;
 80023de:	e04e      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6818      	ldr	r0, [r3, #0]
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f000 f945 	bl	800267e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002402:	609a      	str	r2, [r3, #8]
      break;
 8002404:	e03b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	461a      	mov	r2, r3
 8002414:	f000 f8bc 	bl	8002590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2150      	movs	r1, #80	; 0x50
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f913 	bl	800264a <TIM_ITRx_SetConfig>
      break;
 8002424:	e02b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	461a      	mov	r2, r3
 8002434:	f000 f8da 	bl	80025ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2160      	movs	r1, #96	; 0x60
 800243e:	4618      	mov	r0, r3
 8002440:	f000 f903 	bl	800264a <TIM_ITRx_SetConfig>
      break;
 8002444:	e01b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6818      	ldr	r0, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	6859      	ldr	r1, [r3, #4]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	461a      	mov	r2, r3
 8002454:	f000 f89c 	bl	8002590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2140      	movs	r1, #64	; 0x40
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f8f3 	bl	800264a <TIM_ITRx_SetConfig>
      break;
 8002464:	e00b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4619      	mov	r1, r3
 8002470:	4610      	mov	r0, r2
 8002472:	f000 f8ea 	bl	800264a <TIM_ITRx_SetConfig>
        break;
 8002476:	e002      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002478:	bf00      	nop
 800247a:	e000      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800247c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr

080024aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr

080024bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr

080024ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a25      	ldr	r2, [pc, #148]	; (8002588 <TIM_Base_SetConfig+0xa8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d007      	beq.n	8002508 <TIM_Base_SetConfig+0x28>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024fe:	d003      	beq.n	8002508 <TIM_Base_SetConfig+0x28>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a22      	ldr	r2, [pc, #136]	; (800258c <TIM_Base_SetConfig+0xac>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d108      	bne.n	800251a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800250e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a1a      	ldr	r2, [pc, #104]	; (8002588 <TIM_Base_SetConfig+0xa8>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d007      	beq.n	8002532 <TIM_Base_SetConfig+0x52>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002528:	d003      	beq.n	8002532 <TIM_Base_SetConfig+0x52>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a17      	ldr	r2, [pc, #92]	; (800258c <TIM_Base_SetConfig+0xac>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d108      	bne.n	8002544 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	4313      	orrs	r3, r2
 8002542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	4313      	orrs	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a07      	ldr	r2, [pc, #28]	; (8002588 <TIM_Base_SetConfig+0xa8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d103      	bne.n	8002578 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	615a      	str	r2, [r3, #20]
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	40012c00 	.word	0x40012c00
 800258c:	40000400 	.word	0x40000400

08002590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	f023 0201 	bic.w	r2, r3, #1
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f023 030a 	bic.w	r3, r3, #10
 80025cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	621a      	str	r2, [r3, #32]
}
 80025e2:	bf00      	nop
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	f023 0210 	bic.w	r2, r3, #16
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002616:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	031b      	lsls	r3, r3, #12
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	4313      	orrs	r3, r2
 8002620:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002628:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4313      	orrs	r3, r2
 8002632:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	621a      	str	r2, [r3, #32]
}
 8002640:	bf00      	nop
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr

0800264a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800264a:	b480      	push	{r7}
 800264c:	b085      	sub	sp, #20
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
 8002652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4313      	orrs	r3, r2
 8002668:	f043 0307 	orr.w	r3, r3, #7
 800266c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	609a      	str	r2, [r3, #8]
}
 8002674:	bf00      	nop
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800267e:	b480      	push	{r7}
 8002680:	b087      	sub	sp, #28
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002698:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	021a      	lsls	r2, r3, #8
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	431a      	orrs	r2, r3
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	609a      	str	r2, [r3, #8]
}
 80026b2:	bf00      	nop
 80026b4:	371c      	adds	r7, #28
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d101      	bne.n	80026d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e041      	b.n	8002758 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	4313      	orrs	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a14      	ldr	r2, [pc, #80]	; (8002764 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002720:	d004      	beq.n	800272c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a10      	ldr	r2, [pc, #64]	; (8002768 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d10c      	bne.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002732:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	4313      	orrs	r3, r2
 800273c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3714      	adds	r7, #20
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	40012c00 	.word	0x40012c00
 8002768:	40000400 	.word	0x40000400

0800276c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <__errno>:
 8002790:	4b01      	ldr	r3, [pc, #4]	; (8002798 <__errno+0x8>)
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	2000000c 	.word	0x2000000c

0800279c <__libc_init_array>:
 800279c:	b570      	push	{r4, r5, r6, lr}
 800279e:	2600      	movs	r6, #0
 80027a0:	4d0c      	ldr	r5, [pc, #48]	; (80027d4 <__libc_init_array+0x38>)
 80027a2:	4c0d      	ldr	r4, [pc, #52]	; (80027d8 <__libc_init_array+0x3c>)
 80027a4:	1b64      	subs	r4, r4, r5
 80027a6:	10a4      	asrs	r4, r4, #2
 80027a8:	42a6      	cmp	r6, r4
 80027aa:	d109      	bne.n	80027c0 <__libc_init_array+0x24>
 80027ac:	f002 fcf6 	bl	800519c <_init>
 80027b0:	2600      	movs	r6, #0
 80027b2:	4d0a      	ldr	r5, [pc, #40]	; (80027dc <__libc_init_array+0x40>)
 80027b4:	4c0a      	ldr	r4, [pc, #40]	; (80027e0 <__libc_init_array+0x44>)
 80027b6:	1b64      	subs	r4, r4, r5
 80027b8:	10a4      	asrs	r4, r4, #2
 80027ba:	42a6      	cmp	r6, r4
 80027bc:	d105      	bne.n	80027ca <__libc_init_array+0x2e>
 80027be:	bd70      	pop	{r4, r5, r6, pc}
 80027c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80027c4:	4798      	blx	r3
 80027c6:	3601      	adds	r6, #1
 80027c8:	e7ee      	b.n	80027a8 <__libc_init_array+0xc>
 80027ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ce:	4798      	blx	r3
 80027d0:	3601      	adds	r6, #1
 80027d2:	e7f2      	b.n	80027ba <__libc_init_array+0x1e>
 80027d4:	080055c4 	.word	0x080055c4
 80027d8:	080055c4 	.word	0x080055c4
 80027dc:	080055c4 	.word	0x080055c4
 80027e0:	080055c8 	.word	0x080055c8

080027e4 <memset>:
 80027e4:	4603      	mov	r3, r0
 80027e6:	4402      	add	r2, r0
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d100      	bne.n	80027ee <memset+0xa>
 80027ec:	4770      	bx	lr
 80027ee:	f803 1b01 	strb.w	r1, [r3], #1
 80027f2:	e7f9      	b.n	80027e8 <memset+0x4>

080027f4 <__cvt>:
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027fa:	461f      	mov	r7, r3
 80027fc:	bfbb      	ittet	lt
 80027fe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002802:	461f      	movlt	r7, r3
 8002804:	2300      	movge	r3, #0
 8002806:	232d      	movlt	r3, #45	; 0x2d
 8002808:	b088      	sub	sp, #32
 800280a:	4614      	mov	r4, r2
 800280c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800280e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002810:	7013      	strb	r3, [r2, #0]
 8002812:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002814:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002818:	f023 0820 	bic.w	r8, r3, #32
 800281c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002820:	d005      	beq.n	800282e <__cvt+0x3a>
 8002822:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002826:	d100      	bne.n	800282a <__cvt+0x36>
 8002828:	3501      	adds	r5, #1
 800282a:	2302      	movs	r3, #2
 800282c:	e000      	b.n	8002830 <__cvt+0x3c>
 800282e:	2303      	movs	r3, #3
 8002830:	aa07      	add	r2, sp, #28
 8002832:	9204      	str	r2, [sp, #16]
 8002834:	aa06      	add	r2, sp, #24
 8002836:	e9cd a202 	strd	sl, r2, [sp, #8]
 800283a:	e9cd 3500 	strd	r3, r5, [sp]
 800283e:	4622      	mov	r2, r4
 8002840:	463b      	mov	r3, r7
 8002842:	f000 fcc5 	bl	80031d0 <_dtoa_r>
 8002846:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800284a:	4606      	mov	r6, r0
 800284c:	d102      	bne.n	8002854 <__cvt+0x60>
 800284e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002850:	07db      	lsls	r3, r3, #31
 8002852:	d522      	bpl.n	800289a <__cvt+0xa6>
 8002854:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002858:	eb06 0905 	add.w	r9, r6, r5
 800285c:	d110      	bne.n	8002880 <__cvt+0x8c>
 800285e:	7833      	ldrb	r3, [r6, #0]
 8002860:	2b30      	cmp	r3, #48	; 0x30
 8002862:	d10a      	bne.n	800287a <__cvt+0x86>
 8002864:	2200      	movs	r2, #0
 8002866:	2300      	movs	r3, #0
 8002868:	4620      	mov	r0, r4
 800286a:	4639      	mov	r1, r7
 800286c:	f7fe f89c 	bl	80009a8 <__aeabi_dcmpeq>
 8002870:	b918      	cbnz	r0, 800287a <__cvt+0x86>
 8002872:	f1c5 0501 	rsb	r5, r5, #1
 8002876:	f8ca 5000 	str.w	r5, [sl]
 800287a:	f8da 3000 	ldr.w	r3, [sl]
 800287e:	4499      	add	r9, r3
 8002880:	2200      	movs	r2, #0
 8002882:	2300      	movs	r3, #0
 8002884:	4620      	mov	r0, r4
 8002886:	4639      	mov	r1, r7
 8002888:	f7fe f88e 	bl	80009a8 <__aeabi_dcmpeq>
 800288c:	b108      	cbz	r0, 8002892 <__cvt+0x9e>
 800288e:	f8cd 901c 	str.w	r9, [sp, #28]
 8002892:	2230      	movs	r2, #48	; 0x30
 8002894:	9b07      	ldr	r3, [sp, #28]
 8002896:	454b      	cmp	r3, r9
 8002898:	d307      	bcc.n	80028aa <__cvt+0xb6>
 800289a:	4630      	mov	r0, r6
 800289c:	9b07      	ldr	r3, [sp, #28]
 800289e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80028a0:	1b9b      	subs	r3, r3, r6
 80028a2:	6013      	str	r3, [r2, #0]
 80028a4:	b008      	add	sp, #32
 80028a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028aa:	1c59      	adds	r1, r3, #1
 80028ac:	9107      	str	r1, [sp, #28]
 80028ae:	701a      	strb	r2, [r3, #0]
 80028b0:	e7f0      	b.n	8002894 <__cvt+0xa0>

080028b2 <__exponent>:
 80028b2:	4603      	mov	r3, r0
 80028b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028b6:	2900      	cmp	r1, #0
 80028b8:	f803 2b02 	strb.w	r2, [r3], #2
 80028bc:	bfb6      	itet	lt
 80028be:	222d      	movlt	r2, #45	; 0x2d
 80028c0:	222b      	movge	r2, #43	; 0x2b
 80028c2:	4249      	neglt	r1, r1
 80028c4:	2909      	cmp	r1, #9
 80028c6:	7042      	strb	r2, [r0, #1]
 80028c8:	dd2b      	ble.n	8002922 <__exponent+0x70>
 80028ca:	f10d 0407 	add.w	r4, sp, #7
 80028ce:	46a4      	mov	ip, r4
 80028d0:	270a      	movs	r7, #10
 80028d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80028d6:	460a      	mov	r2, r1
 80028d8:	46a6      	mov	lr, r4
 80028da:	fb07 1516 	mls	r5, r7, r6, r1
 80028de:	2a63      	cmp	r2, #99	; 0x63
 80028e0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80028e4:	4631      	mov	r1, r6
 80028e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80028ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80028ee:	dcf0      	bgt.n	80028d2 <__exponent+0x20>
 80028f0:	3130      	adds	r1, #48	; 0x30
 80028f2:	f1ae 0502 	sub.w	r5, lr, #2
 80028f6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80028fa:	4629      	mov	r1, r5
 80028fc:	1c44      	adds	r4, r0, #1
 80028fe:	4561      	cmp	r1, ip
 8002900:	d30a      	bcc.n	8002918 <__exponent+0x66>
 8002902:	f10d 0209 	add.w	r2, sp, #9
 8002906:	eba2 020e 	sub.w	r2, r2, lr
 800290a:	4565      	cmp	r5, ip
 800290c:	bf88      	it	hi
 800290e:	2200      	movhi	r2, #0
 8002910:	4413      	add	r3, r2
 8002912:	1a18      	subs	r0, r3, r0
 8002914:	b003      	add	sp, #12
 8002916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002918:	f811 2b01 	ldrb.w	r2, [r1], #1
 800291c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002920:	e7ed      	b.n	80028fe <__exponent+0x4c>
 8002922:	2330      	movs	r3, #48	; 0x30
 8002924:	3130      	adds	r1, #48	; 0x30
 8002926:	7083      	strb	r3, [r0, #2]
 8002928:	70c1      	strb	r1, [r0, #3]
 800292a:	1d03      	adds	r3, r0, #4
 800292c:	e7f1      	b.n	8002912 <__exponent+0x60>
	...

08002930 <_printf_float>:
 8002930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002934:	b091      	sub	sp, #68	; 0x44
 8002936:	460c      	mov	r4, r1
 8002938:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800293c:	4616      	mov	r6, r2
 800293e:	461f      	mov	r7, r3
 8002940:	4605      	mov	r5, r0
 8002942:	f001 fa33 	bl	8003dac <_localeconv_r>
 8002946:	6803      	ldr	r3, [r0, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	9309      	str	r3, [sp, #36]	; 0x24
 800294c:	f7fd fc00 	bl	8000150 <strlen>
 8002950:	2300      	movs	r3, #0
 8002952:	930e      	str	r3, [sp, #56]	; 0x38
 8002954:	f8d8 3000 	ldr.w	r3, [r8]
 8002958:	900a      	str	r0, [sp, #40]	; 0x28
 800295a:	3307      	adds	r3, #7
 800295c:	f023 0307 	bic.w	r3, r3, #7
 8002960:	f103 0208 	add.w	r2, r3, #8
 8002964:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002968:	f8d4 b000 	ldr.w	fp, [r4]
 800296c:	f8c8 2000 	str.w	r2, [r8]
 8002970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002974:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002978:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800297c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002980:	930b      	str	r3, [sp, #44]	; 0x2c
 8002982:	f04f 32ff 	mov.w	r2, #4294967295
 8002986:	4640      	mov	r0, r8
 8002988:	4b9c      	ldr	r3, [pc, #624]	; (8002bfc <_printf_float+0x2cc>)
 800298a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800298c:	f7fe f83e 	bl	8000a0c <__aeabi_dcmpun>
 8002990:	bb70      	cbnz	r0, 80029f0 <_printf_float+0xc0>
 8002992:	f04f 32ff 	mov.w	r2, #4294967295
 8002996:	4640      	mov	r0, r8
 8002998:	4b98      	ldr	r3, [pc, #608]	; (8002bfc <_printf_float+0x2cc>)
 800299a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800299c:	f7fe f818 	bl	80009d0 <__aeabi_dcmple>
 80029a0:	bb30      	cbnz	r0, 80029f0 <_printf_float+0xc0>
 80029a2:	2200      	movs	r2, #0
 80029a4:	2300      	movs	r3, #0
 80029a6:	4640      	mov	r0, r8
 80029a8:	4651      	mov	r1, sl
 80029aa:	f7fe f807 	bl	80009bc <__aeabi_dcmplt>
 80029ae:	b110      	cbz	r0, 80029b6 <_printf_float+0x86>
 80029b0:	232d      	movs	r3, #45	; 0x2d
 80029b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029b6:	4b92      	ldr	r3, [pc, #584]	; (8002c00 <_printf_float+0x2d0>)
 80029b8:	4892      	ldr	r0, [pc, #584]	; (8002c04 <_printf_float+0x2d4>)
 80029ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80029be:	bf94      	ite	ls
 80029c0:	4698      	movls	r8, r3
 80029c2:	4680      	movhi	r8, r0
 80029c4:	2303      	movs	r3, #3
 80029c6:	f04f 0a00 	mov.w	sl, #0
 80029ca:	6123      	str	r3, [r4, #16]
 80029cc:	f02b 0304 	bic.w	r3, fp, #4
 80029d0:	6023      	str	r3, [r4, #0]
 80029d2:	4633      	mov	r3, r6
 80029d4:	4621      	mov	r1, r4
 80029d6:	4628      	mov	r0, r5
 80029d8:	9700      	str	r7, [sp, #0]
 80029da:	aa0f      	add	r2, sp, #60	; 0x3c
 80029dc:	f000 f9d4 	bl	8002d88 <_printf_common>
 80029e0:	3001      	adds	r0, #1
 80029e2:	f040 8090 	bne.w	8002b06 <_printf_float+0x1d6>
 80029e6:	f04f 30ff 	mov.w	r0, #4294967295
 80029ea:	b011      	add	sp, #68	; 0x44
 80029ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029f0:	4642      	mov	r2, r8
 80029f2:	4653      	mov	r3, sl
 80029f4:	4640      	mov	r0, r8
 80029f6:	4651      	mov	r1, sl
 80029f8:	f7fe f808 	bl	8000a0c <__aeabi_dcmpun>
 80029fc:	b148      	cbz	r0, 8002a12 <_printf_float+0xe2>
 80029fe:	f1ba 0f00 	cmp.w	sl, #0
 8002a02:	bfb8      	it	lt
 8002a04:	232d      	movlt	r3, #45	; 0x2d
 8002a06:	4880      	ldr	r0, [pc, #512]	; (8002c08 <_printf_float+0x2d8>)
 8002a08:	bfb8      	it	lt
 8002a0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002a0e:	4b7f      	ldr	r3, [pc, #508]	; (8002c0c <_printf_float+0x2dc>)
 8002a10:	e7d3      	b.n	80029ba <_printf_float+0x8a>
 8002a12:	6863      	ldr	r3, [r4, #4]
 8002a14:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	d142      	bne.n	8002aa2 <_printf_float+0x172>
 8002a1c:	2306      	movs	r3, #6
 8002a1e:	6063      	str	r3, [r4, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	9206      	str	r2, [sp, #24]
 8002a24:	aa0e      	add	r2, sp, #56	; 0x38
 8002a26:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002a2a:	aa0d      	add	r2, sp, #52	; 0x34
 8002a2c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002a30:	9203      	str	r2, [sp, #12]
 8002a32:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002a36:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002a3a:	6023      	str	r3, [r4, #0]
 8002a3c:	6863      	ldr	r3, [r4, #4]
 8002a3e:	4642      	mov	r2, r8
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	4628      	mov	r0, r5
 8002a44:	4653      	mov	r3, sl
 8002a46:	910b      	str	r1, [sp, #44]	; 0x2c
 8002a48:	f7ff fed4 	bl	80027f4 <__cvt>
 8002a4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002a4e:	4680      	mov	r8, r0
 8002a50:	2947      	cmp	r1, #71	; 0x47
 8002a52:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002a54:	d108      	bne.n	8002a68 <_printf_float+0x138>
 8002a56:	1cc8      	adds	r0, r1, #3
 8002a58:	db02      	blt.n	8002a60 <_printf_float+0x130>
 8002a5a:	6863      	ldr	r3, [r4, #4]
 8002a5c:	4299      	cmp	r1, r3
 8002a5e:	dd40      	ble.n	8002ae2 <_printf_float+0x1b2>
 8002a60:	f1a9 0902 	sub.w	r9, r9, #2
 8002a64:	fa5f f989 	uxtb.w	r9, r9
 8002a68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002a6c:	d81f      	bhi.n	8002aae <_printf_float+0x17e>
 8002a6e:	464a      	mov	r2, r9
 8002a70:	3901      	subs	r1, #1
 8002a72:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002a76:	910d      	str	r1, [sp, #52]	; 0x34
 8002a78:	f7ff ff1b 	bl	80028b2 <__exponent>
 8002a7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002a7e:	4682      	mov	sl, r0
 8002a80:	1813      	adds	r3, r2, r0
 8002a82:	2a01      	cmp	r2, #1
 8002a84:	6123      	str	r3, [r4, #16]
 8002a86:	dc02      	bgt.n	8002a8e <_printf_float+0x15e>
 8002a88:	6822      	ldr	r2, [r4, #0]
 8002a8a:	07d2      	lsls	r2, r2, #31
 8002a8c:	d501      	bpl.n	8002a92 <_printf_float+0x162>
 8002a8e:	3301      	adds	r3, #1
 8002a90:	6123      	str	r3, [r4, #16]
 8002a92:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d09b      	beq.n	80029d2 <_printf_float+0xa2>
 8002a9a:	232d      	movs	r3, #45	; 0x2d
 8002a9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002aa0:	e797      	b.n	80029d2 <_printf_float+0xa2>
 8002aa2:	2947      	cmp	r1, #71	; 0x47
 8002aa4:	d1bc      	bne.n	8002a20 <_printf_float+0xf0>
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1ba      	bne.n	8002a20 <_printf_float+0xf0>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e7b7      	b.n	8002a1e <_printf_float+0xee>
 8002aae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002ab2:	d118      	bne.n	8002ae6 <_printf_float+0x1b6>
 8002ab4:	2900      	cmp	r1, #0
 8002ab6:	6863      	ldr	r3, [r4, #4]
 8002ab8:	dd0b      	ble.n	8002ad2 <_printf_float+0x1a2>
 8002aba:	6121      	str	r1, [r4, #16]
 8002abc:	b913      	cbnz	r3, 8002ac4 <_printf_float+0x194>
 8002abe:	6822      	ldr	r2, [r4, #0]
 8002ac0:	07d0      	lsls	r0, r2, #31
 8002ac2:	d502      	bpl.n	8002aca <_printf_float+0x19a>
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	440b      	add	r3, r1
 8002ac8:	6123      	str	r3, [r4, #16]
 8002aca:	f04f 0a00 	mov.w	sl, #0
 8002ace:	65a1      	str	r1, [r4, #88]	; 0x58
 8002ad0:	e7df      	b.n	8002a92 <_printf_float+0x162>
 8002ad2:	b913      	cbnz	r3, 8002ada <_printf_float+0x1aa>
 8002ad4:	6822      	ldr	r2, [r4, #0]
 8002ad6:	07d2      	lsls	r2, r2, #31
 8002ad8:	d501      	bpl.n	8002ade <_printf_float+0x1ae>
 8002ada:	3302      	adds	r3, #2
 8002adc:	e7f4      	b.n	8002ac8 <_printf_float+0x198>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e7f2      	b.n	8002ac8 <_printf_float+0x198>
 8002ae2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002ae6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ae8:	4299      	cmp	r1, r3
 8002aea:	db05      	blt.n	8002af8 <_printf_float+0x1c8>
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	6121      	str	r1, [r4, #16]
 8002af0:	07d8      	lsls	r0, r3, #31
 8002af2:	d5ea      	bpl.n	8002aca <_printf_float+0x19a>
 8002af4:	1c4b      	adds	r3, r1, #1
 8002af6:	e7e7      	b.n	8002ac8 <_printf_float+0x198>
 8002af8:	2900      	cmp	r1, #0
 8002afa:	bfcc      	ite	gt
 8002afc:	2201      	movgt	r2, #1
 8002afe:	f1c1 0202 	rsble	r2, r1, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	e7e0      	b.n	8002ac8 <_printf_float+0x198>
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	055a      	lsls	r2, r3, #21
 8002b0a:	d407      	bmi.n	8002b1c <_printf_float+0x1ec>
 8002b0c:	6923      	ldr	r3, [r4, #16]
 8002b0e:	4642      	mov	r2, r8
 8002b10:	4631      	mov	r1, r6
 8002b12:	4628      	mov	r0, r5
 8002b14:	47b8      	blx	r7
 8002b16:	3001      	adds	r0, #1
 8002b18:	d12b      	bne.n	8002b72 <_printf_float+0x242>
 8002b1a:	e764      	b.n	80029e6 <_printf_float+0xb6>
 8002b1c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002b20:	f240 80dd 	bls.w	8002cde <_printf_float+0x3ae>
 8002b24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	f7fd ff3c 	bl	80009a8 <__aeabi_dcmpeq>
 8002b30:	2800      	cmp	r0, #0
 8002b32:	d033      	beq.n	8002b9c <_printf_float+0x26c>
 8002b34:	2301      	movs	r3, #1
 8002b36:	4631      	mov	r1, r6
 8002b38:	4628      	mov	r0, r5
 8002b3a:	4a35      	ldr	r2, [pc, #212]	; (8002c10 <_printf_float+0x2e0>)
 8002b3c:	47b8      	blx	r7
 8002b3e:	3001      	adds	r0, #1
 8002b40:	f43f af51 	beq.w	80029e6 <_printf_float+0xb6>
 8002b44:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	db02      	blt.n	8002b52 <_printf_float+0x222>
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	07d8      	lsls	r0, r3, #31
 8002b50:	d50f      	bpl.n	8002b72 <_printf_float+0x242>
 8002b52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002b56:	4631      	mov	r1, r6
 8002b58:	4628      	mov	r0, r5
 8002b5a:	47b8      	blx	r7
 8002b5c:	3001      	adds	r0, #1
 8002b5e:	f43f af42 	beq.w	80029e6 <_printf_float+0xb6>
 8002b62:	f04f 0800 	mov.w	r8, #0
 8002b66:	f104 091a 	add.w	r9, r4, #26
 8002b6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	4543      	cmp	r3, r8
 8002b70:	dc09      	bgt.n	8002b86 <_printf_float+0x256>
 8002b72:	6823      	ldr	r3, [r4, #0]
 8002b74:	079b      	lsls	r3, r3, #30
 8002b76:	f100 8102 	bmi.w	8002d7e <_printf_float+0x44e>
 8002b7a:	68e0      	ldr	r0, [r4, #12]
 8002b7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002b7e:	4298      	cmp	r0, r3
 8002b80:	bfb8      	it	lt
 8002b82:	4618      	movlt	r0, r3
 8002b84:	e731      	b.n	80029ea <_printf_float+0xba>
 8002b86:	2301      	movs	r3, #1
 8002b88:	464a      	mov	r2, r9
 8002b8a:	4631      	mov	r1, r6
 8002b8c:	4628      	mov	r0, r5
 8002b8e:	47b8      	blx	r7
 8002b90:	3001      	adds	r0, #1
 8002b92:	f43f af28 	beq.w	80029e6 <_printf_float+0xb6>
 8002b96:	f108 0801 	add.w	r8, r8, #1
 8002b9a:	e7e6      	b.n	8002b6a <_printf_float+0x23a>
 8002b9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	dc38      	bgt.n	8002c14 <_printf_float+0x2e4>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	4631      	mov	r1, r6
 8002ba6:	4628      	mov	r0, r5
 8002ba8:	4a19      	ldr	r2, [pc, #100]	; (8002c10 <_printf_float+0x2e0>)
 8002baa:	47b8      	blx	r7
 8002bac:	3001      	adds	r0, #1
 8002bae:	f43f af1a 	beq.w	80029e6 <_printf_float+0xb6>
 8002bb2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	d102      	bne.n	8002bc0 <_printf_float+0x290>
 8002bba:	6823      	ldr	r3, [r4, #0]
 8002bbc:	07d9      	lsls	r1, r3, #31
 8002bbe:	d5d8      	bpl.n	8002b72 <_printf_float+0x242>
 8002bc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002bc4:	4631      	mov	r1, r6
 8002bc6:	4628      	mov	r0, r5
 8002bc8:	47b8      	blx	r7
 8002bca:	3001      	adds	r0, #1
 8002bcc:	f43f af0b 	beq.w	80029e6 <_printf_float+0xb6>
 8002bd0:	f04f 0900 	mov.w	r9, #0
 8002bd4:	f104 0a1a 	add.w	sl, r4, #26
 8002bd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002bda:	425b      	negs	r3, r3
 8002bdc:	454b      	cmp	r3, r9
 8002bde:	dc01      	bgt.n	8002be4 <_printf_float+0x2b4>
 8002be0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002be2:	e794      	b.n	8002b0e <_printf_float+0x1de>
 8002be4:	2301      	movs	r3, #1
 8002be6:	4652      	mov	r2, sl
 8002be8:	4631      	mov	r1, r6
 8002bea:	4628      	mov	r0, r5
 8002bec:	47b8      	blx	r7
 8002bee:	3001      	adds	r0, #1
 8002bf0:	f43f aef9 	beq.w	80029e6 <_printf_float+0xb6>
 8002bf4:	f109 0901 	add.w	r9, r9, #1
 8002bf8:	e7ee      	b.n	8002bd8 <_printf_float+0x2a8>
 8002bfa:	bf00      	nop
 8002bfc:	7fefffff 	.word	0x7fefffff
 8002c00:	080051e4 	.word	0x080051e4
 8002c04:	080051e8 	.word	0x080051e8
 8002c08:	080051f0 	.word	0x080051f0
 8002c0c:	080051ec 	.word	0x080051ec
 8002c10:	080051f4 	.word	0x080051f4
 8002c14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002c16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	bfa8      	it	ge
 8002c1c:	461a      	movge	r2, r3
 8002c1e:	2a00      	cmp	r2, #0
 8002c20:	4691      	mov	r9, r2
 8002c22:	dc37      	bgt.n	8002c94 <_printf_float+0x364>
 8002c24:	f04f 0b00 	mov.w	fp, #0
 8002c28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002c2c:	f104 021a 	add.w	r2, r4, #26
 8002c30:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002c34:	ebaa 0309 	sub.w	r3, sl, r9
 8002c38:	455b      	cmp	r3, fp
 8002c3a:	dc33      	bgt.n	8002ca4 <_printf_float+0x374>
 8002c3c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002c40:	429a      	cmp	r2, r3
 8002c42:	db3b      	blt.n	8002cbc <_printf_float+0x38c>
 8002c44:	6823      	ldr	r3, [r4, #0]
 8002c46:	07da      	lsls	r2, r3, #31
 8002c48:	d438      	bmi.n	8002cbc <_printf_float+0x38c>
 8002c4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002c4c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002c4e:	eba2 030a 	sub.w	r3, r2, sl
 8002c52:	eba2 0901 	sub.w	r9, r2, r1
 8002c56:	4599      	cmp	r9, r3
 8002c58:	bfa8      	it	ge
 8002c5a:	4699      	movge	r9, r3
 8002c5c:	f1b9 0f00 	cmp.w	r9, #0
 8002c60:	dc34      	bgt.n	8002ccc <_printf_float+0x39c>
 8002c62:	f04f 0800 	mov.w	r8, #0
 8002c66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002c6a:	f104 0a1a 	add.w	sl, r4, #26
 8002c6e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	eba3 0309 	sub.w	r3, r3, r9
 8002c78:	4543      	cmp	r3, r8
 8002c7a:	f77f af7a 	ble.w	8002b72 <_printf_float+0x242>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	4652      	mov	r2, sl
 8002c82:	4631      	mov	r1, r6
 8002c84:	4628      	mov	r0, r5
 8002c86:	47b8      	blx	r7
 8002c88:	3001      	adds	r0, #1
 8002c8a:	f43f aeac 	beq.w	80029e6 <_printf_float+0xb6>
 8002c8e:	f108 0801 	add.w	r8, r8, #1
 8002c92:	e7ec      	b.n	8002c6e <_printf_float+0x33e>
 8002c94:	4613      	mov	r3, r2
 8002c96:	4631      	mov	r1, r6
 8002c98:	4642      	mov	r2, r8
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	47b8      	blx	r7
 8002c9e:	3001      	adds	r0, #1
 8002ca0:	d1c0      	bne.n	8002c24 <_printf_float+0x2f4>
 8002ca2:	e6a0      	b.n	80029e6 <_printf_float+0xb6>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	4631      	mov	r1, r6
 8002ca8:	4628      	mov	r0, r5
 8002caa:	920b      	str	r2, [sp, #44]	; 0x2c
 8002cac:	47b8      	blx	r7
 8002cae:	3001      	adds	r0, #1
 8002cb0:	f43f ae99 	beq.w	80029e6 <_printf_float+0xb6>
 8002cb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002cb6:	f10b 0b01 	add.w	fp, fp, #1
 8002cba:	e7b9      	b.n	8002c30 <_printf_float+0x300>
 8002cbc:	4631      	mov	r1, r6
 8002cbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002cc2:	4628      	mov	r0, r5
 8002cc4:	47b8      	blx	r7
 8002cc6:	3001      	adds	r0, #1
 8002cc8:	d1bf      	bne.n	8002c4a <_printf_float+0x31a>
 8002cca:	e68c      	b.n	80029e6 <_printf_float+0xb6>
 8002ccc:	464b      	mov	r3, r9
 8002cce:	4631      	mov	r1, r6
 8002cd0:	4628      	mov	r0, r5
 8002cd2:	eb08 020a 	add.w	r2, r8, sl
 8002cd6:	47b8      	blx	r7
 8002cd8:	3001      	adds	r0, #1
 8002cda:	d1c2      	bne.n	8002c62 <_printf_float+0x332>
 8002cdc:	e683      	b.n	80029e6 <_printf_float+0xb6>
 8002cde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ce0:	2a01      	cmp	r2, #1
 8002ce2:	dc01      	bgt.n	8002ce8 <_printf_float+0x3b8>
 8002ce4:	07db      	lsls	r3, r3, #31
 8002ce6:	d537      	bpl.n	8002d58 <_printf_float+0x428>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	4642      	mov	r2, r8
 8002cec:	4631      	mov	r1, r6
 8002cee:	4628      	mov	r0, r5
 8002cf0:	47b8      	blx	r7
 8002cf2:	3001      	adds	r0, #1
 8002cf4:	f43f ae77 	beq.w	80029e6 <_printf_float+0xb6>
 8002cf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002cfc:	4631      	mov	r1, r6
 8002cfe:	4628      	mov	r0, r5
 8002d00:	47b8      	blx	r7
 8002d02:	3001      	adds	r0, #1
 8002d04:	f43f ae6f 	beq.w	80029e6 <_printf_float+0xb6>
 8002d08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f7fd fe4a 	bl	80009a8 <__aeabi_dcmpeq>
 8002d14:	b9d8      	cbnz	r0, 8002d4e <_printf_float+0x41e>
 8002d16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d18:	f108 0201 	add.w	r2, r8, #1
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	4631      	mov	r1, r6
 8002d20:	4628      	mov	r0, r5
 8002d22:	47b8      	blx	r7
 8002d24:	3001      	adds	r0, #1
 8002d26:	d10e      	bne.n	8002d46 <_printf_float+0x416>
 8002d28:	e65d      	b.n	80029e6 <_printf_float+0xb6>
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	464a      	mov	r2, r9
 8002d2e:	4631      	mov	r1, r6
 8002d30:	4628      	mov	r0, r5
 8002d32:	47b8      	blx	r7
 8002d34:	3001      	adds	r0, #1
 8002d36:	f43f ae56 	beq.w	80029e6 <_printf_float+0xb6>
 8002d3a:	f108 0801 	add.w	r8, r8, #1
 8002d3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d40:	3b01      	subs	r3, #1
 8002d42:	4543      	cmp	r3, r8
 8002d44:	dcf1      	bgt.n	8002d2a <_printf_float+0x3fa>
 8002d46:	4653      	mov	r3, sl
 8002d48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002d4c:	e6e0      	b.n	8002b10 <_printf_float+0x1e0>
 8002d4e:	f04f 0800 	mov.w	r8, #0
 8002d52:	f104 091a 	add.w	r9, r4, #26
 8002d56:	e7f2      	b.n	8002d3e <_printf_float+0x40e>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	4642      	mov	r2, r8
 8002d5c:	e7df      	b.n	8002d1e <_printf_float+0x3ee>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	464a      	mov	r2, r9
 8002d62:	4631      	mov	r1, r6
 8002d64:	4628      	mov	r0, r5
 8002d66:	47b8      	blx	r7
 8002d68:	3001      	adds	r0, #1
 8002d6a:	f43f ae3c 	beq.w	80029e6 <_printf_float+0xb6>
 8002d6e:	f108 0801 	add.w	r8, r8, #1
 8002d72:	68e3      	ldr	r3, [r4, #12]
 8002d74:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002d76:	1a5b      	subs	r3, r3, r1
 8002d78:	4543      	cmp	r3, r8
 8002d7a:	dcf0      	bgt.n	8002d5e <_printf_float+0x42e>
 8002d7c:	e6fd      	b.n	8002b7a <_printf_float+0x24a>
 8002d7e:	f04f 0800 	mov.w	r8, #0
 8002d82:	f104 0919 	add.w	r9, r4, #25
 8002d86:	e7f4      	b.n	8002d72 <_printf_float+0x442>

08002d88 <_printf_common>:
 8002d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d8c:	4616      	mov	r6, r2
 8002d8e:	4699      	mov	r9, r3
 8002d90:	688a      	ldr	r2, [r1, #8]
 8002d92:	690b      	ldr	r3, [r1, #16]
 8002d94:	4607      	mov	r7, r0
 8002d96:	4293      	cmp	r3, r2
 8002d98:	bfb8      	it	lt
 8002d9a:	4613      	movlt	r3, r2
 8002d9c:	6033      	str	r3, [r6, #0]
 8002d9e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002da2:	460c      	mov	r4, r1
 8002da4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002da8:	b10a      	cbz	r2, 8002dae <_printf_common+0x26>
 8002daa:	3301      	adds	r3, #1
 8002dac:	6033      	str	r3, [r6, #0]
 8002dae:	6823      	ldr	r3, [r4, #0]
 8002db0:	0699      	lsls	r1, r3, #26
 8002db2:	bf42      	ittt	mi
 8002db4:	6833      	ldrmi	r3, [r6, #0]
 8002db6:	3302      	addmi	r3, #2
 8002db8:	6033      	strmi	r3, [r6, #0]
 8002dba:	6825      	ldr	r5, [r4, #0]
 8002dbc:	f015 0506 	ands.w	r5, r5, #6
 8002dc0:	d106      	bne.n	8002dd0 <_printf_common+0x48>
 8002dc2:	f104 0a19 	add.w	sl, r4, #25
 8002dc6:	68e3      	ldr	r3, [r4, #12]
 8002dc8:	6832      	ldr	r2, [r6, #0]
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	42ab      	cmp	r3, r5
 8002dce:	dc28      	bgt.n	8002e22 <_printf_common+0x9a>
 8002dd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002dd4:	1e13      	subs	r3, r2, #0
 8002dd6:	6822      	ldr	r2, [r4, #0]
 8002dd8:	bf18      	it	ne
 8002dda:	2301      	movne	r3, #1
 8002ddc:	0692      	lsls	r2, r2, #26
 8002dde:	d42d      	bmi.n	8002e3c <_printf_common+0xb4>
 8002de0:	4649      	mov	r1, r9
 8002de2:	4638      	mov	r0, r7
 8002de4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002de8:	47c0      	blx	r8
 8002dea:	3001      	adds	r0, #1
 8002dec:	d020      	beq.n	8002e30 <_printf_common+0xa8>
 8002dee:	6823      	ldr	r3, [r4, #0]
 8002df0:	68e5      	ldr	r5, [r4, #12]
 8002df2:	f003 0306 	and.w	r3, r3, #6
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	bf18      	it	ne
 8002dfa:	2500      	movne	r5, #0
 8002dfc:	6832      	ldr	r2, [r6, #0]
 8002dfe:	f04f 0600 	mov.w	r6, #0
 8002e02:	68a3      	ldr	r3, [r4, #8]
 8002e04:	bf08      	it	eq
 8002e06:	1aad      	subeq	r5, r5, r2
 8002e08:	6922      	ldr	r2, [r4, #16]
 8002e0a:	bf08      	it	eq
 8002e0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e10:	4293      	cmp	r3, r2
 8002e12:	bfc4      	itt	gt
 8002e14:	1a9b      	subgt	r3, r3, r2
 8002e16:	18ed      	addgt	r5, r5, r3
 8002e18:	341a      	adds	r4, #26
 8002e1a:	42b5      	cmp	r5, r6
 8002e1c:	d11a      	bne.n	8002e54 <_printf_common+0xcc>
 8002e1e:	2000      	movs	r0, #0
 8002e20:	e008      	b.n	8002e34 <_printf_common+0xac>
 8002e22:	2301      	movs	r3, #1
 8002e24:	4652      	mov	r2, sl
 8002e26:	4649      	mov	r1, r9
 8002e28:	4638      	mov	r0, r7
 8002e2a:	47c0      	blx	r8
 8002e2c:	3001      	adds	r0, #1
 8002e2e:	d103      	bne.n	8002e38 <_printf_common+0xb0>
 8002e30:	f04f 30ff 	mov.w	r0, #4294967295
 8002e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e38:	3501      	adds	r5, #1
 8002e3a:	e7c4      	b.n	8002dc6 <_printf_common+0x3e>
 8002e3c:	2030      	movs	r0, #48	; 0x30
 8002e3e:	18e1      	adds	r1, r4, r3
 8002e40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e4a:	4422      	add	r2, r4
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e52:	e7c5      	b.n	8002de0 <_printf_common+0x58>
 8002e54:	2301      	movs	r3, #1
 8002e56:	4622      	mov	r2, r4
 8002e58:	4649      	mov	r1, r9
 8002e5a:	4638      	mov	r0, r7
 8002e5c:	47c0      	blx	r8
 8002e5e:	3001      	adds	r0, #1
 8002e60:	d0e6      	beq.n	8002e30 <_printf_common+0xa8>
 8002e62:	3601      	adds	r6, #1
 8002e64:	e7d9      	b.n	8002e1a <_printf_common+0x92>
	...

08002e68 <_printf_i>:
 8002e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e6c:	460c      	mov	r4, r1
 8002e6e:	7e27      	ldrb	r7, [r4, #24]
 8002e70:	4691      	mov	r9, r2
 8002e72:	2f78      	cmp	r7, #120	; 0x78
 8002e74:	4680      	mov	r8, r0
 8002e76:	469a      	mov	sl, r3
 8002e78:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002e7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e7e:	d807      	bhi.n	8002e90 <_printf_i+0x28>
 8002e80:	2f62      	cmp	r7, #98	; 0x62
 8002e82:	d80a      	bhi.n	8002e9a <_printf_i+0x32>
 8002e84:	2f00      	cmp	r7, #0
 8002e86:	f000 80d9 	beq.w	800303c <_printf_i+0x1d4>
 8002e8a:	2f58      	cmp	r7, #88	; 0x58
 8002e8c:	f000 80a4 	beq.w	8002fd8 <_printf_i+0x170>
 8002e90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002e98:	e03a      	b.n	8002f10 <_printf_i+0xa8>
 8002e9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002e9e:	2b15      	cmp	r3, #21
 8002ea0:	d8f6      	bhi.n	8002e90 <_printf_i+0x28>
 8002ea2:	a001      	add	r0, pc, #4	; (adr r0, 8002ea8 <_printf_i+0x40>)
 8002ea4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002ea8:	08002f01 	.word	0x08002f01
 8002eac:	08002f15 	.word	0x08002f15
 8002eb0:	08002e91 	.word	0x08002e91
 8002eb4:	08002e91 	.word	0x08002e91
 8002eb8:	08002e91 	.word	0x08002e91
 8002ebc:	08002e91 	.word	0x08002e91
 8002ec0:	08002f15 	.word	0x08002f15
 8002ec4:	08002e91 	.word	0x08002e91
 8002ec8:	08002e91 	.word	0x08002e91
 8002ecc:	08002e91 	.word	0x08002e91
 8002ed0:	08002e91 	.word	0x08002e91
 8002ed4:	08003023 	.word	0x08003023
 8002ed8:	08002f45 	.word	0x08002f45
 8002edc:	08003005 	.word	0x08003005
 8002ee0:	08002e91 	.word	0x08002e91
 8002ee4:	08002e91 	.word	0x08002e91
 8002ee8:	08003045 	.word	0x08003045
 8002eec:	08002e91 	.word	0x08002e91
 8002ef0:	08002f45 	.word	0x08002f45
 8002ef4:	08002e91 	.word	0x08002e91
 8002ef8:	08002e91 	.word	0x08002e91
 8002efc:	0800300d 	.word	0x0800300d
 8002f00:	680b      	ldr	r3, [r1, #0]
 8002f02:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f06:	1d1a      	adds	r2, r3, #4
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	600a      	str	r2, [r1, #0]
 8002f0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f10:	2301      	movs	r3, #1
 8002f12:	e0a4      	b.n	800305e <_printf_i+0x1f6>
 8002f14:	6825      	ldr	r5, [r4, #0]
 8002f16:	6808      	ldr	r0, [r1, #0]
 8002f18:	062e      	lsls	r6, r5, #24
 8002f1a:	f100 0304 	add.w	r3, r0, #4
 8002f1e:	d50a      	bpl.n	8002f36 <_printf_i+0xce>
 8002f20:	6805      	ldr	r5, [r0, #0]
 8002f22:	600b      	str	r3, [r1, #0]
 8002f24:	2d00      	cmp	r5, #0
 8002f26:	da03      	bge.n	8002f30 <_printf_i+0xc8>
 8002f28:	232d      	movs	r3, #45	; 0x2d
 8002f2a:	426d      	negs	r5, r5
 8002f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f30:	230a      	movs	r3, #10
 8002f32:	485e      	ldr	r0, [pc, #376]	; (80030ac <_printf_i+0x244>)
 8002f34:	e019      	b.n	8002f6a <_printf_i+0x102>
 8002f36:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002f3a:	6805      	ldr	r5, [r0, #0]
 8002f3c:	600b      	str	r3, [r1, #0]
 8002f3e:	bf18      	it	ne
 8002f40:	b22d      	sxthne	r5, r5
 8002f42:	e7ef      	b.n	8002f24 <_printf_i+0xbc>
 8002f44:	680b      	ldr	r3, [r1, #0]
 8002f46:	6825      	ldr	r5, [r4, #0]
 8002f48:	1d18      	adds	r0, r3, #4
 8002f4a:	6008      	str	r0, [r1, #0]
 8002f4c:	0628      	lsls	r0, r5, #24
 8002f4e:	d501      	bpl.n	8002f54 <_printf_i+0xec>
 8002f50:	681d      	ldr	r5, [r3, #0]
 8002f52:	e002      	b.n	8002f5a <_printf_i+0xf2>
 8002f54:	0669      	lsls	r1, r5, #25
 8002f56:	d5fb      	bpl.n	8002f50 <_printf_i+0xe8>
 8002f58:	881d      	ldrh	r5, [r3, #0]
 8002f5a:	2f6f      	cmp	r7, #111	; 0x6f
 8002f5c:	bf0c      	ite	eq
 8002f5e:	2308      	moveq	r3, #8
 8002f60:	230a      	movne	r3, #10
 8002f62:	4852      	ldr	r0, [pc, #328]	; (80030ac <_printf_i+0x244>)
 8002f64:	2100      	movs	r1, #0
 8002f66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f6a:	6866      	ldr	r6, [r4, #4]
 8002f6c:	2e00      	cmp	r6, #0
 8002f6e:	bfa8      	it	ge
 8002f70:	6821      	ldrge	r1, [r4, #0]
 8002f72:	60a6      	str	r6, [r4, #8]
 8002f74:	bfa4      	itt	ge
 8002f76:	f021 0104 	bicge.w	r1, r1, #4
 8002f7a:	6021      	strge	r1, [r4, #0]
 8002f7c:	b90d      	cbnz	r5, 8002f82 <_printf_i+0x11a>
 8002f7e:	2e00      	cmp	r6, #0
 8002f80:	d04d      	beq.n	800301e <_printf_i+0x1b6>
 8002f82:	4616      	mov	r6, r2
 8002f84:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f88:	fb03 5711 	mls	r7, r3, r1, r5
 8002f8c:	5dc7      	ldrb	r7, [r0, r7]
 8002f8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f92:	462f      	mov	r7, r5
 8002f94:	42bb      	cmp	r3, r7
 8002f96:	460d      	mov	r5, r1
 8002f98:	d9f4      	bls.n	8002f84 <_printf_i+0x11c>
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d10b      	bne.n	8002fb6 <_printf_i+0x14e>
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	07df      	lsls	r7, r3, #31
 8002fa2:	d508      	bpl.n	8002fb6 <_printf_i+0x14e>
 8002fa4:	6923      	ldr	r3, [r4, #16]
 8002fa6:	6861      	ldr	r1, [r4, #4]
 8002fa8:	4299      	cmp	r1, r3
 8002faa:	bfde      	ittt	le
 8002fac:	2330      	movle	r3, #48	; 0x30
 8002fae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002fb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002fb6:	1b92      	subs	r2, r2, r6
 8002fb8:	6122      	str	r2, [r4, #16]
 8002fba:	464b      	mov	r3, r9
 8002fbc:	4621      	mov	r1, r4
 8002fbe:	4640      	mov	r0, r8
 8002fc0:	f8cd a000 	str.w	sl, [sp]
 8002fc4:	aa03      	add	r2, sp, #12
 8002fc6:	f7ff fedf 	bl	8002d88 <_printf_common>
 8002fca:	3001      	adds	r0, #1
 8002fcc:	d14c      	bne.n	8003068 <_printf_i+0x200>
 8002fce:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd2:	b004      	add	sp, #16
 8002fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fd8:	4834      	ldr	r0, [pc, #208]	; (80030ac <_printf_i+0x244>)
 8002fda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002fde:	680e      	ldr	r6, [r1, #0]
 8002fe0:	6823      	ldr	r3, [r4, #0]
 8002fe2:	f856 5b04 	ldr.w	r5, [r6], #4
 8002fe6:	061f      	lsls	r7, r3, #24
 8002fe8:	600e      	str	r6, [r1, #0]
 8002fea:	d514      	bpl.n	8003016 <_printf_i+0x1ae>
 8002fec:	07d9      	lsls	r1, r3, #31
 8002fee:	bf44      	itt	mi
 8002ff0:	f043 0320 	orrmi.w	r3, r3, #32
 8002ff4:	6023      	strmi	r3, [r4, #0]
 8002ff6:	b91d      	cbnz	r5, 8003000 <_printf_i+0x198>
 8002ff8:	6823      	ldr	r3, [r4, #0]
 8002ffa:	f023 0320 	bic.w	r3, r3, #32
 8002ffe:	6023      	str	r3, [r4, #0]
 8003000:	2310      	movs	r3, #16
 8003002:	e7af      	b.n	8002f64 <_printf_i+0xfc>
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	f043 0320 	orr.w	r3, r3, #32
 800300a:	6023      	str	r3, [r4, #0]
 800300c:	2378      	movs	r3, #120	; 0x78
 800300e:	4828      	ldr	r0, [pc, #160]	; (80030b0 <_printf_i+0x248>)
 8003010:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003014:	e7e3      	b.n	8002fde <_printf_i+0x176>
 8003016:	065e      	lsls	r6, r3, #25
 8003018:	bf48      	it	mi
 800301a:	b2ad      	uxthmi	r5, r5
 800301c:	e7e6      	b.n	8002fec <_printf_i+0x184>
 800301e:	4616      	mov	r6, r2
 8003020:	e7bb      	b.n	8002f9a <_printf_i+0x132>
 8003022:	680b      	ldr	r3, [r1, #0]
 8003024:	6826      	ldr	r6, [r4, #0]
 8003026:	1d1d      	adds	r5, r3, #4
 8003028:	6960      	ldr	r0, [r4, #20]
 800302a:	600d      	str	r5, [r1, #0]
 800302c:	0635      	lsls	r5, r6, #24
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	d501      	bpl.n	8003036 <_printf_i+0x1ce>
 8003032:	6018      	str	r0, [r3, #0]
 8003034:	e002      	b.n	800303c <_printf_i+0x1d4>
 8003036:	0671      	lsls	r1, r6, #25
 8003038:	d5fb      	bpl.n	8003032 <_printf_i+0x1ca>
 800303a:	8018      	strh	r0, [r3, #0]
 800303c:	2300      	movs	r3, #0
 800303e:	4616      	mov	r6, r2
 8003040:	6123      	str	r3, [r4, #16]
 8003042:	e7ba      	b.n	8002fba <_printf_i+0x152>
 8003044:	680b      	ldr	r3, [r1, #0]
 8003046:	1d1a      	adds	r2, r3, #4
 8003048:	600a      	str	r2, [r1, #0]
 800304a:	681e      	ldr	r6, [r3, #0]
 800304c:	2100      	movs	r1, #0
 800304e:	4630      	mov	r0, r6
 8003050:	6862      	ldr	r2, [r4, #4]
 8003052:	f000 feb7 	bl	8003dc4 <memchr>
 8003056:	b108      	cbz	r0, 800305c <_printf_i+0x1f4>
 8003058:	1b80      	subs	r0, r0, r6
 800305a:	6060      	str	r0, [r4, #4]
 800305c:	6863      	ldr	r3, [r4, #4]
 800305e:	6123      	str	r3, [r4, #16]
 8003060:	2300      	movs	r3, #0
 8003062:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003066:	e7a8      	b.n	8002fba <_printf_i+0x152>
 8003068:	4632      	mov	r2, r6
 800306a:	4649      	mov	r1, r9
 800306c:	4640      	mov	r0, r8
 800306e:	6923      	ldr	r3, [r4, #16]
 8003070:	47d0      	blx	sl
 8003072:	3001      	adds	r0, #1
 8003074:	d0ab      	beq.n	8002fce <_printf_i+0x166>
 8003076:	6823      	ldr	r3, [r4, #0]
 8003078:	079b      	lsls	r3, r3, #30
 800307a:	d413      	bmi.n	80030a4 <_printf_i+0x23c>
 800307c:	68e0      	ldr	r0, [r4, #12]
 800307e:	9b03      	ldr	r3, [sp, #12]
 8003080:	4298      	cmp	r0, r3
 8003082:	bfb8      	it	lt
 8003084:	4618      	movlt	r0, r3
 8003086:	e7a4      	b.n	8002fd2 <_printf_i+0x16a>
 8003088:	2301      	movs	r3, #1
 800308a:	4632      	mov	r2, r6
 800308c:	4649      	mov	r1, r9
 800308e:	4640      	mov	r0, r8
 8003090:	47d0      	blx	sl
 8003092:	3001      	adds	r0, #1
 8003094:	d09b      	beq.n	8002fce <_printf_i+0x166>
 8003096:	3501      	adds	r5, #1
 8003098:	68e3      	ldr	r3, [r4, #12]
 800309a:	9903      	ldr	r1, [sp, #12]
 800309c:	1a5b      	subs	r3, r3, r1
 800309e:	42ab      	cmp	r3, r5
 80030a0:	dcf2      	bgt.n	8003088 <_printf_i+0x220>
 80030a2:	e7eb      	b.n	800307c <_printf_i+0x214>
 80030a4:	2500      	movs	r5, #0
 80030a6:	f104 0619 	add.w	r6, r4, #25
 80030aa:	e7f5      	b.n	8003098 <_printf_i+0x230>
 80030ac:	080051f6 	.word	0x080051f6
 80030b0:	08005207 	.word	0x08005207

080030b4 <quorem>:
 80030b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030b8:	6903      	ldr	r3, [r0, #16]
 80030ba:	690c      	ldr	r4, [r1, #16]
 80030bc:	4607      	mov	r7, r0
 80030be:	42a3      	cmp	r3, r4
 80030c0:	f2c0 8083 	blt.w	80031ca <quorem+0x116>
 80030c4:	3c01      	subs	r4, #1
 80030c6:	f100 0514 	add.w	r5, r0, #20
 80030ca:	f101 0814 	add.w	r8, r1, #20
 80030ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80030d2:	9301      	str	r3, [sp, #4]
 80030d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80030d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80030dc:	3301      	adds	r3, #1
 80030de:	429a      	cmp	r2, r3
 80030e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80030e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80030e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80030ec:	d332      	bcc.n	8003154 <quorem+0xa0>
 80030ee:	f04f 0e00 	mov.w	lr, #0
 80030f2:	4640      	mov	r0, r8
 80030f4:	46ac      	mov	ip, r5
 80030f6:	46f2      	mov	sl, lr
 80030f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80030fc:	b293      	uxth	r3, r2
 80030fe:	fb06 e303 	mla	r3, r6, r3, lr
 8003102:	0c12      	lsrs	r2, r2, #16
 8003104:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003108:	fb06 e202 	mla	r2, r6, r2, lr
 800310c:	b29b      	uxth	r3, r3
 800310e:	ebaa 0303 	sub.w	r3, sl, r3
 8003112:	f8dc a000 	ldr.w	sl, [ip]
 8003116:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800311a:	fa1f fa8a 	uxth.w	sl, sl
 800311e:	4453      	add	r3, sl
 8003120:	fa1f fa82 	uxth.w	sl, r2
 8003124:	f8dc 2000 	ldr.w	r2, [ip]
 8003128:	4581      	cmp	r9, r0
 800312a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800312e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003132:	b29b      	uxth	r3, r3
 8003134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003138:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800313c:	f84c 3b04 	str.w	r3, [ip], #4
 8003140:	d2da      	bcs.n	80030f8 <quorem+0x44>
 8003142:	f855 300b 	ldr.w	r3, [r5, fp]
 8003146:	b92b      	cbnz	r3, 8003154 <quorem+0xa0>
 8003148:	9b01      	ldr	r3, [sp, #4]
 800314a:	3b04      	subs	r3, #4
 800314c:	429d      	cmp	r5, r3
 800314e:	461a      	mov	r2, r3
 8003150:	d32f      	bcc.n	80031b2 <quorem+0xfe>
 8003152:	613c      	str	r4, [r7, #16]
 8003154:	4638      	mov	r0, r7
 8003156:	f001 f8cb 	bl	80042f0 <__mcmp>
 800315a:	2800      	cmp	r0, #0
 800315c:	db25      	blt.n	80031aa <quorem+0xf6>
 800315e:	4628      	mov	r0, r5
 8003160:	f04f 0c00 	mov.w	ip, #0
 8003164:	3601      	adds	r6, #1
 8003166:	f858 1b04 	ldr.w	r1, [r8], #4
 800316a:	f8d0 e000 	ldr.w	lr, [r0]
 800316e:	b28b      	uxth	r3, r1
 8003170:	ebac 0303 	sub.w	r3, ip, r3
 8003174:	fa1f f28e 	uxth.w	r2, lr
 8003178:	4413      	add	r3, r2
 800317a:	0c0a      	lsrs	r2, r1, #16
 800317c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003180:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003184:	b29b      	uxth	r3, r3
 8003186:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800318a:	45c1      	cmp	r9, r8
 800318c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003190:	f840 3b04 	str.w	r3, [r0], #4
 8003194:	d2e7      	bcs.n	8003166 <quorem+0xb2>
 8003196:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800319a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800319e:	b922      	cbnz	r2, 80031aa <quorem+0xf6>
 80031a0:	3b04      	subs	r3, #4
 80031a2:	429d      	cmp	r5, r3
 80031a4:	461a      	mov	r2, r3
 80031a6:	d30a      	bcc.n	80031be <quorem+0x10a>
 80031a8:	613c      	str	r4, [r7, #16]
 80031aa:	4630      	mov	r0, r6
 80031ac:	b003      	add	sp, #12
 80031ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	3b04      	subs	r3, #4
 80031b6:	2a00      	cmp	r2, #0
 80031b8:	d1cb      	bne.n	8003152 <quorem+0x9e>
 80031ba:	3c01      	subs	r4, #1
 80031bc:	e7c6      	b.n	800314c <quorem+0x98>
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	3b04      	subs	r3, #4
 80031c2:	2a00      	cmp	r2, #0
 80031c4:	d1f0      	bne.n	80031a8 <quorem+0xf4>
 80031c6:	3c01      	subs	r4, #1
 80031c8:	e7eb      	b.n	80031a2 <quorem+0xee>
 80031ca:	2000      	movs	r0, #0
 80031cc:	e7ee      	b.n	80031ac <quorem+0xf8>
	...

080031d0 <_dtoa_r>:
 80031d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031d4:	4616      	mov	r6, r2
 80031d6:	461f      	mov	r7, r3
 80031d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80031da:	b099      	sub	sp, #100	; 0x64
 80031dc:	4605      	mov	r5, r0
 80031de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80031e2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80031e6:	b974      	cbnz	r4, 8003206 <_dtoa_r+0x36>
 80031e8:	2010      	movs	r0, #16
 80031ea:	f000 fde3 	bl	8003db4 <malloc>
 80031ee:	4602      	mov	r2, r0
 80031f0:	6268      	str	r0, [r5, #36]	; 0x24
 80031f2:	b920      	cbnz	r0, 80031fe <_dtoa_r+0x2e>
 80031f4:	21ea      	movs	r1, #234	; 0xea
 80031f6:	4bae      	ldr	r3, [pc, #696]	; (80034b0 <_dtoa_r+0x2e0>)
 80031f8:	48ae      	ldr	r0, [pc, #696]	; (80034b4 <_dtoa_r+0x2e4>)
 80031fa:	f001 fa45 	bl	8004688 <__assert_func>
 80031fe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003202:	6004      	str	r4, [r0, #0]
 8003204:	60c4      	str	r4, [r0, #12]
 8003206:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003208:	6819      	ldr	r1, [r3, #0]
 800320a:	b151      	cbz	r1, 8003222 <_dtoa_r+0x52>
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	2301      	movs	r3, #1
 8003210:	4093      	lsls	r3, r2
 8003212:	604a      	str	r2, [r1, #4]
 8003214:	608b      	str	r3, [r1, #8]
 8003216:	4628      	mov	r0, r5
 8003218:	f000 fe30 	bl	8003e7c <_Bfree>
 800321c:	2200      	movs	r2, #0
 800321e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	1e3b      	subs	r3, r7, #0
 8003224:	bfaf      	iteee	ge
 8003226:	2300      	movge	r3, #0
 8003228:	2201      	movlt	r2, #1
 800322a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800322e:	9305      	strlt	r3, [sp, #20]
 8003230:	bfa8      	it	ge
 8003232:	f8c8 3000 	strge.w	r3, [r8]
 8003236:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800323a:	4b9f      	ldr	r3, [pc, #636]	; (80034b8 <_dtoa_r+0x2e8>)
 800323c:	bfb8      	it	lt
 800323e:	f8c8 2000 	strlt.w	r2, [r8]
 8003242:	ea33 0309 	bics.w	r3, r3, r9
 8003246:	d119      	bne.n	800327c <_dtoa_r+0xac>
 8003248:	f242 730f 	movw	r3, #9999	; 0x270f
 800324c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800324e:	6013      	str	r3, [r2, #0]
 8003250:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003254:	4333      	orrs	r3, r6
 8003256:	f000 8580 	beq.w	8003d5a <_dtoa_r+0xb8a>
 800325a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800325c:	b953      	cbnz	r3, 8003274 <_dtoa_r+0xa4>
 800325e:	4b97      	ldr	r3, [pc, #604]	; (80034bc <_dtoa_r+0x2ec>)
 8003260:	e022      	b.n	80032a8 <_dtoa_r+0xd8>
 8003262:	4b97      	ldr	r3, [pc, #604]	; (80034c0 <_dtoa_r+0x2f0>)
 8003264:	9308      	str	r3, [sp, #32]
 8003266:	3308      	adds	r3, #8
 8003268:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	9808      	ldr	r0, [sp, #32]
 800326e:	b019      	add	sp, #100	; 0x64
 8003270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003274:	4b91      	ldr	r3, [pc, #580]	; (80034bc <_dtoa_r+0x2ec>)
 8003276:	9308      	str	r3, [sp, #32]
 8003278:	3303      	adds	r3, #3
 800327a:	e7f5      	b.n	8003268 <_dtoa_r+0x98>
 800327c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003280:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8003284:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003288:	2200      	movs	r2, #0
 800328a:	2300      	movs	r3, #0
 800328c:	f7fd fb8c 	bl	80009a8 <__aeabi_dcmpeq>
 8003290:	4680      	mov	r8, r0
 8003292:	b158      	cbz	r0, 80032ac <_dtoa_r+0xdc>
 8003294:	2301      	movs	r3, #1
 8003296:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 8559 	beq.w	8003d54 <_dtoa_r+0xb84>
 80032a2:	4888      	ldr	r0, [pc, #544]	; (80034c4 <_dtoa_r+0x2f4>)
 80032a4:	6018      	str	r0, [r3, #0]
 80032a6:	1e43      	subs	r3, r0, #1
 80032a8:	9308      	str	r3, [sp, #32]
 80032aa:	e7df      	b.n	800326c <_dtoa_r+0x9c>
 80032ac:	ab16      	add	r3, sp, #88	; 0x58
 80032ae:	9301      	str	r3, [sp, #4]
 80032b0:	ab17      	add	r3, sp, #92	; 0x5c
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	4628      	mov	r0, r5
 80032b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80032ba:	f001 f8c5 	bl	8004448 <__d2b>
 80032be:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80032c2:	4682      	mov	sl, r0
 80032c4:	2c00      	cmp	r4, #0
 80032c6:	d07e      	beq.n	80033c6 <_dtoa_r+0x1f6>
 80032c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80032cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032ce:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80032d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032d6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80032da:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80032de:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80032e2:	2200      	movs	r2, #0
 80032e4:	4b78      	ldr	r3, [pc, #480]	; (80034c8 <_dtoa_r+0x2f8>)
 80032e6:	f7fc ff3f 	bl	8000168 <__aeabi_dsub>
 80032ea:	a36b      	add	r3, pc, #428	; (adr r3, 8003498 <_dtoa_r+0x2c8>)
 80032ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f0:	f7fd f8f2 	bl	80004d8 <__aeabi_dmul>
 80032f4:	a36a      	add	r3, pc, #424	; (adr r3, 80034a0 <_dtoa_r+0x2d0>)
 80032f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fa:	f7fc ff37 	bl	800016c <__adddf3>
 80032fe:	4606      	mov	r6, r0
 8003300:	4620      	mov	r0, r4
 8003302:	460f      	mov	r7, r1
 8003304:	f7fd f87e 	bl	8000404 <__aeabi_i2d>
 8003308:	a367      	add	r3, pc, #412	; (adr r3, 80034a8 <_dtoa_r+0x2d8>)
 800330a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330e:	f7fd f8e3 	bl	80004d8 <__aeabi_dmul>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4630      	mov	r0, r6
 8003318:	4639      	mov	r1, r7
 800331a:	f7fc ff27 	bl	800016c <__adddf3>
 800331e:	4606      	mov	r6, r0
 8003320:	460f      	mov	r7, r1
 8003322:	f7fd fb89 	bl	8000a38 <__aeabi_d2iz>
 8003326:	2200      	movs	r2, #0
 8003328:	4681      	mov	r9, r0
 800332a:	2300      	movs	r3, #0
 800332c:	4630      	mov	r0, r6
 800332e:	4639      	mov	r1, r7
 8003330:	f7fd fb44 	bl	80009bc <__aeabi_dcmplt>
 8003334:	b148      	cbz	r0, 800334a <_dtoa_r+0x17a>
 8003336:	4648      	mov	r0, r9
 8003338:	f7fd f864 	bl	8000404 <__aeabi_i2d>
 800333c:	4632      	mov	r2, r6
 800333e:	463b      	mov	r3, r7
 8003340:	f7fd fb32 	bl	80009a8 <__aeabi_dcmpeq>
 8003344:	b908      	cbnz	r0, 800334a <_dtoa_r+0x17a>
 8003346:	f109 39ff 	add.w	r9, r9, #4294967295
 800334a:	f1b9 0f16 	cmp.w	r9, #22
 800334e:	d857      	bhi.n	8003400 <_dtoa_r+0x230>
 8003350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003354:	4b5d      	ldr	r3, [pc, #372]	; (80034cc <_dtoa_r+0x2fc>)
 8003356:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800335a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335e:	f7fd fb2d 	bl	80009bc <__aeabi_dcmplt>
 8003362:	2800      	cmp	r0, #0
 8003364:	d04e      	beq.n	8003404 <_dtoa_r+0x234>
 8003366:	2300      	movs	r3, #0
 8003368:	f109 39ff 	add.w	r9, r9, #4294967295
 800336c:	930f      	str	r3, [sp, #60]	; 0x3c
 800336e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003370:	1b1c      	subs	r4, r3, r4
 8003372:	1e63      	subs	r3, r4, #1
 8003374:	9309      	str	r3, [sp, #36]	; 0x24
 8003376:	bf49      	itett	mi
 8003378:	f1c4 0301 	rsbmi	r3, r4, #1
 800337c:	2300      	movpl	r3, #0
 800337e:	9306      	strmi	r3, [sp, #24]
 8003380:	2300      	movmi	r3, #0
 8003382:	bf54      	ite	pl
 8003384:	9306      	strpl	r3, [sp, #24]
 8003386:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003388:	f1b9 0f00 	cmp.w	r9, #0
 800338c:	db3c      	blt.n	8003408 <_dtoa_r+0x238>
 800338e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003390:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003394:	444b      	add	r3, r9
 8003396:	9309      	str	r3, [sp, #36]	; 0x24
 8003398:	2300      	movs	r3, #0
 800339a:	930a      	str	r3, [sp, #40]	; 0x28
 800339c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800339e:	2b09      	cmp	r3, #9
 80033a0:	d86c      	bhi.n	800347c <_dtoa_r+0x2ac>
 80033a2:	2b05      	cmp	r3, #5
 80033a4:	bfc4      	itt	gt
 80033a6:	3b04      	subgt	r3, #4
 80033a8:	9322      	strgt	r3, [sp, #136]	; 0x88
 80033aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80033ac:	bfc8      	it	gt
 80033ae:	2400      	movgt	r4, #0
 80033b0:	f1a3 0302 	sub.w	r3, r3, #2
 80033b4:	bfd8      	it	le
 80033b6:	2401      	movle	r4, #1
 80033b8:	2b03      	cmp	r3, #3
 80033ba:	f200 808b 	bhi.w	80034d4 <_dtoa_r+0x304>
 80033be:	e8df f003 	tbb	[pc, r3]
 80033c2:	4f2d      	.short	0x4f2d
 80033c4:	5b4d      	.short	0x5b4d
 80033c6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80033ca:	441c      	add	r4, r3
 80033cc:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	bfc3      	ittte	gt
 80033d4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80033d8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80033dc:	fa09 f303 	lslgt.w	r3, r9, r3
 80033e0:	f1c3 0320 	rsble	r3, r3, #32
 80033e4:	bfc6      	itte	gt
 80033e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80033ea:	4318      	orrgt	r0, r3
 80033ec:	fa06 f003 	lslle.w	r0, r6, r3
 80033f0:	f7fc fff8 	bl	80003e4 <__aeabi_ui2d>
 80033f4:	2301      	movs	r3, #1
 80033f6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80033fa:	3c01      	subs	r4, #1
 80033fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80033fe:	e770      	b.n	80032e2 <_dtoa_r+0x112>
 8003400:	2301      	movs	r3, #1
 8003402:	e7b3      	b.n	800336c <_dtoa_r+0x19c>
 8003404:	900f      	str	r0, [sp, #60]	; 0x3c
 8003406:	e7b2      	b.n	800336e <_dtoa_r+0x19e>
 8003408:	9b06      	ldr	r3, [sp, #24]
 800340a:	eba3 0309 	sub.w	r3, r3, r9
 800340e:	9306      	str	r3, [sp, #24]
 8003410:	f1c9 0300 	rsb	r3, r9, #0
 8003414:	930a      	str	r3, [sp, #40]	; 0x28
 8003416:	2300      	movs	r3, #0
 8003418:	930e      	str	r3, [sp, #56]	; 0x38
 800341a:	e7bf      	b.n	800339c <_dtoa_r+0x1cc>
 800341c:	2300      	movs	r3, #0
 800341e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003420:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003422:	2b00      	cmp	r3, #0
 8003424:	dc59      	bgt.n	80034da <_dtoa_r+0x30a>
 8003426:	f04f 0b01 	mov.w	fp, #1
 800342a:	465b      	mov	r3, fp
 800342c:	f8cd b008 	str.w	fp, [sp, #8]
 8003430:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8003434:	2200      	movs	r2, #0
 8003436:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003438:	6042      	str	r2, [r0, #4]
 800343a:	2204      	movs	r2, #4
 800343c:	f102 0614 	add.w	r6, r2, #20
 8003440:	429e      	cmp	r6, r3
 8003442:	6841      	ldr	r1, [r0, #4]
 8003444:	d94f      	bls.n	80034e6 <_dtoa_r+0x316>
 8003446:	4628      	mov	r0, r5
 8003448:	f000 fcd8 	bl	8003dfc <_Balloc>
 800344c:	9008      	str	r0, [sp, #32]
 800344e:	2800      	cmp	r0, #0
 8003450:	d14d      	bne.n	80034ee <_dtoa_r+0x31e>
 8003452:	4602      	mov	r2, r0
 8003454:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003458:	4b1d      	ldr	r3, [pc, #116]	; (80034d0 <_dtoa_r+0x300>)
 800345a:	e6cd      	b.n	80031f8 <_dtoa_r+0x28>
 800345c:	2301      	movs	r3, #1
 800345e:	e7de      	b.n	800341e <_dtoa_r+0x24e>
 8003460:	2300      	movs	r3, #0
 8003462:	930b      	str	r3, [sp, #44]	; 0x2c
 8003464:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003466:	eb09 0b03 	add.w	fp, r9, r3
 800346a:	f10b 0301 	add.w	r3, fp, #1
 800346e:	2b01      	cmp	r3, #1
 8003470:	9302      	str	r3, [sp, #8]
 8003472:	bfb8      	it	lt
 8003474:	2301      	movlt	r3, #1
 8003476:	e7dd      	b.n	8003434 <_dtoa_r+0x264>
 8003478:	2301      	movs	r3, #1
 800347a:	e7f2      	b.n	8003462 <_dtoa_r+0x292>
 800347c:	2401      	movs	r4, #1
 800347e:	2300      	movs	r3, #0
 8003480:	940b      	str	r4, [sp, #44]	; 0x2c
 8003482:	9322      	str	r3, [sp, #136]	; 0x88
 8003484:	f04f 3bff 	mov.w	fp, #4294967295
 8003488:	2200      	movs	r2, #0
 800348a:	2312      	movs	r3, #18
 800348c:	f8cd b008 	str.w	fp, [sp, #8]
 8003490:	9223      	str	r2, [sp, #140]	; 0x8c
 8003492:	e7cf      	b.n	8003434 <_dtoa_r+0x264>
 8003494:	f3af 8000 	nop.w
 8003498:	636f4361 	.word	0x636f4361
 800349c:	3fd287a7 	.word	0x3fd287a7
 80034a0:	8b60c8b3 	.word	0x8b60c8b3
 80034a4:	3fc68a28 	.word	0x3fc68a28
 80034a8:	509f79fb 	.word	0x509f79fb
 80034ac:	3fd34413 	.word	0x3fd34413
 80034b0:	08005225 	.word	0x08005225
 80034b4:	0800523c 	.word	0x0800523c
 80034b8:	7ff00000 	.word	0x7ff00000
 80034bc:	08005221 	.word	0x08005221
 80034c0:	08005218 	.word	0x08005218
 80034c4:	080051f5 	.word	0x080051f5
 80034c8:	3ff80000 	.word	0x3ff80000
 80034cc:	08005338 	.word	0x08005338
 80034d0:	0800529b 	.word	0x0800529b
 80034d4:	2301      	movs	r3, #1
 80034d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80034d8:	e7d4      	b.n	8003484 <_dtoa_r+0x2b4>
 80034da:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80034de:	465b      	mov	r3, fp
 80034e0:	f8cd b008 	str.w	fp, [sp, #8]
 80034e4:	e7a6      	b.n	8003434 <_dtoa_r+0x264>
 80034e6:	3101      	adds	r1, #1
 80034e8:	6041      	str	r1, [r0, #4]
 80034ea:	0052      	lsls	r2, r2, #1
 80034ec:	e7a6      	b.n	800343c <_dtoa_r+0x26c>
 80034ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80034f0:	9a08      	ldr	r2, [sp, #32]
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	9b02      	ldr	r3, [sp, #8]
 80034f6:	2b0e      	cmp	r3, #14
 80034f8:	f200 80a8 	bhi.w	800364c <_dtoa_r+0x47c>
 80034fc:	2c00      	cmp	r4, #0
 80034fe:	f000 80a5 	beq.w	800364c <_dtoa_r+0x47c>
 8003502:	f1b9 0f00 	cmp.w	r9, #0
 8003506:	dd34      	ble.n	8003572 <_dtoa_r+0x3a2>
 8003508:	4a9a      	ldr	r2, [pc, #616]	; (8003774 <_dtoa_r+0x5a4>)
 800350a:	f009 030f 	and.w	r3, r9, #15
 800350e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003512:	f419 7f80 	tst.w	r9, #256	; 0x100
 8003516:	e9d3 3400 	ldrd	r3, r4, [r3]
 800351a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800351e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8003522:	d016      	beq.n	8003552 <_dtoa_r+0x382>
 8003524:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003528:	4b93      	ldr	r3, [pc, #588]	; (8003778 <_dtoa_r+0x5a8>)
 800352a:	2703      	movs	r7, #3
 800352c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003530:	f7fd f8fc 	bl	800072c <__aeabi_ddiv>
 8003534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003538:	f004 040f 	and.w	r4, r4, #15
 800353c:	4e8e      	ldr	r6, [pc, #568]	; (8003778 <_dtoa_r+0x5a8>)
 800353e:	b954      	cbnz	r4, 8003556 <_dtoa_r+0x386>
 8003540:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003548:	f7fd f8f0 	bl	800072c <__aeabi_ddiv>
 800354c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003550:	e029      	b.n	80035a6 <_dtoa_r+0x3d6>
 8003552:	2702      	movs	r7, #2
 8003554:	e7f2      	b.n	800353c <_dtoa_r+0x36c>
 8003556:	07e1      	lsls	r1, r4, #31
 8003558:	d508      	bpl.n	800356c <_dtoa_r+0x39c>
 800355a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800355e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003562:	f7fc ffb9 	bl	80004d8 <__aeabi_dmul>
 8003566:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800356a:	3701      	adds	r7, #1
 800356c:	1064      	asrs	r4, r4, #1
 800356e:	3608      	adds	r6, #8
 8003570:	e7e5      	b.n	800353e <_dtoa_r+0x36e>
 8003572:	f000 80a5 	beq.w	80036c0 <_dtoa_r+0x4f0>
 8003576:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800357a:	f1c9 0400 	rsb	r4, r9, #0
 800357e:	4b7d      	ldr	r3, [pc, #500]	; (8003774 <_dtoa_r+0x5a4>)
 8003580:	f004 020f 	and.w	r2, r4, #15
 8003584:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358c:	f7fc ffa4 	bl	80004d8 <__aeabi_dmul>
 8003590:	2702      	movs	r7, #2
 8003592:	2300      	movs	r3, #0
 8003594:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003598:	4e77      	ldr	r6, [pc, #476]	; (8003778 <_dtoa_r+0x5a8>)
 800359a:	1124      	asrs	r4, r4, #4
 800359c:	2c00      	cmp	r4, #0
 800359e:	f040 8084 	bne.w	80036aa <_dtoa_r+0x4da>
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1d2      	bne.n	800354c <_dtoa_r+0x37c>
 80035a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 808b 	beq.w	80036c4 <_dtoa_r+0x4f4>
 80035ae:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80035b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80035b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80035ba:	2200      	movs	r2, #0
 80035bc:	4b6f      	ldr	r3, [pc, #444]	; (800377c <_dtoa_r+0x5ac>)
 80035be:	f7fd f9fd 	bl	80009bc <__aeabi_dcmplt>
 80035c2:	2800      	cmp	r0, #0
 80035c4:	d07e      	beq.n	80036c4 <_dtoa_r+0x4f4>
 80035c6:	9b02      	ldr	r3, [sp, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d07b      	beq.n	80036c4 <_dtoa_r+0x4f4>
 80035cc:	f1bb 0f00 	cmp.w	fp, #0
 80035d0:	dd38      	ble.n	8003644 <_dtoa_r+0x474>
 80035d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80035d6:	2200      	movs	r2, #0
 80035d8:	4b69      	ldr	r3, [pc, #420]	; (8003780 <_dtoa_r+0x5b0>)
 80035da:	f7fc ff7d 	bl	80004d8 <__aeabi_dmul>
 80035de:	465c      	mov	r4, fp
 80035e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80035e4:	f109 38ff 	add.w	r8, r9, #4294967295
 80035e8:	3701      	adds	r7, #1
 80035ea:	4638      	mov	r0, r7
 80035ec:	f7fc ff0a 	bl	8000404 <__aeabi_i2d>
 80035f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80035f4:	f7fc ff70 	bl	80004d8 <__aeabi_dmul>
 80035f8:	2200      	movs	r2, #0
 80035fa:	4b62      	ldr	r3, [pc, #392]	; (8003784 <_dtoa_r+0x5b4>)
 80035fc:	f7fc fdb6 	bl	800016c <__adddf3>
 8003600:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003604:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003608:	9611      	str	r6, [sp, #68]	; 0x44
 800360a:	2c00      	cmp	r4, #0
 800360c:	d15d      	bne.n	80036ca <_dtoa_r+0x4fa>
 800360e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003612:	2200      	movs	r2, #0
 8003614:	4b5c      	ldr	r3, [pc, #368]	; (8003788 <_dtoa_r+0x5b8>)
 8003616:	f7fc fda7 	bl	8000168 <__aeabi_dsub>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003622:	4633      	mov	r3, r6
 8003624:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003626:	f7fd f9e7 	bl	80009f8 <__aeabi_dcmpgt>
 800362a:	2800      	cmp	r0, #0
 800362c:	f040 829e 	bne.w	8003b6c <_dtoa_r+0x99c>
 8003630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003634:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003636:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800363a:	f7fd f9bf 	bl	80009bc <__aeabi_dcmplt>
 800363e:	2800      	cmp	r0, #0
 8003640:	f040 8292 	bne.w	8003b68 <_dtoa_r+0x998>
 8003644:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003648:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800364c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800364e:	2b00      	cmp	r3, #0
 8003650:	f2c0 8153 	blt.w	80038fa <_dtoa_r+0x72a>
 8003654:	f1b9 0f0e 	cmp.w	r9, #14
 8003658:	f300 814f 	bgt.w	80038fa <_dtoa_r+0x72a>
 800365c:	4b45      	ldr	r3, [pc, #276]	; (8003774 <_dtoa_r+0x5a4>)
 800365e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003662:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003666:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800366a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800366c:	2b00      	cmp	r3, #0
 800366e:	f280 80db 	bge.w	8003828 <_dtoa_r+0x658>
 8003672:	9b02      	ldr	r3, [sp, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	f300 80d7 	bgt.w	8003828 <_dtoa_r+0x658>
 800367a:	f040 8274 	bne.w	8003b66 <_dtoa_r+0x996>
 800367e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003682:	2200      	movs	r2, #0
 8003684:	4b40      	ldr	r3, [pc, #256]	; (8003788 <_dtoa_r+0x5b8>)
 8003686:	f7fc ff27 	bl	80004d8 <__aeabi_dmul>
 800368a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800368e:	f7fd f9a9 	bl	80009e4 <__aeabi_dcmpge>
 8003692:	9c02      	ldr	r4, [sp, #8]
 8003694:	4626      	mov	r6, r4
 8003696:	2800      	cmp	r0, #0
 8003698:	f040 824a 	bne.w	8003b30 <_dtoa_r+0x960>
 800369c:	2331      	movs	r3, #49	; 0x31
 800369e:	9f08      	ldr	r7, [sp, #32]
 80036a0:	f109 0901 	add.w	r9, r9, #1
 80036a4:	f807 3b01 	strb.w	r3, [r7], #1
 80036a8:	e246      	b.n	8003b38 <_dtoa_r+0x968>
 80036aa:	07e2      	lsls	r2, r4, #31
 80036ac:	d505      	bpl.n	80036ba <_dtoa_r+0x4ea>
 80036ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 80036b2:	f7fc ff11 	bl	80004d8 <__aeabi_dmul>
 80036b6:	2301      	movs	r3, #1
 80036b8:	3701      	adds	r7, #1
 80036ba:	1064      	asrs	r4, r4, #1
 80036bc:	3608      	adds	r6, #8
 80036be:	e76d      	b.n	800359c <_dtoa_r+0x3cc>
 80036c0:	2702      	movs	r7, #2
 80036c2:	e770      	b.n	80035a6 <_dtoa_r+0x3d6>
 80036c4:	46c8      	mov	r8, r9
 80036c6:	9c02      	ldr	r4, [sp, #8]
 80036c8:	e78f      	b.n	80035ea <_dtoa_r+0x41a>
 80036ca:	9908      	ldr	r1, [sp, #32]
 80036cc:	4b29      	ldr	r3, [pc, #164]	; (8003774 <_dtoa_r+0x5a4>)
 80036ce:	4421      	add	r1, r4
 80036d0:	9112      	str	r1, [sp, #72]	; 0x48
 80036d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80036d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80036d8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80036dc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80036e0:	2900      	cmp	r1, #0
 80036e2:	d055      	beq.n	8003790 <_dtoa_r+0x5c0>
 80036e4:	2000      	movs	r0, #0
 80036e6:	4929      	ldr	r1, [pc, #164]	; (800378c <_dtoa_r+0x5bc>)
 80036e8:	f7fd f820 	bl	800072c <__aeabi_ddiv>
 80036ec:	463b      	mov	r3, r7
 80036ee:	4632      	mov	r2, r6
 80036f0:	f7fc fd3a 	bl	8000168 <__aeabi_dsub>
 80036f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80036f8:	9f08      	ldr	r7, [sp, #32]
 80036fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80036fe:	f7fd f99b 	bl	8000a38 <__aeabi_d2iz>
 8003702:	4604      	mov	r4, r0
 8003704:	f7fc fe7e 	bl	8000404 <__aeabi_i2d>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003710:	f7fc fd2a 	bl	8000168 <__aeabi_dsub>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	3430      	adds	r4, #48	; 0x30
 800371a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800371e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003722:	f807 4b01 	strb.w	r4, [r7], #1
 8003726:	f7fd f949 	bl	80009bc <__aeabi_dcmplt>
 800372a:	2800      	cmp	r0, #0
 800372c:	d174      	bne.n	8003818 <_dtoa_r+0x648>
 800372e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003732:	2000      	movs	r0, #0
 8003734:	4911      	ldr	r1, [pc, #68]	; (800377c <_dtoa_r+0x5ac>)
 8003736:	f7fc fd17 	bl	8000168 <__aeabi_dsub>
 800373a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800373e:	f7fd f93d 	bl	80009bc <__aeabi_dcmplt>
 8003742:	2800      	cmp	r0, #0
 8003744:	f040 80b6 	bne.w	80038b4 <_dtoa_r+0x6e4>
 8003748:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800374a:	429f      	cmp	r7, r3
 800374c:	f43f af7a 	beq.w	8003644 <_dtoa_r+0x474>
 8003750:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003754:	2200      	movs	r2, #0
 8003756:	4b0a      	ldr	r3, [pc, #40]	; (8003780 <_dtoa_r+0x5b0>)
 8003758:	f7fc febe 	bl	80004d8 <__aeabi_dmul>
 800375c:	2200      	movs	r2, #0
 800375e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003766:	4b06      	ldr	r3, [pc, #24]	; (8003780 <_dtoa_r+0x5b0>)
 8003768:	f7fc feb6 	bl	80004d8 <__aeabi_dmul>
 800376c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003770:	e7c3      	b.n	80036fa <_dtoa_r+0x52a>
 8003772:	bf00      	nop
 8003774:	08005338 	.word	0x08005338
 8003778:	08005310 	.word	0x08005310
 800377c:	3ff00000 	.word	0x3ff00000
 8003780:	40240000 	.word	0x40240000
 8003784:	401c0000 	.word	0x401c0000
 8003788:	40140000 	.word	0x40140000
 800378c:	3fe00000 	.word	0x3fe00000
 8003790:	4630      	mov	r0, r6
 8003792:	4639      	mov	r1, r7
 8003794:	f7fc fea0 	bl	80004d8 <__aeabi_dmul>
 8003798:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800379a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800379e:	9c08      	ldr	r4, [sp, #32]
 80037a0:	9314      	str	r3, [sp, #80]	; 0x50
 80037a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037a6:	f7fd f947 	bl	8000a38 <__aeabi_d2iz>
 80037aa:	9015      	str	r0, [sp, #84]	; 0x54
 80037ac:	f7fc fe2a 	bl	8000404 <__aeabi_i2d>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037b8:	f7fc fcd6 	bl	8000168 <__aeabi_dsub>
 80037bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80037be:	4606      	mov	r6, r0
 80037c0:	3330      	adds	r3, #48	; 0x30
 80037c2:	f804 3b01 	strb.w	r3, [r4], #1
 80037c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80037c8:	460f      	mov	r7, r1
 80037ca:	429c      	cmp	r4, r3
 80037cc:	f04f 0200 	mov.w	r2, #0
 80037d0:	d124      	bne.n	800381c <_dtoa_r+0x64c>
 80037d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80037d6:	4bb3      	ldr	r3, [pc, #716]	; (8003aa4 <_dtoa_r+0x8d4>)
 80037d8:	f7fc fcc8 	bl	800016c <__adddf3>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	4630      	mov	r0, r6
 80037e2:	4639      	mov	r1, r7
 80037e4:	f7fd f908 	bl	80009f8 <__aeabi_dcmpgt>
 80037e8:	2800      	cmp	r0, #0
 80037ea:	d162      	bne.n	80038b2 <_dtoa_r+0x6e2>
 80037ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80037f0:	2000      	movs	r0, #0
 80037f2:	49ac      	ldr	r1, [pc, #688]	; (8003aa4 <_dtoa_r+0x8d4>)
 80037f4:	f7fc fcb8 	bl	8000168 <__aeabi_dsub>
 80037f8:	4602      	mov	r2, r0
 80037fa:	460b      	mov	r3, r1
 80037fc:	4630      	mov	r0, r6
 80037fe:	4639      	mov	r1, r7
 8003800:	f7fd f8dc 	bl	80009bc <__aeabi_dcmplt>
 8003804:	2800      	cmp	r0, #0
 8003806:	f43f af1d 	beq.w	8003644 <_dtoa_r+0x474>
 800380a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800380c:	1e7b      	subs	r3, r7, #1
 800380e:	9314      	str	r3, [sp, #80]	; 0x50
 8003810:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003814:	2b30      	cmp	r3, #48	; 0x30
 8003816:	d0f8      	beq.n	800380a <_dtoa_r+0x63a>
 8003818:	46c1      	mov	r9, r8
 800381a:	e03a      	b.n	8003892 <_dtoa_r+0x6c2>
 800381c:	4ba2      	ldr	r3, [pc, #648]	; (8003aa8 <_dtoa_r+0x8d8>)
 800381e:	f7fc fe5b 	bl	80004d8 <__aeabi_dmul>
 8003822:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003826:	e7bc      	b.n	80037a2 <_dtoa_r+0x5d2>
 8003828:	9f08      	ldr	r7, [sp, #32]
 800382a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800382e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003832:	f7fc ff7b 	bl	800072c <__aeabi_ddiv>
 8003836:	f7fd f8ff 	bl	8000a38 <__aeabi_d2iz>
 800383a:	4604      	mov	r4, r0
 800383c:	f7fc fde2 	bl	8000404 <__aeabi_i2d>
 8003840:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003844:	f7fc fe48 	bl	80004d8 <__aeabi_dmul>
 8003848:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800384c:	460b      	mov	r3, r1
 800384e:	4602      	mov	r2, r0
 8003850:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003854:	f7fc fc88 	bl	8000168 <__aeabi_dsub>
 8003858:	f807 6b01 	strb.w	r6, [r7], #1
 800385c:	9e08      	ldr	r6, [sp, #32]
 800385e:	9b02      	ldr	r3, [sp, #8]
 8003860:	1bbe      	subs	r6, r7, r6
 8003862:	42b3      	cmp	r3, r6
 8003864:	d13a      	bne.n	80038dc <_dtoa_r+0x70c>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	f7fc fc7f 	bl	800016c <__adddf3>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003876:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800387a:	f7fd f8bd 	bl	80009f8 <__aeabi_dcmpgt>
 800387e:	bb58      	cbnz	r0, 80038d8 <_dtoa_r+0x708>
 8003880:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003888:	f7fd f88e 	bl	80009a8 <__aeabi_dcmpeq>
 800388c:	b108      	cbz	r0, 8003892 <_dtoa_r+0x6c2>
 800388e:	07e1      	lsls	r1, r4, #31
 8003890:	d422      	bmi.n	80038d8 <_dtoa_r+0x708>
 8003892:	4628      	mov	r0, r5
 8003894:	4651      	mov	r1, sl
 8003896:	f000 faf1 	bl	8003e7c <_Bfree>
 800389a:	2300      	movs	r3, #0
 800389c:	703b      	strb	r3, [r7, #0]
 800389e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80038a0:	f109 0001 	add.w	r0, r9, #1
 80038a4:	6018      	str	r0, [r3, #0]
 80038a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f43f acdf 	beq.w	800326c <_dtoa_r+0x9c>
 80038ae:	601f      	str	r7, [r3, #0]
 80038b0:	e4dc      	b.n	800326c <_dtoa_r+0x9c>
 80038b2:	4627      	mov	r7, r4
 80038b4:	463b      	mov	r3, r7
 80038b6:	461f      	mov	r7, r3
 80038b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80038bc:	2a39      	cmp	r2, #57	; 0x39
 80038be:	d107      	bne.n	80038d0 <_dtoa_r+0x700>
 80038c0:	9a08      	ldr	r2, [sp, #32]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d1f7      	bne.n	80038b6 <_dtoa_r+0x6e6>
 80038c6:	2230      	movs	r2, #48	; 0x30
 80038c8:	9908      	ldr	r1, [sp, #32]
 80038ca:	f108 0801 	add.w	r8, r8, #1
 80038ce:	700a      	strb	r2, [r1, #0]
 80038d0:	781a      	ldrb	r2, [r3, #0]
 80038d2:	3201      	adds	r2, #1
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	e79f      	b.n	8003818 <_dtoa_r+0x648>
 80038d8:	46c8      	mov	r8, r9
 80038da:	e7eb      	b.n	80038b4 <_dtoa_r+0x6e4>
 80038dc:	2200      	movs	r2, #0
 80038de:	4b72      	ldr	r3, [pc, #456]	; (8003aa8 <_dtoa_r+0x8d8>)
 80038e0:	f7fc fdfa 	bl	80004d8 <__aeabi_dmul>
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80038ec:	2200      	movs	r2, #0
 80038ee:	2300      	movs	r3, #0
 80038f0:	f7fd f85a 	bl	80009a8 <__aeabi_dcmpeq>
 80038f4:	2800      	cmp	r0, #0
 80038f6:	d098      	beq.n	800382a <_dtoa_r+0x65a>
 80038f8:	e7cb      	b.n	8003892 <_dtoa_r+0x6c2>
 80038fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80038fc:	2a00      	cmp	r2, #0
 80038fe:	f000 80cd 	beq.w	8003a9c <_dtoa_r+0x8cc>
 8003902:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003904:	2a01      	cmp	r2, #1
 8003906:	f300 80af 	bgt.w	8003a68 <_dtoa_r+0x898>
 800390a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800390c:	2a00      	cmp	r2, #0
 800390e:	f000 80a7 	beq.w	8003a60 <_dtoa_r+0x890>
 8003912:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003916:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003918:	9f06      	ldr	r7, [sp, #24]
 800391a:	9a06      	ldr	r2, [sp, #24]
 800391c:	2101      	movs	r1, #1
 800391e:	441a      	add	r2, r3
 8003920:	9206      	str	r2, [sp, #24]
 8003922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003924:	4628      	mov	r0, r5
 8003926:	441a      	add	r2, r3
 8003928:	9209      	str	r2, [sp, #36]	; 0x24
 800392a:	f000 fb61 	bl	8003ff0 <__i2b>
 800392e:	4606      	mov	r6, r0
 8003930:	2f00      	cmp	r7, #0
 8003932:	dd0c      	ble.n	800394e <_dtoa_r+0x77e>
 8003934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003936:	2b00      	cmp	r3, #0
 8003938:	dd09      	ble.n	800394e <_dtoa_r+0x77e>
 800393a:	42bb      	cmp	r3, r7
 800393c:	bfa8      	it	ge
 800393e:	463b      	movge	r3, r7
 8003940:	9a06      	ldr	r2, [sp, #24]
 8003942:	1aff      	subs	r7, r7, r3
 8003944:	1ad2      	subs	r2, r2, r3
 8003946:	9206      	str	r2, [sp, #24]
 8003948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	9309      	str	r3, [sp, #36]	; 0x24
 800394e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003950:	b1f3      	cbz	r3, 8003990 <_dtoa_r+0x7c0>
 8003952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 80a9 	beq.w	8003aac <_dtoa_r+0x8dc>
 800395a:	2c00      	cmp	r4, #0
 800395c:	dd10      	ble.n	8003980 <_dtoa_r+0x7b0>
 800395e:	4631      	mov	r1, r6
 8003960:	4622      	mov	r2, r4
 8003962:	4628      	mov	r0, r5
 8003964:	f000 fbfe 	bl	8004164 <__pow5mult>
 8003968:	4652      	mov	r2, sl
 800396a:	4601      	mov	r1, r0
 800396c:	4606      	mov	r6, r0
 800396e:	4628      	mov	r0, r5
 8003970:	f000 fb54 	bl	800401c <__multiply>
 8003974:	4680      	mov	r8, r0
 8003976:	4651      	mov	r1, sl
 8003978:	4628      	mov	r0, r5
 800397a:	f000 fa7f 	bl	8003e7c <_Bfree>
 800397e:	46c2      	mov	sl, r8
 8003980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003982:	1b1a      	subs	r2, r3, r4
 8003984:	d004      	beq.n	8003990 <_dtoa_r+0x7c0>
 8003986:	4651      	mov	r1, sl
 8003988:	4628      	mov	r0, r5
 800398a:	f000 fbeb 	bl	8004164 <__pow5mult>
 800398e:	4682      	mov	sl, r0
 8003990:	2101      	movs	r1, #1
 8003992:	4628      	mov	r0, r5
 8003994:	f000 fb2c 	bl	8003ff0 <__i2b>
 8003998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800399a:	4604      	mov	r4, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	f340 8087 	ble.w	8003ab0 <_dtoa_r+0x8e0>
 80039a2:	461a      	mov	r2, r3
 80039a4:	4601      	mov	r1, r0
 80039a6:	4628      	mov	r0, r5
 80039a8:	f000 fbdc 	bl	8004164 <__pow5mult>
 80039ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80039ae:	4604      	mov	r4, r0
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	f340 8080 	ble.w	8003ab6 <_dtoa_r+0x8e6>
 80039b6:	f04f 0800 	mov.w	r8, #0
 80039ba:	6923      	ldr	r3, [r4, #16]
 80039bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80039c0:	6918      	ldr	r0, [r3, #16]
 80039c2:	f000 fac7 	bl	8003f54 <__hi0bits>
 80039c6:	f1c0 0020 	rsb	r0, r0, #32
 80039ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039cc:	4418      	add	r0, r3
 80039ce:	f010 001f 	ands.w	r0, r0, #31
 80039d2:	f000 8092 	beq.w	8003afa <_dtoa_r+0x92a>
 80039d6:	f1c0 0320 	rsb	r3, r0, #32
 80039da:	2b04      	cmp	r3, #4
 80039dc:	f340 808a 	ble.w	8003af4 <_dtoa_r+0x924>
 80039e0:	f1c0 001c 	rsb	r0, r0, #28
 80039e4:	9b06      	ldr	r3, [sp, #24]
 80039e6:	4407      	add	r7, r0
 80039e8:	4403      	add	r3, r0
 80039ea:	9306      	str	r3, [sp, #24]
 80039ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ee:	4403      	add	r3, r0
 80039f0:	9309      	str	r3, [sp, #36]	; 0x24
 80039f2:	9b06      	ldr	r3, [sp, #24]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	dd05      	ble.n	8003a04 <_dtoa_r+0x834>
 80039f8:	4651      	mov	r1, sl
 80039fa:	461a      	mov	r2, r3
 80039fc:	4628      	mov	r0, r5
 80039fe:	f000 fc0b 	bl	8004218 <__lshift>
 8003a02:	4682      	mov	sl, r0
 8003a04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	dd05      	ble.n	8003a16 <_dtoa_r+0x846>
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 fc02 	bl	8004218 <__lshift>
 8003a14:	4604      	mov	r4, r0
 8003a16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d070      	beq.n	8003afe <_dtoa_r+0x92e>
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4650      	mov	r0, sl
 8003a20:	f000 fc66 	bl	80042f0 <__mcmp>
 8003a24:	2800      	cmp	r0, #0
 8003a26:	da6a      	bge.n	8003afe <_dtoa_r+0x92e>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	4651      	mov	r1, sl
 8003a2c:	220a      	movs	r2, #10
 8003a2e:	4628      	mov	r0, r5
 8003a30:	f000 fa46 	bl	8003ec0 <__multadd>
 8003a34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a36:	4682      	mov	sl, r0
 8003a38:	f109 39ff 	add.w	r9, r9, #4294967295
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 8193 	beq.w	8003d68 <_dtoa_r+0xb98>
 8003a42:	4631      	mov	r1, r6
 8003a44:	2300      	movs	r3, #0
 8003a46:	220a      	movs	r2, #10
 8003a48:	4628      	mov	r0, r5
 8003a4a:	f000 fa39 	bl	8003ec0 <__multadd>
 8003a4e:	f1bb 0f00 	cmp.w	fp, #0
 8003a52:	4606      	mov	r6, r0
 8003a54:	f300 8093 	bgt.w	8003b7e <_dtoa_r+0x9ae>
 8003a58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	dc57      	bgt.n	8003b0e <_dtoa_r+0x93e>
 8003a5e:	e08e      	b.n	8003b7e <_dtoa_r+0x9ae>
 8003a60:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003a62:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003a66:	e756      	b.n	8003916 <_dtoa_r+0x746>
 8003a68:	9b02      	ldr	r3, [sp, #8]
 8003a6a:	1e5c      	subs	r4, r3, #1
 8003a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a6e:	42a3      	cmp	r3, r4
 8003a70:	bfb7      	itett	lt
 8003a72:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003a74:	1b1c      	subge	r4, r3, r4
 8003a76:	1ae2      	sublt	r2, r4, r3
 8003a78:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003a7a:	bfbe      	ittt	lt
 8003a7c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8003a7e:	189b      	addlt	r3, r3, r2
 8003a80:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003a82:	9b02      	ldr	r3, [sp, #8]
 8003a84:	bfb8      	it	lt
 8003a86:	2400      	movlt	r4, #0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	bfbb      	ittet	lt
 8003a8c:	9b06      	ldrlt	r3, [sp, #24]
 8003a8e:	9a02      	ldrlt	r2, [sp, #8]
 8003a90:	9f06      	ldrge	r7, [sp, #24]
 8003a92:	1a9f      	sublt	r7, r3, r2
 8003a94:	bfac      	ite	ge
 8003a96:	9b02      	ldrge	r3, [sp, #8]
 8003a98:	2300      	movlt	r3, #0
 8003a9a:	e73e      	b.n	800391a <_dtoa_r+0x74a>
 8003a9c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003a9e:	9f06      	ldr	r7, [sp, #24]
 8003aa0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003aa2:	e745      	b.n	8003930 <_dtoa_r+0x760>
 8003aa4:	3fe00000 	.word	0x3fe00000
 8003aa8:	40240000 	.word	0x40240000
 8003aac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003aae:	e76a      	b.n	8003986 <_dtoa_r+0x7b6>
 8003ab0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	dc19      	bgt.n	8003aea <_dtoa_r+0x91a>
 8003ab6:	9b04      	ldr	r3, [sp, #16]
 8003ab8:	b9bb      	cbnz	r3, 8003aea <_dtoa_r+0x91a>
 8003aba:	9b05      	ldr	r3, [sp, #20]
 8003abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ac0:	b99b      	cbnz	r3, 8003aea <_dtoa_r+0x91a>
 8003ac2:	9b05      	ldr	r3, [sp, #20]
 8003ac4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ac8:	0d1b      	lsrs	r3, r3, #20
 8003aca:	051b      	lsls	r3, r3, #20
 8003acc:	b183      	cbz	r3, 8003af0 <_dtoa_r+0x920>
 8003ace:	f04f 0801 	mov.w	r8, #1
 8003ad2:	9b06      	ldr	r3, [sp, #24]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	9306      	str	r3, [sp, #24]
 8003ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ada:	3301      	adds	r3, #1
 8003adc:	9309      	str	r3, [sp, #36]	; 0x24
 8003ade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f47f af6a 	bne.w	80039ba <_dtoa_r+0x7ea>
 8003ae6:	2001      	movs	r0, #1
 8003ae8:	e76f      	b.n	80039ca <_dtoa_r+0x7fa>
 8003aea:	f04f 0800 	mov.w	r8, #0
 8003aee:	e7f6      	b.n	8003ade <_dtoa_r+0x90e>
 8003af0:	4698      	mov	r8, r3
 8003af2:	e7f4      	b.n	8003ade <_dtoa_r+0x90e>
 8003af4:	f43f af7d 	beq.w	80039f2 <_dtoa_r+0x822>
 8003af8:	4618      	mov	r0, r3
 8003afa:	301c      	adds	r0, #28
 8003afc:	e772      	b.n	80039e4 <_dtoa_r+0x814>
 8003afe:	9b02      	ldr	r3, [sp, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	dc36      	bgt.n	8003b72 <_dtoa_r+0x9a2>
 8003b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	dd33      	ble.n	8003b72 <_dtoa_r+0x9a2>
 8003b0a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003b0e:	f1bb 0f00 	cmp.w	fp, #0
 8003b12:	d10d      	bne.n	8003b30 <_dtoa_r+0x960>
 8003b14:	4621      	mov	r1, r4
 8003b16:	465b      	mov	r3, fp
 8003b18:	2205      	movs	r2, #5
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	f000 f9d0 	bl	8003ec0 <__multadd>
 8003b20:	4601      	mov	r1, r0
 8003b22:	4604      	mov	r4, r0
 8003b24:	4650      	mov	r0, sl
 8003b26:	f000 fbe3 	bl	80042f0 <__mcmp>
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	f73f adb6 	bgt.w	800369c <_dtoa_r+0x4cc>
 8003b30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003b32:	9f08      	ldr	r7, [sp, #32]
 8003b34:	ea6f 0903 	mvn.w	r9, r3
 8003b38:	f04f 0800 	mov.w	r8, #0
 8003b3c:	4621      	mov	r1, r4
 8003b3e:	4628      	mov	r0, r5
 8003b40:	f000 f99c 	bl	8003e7c <_Bfree>
 8003b44:	2e00      	cmp	r6, #0
 8003b46:	f43f aea4 	beq.w	8003892 <_dtoa_r+0x6c2>
 8003b4a:	f1b8 0f00 	cmp.w	r8, #0
 8003b4e:	d005      	beq.n	8003b5c <_dtoa_r+0x98c>
 8003b50:	45b0      	cmp	r8, r6
 8003b52:	d003      	beq.n	8003b5c <_dtoa_r+0x98c>
 8003b54:	4641      	mov	r1, r8
 8003b56:	4628      	mov	r0, r5
 8003b58:	f000 f990 	bl	8003e7c <_Bfree>
 8003b5c:	4631      	mov	r1, r6
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f000 f98c 	bl	8003e7c <_Bfree>
 8003b64:	e695      	b.n	8003892 <_dtoa_r+0x6c2>
 8003b66:	2400      	movs	r4, #0
 8003b68:	4626      	mov	r6, r4
 8003b6a:	e7e1      	b.n	8003b30 <_dtoa_r+0x960>
 8003b6c:	46c1      	mov	r9, r8
 8003b6e:	4626      	mov	r6, r4
 8003b70:	e594      	b.n	800369c <_dtoa_r+0x4cc>
 8003b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b74:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 80fc 	beq.w	8003d76 <_dtoa_r+0xba6>
 8003b7e:	2f00      	cmp	r7, #0
 8003b80:	dd05      	ble.n	8003b8e <_dtoa_r+0x9be>
 8003b82:	4631      	mov	r1, r6
 8003b84:	463a      	mov	r2, r7
 8003b86:	4628      	mov	r0, r5
 8003b88:	f000 fb46 	bl	8004218 <__lshift>
 8003b8c:	4606      	mov	r6, r0
 8003b8e:	f1b8 0f00 	cmp.w	r8, #0
 8003b92:	d05c      	beq.n	8003c4e <_dtoa_r+0xa7e>
 8003b94:	4628      	mov	r0, r5
 8003b96:	6871      	ldr	r1, [r6, #4]
 8003b98:	f000 f930 	bl	8003dfc <_Balloc>
 8003b9c:	4607      	mov	r7, r0
 8003b9e:	b928      	cbnz	r0, 8003bac <_dtoa_r+0x9dc>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003ba6:	4b7e      	ldr	r3, [pc, #504]	; (8003da0 <_dtoa_r+0xbd0>)
 8003ba8:	f7ff bb26 	b.w	80031f8 <_dtoa_r+0x28>
 8003bac:	6932      	ldr	r2, [r6, #16]
 8003bae:	f106 010c 	add.w	r1, r6, #12
 8003bb2:	3202      	adds	r2, #2
 8003bb4:	0092      	lsls	r2, r2, #2
 8003bb6:	300c      	adds	r0, #12
 8003bb8:	f000 f912 	bl	8003de0 <memcpy>
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	4639      	mov	r1, r7
 8003bc0:	4628      	mov	r0, r5
 8003bc2:	f000 fb29 	bl	8004218 <__lshift>
 8003bc6:	46b0      	mov	r8, r6
 8003bc8:	4606      	mov	r6, r0
 8003bca:	9b08      	ldr	r3, [sp, #32]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	9302      	str	r3, [sp, #8]
 8003bd0:	9b08      	ldr	r3, [sp, #32]
 8003bd2:	445b      	add	r3, fp
 8003bd4:	930a      	str	r3, [sp, #40]	; 0x28
 8003bd6:	9b04      	ldr	r3, [sp, #16]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8003bde:	9b02      	ldr	r3, [sp, #8]
 8003be0:	4621      	mov	r1, r4
 8003be2:	4650      	mov	r0, sl
 8003be4:	f103 3bff 	add.w	fp, r3, #4294967295
 8003be8:	f7ff fa64 	bl	80030b4 <quorem>
 8003bec:	4603      	mov	r3, r0
 8003bee:	4641      	mov	r1, r8
 8003bf0:	3330      	adds	r3, #48	; 0x30
 8003bf2:	9004      	str	r0, [sp, #16]
 8003bf4:	4650      	mov	r0, sl
 8003bf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bf8:	f000 fb7a 	bl	80042f0 <__mcmp>
 8003bfc:	4632      	mov	r2, r6
 8003bfe:	9006      	str	r0, [sp, #24]
 8003c00:	4621      	mov	r1, r4
 8003c02:	4628      	mov	r0, r5
 8003c04:	f000 fb90 	bl	8004328 <__mdiff>
 8003c08:	68c2      	ldr	r2, [r0, #12]
 8003c0a:	4607      	mov	r7, r0
 8003c0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c0e:	bb02      	cbnz	r2, 8003c52 <_dtoa_r+0xa82>
 8003c10:	4601      	mov	r1, r0
 8003c12:	4650      	mov	r0, sl
 8003c14:	f000 fb6c 	bl	80042f0 <__mcmp>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c1c:	4639      	mov	r1, r7
 8003c1e:	4628      	mov	r0, r5
 8003c20:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8003c24:	f000 f92a 	bl	8003e7c <_Bfree>
 8003c28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003c2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c2c:	9f02      	ldr	r7, [sp, #8]
 8003c2e:	ea43 0102 	orr.w	r1, r3, r2
 8003c32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c34:	430b      	orrs	r3, r1
 8003c36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c38:	d10d      	bne.n	8003c56 <_dtoa_r+0xa86>
 8003c3a:	2b39      	cmp	r3, #57	; 0x39
 8003c3c:	d027      	beq.n	8003c8e <_dtoa_r+0xabe>
 8003c3e:	9a06      	ldr	r2, [sp, #24]
 8003c40:	2a00      	cmp	r2, #0
 8003c42:	dd01      	ble.n	8003c48 <_dtoa_r+0xa78>
 8003c44:	9b04      	ldr	r3, [sp, #16]
 8003c46:	3331      	adds	r3, #49	; 0x31
 8003c48:	f88b 3000 	strb.w	r3, [fp]
 8003c4c:	e776      	b.n	8003b3c <_dtoa_r+0x96c>
 8003c4e:	4630      	mov	r0, r6
 8003c50:	e7b9      	b.n	8003bc6 <_dtoa_r+0x9f6>
 8003c52:	2201      	movs	r2, #1
 8003c54:	e7e2      	b.n	8003c1c <_dtoa_r+0xa4c>
 8003c56:	9906      	ldr	r1, [sp, #24]
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	db04      	blt.n	8003c66 <_dtoa_r+0xa96>
 8003c5c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8003c5e:	4301      	orrs	r1, r0
 8003c60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c62:	4301      	orrs	r1, r0
 8003c64:	d120      	bne.n	8003ca8 <_dtoa_r+0xad8>
 8003c66:	2a00      	cmp	r2, #0
 8003c68:	ddee      	ble.n	8003c48 <_dtoa_r+0xa78>
 8003c6a:	4651      	mov	r1, sl
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	4628      	mov	r0, r5
 8003c70:	9302      	str	r3, [sp, #8]
 8003c72:	f000 fad1 	bl	8004218 <__lshift>
 8003c76:	4621      	mov	r1, r4
 8003c78:	4682      	mov	sl, r0
 8003c7a:	f000 fb39 	bl	80042f0 <__mcmp>
 8003c7e:	2800      	cmp	r0, #0
 8003c80:	9b02      	ldr	r3, [sp, #8]
 8003c82:	dc02      	bgt.n	8003c8a <_dtoa_r+0xaba>
 8003c84:	d1e0      	bne.n	8003c48 <_dtoa_r+0xa78>
 8003c86:	07da      	lsls	r2, r3, #31
 8003c88:	d5de      	bpl.n	8003c48 <_dtoa_r+0xa78>
 8003c8a:	2b39      	cmp	r3, #57	; 0x39
 8003c8c:	d1da      	bne.n	8003c44 <_dtoa_r+0xa74>
 8003c8e:	2339      	movs	r3, #57	; 0x39
 8003c90:	f88b 3000 	strb.w	r3, [fp]
 8003c94:	463b      	mov	r3, r7
 8003c96:	461f      	mov	r7, r3
 8003c98:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	2a39      	cmp	r2, #57	; 0x39
 8003ca0:	d050      	beq.n	8003d44 <_dtoa_r+0xb74>
 8003ca2:	3201      	adds	r2, #1
 8003ca4:	701a      	strb	r2, [r3, #0]
 8003ca6:	e749      	b.n	8003b3c <_dtoa_r+0x96c>
 8003ca8:	2a00      	cmp	r2, #0
 8003caa:	dd03      	ble.n	8003cb4 <_dtoa_r+0xae4>
 8003cac:	2b39      	cmp	r3, #57	; 0x39
 8003cae:	d0ee      	beq.n	8003c8e <_dtoa_r+0xabe>
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	e7c9      	b.n	8003c48 <_dtoa_r+0xa78>
 8003cb4:	9a02      	ldr	r2, [sp, #8]
 8003cb6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003cb8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003cbc:	428a      	cmp	r2, r1
 8003cbe:	d02a      	beq.n	8003d16 <_dtoa_r+0xb46>
 8003cc0:	4651      	mov	r1, sl
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	220a      	movs	r2, #10
 8003cc6:	4628      	mov	r0, r5
 8003cc8:	f000 f8fa 	bl	8003ec0 <__multadd>
 8003ccc:	45b0      	cmp	r8, r6
 8003cce:	4682      	mov	sl, r0
 8003cd0:	f04f 0300 	mov.w	r3, #0
 8003cd4:	f04f 020a 	mov.w	r2, #10
 8003cd8:	4641      	mov	r1, r8
 8003cda:	4628      	mov	r0, r5
 8003cdc:	d107      	bne.n	8003cee <_dtoa_r+0xb1e>
 8003cde:	f000 f8ef 	bl	8003ec0 <__multadd>
 8003ce2:	4680      	mov	r8, r0
 8003ce4:	4606      	mov	r6, r0
 8003ce6:	9b02      	ldr	r3, [sp, #8]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	9302      	str	r3, [sp, #8]
 8003cec:	e777      	b.n	8003bde <_dtoa_r+0xa0e>
 8003cee:	f000 f8e7 	bl	8003ec0 <__multadd>
 8003cf2:	4631      	mov	r1, r6
 8003cf4:	4680      	mov	r8, r0
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	220a      	movs	r2, #10
 8003cfa:	4628      	mov	r0, r5
 8003cfc:	f000 f8e0 	bl	8003ec0 <__multadd>
 8003d00:	4606      	mov	r6, r0
 8003d02:	e7f0      	b.n	8003ce6 <_dtoa_r+0xb16>
 8003d04:	f1bb 0f00 	cmp.w	fp, #0
 8003d08:	bfcc      	ite	gt
 8003d0a:	465f      	movgt	r7, fp
 8003d0c:	2701      	movle	r7, #1
 8003d0e:	f04f 0800 	mov.w	r8, #0
 8003d12:	9a08      	ldr	r2, [sp, #32]
 8003d14:	4417      	add	r7, r2
 8003d16:	4651      	mov	r1, sl
 8003d18:	2201      	movs	r2, #1
 8003d1a:	4628      	mov	r0, r5
 8003d1c:	9302      	str	r3, [sp, #8]
 8003d1e:	f000 fa7b 	bl	8004218 <__lshift>
 8003d22:	4621      	mov	r1, r4
 8003d24:	4682      	mov	sl, r0
 8003d26:	f000 fae3 	bl	80042f0 <__mcmp>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	dcb2      	bgt.n	8003c94 <_dtoa_r+0xac4>
 8003d2e:	d102      	bne.n	8003d36 <_dtoa_r+0xb66>
 8003d30:	9b02      	ldr	r3, [sp, #8]
 8003d32:	07db      	lsls	r3, r3, #31
 8003d34:	d4ae      	bmi.n	8003c94 <_dtoa_r+0xac4>
 8003d36:	463b      	mov	r3, r7
 8003d38:	461f      	mov	r7, r3
 8003d3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003d3e:	2a30      	cmp	r2, #48	; 0x30
 8003d40:	d0fa      	beq.n	8003d38 <_dtoa_r+0xb68>
 8003d42:	e6fb      	b.n	8003b3c <_dtoa_r+0x96c>
 8003d44:	9a08      	ldr	r2, [sp, #32]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d1a5      	bne.n	8003c96 <_dtoa_r+0xac6>
 8003d4a:	2331      	movs	r3, #49	; 0x31
 8003d4c:	f109 0901 	add.w	r9, r9, #1
 8003d50:	7013      	strb	r3, [r2, #0]
 8003d52:	e6f3      	b.n	8003b3c <_dtoa_r+0x96c>
 8003d54:	4b13      	ldr	r3, [pc, #76]	; (8003da4 <_dtoa_r+0xbd4>)
 8003d56:	f7ff baa7 	b.w	80032a8 <_dtoa_r+0xd8>
 8003d5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f47f aa80 	bne.w	8003262 <_dtoa_r+0x92>
 8003d62:	4b11      	ldr	r3, [pc, #68]	; (8003da8 <_dtoa_r+0xbd8>)
 8003d64:	f7ff baa0 	b.w	80032a8 <_dtoa_r+0xd8>
 8003d68:	f1bb 0f00 	cmp.w	fp, #0
 8003d6c:	dc03      	bgt.n	8003d76 <_dtoa_r+0xba6>
 8003d6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	f73f aecc 	bgt.w	8003b0e <_dtoa_r+0x93e>
 8003d76:	9f08      	ldr	r7, [sp, #32]
 8003d78:	4621      	mov	r1, r4
 8003d7a:	4650      	mov	r0, sl
 8003d7c:	f7ff f99a 	bl	80030b4 <quorem>
 8003d80:	9a08      	ldr	r2, [sp, #32]
 8003d82:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8003d86:	f807 3b01 	strb.w	r3, [r7], #1
 8003d8a:	1aba      	subs	r2, r7, r2
 8003d8c:	4593      	cmp	fp, r2
 8003d8e:	ddb9      	ble.n	8003d04 <_dtoa_r+0xb34>
 8003d90:	4651      	mov	r1, sl
 8003d92:	2300      	movs	r3, #0
 8003d94:	220a      	movs	r2, #10
 8003d96:	4628      	mov	r0, r5
 8003d98:	f000 f892 	bl	8003ec0 <__multadd>
 8003d9c:	4682      	mov	sl, r0
 8003d9e:	e7eb      	b.n	8003d78 <_dtoa_r+0xba8>
 8003da0:	0800529b 	.word	0x0800529b
 8003da4:	080051f4 	.word	0x080051f4
 8003da8:	08005218 	.word	0x08005218

08003dac <_localeconv_r>:
 8003dac:	4800      	ldr	r0, [pc, #0]	; (8003db0 <_localeconv_r+0x4>)
 8003dae:	4770      	bx	lr
 8003db0:	20000160 	.word	0x20000160

08003db4 <malloc>:
 8003db4:	4b02      	ldr	r3, [pc, #8]	; (8003dc0 <malloc+0xc>)
 8003db6:	4601      	mov	r1, r0
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	f000 bbfb 	b.w	80045b4 <_malloc_r>
 8003dbe:	bf00      	nop
 8003dc0:	2000000c 	.word	0x2000000c

08003dc4 <memchr>:
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	b2c9      	uxtb	r1, r1
 8003dca:	4402      	add	r2, r0
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	d101      	bne.n	8003dd6 <memchr+0x12>
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	e003      	b.n	8003dde <memchr+0x1a>
 8003dd6:	7804      	ldrb	r4, [r0, #0]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	428c      	cmp	r4, r1
 8003ddc:	d1f6      	bne.n	8003dcc <memchr+0x8>
 8003dde:	bd10      	pop	{r4, pc}

08003de0 <memcpy>:
 8003de0:	440a      	add	r2, r1
 8003de2:	4291      	cmp	r1, r2
 8003de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003de8:	d100      	bne.n	8003dec <memcpy+0xc>
 8003dea:	4770      	bx	lr
 8003dec:	b510      	push	{r4, lr}
 8003dee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003df2:	4291      	cmp	r1, r2
 8003df4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003df8:	d1f9      	bne.n	8003dee <memcpy+0xe>
 8003dfa:	bd10      	pop	{r4, pc}

08003dfc <_Balloc>:
 8003dfc:	b570      	push	{r4, r5, r6, lr}
 8003dfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003e00:	4604      	mov	r4, r0
 8003e02:	460d      	mov	r5, r1
 8003e04:	b976      	cbnz	r6, 8003e24 <_Balloc+0x28>
 8003e06:	2010      	movs	r0, #16
 8003e08:	f7ff ffd4 	bl	8003db4 <malloc>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	6260      	str	r0, [r4, #36]	; 0x24
 8003e10:	b920      	cbnz	r0, 8003e1c <_Balloc+0x20>
 8003e12:	2166      	movs	r1, #102	; 0x66
 8003e14:	4b17      	ldr	r3, [pc, #92]	; (8003e74 <_Balloc+0x78>)
 8003e16:	4818      	ldr	r0, [pc, #96]	; (8003e78 <_Balloc+0x7c>)
 8003e18:	f000 fc36 	bl	8004688 <__assert_func>
 8003e1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003e20:	6006      	str	r6, [r0, #0]
 8003e22:	60c6      	str	r6, [r0, #12]
 8003e24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003e26:	68f3      	ldr	r3, [r6, #12]
 8003e28:	b183      	cbz	r3, 8003e4c <_Balloc+0x50>
 8003e2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003e32:	b9b8      	cbnz	r0, 8003e64 <_Balloc+0x68>
 8003e34:	2101      	movs	r1, #1
 8003e36:	fa01 f605 	lsl.w	r6, r1, r5
 8003e3a:	1d72      	adds	r2, r6, #5
 8003e3c:	4620      	mov	r0, r4
 8003e3e:	0092      	lsls	r2, r2, #2
 8003e40:	f000 fb5e 	bl	8004500 <_calloc_r>
 8003e44:	b160      	cbz	r0, 8003e60 <_Balloc+0x64>
 8003e46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003e4a:	e00e      	b.n	8003e6a <_Balloc+0x6e>
 8003e4c:	2221      	movs	r2, #33	; 0x21
 8003e4e:	2104      	movs	r1, #4
 8003e50:	4620      	mov	r0, r4
 8003e52:	f000 fb55 	bl	8004500 <_calloc_r>
 8003e56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e58:	60f0      	str	r0, [r6, #12]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1e4      	bne.n	8003e2a <_Balloc+0x2e>
 8003e60:	2000      	movs	r0, #0
 8003e62:	bd70      	pop	{r4, r5, r6, pc}
 8003e64:	6802      	ldr	r2, [r0, #0]
 8003e66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003e70:	e7f7      	b.n	8003e62 <_Balloc+0x66>
 8003e72:	bf00      	nop
 8003e74:	08005225 	.word	0x08005225
 8003e78:	080052ac 	.word	0x080052ac

08003e7c <_Bfree>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003e80:	4605      	mov	r5, r0
 8003e82:	460c      	mov	r4, r1
 8003e84:	b976      	cbnz	r6, 8003ea4 <_Bfree+0x28>
 8003e86:	2010      	movs	r0, #16
 8003e88:	f7ff ff94 	bl	8003db4 <malloc>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	6268      	str	r0, [r5, #36]	; 0x24
 8003e90:	b920      	cbnz	r0, 8003e9c <_Bfree+0x20>
 8003e92:	218a      	movs	r1, #138	; 0x8a
 8003e94:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <_Bfree+0x3c>)
 8003e96:	4809      	ldr	r0, [pc, #36]	; (8003ebc <_Bfree+0x40>)
 8003e98:	f000 fbf6 	bl	8004688 <__assert_func>
 8003e9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003ea0:	6006      	str	r6, [r0, #0]
 8003ea2:	60c6      	str	r6, [r0, #12]
 8003ea4:	b13c      	cbz	r4, 8003eb6 <_Bfree+0x3a>
 8003ea6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003ea8:	6862      	ldr	r2, [r4, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003eb0:	6021      	str	r1, [r4, #0]
 8003eb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003eb6:	bd70      	pop	{r4, r5, r6, pc}
 8003eb8:	08005225 	.word	0x08005225
 8003ebc:	080052ac 	.word	0x080052ac

08003ec0 <__multadd>:
 8003ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ec4:	4698      	mov	r8, r3
 8003ec6:	460c      	mov	r4, r1
 8003ec8:	2300      	movs	r3, #0
 8003eca:	690e      	ldr	r6, [r1, #16]
 8003ecc:	4607      	mov	r7, r0
 8003ece:	f101 0014 	add.w	r0, r1, #20
 8003ed2:	6805      	ldr	r5, [r0, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	b2a9      	uxth	r1, r5
 8003ed8:	fb02 8101 	mla	r1, r2, r1, r8
 8003edc:	0c2d      	lsrs	r5, r5, #16
 8003ede:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8003ee2:	fb02 c505 	mla	r5, r2, r5, ip
 8003ee6:	b289      	uxth	r1, r1
 8003ee8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8003eec:	429e      	cmp	r6, r3
 8003eee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8003ef2:	f840 1b04 	str.w	r1, [r0], #4
 8003ef6:	dcec      	bgt.n	8003ed2 <__multadd+0x12>
 8003ef8:	f1b8 0f00 	cmp.w	r8, #0
 8003efc:	d022      	beq.n	8003f44 <__multadd+0x84>
 8003efe:	68a3      	ldr	r3, [r4, #8]
 8003f00:	42b3      	cmp	r3, r6
 8003f02:	dc19      	bgt.n	8003f38 <__multadd+0x78>
 8003f04:	6861      	ldr	r1, [r4, #4]
 8003f06:	4638      	mov	r0, r7
 8003f08:	3101      	adds	r1, #1
 8003f0a:	f7ff ff77 	bl	8003dfc <_Balloc>
 8003f0e:	4605      	mov	r5, r0
 8003f10:	b928      	cbnz	r0, 8003f1e <__multadd+0x5e>
 8003f12:	4602      	mov	r2, r0
 8003f14:	21b5      	movs	r1, #181	; 0xb5
 8003f16:	4b0d      	ldr	r3, [pc, #52]	; (8003f4c <__multadd+0x8c>)
 8003f18:	480d      	ldr	r0, [pc, #52]	; (8003f50 <__multadd+0x90>)
 8003f1a:	f000 fbb5 	bl	8004688 <__assert_func>
 8003f1e:	6922      	ldr	r2, [r4, #16]
 8003f20:	f104 010c 	add.w	r1, r4, #12
 8003f24:	3202      	adds	r2, #2
 8003f26:	0092      	lsls	r2, r2, #2
 8003f28:	300c      	adds	r0, #12
 8003f2a:	f7ff ff59 	bl	8003de0 <memcpy>
 8003f2e:	4621      	mov	r1, r4
 8003f30:	4638      	mov	r0, r7
 8003f32:	f7ff ffa3 	bl	8003e7c <_Bfree>
 8003f36:	462c      	mov	r4, r5
 8003f38:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8003f3c:	3601      	adds	r6, #1
 8003f3e:	f8c3 8014 	str.w	r8, [r3, #20]
 8003f42:	6126      	str	r6, [r4, #16]
 8003f44:	4620      	mov	r0, r4
 8003f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f4a:	bf00      	nop
 8003f4c:	0800529b 	.word	0x0800529b
 8003f50:	080052ac 	.word	0x080052ac

08003f54 <__hi0bits>:
 8003f54:	0c02      	lsrs	r2, r0, #16
 8003f56:	0412      	lsls	r2, r2, #16
 8003f58:	4603      	mov	r3, r0
 8003f5a:	b9ca      	cbnz	r2, 8003f90 <__hi0bits+0x3c>
 8003f5c:	0403      	lsls	r3, r0, #16
 8003f5e:	2010      	movs	r0, #16
 8003f60:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003f64:	bf04      	itt	eq
 8003f66:	021b      	lsleq	r3, r3, #8
 8003f68:	3008      	addeq	r0, #8
 8003f6a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003f6e:	bf04      	itt	eq
 8003f70:	011b      	lsleq	r3, r3, #4
 8003f72:	3004      	addeq	r0, #4
 8003f74:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003f78:	bf04      	itt	eq
 8003f7a:	009b      	lsleq	r3, r3, #2
 8003f7c:	3002      	addeq	r0, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	db05      	blt.n	8003f8e <__hi0bits+0x3a>
 8003f82:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8003f86:	f100 0001 	add.w	r0, r0, #1
 8003f8a:	bf08      	it	eq
 8003f8c:	2020      	moveq	r0, #32
 8003f8e:	4770      	bx	lr
 8003f90:	2000      	movs	r0, #0
 8003f92:	e7e5      	b.n	8003f60 <__hi0bits+0xc>

08003f94 <__lo0bits>:
 8003f94:	6803      	ldr	r3, [r0, #0]
 8003f96:	4602      	mov	r2, r0
 8003f98:	f013 0007 	ands.w	r0, r3, #7
 8003f9c:	d00b      	beq.n	8003fb6 <__lo0bits+0x22>
 8003f9e:	07d9      	lsls	r1, r3, #31
 8003fa0:	d422      	bmi.n	8003fe8 <__lo0bits+0x54>
 8003fa2:	0798      	lsls	r0, r3, #30
 8003fa4:	bf49      	itett	mi
 8003fa6:	085b      	lsrmi	r3, r3, #1
 8003fa8:	089b      	lsrpl	r3, r3, #2
 8003faa:	2001      	movmi	r0, #1
 8003fac:	6013      	strmi	r3, [r2, #0]
 8003fae:	bf5c      	itt	pl
 8003fb0:	2002      	movpl	r0, #2
 8003fb2:	6013      	strpl	r3, [r2, #0]
 8003fb4:	4770      	bx	lr
 8003fb6:	b299      	uxth	r1, r3
 8003fb8:	b909      	cbnz	r1, 8003fbe <__lo0bits+0x2a>
 8003fba:	2010      	movs	r0, #16
 8003fbc:	0c1b      	lsrs	r3, r3, #16
 8003fbe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003fc2:	bf04      	itt	eq
 8003fc4:	0a1b      	lsreq	r3, r3, #8
 8003fc6:	3008      	addeq	r0, #8
 8003fc8:	0719      	lsls	r1, r3, #28
 8003fca:	bf04      	itt	eq
 8003fcc:	091b      	lsreq	r3, r3, #4
 8003fce:	3004      	addeq	r0, #4
 8003fd0:	0799      	lsls	r1, r3, #30
 8003fd2:	bf04      	itt	eq
 8003fd4:	089b      	lsreq	r3, r3, #2
 8003fd6:	3002      	addeq	r0, #2
 8003fd8:	07d9      	lsls	r1, r3, #31
 8003fda:	d403      	bmi.n	8003fe4 <__lo0bits+0x50>
 8003fdc:	085b      	lsrs	r3, r3, #1
 8003fde:	f100 0001 	add.w	r0, r0, #1
 8003fe2:	d003      	beq.n	8003fec <__lo0bits+0x58>
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	4770      	bx	lr
 8003fe8:	2000      	movs	r0, #0
 8003fea:	4770      	bx	lr
 8003fec:	2020      	movs	r0, #32
 8003fee:	4770      	bx	lr

08003ff0 <__i2b>:
 8003ff0:	b510      	push	{r4, lr}
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	f7ff ff01 	bl	8003dfc <_Balloc>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	b928      	cbnz	r0, 800400a <__i2b+0x1a>
 8003ffe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004002:	4b04      	ldr	r3, [pc, #16]	; (8004014 <__i2b+0x24>)
 8004004:	4804      	ldr	r0, [pc, #16]	; (8004018 <__i2b+0x28>)
 8004006:	f000 fb3f 	bl	8004688 <__assert_func>
 800400a:	2301      	movs	r3, #1
 800400c:	6144      	str	r4, [r0, #20]
 800400e:	6103      	str	r3, [r0, #16]
 8004010:	bd10      	pop	{r4, pc}
 8004012:	bf00      	nop
 8004014:	0800529b 	.word	0x0800529b
 8004018:	080052ac 	.word	0x080052ac

0800401c <__multiply>:
 800401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004020:	4614      	mov	r4, r2
 8004022:	690a      	ldr	r2, [r1, #16]
 8004024:	6923      	ldr	r3, [r4, #16]
 8004026:	460d      	mov	r5, r1
 8004028:	429a      	cmp	r2, r3
 800402a:	bfbe      	ittt	lt
 800402c:	460b      	movlt	r3, r1
 800402e:	4625      	movlt	r5, r4
 8004030:	461c      	movlt	r4, r3
 8004032:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004036:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800403a:	68ab      	ldr	r3, [r5, #8]
 800403c:	6869      	ldr	r1, [r5, #4]
 800403e:	eb0a 0709 	add.w	r7, sl, r9
 8004042:	42bb      	cmp	r3, r7
 8004044:	b085      	sub	sp, #20
 8004046:	bfb8      	it	lt
 8004048:	3101      	addlt	r1, #1
 800404a:	f7ff fed7 	bl	8003dfc <_Balloc>
 800404e:	b930      	cbnz	r0, 800405e <__multiply+0x42>
 8004050:	4602      	mov	r2, r0
 8004052:	f240 115d 	movw	r1, #349	; 0x15d
 8004056:	4b41      	ldr	r3, [pc, #260]	; (800415c <__multiply+0x140>)
 8004058:	4841      	ldr	r0, [pc, #260]	; (8004160 <__multiply+0x144>)
 800405a:	f000 fb15 	bl	8004688 <__assert_func>
 800405e:	f100 0614 	add.w	r6, r0, #20
 8004062:	4633      	mov	r3, r6
 8004064:	2200      	movs	r2, #0
 8004066:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800406a:	4543      	cmp	r3, r8
 800406c:	d31e      	bcc.n	80040ac <__multiply+0x90>
 800406e:	f105 0c14 	add.w	ip, r5, #20
 8004072:	f104 0314 	add.w	r3, r4, #20
 8004076:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800407a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800407e:	9202      	str	r2, [sp, #8]
 8004080:	ebac 0205 	sub.w	r2, ip, r5
 8004084:	3a15      	subs	r2, #21
 8004086:	f022 0203 	bic.w	r2, r2, #3
 800408a:	3204      	adds	r2, #4
 800408c:	f105 0115 	add.w	r1, r5, #21
 8004090:	458c      	cmp	ip, r1
 8004092:	bf38      	it	cc
 8004094:	2204      	movcc	r2, #4
 8004096:	9201      	str	r2, [sp, #4]
 8004098:	9a02      	ldr	r2, [sp, #8]
 800409a:	9303      	str	r3, [sp, #12]
 800409c:	429a      	cmp	r2, r3
 800409e:	d808      	bhi.n	80040b2 <__multiply+0x96>
 80040a0:	2f00      	cmp	r7, #0
 80040a2:	dc55      	bgt.n	8004150 <__multiply+0x134>
 80040a4:	6107      	str	r7, [r0, #16]
 80040a6:	b005      	add	sp, #20
 80040a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040ac:	f843 2b04 	str.w	r2, [r3], #4
 80040b0:	e7db      	b.n	800406a <__multiply+0x4e>
 80040b2:	f8b3 a000 	ldrh.w	sl, [r3]
 80040b6:	f1ba 0f00 	cmp.w	sl, #0
 80040ba:	d020      	beq.n	80040fe <__multiply+0xe2>
 80040bc:	46b1      	mov	r9, r6
 80040be:	2200      	movs	r2, #0
 80040c0:	f105 0e14 	add.w	lr, r5, #20
 80040c4:	f85e 4b04 	ldr.w	r4, [lr], #4
 80040c8:	f8d9 b000 	ldr.w	fp, [r9]
 80040cc:	b2a1      	uxth	r1, r4
 80040ce:	fa1f fb8b 	uxth.w	fp, fp
 80040d2:	fb0a b101 	mla	r1, sl, r1, fp
 80040d6:	4411      	add	r1, r2
 80040d8:	f8d9 2000 	ldr.w	r2, [r9]
 80040dc:	0c24      	lsrs	r4, r4, #16
 80040de:	0c12      	lsrs	r2, r2, #16
 80040e0:	fb0a 2404 	mla	r4, sl, r4, r2
 80040e4:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80040e8:	b289      	uxth	r1, r1
 80040ea:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80040ee:	45f4      	cmp	ip, lr
 80040f0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80040f4:	f849 1b04 	str.w	r1, [r9], #4
 80040f8:	d8e4      	bhi.n	80040c4 <__multiply+0xa8>
 80040fa:	9901      	ldr	r1, [sp, #4]
 80040fc:	5072      	str	r2, [r6, r1]
 80040fe:	9a03      	ldr	r2, [sp, #12]
 8004100:	3304      	adds	r3, #4
 8004102:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004106:	f1b9 0f00 	cmp.w	r9, #0
 800410a:	d01f      	beq.n	800414c <__multiply+0x130>
 800410c:	46b6      	mov	lr, r6
 800410e:	f04f 0a00 	mov.w	sl, #0
 8004112:	6834      	ldr	r4, [r6, #0]
 8004114:	f105 0114 	add.w	r1, r5, #20
 8004118:	880a      	ldrh	r2, [r1, #0]
 800411a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800411e:	b2a4      	uxth	r4, r4
 8004120:	fb09 b202 	mla	r2, r9, r2, fp
 8004124:	4492      	add	sl, r2
 8004126:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800412a:	f84e 4b04 	str.w	r4, [lr], #4
 800412e:	f851 4b04 	ldr.w	r4, [r1], #4
 8004132:	f8be 2000 	ldrh.w	r2, [lr]
 8004136:	0c24      	lsrs	r4, r4, #16
 8004138:	fb09 2404 	mla	r4, r9, r4, r2
 800413c:	458c      	cmp	ip, r1
 800413e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004142:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004146:	d8e7      	bhi.n	8004118 <__multiply+0xfc>
 8004148:	9a01      	ldr	r2, [sp, #4]
 800414a:	50b4      	str	r4, [r6, r2]
 800414c:	3604      	adds	r6, #4
 800414e:	e7a3      	b.n	8004098 <__multiply+0x7c>
 8004150:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1a5      	bne.n	80040a4 <__multiply+0x88>
 8004158:	3f01      	subs	r7, #1
 800415a:	e7a1      	b.n	80040a0 <__multiply+0x84>
 800415c:	0800529b 	.word	0x0800529b
 8004160:	080052ac 	.word	0x080052ac

08004164 <__pow5mult>:
 8004164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004168:	4615      	mov	r5, r2
 800416a:	f012 0203 	ands.w	r2, r2, #3
 800416e:	4606      	mov	r6, r0
 8004170:	460f      	mov	r7, r1
 8004172:	d007      	beq.n	8004184 <__pow5mult+0x20>
 8004174:	4c25      	ldr	r4, [pc, #148]	; (800420c <__pow5mult+0xa8>)
 8004176:	3a01      	subs	r2, #1
 8004178:	2300      	movs	r3, #0
 800417a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800417e:	f7ff fe9f 	bl	8003ec0 <__multadd>
 8004182:	4607      	mov	r7, r0
 8004184:	10ad      	asrs	r5, r5, #2
 8004186:	d03d      	beq.n	8004204 <__pow5mult+0xa0>
 8004188:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800418a:	b97c      	cbnz	r4, 80041ac <__pow5mult+0x48>
 800418c:	2010      	movs	r0, #16
 800418e:	f7ff fe11 	bl	8003db4 <malloc>
 8004192:	4602      	mov	r2, r0
 8004194:	6270      	str	r0, [r6, #36]	; 0x24
 8004196:	b928      	cbnz	r0, 80041a4 <__pow5mult+0x40>
 8004198:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800419c:	4b1c      	ldr	r3, [pc, #112]	; (8004210 <__pow5mult+0xac>)
 800419e:	481d      	ldr	r0, [pc, #116]	; (8004214 <__pow5mult+0xb0>)
 80041a0:	f000 fa72 	bl	8004688 <__assert_func>
 80041a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80041a8:	6004      	str	r4, [r0, #0]
 80041aa:	60c4      	str	r4, [r0, #12]
 80041ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80041b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80041b4:	b94c      	cbnz	r4, 80041ca <__pow5mult+0x66>
 80041b6:	f240 2171 	movw	r1, #625	; 0x271
 80041ba:	4630      	mov	r0, r6
 80041bc:	f7ff ff18 	bl	8003ff0 <__i2b>
 80041c0:	2300      	movs	r3, #0
 80041c2:	4604      	mov	r4, r0
 80041c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80041c8:	6003      	str	r3, [r0, #0]
 80041ca:	f04f 0900 	mov.w	r9, #0
 80041ce:	07eb      	lsls	r3, r5, #31
 80041d0:	d50a      	bpl.n	80041e8 <__pow5mult+0x84>
 80041d2:	4639      	mov	r1, r7
 80041d4:	4622      	mov	r2, r4
 80041d6:	4630      	mov	r0, r6
 80041d8:	f7ff ff20 	bl	800401c <__multiply>
 80041dc:	4680      	mov	r8, r0
 80041de:	4639      	mov	r1, r7
 80041e0:	4630      	mov	r0, r6
 80041e2:	f7ff fe4b 	bl	8003e7c <_Bfree>
 80041e6:	4647      	mov	r7, r8
 80041e8:	106d      	asrs	r5, r5, #1
 80041ea:	d00b      	beq.n	8004204 <__pow5mult+0xa0>
 80041ec:	6820      	ldr	r0, [r4, #0]
 80041ee:	b938      	cbnz	r0, 8004200 <__pow5mult+0x9c>
 80041f0:	4622      	mov	r2, r4
 80041f2:	4621      	mov	r1, r4
 80041f4:	4630      	mov	r0, r6
 80041f6:	f7ff ff11 	bl	800401c <__multiply>
 80041fa:	6020      	str	r0, [r4, #0]
 80041fc:	f8c0 9000 	str.w	r9, [r0]
 8004200:	4604      	mov	r4, r0
 8004202:	e7e4      	b.n	80041ce <__pow5mult+0x6a>
 8004204:	4638      	mov	r0, r7
 8004206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800420a:	bf00      	nop
 800420c:	08005400 	.word	0x08005400
 8004210:	08005225 	.word	0x08005225
 8004214:	080052ac 	.word	0x080052ac

08004218 <__lshift>:
 8004218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800421c:	460c      	mov	r4, r1
 800421e:	4607      	mov	r7, r0
 8004220:	4691      	mov	r9, r2
 8004222:	6923      	ldr	r3, [r4, #16]
 8004224:	6849      	ldr	r1, [r1, #4]
 8004226:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800422a:	68a3      	ldr	r3, [r4, #8]
 800422c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004230:	f108 0601 	add.w	r6, r8, #1
 8004234:	42b3      	cmp	r3, r6
 8004236:	db0b      	blt.n	8004250 <__lshift+0x38>
 8004238:	4638      	mov	r0, r7
 800423a:	f7ff fddf 	bl	8003dfc <_Balloc>
 800423e:	4605      	mov	r5, r0
 8004240:	b948      	cbnz	r0, 8004256 <__lshift+0x3e>
 8004242:	4602      	mov	r2, r0
 8004244:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004248:	4b27      	ldr	r3, [pc, #156]	; (80042e8 <__lshift+0xd0>)
 800424a:	4828      	ldr	r0, [pc, #160]	; (80042ec <__lshift+0xd4>)
 800424c:	f000 fa1c 	bl	8004688 <__assert_func>
 8004250:	3101      	adds	r1, #1
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	e7ee      	b.n	8004234 <__lshift+0x1c>
 8004256:	2300      	movs	r3, #0
 8004258:	f100 0114 	add.w	r1, r0, #20
 800425c:	f100 0210 	add.w	r2, r0, #16
 8004260:	4618      	mov	r0, r3
 8004262:	4553      	cmp	r3, sl
 8004264:	db33      	blt.n	80042ce <__lshift+0xb6>
 8004266:	6920      	ldr	r0, [r4, #16]
 8004268:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800426c:	f104 0314 	add.w	r3, r4, #20
 8004270:	f019 091f 	ands.w	r9, r9, #31
 8004274:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004278:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800427c:	d02b      	beq.n	80042d6 <__lshift+0xbe>
 800427e:	468a      	mov	sl, r1
 8004280:	2200      	movs	r2, #0
 8004282:	f1c9 0e20 	rsb	lr, r9, #32
 8004286:	6818      	ldr	r0, [r3, #0]
 8004288:	fa00 f009 	lsl.w	r0, r0, r9
 800428c:	4302      	orrs	r2, r0
 800428e:	f84a 2b04 	str.w	r2, [sl], #4
 8004292:	f853 2b04 	ldr.w	r2, [r3], #4
 8004296:	459c      	cmp	ip, r3
 8004298:	fa22 f20e 	lsr.w	r2, r2, lr
 800429c:	d8f3      	bhi.n	8004286 <__lshift+0x6e>
 800429e:	ebac 0304 	sub.w	r3, ip, r4
 80042a2:	3b15      	subs	r3, #21
 80042a4:	f023 0303 	bic.w	r3, r3, #3
 80042a8:	3304      	adds	r3, #4
 80042aa:	f104 0015 	add.w	r0, r4, #21
 80042ae:	4584      	cmp	ip, r0
 80042b0:	bf38      	it	cc
 80042b2:	2304      	movcc	r3, #4
 80042b4:	50ca      	str	r2, [r1, r3]
 80042b6:	b10a      	cbz	r2, 80042bc <__lshift+0xa4>
 80042b8:	f108 0602 	add.w	r6, r8, #2
 80042bc:	3e01      	subs	r6, #1
 80042be:	4638      	mov	r0, r7
 80042c0:	4621      	mov	r1, r4
 80042c2:	612e      	str	r6, [r5, #16]
 80042c4:	f7ff fdda 	bl	8003e7c <_Bfree>
 80042c8:	4628      	mov	r0, r5
 80042ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80042d2:	3301      	adds	r3, #1
 80042d4:	e7c5      	b.n	8004262 <__lshift+0x4a>
 80042d6:	3904      	subs	r1, #4
 80042d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80042dc:	459c      	cmp	ip, r3
 80042de:	f841 2f04 	str.w	r2, [r1, #4]!
 80042e2:	d8f9      	bhi.n	80042d8 <__lshift+0xc0>
 80042e4:	e7ea      	b.n	80042bc <__lshift+0xa4>
 80042e6:	bf00      	nop
 80042e8:	0800529b 	.word	0x0800529b
 80042ec:	080052ac 	.word	0x080052ac

080042f0 <__mcmp>:
 80042f0:	4603      	mov	r3, r0
 80042f2:	690a      	ldr	r2, [r1, #16]
 80042f4:	6900      	ldr	r0, [r0, #16]
 80042f6:	b530      	push	{r4, r5, lr}
 80042f8:	1a80      	subs	r0, r0, r2
 80042fa:	d10d      	bne.n	8004318 <__mcmp+0x28>
 80042fc:	3314      	adds	r3, #20
 80042fe:	3114      	adds	r1, #20
 8004300:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004304:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004308:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800430c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004310:	4295      	cmp	r5, r2
 8004312:	d002      	beq.n	800431a <__mcmp+0x2a>
 8004314:	d304      	bcc.n	8004320 <__mcmp+0x30>
 8004316:	2001      	movs	r0, #1
 8004318:	bd30      	pop	{r4, r5, pc}
 800431a:	42a3      	cmp	r3, r4
 800431c:	d3f4      	bcc.n	8004308 <__mcmp+0x18>
 800431e:	e7fb      	b.n	8004318 <__mcmp+0x28>
 8004320:	f04f 30ff 	mov.w	r0, #4294967295
 8004324:	e7f8      	b.n	8004318 <__mcmp+0x28>
	...

08004328 <__mdiff>:
 8004328:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800432c:	460c      	mov	r4, r1
 800432e:	4606      	mov	r6, r0
 8004330:	4611      	mov	r1, r2
 8004332:	4620      	mov	r0, r4
 8004334:	4692      	mov	sl, r2
 8004336:	f7ff ffdb 	bl	80042f0 <__mcmp>
 800433a:	1e05      	subs	r5, r0, #0
 800433c:	d111      	bne.n	8004362 <__mdiff+0x3a>
 800433e:	4629      	mov	r1, r5
 8004340:	4630      	mov	r0, r6
 8004342:	f7ff fd5b 	bl	8003dfc <_Balloc>
 8004346:	4602      	mov	r2, r0
 8004348:	b928      	cbnz	r0, 8004356 <__mdiff+0x2e>
 800434a:	f240 2132 	movw	r1, #562	; 0x232
 800434e:	4b3c      	ldr	r3, [pc, #240]	; (8004440 <__mdiff+0x118>)
 8004350:	483c      	ldr	r0, [pc, #240]	; (8004444 <__mdiff+0x11c>)
 8004352:	f000 f999 	bl	8004688 <__assert_func>
 8004356:	2301      	movs	r3, #1
 8004358:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800435c:	4610      	mov	r0, r2
 800435e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004362:	bfa4      	itt	ge
 8004364:	4653      	movge	r3, sl
 8004366:	46a2      	movge	sl, r4
 8004368:	4630      	mov	r0, r6
 800436a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800436e:	bfa6      	itte	ge
 8004370:	461c      	movge	r4, r3
 8004372:	2500      	movge	r5, #0
 8004374:	2501      	movlt	r5, #1
 8004376:	f7ff fd41 	bl	8003dfc <_Balloc>
 800437a:	4602      	mov	r2, r0
 800437c:	b918      	cbnz	r0, 8004386 <__mdiff+0x5e>
 800437e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004382:	4b2f      	ldr	r3, [pc, #188]	; (8004440 <__mdiff+0x118>)
 8004384:	e7e4      	b.n	8004350 <__mdiff+0x28>
 8004386:	f100 0814 	add.w	r8, r0, #20
 800438a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800438e:	60c5      	str	r5, [r0, #12]
 8004390:	f04f 0c00 	mov.w	ip, #0
 8004394:	f10a 0514 	add.w	r5, sl, #20
 8004398:	f10a 0010 	add.w	r0, sl, #16
 800439c:	46c2      	mov	sl, r8
 800439e:	6926      	ldr	r6, [r4, #16]
 80043a0:	f104 0914 	add.w	r9, r4, #20
 80043a4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80043a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80043ac:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80043b0:	f859 3b04 	ldr.w	r3, [r9], #4
 80043b4:	fa1f f18b 	uxth.w	r1, fp
 80043b8:	4461      	add	r1, ip
 80043ba:	fa1f fc83 	uxth.w	ip, r3
 80043be:	0c1b      	lsrs	r3, r3, #16
 80043c0:	eba1 010c 	sub.w	r1, r1, ip
 80043c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80043c8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80043cc:	b289      	uxth	r1, r1
 80043ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80043d2:	454e      	cmp	r6, r9
 80043d4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80043d8:	f84a 3b04 	str.w	r3, [sl], #4
 80043dc:	d8e6      	bhi.n	80043ac <__mdiff+0x84>
 80043de:	1b33      	subs	r3, r6, r4
 80043e0:	3b15      	subs	r3, #21
 80043e2:	f023 0303 	bic.w	r3, r3, #3
 80043e6:	3415      	adds	r4, #21
 80043e8:	3304      	adds	r3, #4
 80043ea:	42a6      	cmp	r6, r4
 80043ec:	bf38      	it	cc
 80043ee:	2304      	movcc	r3, #4
 80043f0:	441d      	add	r5, r3
 80043f2:	4443      	add	r3, r8
 80043f4:	461e      	mov	r6, r3
 80043f6:	462c      	mov	r4, r5
 80043f8:	4574      	cmp	r4, lr
 80043fa:	d30e      	bcc.n	800441a <__mdiff+0xf2>
 80043fc:	f10e 0103 	add.w	r1, lr, #3
 8004400:	1b49      	subs	r1, r1, r5
 8004402:	f021 0103 	bic.w	r1, r1, #3
 8004406:	3d03      	subs	r5, #3
 8004408:	45ae      	cmp	lr, r5
 800440a:	bf38      	it	cc
 800440c:	2100      	movcc	r1, #0
 800440e:	4419      	add	r1, r3
 8004410:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004414:	b18b      	cbz	r3, 800443a <__mdiff+0x112>
 8004416:	6117      	str	r7, [r2, #16]
 8004418:	e7a0      	b.n	800435c <__mdiff+0x34>
 800441a:	f854 8b04 	ldr.w	r8, [r4], #4
 800441e:	fa1f f188 	uxth.w	r1, r8
 8004422:	4461      	add	r1, ip
 8004424:	1408      	asrs	r0, r1, #16
 8004426:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800442a:	b289      	uxth	r1, r1
 800442c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004430:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004434:	f846 1b04 	str.w	r1, [r6], #4
 8004438:	e7de      	b.n	80043f8 <__mdiff+0xd0>
 800443a:	3f01      	subs	r7, #1
 800443c:	e7e8      	b.n	8004410 <__mdiff+0xe8>
 800443e:	bf00      	nop
 8004440:	0800529b 	.word	0x0800529b
 8004444:	080052ac 	.word	0x080052ac

08004448 <__d2b>:
 8004448:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800444c:	2101      	movs	r1, #1
 800444e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004452:	4690      	mov	r8, r2
 8004454:	461d      	mov	r5, r3
 8004456:	f7ff fcd1 	bl	8003dfc <_Balloc>
 800445a:	4604      	mov	r4, r0
 800445c:	b930      	cbnz	r0, 800446c <__d2b+0x24>
 800445e:	4602      	mov	r2, r0
 8004460:	f240 310a 	movw	r1, #778	; 0x30a
 8004464:	4b24      	ldr	r3, [pc, #144]	; (80044f8 <__d2b+0xb0>)
 8004466:	4825      	ldr	r0, [pc, #148]	; (80044fc <__d2b+0xb4>)
 8004468:	f000 f90e 	bl	8004688 <__assert_func>
 800446c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004470:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004474:	bb2d      	cbnz	r5, 80044c2 <__d2b+0x7a>
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	f1b8 0300 	subs.w	r3, r8, #0
 800447c:	d026      	beq.n	80044cc <__d2b+0x84>
 800447e:	4668      	mov	r0, sp
 8004480:	9300      	str	r3, [sp, #0]
 8004482:	f7ff fd87 	bl	8003f94 <__lo0bits>
 8004486:	9900      	ldr	r1, [sp, #0]
 8004488:	b1f0      	cbz	r0, 80044c8 <__d2b+0x80>
 800448a:	9a01      	ldr	r2, [sp, #4]
 800448c:	f1c0 0320 	rsb	r3, r0, #32
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	430b      	orrs	r3, r1
 8004496:	40c2      	lsrs	r2, r0
 8004498:	6163      	str	r3, [r4, #20]
 800449a:	9201      	str	r2, [sp, #4]
 800449c:	9b01      	ldr	r3, [sp, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	bf14      	ite	ne
 80044a2:	2102      	movne	r1, #2
 80044a4:	2101      	moveq	r1, #1
 80044a6:	61a3      	str	r3, [r4, #24]
 80044a8:	6121      	str	r1, [r4, #16]
 80044aa:	b1c5      	cbz	r5, 80044de <__d2b+0x96>
 80044ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80044b0:	4405      	add	r5, r0
 80044b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80044b6:	603d      	str	r5, [r7, #0]
 80044b8:	6030      	str	r0, [r6, #0]
 80044ba:	4620      	mov	r0, r4
 80044bc:	b002      	add	sp, #8
 80044be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044c6:	e7d6      	b.n	8004476 <__d2b+0x2e>
 80044c8:	6161      	str	r1, [r4, #20]
 80044ca:	e7e7      	b.n	800449c <__d2b+0x54>
 80044cc:	a801      	add	r0, sp, #4
 80044ce:	f7ff fd61 	bl	8003f94 <__lo0bits>
 80044d2:	2101      	movs	r1, #1
 80044d4:	9b01      	ldr	r3, [sp, #4]
 80044d6:	6121      	str	r1, [r4, #16]
 80044d8:	6163      	str	r3, [r4, #20]
 80044da:	3020      	adds	r0, #32
 80044dc:	e7e5      	b.n	80044aa <__d2b+0x62>
 80044de:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80044e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80044e6:	6038      	str	r0, [r7, #0]
 80044e8:	6918      	ldr	r0, [r3, #16]
 80044ea:	f7ff fd33 	bl	8003f54 <__hi0bits>
 80044ee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80044f2:	6031      	str	r1, [r6, #0]
 80044f4:	e7e1      	b.n	80044ba <__d2b+0x72>
 80044f6:	bf00      	nop
 80044f8:	0800529b 	.word	0x0800529b
 80044fc:	080052ac 	.word	0x080052ac

08004500 <_calloc_r>:
 8004500:	b538      	push	{r3, r4, r5, lr}
 8004502:	fb02 f501 	mul.w	r5, r2, r1
 8004506:	4629      	mov	r1, r5
 8004508:	f000 f854 	bl	80045b4 <_malloc_r>
 800450c:	4604      	mov	r4, r0
 800450e:	b118      	cbz	r0, 8004518 <_calloc_r+0x18>
 8004510:	462a      	mov	r2, r5
 8004512:	2100      	movs	r1, #0
 8004514:	f7fe f966 	bl	80027e4 <memset>
 8004518:	4620      	mov	r0, r4
 800451a:	bd38      	pop	{r3, r4, r5, pc}

0800451c <_free_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	4605      	mov	r5, r0
 8004520:	2900      	cmp	r1, #0
 8004522:	d043      	beq.n	80045ac <_free_r+0x90>
 8004524:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004528:	1f0c      	subs	r4, r1, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	bfb8      	it	lt
 800452e:	18e4      	addlt	r4, r4, r3
 8004530:	f000 f8ec 	bl	800470c <__malloc_lock>
 8004534:	4a1e      	ldr	r2, [pc, #120]	; (80045b0 <_free_r+0x94>)
 8004536:	6813      	ldr	r3, [r2, #0]
 8004538:	4610      	mov	r0, r2
 800453a:	b933      	cbnz	r3, 800454a <_free_r+0x2e>
 800453c:	6063      	str	r3, [r4, #4]
 800453e:	6014      	str	r4, [r2, #0]
 8004540:	4628      	mov	r0, r5
 8004542:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004546:	f000 b8e7 	b.w	8004718 <__malloc_unlock>
 800454a:	42a3      	cmp	r3, r4
 800454c:	d90a      	bls.n	8004564 <_free_r+0x48>
 800454e:	6821      	ldr	r1, [r4, #0]
 8004550:	1862      	adds	r2, r4, r1
 8004552:	4293      	cmp	r3, r2
 8004554:	bf01      	itttt	eq
 8004556:	681a      	ldreq	r2, [r3, #0]
 8004558:	685b      	ldreq	r3, [r3, #4]
 800455a:	1852      	addeq	r2, r2, r1
 800455c:	6022      	streq	r2, [r4, #0]
 800455e:	6063      	str	r3, [r4, #4]
 8004560:	6004      	str	r4, [r0, #0]
 8004562:	e7ed      	b.n	8004540 <_free_r+0x24>
 8004564:	461a      	mov	r2, r3
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	b10b      	cbz	r3, 800456e <_free_r+0x52>
 800456a:	42a3      	cmp	r3, r4
 800456c:	d9fa      	bls.n	8004564 <_free_r+0x48>
 800456e:	6811      	ldr	r1, [r2, #0]
 8004570:	1850      	adds	r0, r2, r1
 8004572:	42a0      	cmp	r0, r4
 8004574:	d10b      	bne.n	800458e <_free_r+0x72>
 8004576:	6820      	ldr	r0, [r4, #0]
 8004578:	4401      	add	r1, r0
 800457a:	1850      	adds	r0, r2, r1
 800457c:	4283      	cmp	r3, r0
 800457e:	6011      	str	r1, [r2, #0]
 8004580:	d1de      	bne.n	8004540 <_free_r+0x24>
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	4401      	add	r1, r0
 8004588:	6011      	str	r1, [r2, #0]
 800458a:	6053      	str	r3, [r2, #4]
 800458c:	e7d8      	b.n	8004540 <_free_r+0x24>
 800458e:	d902      	bls.n	8004596 <_free_r+0x7a>
 8004590:	230c      	movs	r3, #12
 8004592:	602b      	str	r3, [r5, #0]
 8004594:	e7d4      	b.n	8004540 <_free_r+0x24>
 8004596:	6820      	ldr	r0, [r4, #0]
 8004598:	1821      	adds	r1, r4, r0
 800459a:	428b      	cmp	r3, r1
 800459c:	bf01      	itttt	eq
 800459e:	6819      	ldreq	r1, [r3, #0]
 80045a0:	685b      	ldreq	r3, [r3, #4]
 80045a2:	1809      	addeq	r1, r1, r0
 80045a4:	6021      	streq	r1, [r4, #0]
 80045a6:	6063      	str	r3, [r4, #4]
 80045a8:	6054      	str	r4, [r2, #4]
 80045aa:	e7c9      	b.n	8004540 <_free_r+0x24>
 80045ac:	bd38      	pop	{r3, r4, r5, pc}
 80045ae:	bf00      	nop
 80045b0:	20000204 	.word	0x20000204

080045b4 <_malloc_r>:
 80045b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045b6:	1ccd      	adds	r5, r1, #3
 80045b8:	f025 0503 	bic.w	r5, r5, #3
 80045bc:	3508      	adds	r5, #8
 80045be:	2d0c      	cmp	r5, #12
 80045c0:	bf38      	it	cc
 80045c2:	250c      	movcc	r5, #12
 80045c4:	2d00      	cmp	r5, #0
 80045c6:	4606      	mov	r6, r0
 80045c8:	db01      	blt.n	80045ce <_malloc_r+0x1a>
 80045ca:	42a9      	cmp	r1, r5
 80045cc:	d903      	bls.n	80045d6 <_malloc_r+0x22>
 80045ce:	230c      	movs	r3, #12
 80045d0:	6033      	str	r3, [r6, #0]
 80045d2:	2000      	movs	r0, #0
 80045d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045d6:	f000 f899 	bl	800470c <__malloc_lock>
 80045da:	4921      	ldr	r1, [pc, #132]	; (8004660 <_malloc_r+0xac>)
 80045dc:	680a      	ldr	r2, [r1, #0]
 80045de:	4614      	mov	r4, r2
 80045e0:	b99c      	cbnz	r4, 800460a <_malloc_r+0x56>
 80045e2:	4f20      	ldr	r7, [pc, #128]	; (8004664 <_malloc_r+0xb0>)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	b923      	cbnz	r3, 80045f2 <_malloc_r+0x3e>
 80045e8:	4621      	mov	r1, r4
 80045ea:	4630      	mov	r0, r6
 80045ec:	f000 f83c 	bl	8004668 <_sbrk_r>
 80045f0:	6038      	str	r0, [r7, #0]
 80045f2:	4629      	mov	r1, r5
 80045f4:	4630      	mov	r0, r6
 80045f6:	f000 f837 	bl	8004668 <_sbrk_r>
 80045fa:	1c43      	adds	r3, r0, #1
 80045fc:	d123      	bne.n	8004646 <_malloc_r+0x92>
 80045fe:	230c      	movs	r3, #12
 8004600:	4630      	mov	r0, r6
 8004602:	6033      	str	r3, [r6, #0]
 8004604:	f000 f888 	bl	8004718 <__malloc_unlock>
 8004608:	e7e3      	b.n	80045d2 <_malloc_r+0x1e>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	1b5b      	subs	r3, r3, r5
 800460e:	d417      	bmi.n	8004640 <_malloc_r+0x8c>
 8004610:	2b0b      	cmp	r3, #11
 8004612:	d903      	bls.n	800461c <_malloc_r+0x68>
 8004614:	6023      	str	r3, [r4, #0]
 8004616:	441c      	add	r4, r3
 8004618:	6025      	str	r5, [r4, #0]
 800461a:	e004      	b.n	8004626 <_malloc_r+0x72>
 800461c:	6863      	ldr	r3, [r4, #4]
 800461e:	42a2      	cmp	r2, r4
 8004620:	bf0c      	ite	eq
 8004622:	600b      	streq	r3, [r1, #0]
 8004624:	6053      	strne	r3, [r2, #4]
 8004626:	4630      	mov	r0, r6
 8004628:	f000 f876 	bl	8004718 <__malloc_unlock>
 800462c:	f104 000b 	add.w	r0, r4, #11
 8004630:	1d23      	adds	r3, r4, #4
 8004632:	f020 0007 	bic.w	r0, r0, #7
 8004636:	1ac2      	subs	r2, r0, r3
 8004638:	d0cc      	beq.n	80045d4 <_malloc_r+0x20>
 800463a:	1a1b      	subs	r3, r3, r0
 800463c:	50a3      	str	r3, [r4, r2]
 800463e:	e7c9      	b.n	80045d4 <_malloc_r+0x20>
 8004640:	4622      	mov	r2, r4
 8004642:	6864      	ldr	r4, [r4, #4]
 8004644:	e7cc      	b.n	80045e0 <_malloc_r+0x2c>
 8004646:	1cc4      	adds	r4, r0, #3
 8004648:	f024 0403 	bic.w	r4, r4, #3
 800464c:	42a0      	cmp	r0, r4
 800464e:	d0e3      	beq.n	8004618 <_malloc_r+0x64>
 8004650:	1a21      	subs	r1, r4, r0
 8004652:	4630      	mov	r0, r6
 8004654:	f000 f808 	bl	8004668 <_sbrk_r>
 8004658:	3001      	adds	r0, #1
 800465a:	d1dd      	bne.n	8004618 <_malloc_r+0x64>
 800465c:	e7cf      	b.n	80045fe <_malloc_r+0x4a>
 800465e:	bf00      	nop
 8004660:	20000204 	.word	0x20000204
 8004664:	20000208 	.word	0x20000208

08004668 <_sbrk_r>:
 8004668:	b538      	push	{r3, r4, r5, lr}
 800466a:	2300      	movs	r3, #0
 800466c:	4d05      	ldr	r5, [pc, #20]	; (8004684 <_sbrk_r+0x1c>)
 800466e:	4604      	mov	r4, r0
 8004670:	4608      	mov	r0, r1
 8004672:	602b      	str	r3, [r5, #0]
 8004674:	f7fc fd38 	bl	80010e8 <_sbrk>
 8004678:	1c43      	adds	r3, r0, #1
 800467a:	d102      	bne.n	8004682 <_sbrk_r+0x1a>
 800467c:	682b      	ldr	r3, [r5, #0]
 800467e:	b103      	cbz	r3, 8004682 <_sbrk_r+0x1a>
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	bd38      	pop	{r3, r4, r5, pc}
 8004684:	20000258 	.word	0x20000258

08004688 <__assert_func>:
 8004688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800468a:	4614      	mov	r4, r2
 800468c:	461a      	mov	r2, r3
 800468e:	4b09      	ldr	r3, [pc, #36]	; (80046b4 <__assert_func+0x2c>)
 8004690:	4605      	mov	r5, r0
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68d8      	ldr	r0, [r3, #12]
 8004696:	b14c      	cbz	r4, 80046ac <__assert_func+0x24>
 8004698:	4b07      	ldr	r3, [pc, #28]	; (80046b8 <__assert_func+0x30>)
 800469a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800469e:	9100      	str	r1, [sp, #0]
 80046a0:	462b      	mov	r3, r5
 80046a2:	4906      	ldr	r1, [pc, #24]	; (80046bc <__assert_func+0x34>)
 80046a4:	f000 f80e 	bl	80046c4 <fiprintf>
 80046a8:	f000 fa62 	bl	8004b70 <abort>
 80046ac:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <__assert_func+0x38>)
 80046ae:	461c      	mov	r4, r3
 80046b0:	e7f3      	b.n	800469a <__assert_func+0x12>
 80046b2:	bf00      	nop
 80046b4:	2000000c 	.word	0x2000000c
 80046b8:	0800540c 	.word	0x0800540c
 80046bc:	08005419 	.word	0x08005419
 80046c0:	08005447 	.word	0x08005447

080046c4 <fiprintf>:
 80046c4:	b40e      	push	{r1, r2, r3}
 80046c6:	b503      	push	{r0, r1, lr}
 80046c8:	4601      	mov	r1, r0
 80046ca:	ab03      	add	r3, sp, #12
 80046cc:	4805      	ldr	r0, [pc, #20]	; (80046e4 <fiprintf+0x20>)
 80046ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80046d2:	6800      	ldr	r0, [r0, #0]
 80046d4:	9301      	str	r3, [sp, #4]
 80046d6:	f000 f84d 	bl	8004774 <_vfiprintf_r>
 80046da:	b002      	add	sp, #8
 80046dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80046e0:	b003      	add	sp, #12
 80046e2:	4770      	bx	lr
 80046e4:	2000000c 	.word	0x2000000c

080046e8 <__ascii_mbtowc>:
 80046e8:	b082      	sub	sp, #8
 80046ea:	b901      	cbnz	r1, 80046ee <__ascii_mbtowc+0x6>
 80046ec:	a901      	add	r1, sp, #4
 80046ee:	b142      	cbz	r2, 8004702 <__ascii_mbtowc+0x1a>
 80046f0:	b14b      	cbz	r3, 8004706 <__ascii_mbtowc+0x1e>
 80046f2:	7813      	ldrb	r3, [r2, #0]
 80046f4:	600b      	str	r3, [r1, #0]
 80046f6:	7812      	ldrb	r2, [r2, #0]
 80046f8:	1e10      	subs	r0, r2, #0
 80046fa:	bf18      	it	ne
 80046fc:	2001      	movne	r0, #1
 80046fe:	b002      	add	sp, #8
 8004700:	4770      	bx	lr
 8004702:	4610      	mov	r0, r2
 8004704:	e7fb      	b.n	80046fe <__ascii_mbtowc+0x16>
 8004706:	f06f 0001 	mvn.w	r0, #1
 800470a:	e7f8      	b.n	80046fe <__ascii_mbtowc+0x16>

0800470c <__malloc_lock>:
 800470c:	4801      	ldr	r0, [pc, #4]	; (8004714 <__malloc_lock+0x8>)
 800470e:	f000 bbef 	b.w	8004ef0 <__retarget_lock_acquire_recursive>
 8004712:	bf00      	nop
 8004714:	20000260 	.word	0x20000260

08004718 <__malloc_unlock>:
 8004718:	4801      	ldr	r0, [pc, #4]	; (8004720 <__malloc_unlock+0x8>)
 800471a:	f000 bbea 	b.w	8004ef2 <__retarget_lock_release_recursive>
 800471e:	bf00      	nop
 8004720:	20000260 	.word	0x20000260

08004724 <__sfputc_r>:
 8004724:	6893      	ldr	r3, [r2, #8]
 8004726:	b410      	push	{r4}
 8004728:	3b01      	subs	r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	6093      	str	r3, [r2, #8]
 800472e:	da07      	bge.n	8004740 <__sfputc_r+0x1c>
 8004730:	6994      	ldr	r4, [r2, #24]
 8004732:	42a3      	cmp	r3, r4
 8004734:	db01      	blt.n	800473a <__sfputc_r+0x16>
 8004736:	290a      	cmp	r1, #10
 8004738:	d102      	bne.n	8004740 <__sfputc_r+0x1c>
 800473a:	bc10      	pop	{r4}
 800473c:	f000 b94a 	b.w	80049d4 <__swbuf_r>
 8004740:	6813      	ldr	r3, [r2, #0]
 8004742:	1c58      	adds	r0, r3, #1
 8004744:	6010      	str	r0, [r2, #0]
 8004746:	7019      	strb	r1, [r3, #0]
 8004748:	4608      	mov	r0, r1
 800474a:	bc10      	pop	{r4}
 800474c:	4770      	bx	lr

0800474e <__sfputs_r>:
 800474e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004750:	4606      	mov	r6, r0
 8004752:	460f      	mov	r7, r1
 8004754:	4614      	mov	r4, r2
 8004756:	18d5      	adds	r5, r2, r3
 8004758:	42ac      	cmp	r4, r5
 800475a:	d101      	bne.n	8004760 <__sfputs_r+0x12>
 800475c:	2000      	movs	r0, #0
 800475e:	e007      	b.n	8004770 <__sfputs_r+0x22>
 8004760:	463a      	mov	r2, r7
 8004762:	4630      	mov	r0, r6
 8004764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004768:	f7ff ffdc 	bl	8004724 <__sfputc_r>
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	d1f3      	bne.n	8004758 <__sfputs_r+0xa>
 8004770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004774 <_vfiprintf_r>:
 8004774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004778:	460d      	mov	r5, r1
 800477a:	4614      	mov	r4, r2
 800477c:	4698      	mov	r8, r3
 800477e:	4606      	mov	r6, r0
 8004780:	b09d      	sub	sp, #116	; 0x74
 8004782:	b118      	cbz	r0, 800478c <_vfiprintf_r+0x18>
 8004784:	6983      	ldr	r3, [r0, #24]
 8004786:	b90b      	cbnz	r3, 800478c <_vfiprintf_r+0x18>
 8004788:	f000 fb14 	bl	8004db4 <__sinit>
 800478c:	4b89      	ldr	r3, [pc, #548]	; (80049b4 <_vfiprintf_r+0x240>)
 800478e:	429d      	cmp	r5, r3
 8004790:	d11b      	bne.n	80047ca <_vfiprintf_r+0x56>
 8004792:	6875      	ldr	r5, [r6, #4]
 8004794:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004796:	07d9      	lsls	r1, r3, #31
 8004798:	d405      	bmi.n	80047a6 <_vfiprintf_r+0x32>
 800479a:	89ab      	ldrh	r3, [r5, #12]
 800479c:	059a      	lsls	r2, r3, #22
 800479e:	d402      	bmi.n	80047a6 <_vfiprintf_r+0x32>
 80047a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047a2:	f000 fba5 	bl	8004ef0 <__retarget_lock_acquire_recursive>
 80047a6:	89ab      	ldrh	r3, [r5, #12]
 80047a8:	071b      	lsls	r3, r3, #28
 80047aa:	d501      	bpl.n	80047b0 <_vfiprintf_r+0x3c>
 80047ac:	692b      	ldr	r3, [r5, #16]
 80047ae:	b9eb      	cbnz	r3, 80047ec <_vfiprintf_r+0x78>
 80047b0:	4629      	mov	r1, r5
 80047b2:	4630      	mov	r0, r6
 80047b4:	f000 f96e 	bl	8004a94 <__swsetup_r>
 80047b8:	b1c0      	cbz	r0, 80047ec <_vfiprintf_r+0x78>
 80047ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80047bc:	07dc      	lsls	r4, r3, #31
 80047be:	d50e      	bpl.n	80047de <_vfiprintf_r+0x6a>
 80047c0:	f04f 30ff 	mov.w	r0, #4294967295
 80047c4:	b01d      	add	sp, #116	; 0x74
 80047c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047ca:	4b7b      	ldr	r3, [pc, #492]	; (80049b8 <_vfiprintf_r+0x244>)
 80047cc:	429d      	cmp	r5, r3
 80047ce:	d101      	bne.n	80047d4 <_vfiprintf_r+0x60>
 80047d0:	68b5      	ldr	r5, [r6, #8]
 80047d2:	e7df      	b.n	8004794 <_vfiprintf_r+0x20>
 80047d4:	4b79      	ldr	r3, [pc, #484]	; (80049bc <_vfiprintf_r+0x248>)
 80047d6:	429d      	cmp	r5, r3
 80047d8:	bf08      	it	eq
 80047da:	68f5      	ldreq	r5, [r6, #12]
 80047dc:	e7da      	b.n	8004794 <_vfiprintf_r+0x20>
 80047de:	89ab      	ldrh	r3, [r5, #12]
 80047e0:	0598      	lsls	r0, r3, #22
 80047e2:	d4ed      	bmi.n	80047c0 <_vfiprintf_r+0x4c>
 80047e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047e6:	f000 fb84 	bl	8004ef2 <__retarget_lock_release_recursive>
 80047ea:	e7e9      	b.n	80047c0 <_vfiprintf_r+0x4c>
 80047ec:	2300      	movs	r3, #0
 80047ee:	9309      	str	r3, [sp, #36]	; 0x24
 80047f0:	2320      	movs	r3, #32
 80047f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047f6:	2330      	movs	r3, #48	; 0x30
 80047f8:	f04f 0901 	mov.w	r9, #1
 80047fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004800:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80049c0 <_vfiprintf_r+0x24c>
 8004804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004808:	4623      	mov	r3, r4
 800480a:	469a      	mov	sl, r3
 800480c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004810:	b10a      	cbz	r2, 8004816 <_vfiprintf_r+0xa2>
 8004812:	2a25      	cmp	r2, #37	; 0x25
 8004814:	d1f9      	bne.n	800480a <_vfiprintf_r+0x96>
 8004816:	ebba 0b04 	subs.w	fp, sl, r4
 800481a:	d00b      	beq.n	8004834 <_vfiprintf_r+0xc0>
 800481c:	465b      	mov	r3, fp
 800481e:	4622      	mov	r2, r4
 8004820:	4629      	mov	r1, r5
 8004822:	4630      	mov	r0, r6
 8004824:	f7ff ff93 	bl	800474e <__sfputs_r>
 8004828:	3001      	adds	r0, #1
 800482a:	f000 80aa 	beq.w	8004982 <_vfiprintf_r+0x20e>
 800482e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004830:	445a      	add	r2, fp
 8004832:	9209      	str	r2, [sp, #36]	; 0x24
 8004834:	f89a 3000 	ldrb.w	r3, [sl]
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 80a2 	beq.w	8004982 <_vfiprintf_r+0x20e>
 800483e:	2300      	movs	r3, #0
 8004840:	f04f 32ff 	mov.w	r2, #4294967295
 8004844:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004848:	f10a 0a01 	add.w	sl, sl, #1
 800484c:	9304      	str	r3, [sp, #16]
 800484e:	9307      	str	r3, [sp, #28]
 8004850:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004854:	931a      	str	r3, [sp, #104]	; 0x68
 8004856:	4654      	mov	r4, sl
 8004858:	2205      	movs	r2, #5
 800485a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800485e:	4858      	ldr	r0, [pc, #352]	; (80049c0 <_vfiprintf_r+0x24c>)
 8004860:	f7ff fab0 	bl	8003dc4 <memchr>
 8004864:	9a04      	ldr	r2, [sp, #16]
 8004866:	b9d8      	cbnz	r0, 80048a0 <_vfiprintf_r+0x12c>
 8004868:	06d1      	lsls	r1, r2, #27
 800486a:	bf44      	itt	mi
 800486c:	2320      	movmi	r3, #32
 800486e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004872:	0713      	lsls	r3, r2, #28
 8004874:	bf44      	itt	mi
 8004876:	232b      	movmi	r3, #43	; 0x2b
 8004878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800487c:	f89a 3000 	ldrb.w	r3, [sl]
 8004880:	2b2a      	cmp	r3, #42	; 0x2a
 8004882:	d015      	beq.n	80048b0 <_vfiprintf_r+0x13c>
 8004884:	4654      	mov	r4, sl
 8004886:	2000      	movs	r0, #0
 8004888:	f04f 0c0a 	mov.w	ip, #10
 800488c:	9a07      	ldr	r2, [sp, #28]
 800488e:	4621      	mov	r1, r4
 8004890:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004894:	3b30      	subs	r3, #48	; 0x30
 8004896:	2b09      	cmp	r3, #9
 8004898:	d94e      	bls.n	8004938 <_vfiprintf_r+0x1c4>
 800489a:	b1b0      	cbz	r0, 80048ca <_vfiprintf_r+0x156>
 800489c:	9207      	str	r2, [sp, #28]
 800489e:	e014      	b.n	80048ca <_vfiprintf_r+0x156>
 80048a0:	eba0 0308 	sub.w	r3, r0, r8
 80048a4:	fa09 f303 	lsl.w	r3, r9, r3
 80048a8:	4313      	orrs	r3, r2
 80048aa:	46a2      	mov	sl, r4
 80048ac:	9304      	str	r3, [sp, #16]
 80048ae:	e7d2      	b.n	8004856 <_vfiprintf_r+0xe2>
 80048b0:	9b03      	ldr	r3, [sp, #12]
 80048b2:	1d19      	adds	r1, r3, #4
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	9103      	str	r1, [sp, #12]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bfbb      	ittet	lt
 80048bc:	425b      	neglt	r3, r3
 80048be:	f042 0202 	orrlt.w	r2, r2, #2
 80048c2:	9307      	strge	r3, [sp, #28]
 80048c4:	9307      	strlt	r3, [sp, #28]
 80048c6:	bfb8      	it	lt
 80048c8:	9204      	strlt	r2, [sp, #16]
 80048ca:	7823      	ldrb	r3, [r4, #0]
 80048cc:	2b2e      	cmp	r3, #46	; 0x2e
 80048ce:	d10c      	bne.n	80048ea <_vfiprintf_r+0x176>
 80048d0:	7863      	ldrb	r3, [r4, #1]
 80048d2:	2b2a      	cmp	r3, #42	; 0x2a
 80048d4:	d135      	bne.n	8004942 <_vfiprintf_r+0x1ce>
 80048d6:	9b03      	ldr	r3, [sp, #12]
 80048d8:	3402      	adds	r4, #2
 80048da:	1d1a      	adds	r2, r3, #4
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	9203      	str	r2, [sp, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	bfb8      	it	lt
 80048e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80048e8:	9305      	str	r3, [sp, #20]
 80048ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80049d0 <_vfiprintf_r+0x25c>
 80048ee:	2203      	movs	r2, #3
 80048f0:	4650      	mov	r0, sl
 80048f2:	7821      	ldrb	r1, [r4, #0]
 80048f4:	f7ff fa66 	bl	8003dc4 <memchr>
 80048f8:	b140      	cbz	r0, 800490c <_vfiprintf_r+0x198>
 80048fa:	2340      	movs	r3, #64	; 0x40
 80048fc:	eba0 000a 	sub.w	r0, r0, sl
 8004900:	fa03 f000 	lsl.w	r0, r3, r0
 8004904:	9b04      	ldr	r3, [sp, #16]
 8004906:	3401      	adds	r4, #1
 8004908:	4303      	orrs	r3, r0
 800490a:	9304      	str	r3, [sp, #16]
 800490c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004910:	2206      	movs	r2, #6
 8004912:	482c      	ldr	r0, [pc, #176]	; (80049c4 <_vfiprintf_r+0x250>)
 8004914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004918:	f7ff fa54 	bl	8003dc4 <memchr>
 800491c:	2800      	cmp	r0, #0
 800491e:	d03f      	beq.n	80049a0 <_vfiprintf_r+0x22c>
 8004920:	4b29      	ldr	r3, [pc, #164]	; (80049c8 <_vfiprintf_r+0x254>)
 8004922:	bb1b      	cbnz	r3, 800496c <_vfiprintf_r+0x1f8>
 8004924:	9b03      	ldr	r3, [sp, #12]
 8004926:	3307      	adds	r3, #7
 8004928:	f023 0307 	bic.w	r3, r3, #7
 800492c:	3308      	adds	r3, #8
 800492e:	9303      	str	r3, [sp, #12]
 8004930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004932:	443b      	add	r3, r7
 8004934:	9309      	str	r3, [sp, #36]	; 0x24
 8004936:	e767      	b.n	8004808 <_vfiprintf_r+0x94>
 8004938:	460c      	mov	r4, r1
 800493a:	2001      	movs	r0, #1
 800493c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004940:	e7a5      	b.n	800488e <_vfiprintf_r+0x11a>
 8004942:	2300      	movs	r3, #0
 8004944:	f04f 0c0a 	mov.w	ip, #10
 8004948:	4619      	mov	r1, r3
 800494a:	3401      	adds	r4, #1
 800494c:	9305      	str	r3, [sp, #20]
 800494e:	4620      	mov	r0, r4
 8004950:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004954:	3a30      	subs	r2, #48	; 0x30
 8004956:	2a09      	cmp	r2, #9
 8004958:	d903      	bls.n	8004962 <_vfiprintf_r+0x1ee>
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0c5      	beq.n	80048ea <_vfiprintf_r+0x176>
 800495e:	9105      	str	r1, [sp, #20]
 8004960:	e7c3      	b.n	80048ea <_vfiprintf_r+0x176>
 8004962:	4604      	mov	r4, r0
 8004964:	2301      	movs	r3, #1
 8004966:	fb0c 2101 	mla	r1, ip, r1, r2
 800496a:	e7f0      	b.n	800494e <_vfiprintf_r+0x1da>
 800496c:	ab03      	add	r3, sp, #12
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	462a      	mov	r2, r5
 8004972:	4630      	mov	r0, r6
 8004974:	4b15      	ldr	r3, [pc, #84]	; (80049cc <_vfiprintf_r+0x258>)
 8004976:	a904      	add	r1, sp, #16
 8004978:	f7fd ffda 	bl	8002930 <_printf_float>
 800497c:	4607      	mov	r7, r0
 800497e:	1c78      	adds	r0, r7, #1
 8004980:	d1d6      	bne.n	8004930 <_vfiprintf_r+0x1bc>
 8004982:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004984:	07d9      	lsls	r1, r3, #31
 8004986:	d405      	bmi.n	8004994 <_vfiprintf_r+0x220>
 8004988:	89ab      	ldrh	r3, [r5, #12]
 800498a:	059a      	lsls	r2, r3, #22
 800498c:	d402      	bmi.n	8004994 <_vfiprintf_r+0x220>
 800498e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004990:	f000 faaf 	bl	8004ef2 <__retarget_lock_release_recursive>
 8004994:	89ab      	ldrh	r3, [r5, #12]
 8004996:	065b      	lsls	r3, r3, #25
 8004998:	f53f af12 	bmi.w	80047c0 <_vfiprintf_r+0x4c>
 800499c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800499e:	e711      	b.n	80047c4 <_vfiprintf_r+0x50>
 80049a0:	ab03      	add	r3, sp, #12
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	462a      	mov	r2, r5
 80049a6:	4630      	mov	r0, r6
 80049a8:	4b08      	ldr	r3, [pc, #32]	; (80049cc <_vfiprintf_r+0x258>)
 80049aa:	a904      	add	r1, sp, #16
 80049ac:	f7fe fa5c 	bl	8002e68 <_printf_i>
 80049b0:	e7e4      	b.n	800497c <_vfiprintf_r+0x208>
 80049b2:	bf00      	nop
 80049b4:	08005584 	.word	0x08005584
 80049b8:	080055a4 	.word	0x080055a4
 80049bc:	08005564 	.word	0x08005564
 80049c0:	08005452 	.word	0x08005452
 80049c4:	0800545c 	.word	0x0800545c
 80049c8:	08002931 	.word	0x08002931
 80049cc:	0800474f 	.word	0x0800474f
 80049d0:	08005458 	.word	0x08005458

080049d4 <__swbuf_r>:
 80049d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049d6:	460e      	mov	r6, r1
 80049d8:	4614      	mov	r4, r2
 80049da:	4605      	mov	r5, r0
 80049dc:	b118      	cbz	r0, 80049e6 <__swbuf_r+0x12>
 80049de:	6983      	ldr	r3, [r0, #24]
 80049e0:	b90b      	cbnz	r3, 80049e6 <__swbuf_r+0x12>
 80049e2:	f000 f9e7 	bl	8004db4 <__sinit>
 80049e6:	4b21      	ldr	r3, [pc, #132]	; (8004a6c <__swbuf_r+0x98>)
 80049e8:	429c      	cmp	r4, r3
 80049ea:	d12b      	bne.n	8004a44 <__swbuf_r+0x70>
 80049ec:	686c      	ldr	r4, [r5, #4]
 80049ee:	69a3      	ldr	r3, [r4, #24]
 80049f0:	60a3      	str	r3, [r4, #8]
 80049f2:	89a3      	ldrh	r3, [r4, #12]
 80049f4:	071a      	lsls	r2, r3, #28
 80049f6:	d52f      	bpl.n	8004a58 <__swbuf_r+0x84>
 80049f8:	6923      	ldr	r3, [r4, #16]
 80049fa:	b36b      	cbz	r3, 8004a58 <__swbuf_r+0x84>
 80049fc:	6923      	ldr	r3, [r4, #16]
 80049fe:	6820      	ldr	r0, [r4, #0]
 8004a00:	b2f6      	uxtb	r6, r6
 8004a02:	1ac0      	subs	r0, r0, r3
 8004a04:	6963      	ldr	r3, [r4, #20]
 8004a06:	4637      	mov	r7, r6
 8004a08:	4283      	cmp	r3, r0
 8004a0a:	dc04      	bgt.n	8004a16 <__swbuf_r+0x42>
 8004a0c:	4621      	mov	r1, r4
 8004a0e:	4628      	mov	r0, r5
 8004a10:	f000 f93c 	bl	8004c8c <_fflush_r>
 8004a14:	bb30      	cbnz	r0, 8004a64 <__swbuf_r+0x90>
 8004a16:	68a3      	ldr	r3, [r4, #8]
 8004a18:	3001      	adds	r0, #1
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	60a3      	str	r3, [r4, #8]
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	6022      	str	r2, [r4, #0]
 8004a24:	701e      	strb	r6, [r3, #0]
 8004a26:	6963      	ldr	r3, [r4, #20]
 8004a28:	4283      	cmp	r3, r0
 8004a2a:	d004      	beq.n	8004a36 <__swbuf_r+0x62>
 8004a2c:	89a3      	ldrh	r3, [r4, #12]
 8004a2e:	07db      	lsls	r3, r3, #31
 8004a30:	d506      	bpl.n	8004a40 <__swbuf_r+0x6c>
 8004a32:	2e0a      	cmp	r6, #10
 8004a34:	d104      	bne.n	8004a40 <__swbuf_r+0x6c>
 8004a36:	4621      	mov	r1, r4
 8004a38:	4628      	mov	r0, r5
 8004a3a:	f000 f927 	bl	8004c8c <_fflush_r>
 8004a3e:	b988      	cbnz	r0, 8004a64 <__swbuf_r+0x90>
 8004a40:	4638      	mov	r0, r7
 8004a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a44:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <__swbuf_r+0x9c>)
 8004a46:	429c      	cmp	r4, r3
 8004a48:	d101      	bne.n	8004a4e <__swbuf_r+0x7a>
 8004a4a:	68ac      	ldr	r4, [r5, #8]
 8004a4c:	e7cf      	b.n	80049ee <__swbuf_r+0x1a>
 8004a4e:	4b09      	ldr	r3, [pc, #36]	; (8004a74 <__swbuf_r+0xa0>)
 8004a50:	429c      	cmp	r4, r3
 8004a52:	bf08      	it	eq
 8004a54:	68ec      	ldreq	r4, [r5, #12]
 8004a56:	e7ca      	b.n	80049ee <__swbuf_r+0x1a>
 8004a58:	4621      	mov	r1, r4
 8004a5a:	4628      	mov	r0, r5
 8004a5c:	f000 f81a 	bl	8004a94 <__swsetup_r>
 8004a60:	2800      	cmp	r0, #0
 8004a62:	d0cb      	beq.n	80049fc <__swbuf_r+0x28>
 8004a64:	f04f 37ff 	mov.w	r7, #4294967295
 8004a68:	e7ea      	b.n	8004a40 <__swbuf_r+0x6c>
 8004a6a:	bf00      	nop
 8004a6c:	08005584 	.word	0x08005584
 8004a70:	080055a4 	.word	0x080055a4
 8004a74:	08005564 	.word	0x08005564

08004a78 <__ascii_wctomb>:
 8004a78:	4603      	mov	r3, r0
 8004a7a:	4608      	mov	r0, r1
 8004a7c:	b141      	cbz	r1, 8004a90 <__ascii_wctomb+0x18>
 8004a7e:	2aff      	cmp	r2, #255	; 0xff
 8004a80:	d904      	bls.n	8004a8c <__ascii_wctomb+0x14>
 8004a82:	228a      	movs	r2, #138	; 0x8a
 8004a84:	f04f 30ff 	mov.w	r0, #4294967295
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	4770      	bx	lr
 8004a8c:	2001      	movs	r0, #1
 8004a8e:	700a      	strb	r2, [r1, #0]
 8004a90:	4770      	bx	lr
	...

08004a94 <__swsetup_r>:
 8004a94:	4b32      	ldr	r3, [pc, #200]	; (8004b60 <__swsetup_r+0xcc>)
 8004a96:	b570      	push	{r4, r5, r6, lr}
 8004a98:	681d      	ldr	r5, [r3, #0]
 8004a9a:	4606      	mov	r6, r0
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	b125      	cbz	r5, 8004aaa <__swsetup_r+0x16>
 8004aa0:	69ab      	ldr	r3, [r5, #24]
 8004aa2:	b913      	cbnz	r3, 8004aaa <__swsetup_r+0x16>
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	f000 f985 	bl	8004db4 <__sinit>
 8004aaa:	4b2e      	ldr	r3, [pc, #184]	; (8004b64 <__swsetup_r+0xd0>)
 8004aac:	429c      	cmp	r4, r3
 8004aae:	d10f      	bne.n	8004ad0 <__swsetup_r+0x3c>
 8004ab0:	686c      	ldr	r4, [r5, #4]
 8004ab2:	89a3      	ldrh	r3, [r4, #12]
 8004ab4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ab8:	0719      	lsls	r1, r3, #28
 8004aba:	d42c      	bmi.n	8004b16 <__swsetup_r+0x82>
 8004abc:	06dd      	lsls	r5, r3, #27
 8004abe:	d411      	bmi.n	8004ae4 <__swsetup_r+0x50>
 8004ac0:	2309      	movs	r3, #9
 8004ac2:	6033      	str	r3, [r6, #0]
 8004ac4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8004acc:	81a3      	strh	r3, [r4, #12]
 8004ace:	e03e      	b.n	8004b4e <__swsetup_r+0xba>
 8004ad0:	4b25      	ldr	r3, [pc, #148]	; (8004b68 <__swsetup_r+0xd4>)
 8004ad2:	429c      	cmp	r4, r3
 8004ad4:	d101      	bne.n	8004ada <__swsetup_r+0x46>
 8004ad6:	68ac      	ldr	r4, [r5, #8]
 8004ad8:	e7eb      	b.n	8004ab2 <__swsetup_r+0x1e>
 8004ada:	4b24      	ldr	r3, [pc, #144]	; (8004b6c <__swsetup_r+0xd8>)
 8004adc:	429c      	cmp	r4, r3
 8004ade:	bf08      	it	eq
 8004ae0:	68ec      	ldreq	r4, [r5, #12]
 8004ae2:	e7e6      	b.n	8004ab2 <__swsetup_r+0x1e>
 8004ae4:	0758      	lsls	r0, r3, #29
 8004ae6:	d512      	bpl.n	8004b0e <__swsetup_r+0x7a>
 8004ae8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004aea:	b141      	cbz	r1, 8004afe <__swsetup_r+0x6a>
 8004aec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004af0:	4299      	cmp	r1, r3
 8004af2:	d002      	beq.n	8004afa <__swsetup_r+0x66>
 8004af4:	4630      	mov	r0, r6
 8004af6:	f7ff fd11 	bl	800451c <_free_r>
 8004afa:	2300      	movs	r3, #0
 8004afc:	6363      	str	r3, [r4, #52]	; 0x34
 8004afe:	89a3      	ldrh	r3, [r4, #12]
 8004b00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b04:	81a3      	strh	r3, [r4, #12]
 8004b06:	2300      	movs	r3, #0
 8004b08:	6063      	str	r3, [r4, #4]
 8004b0a:	6923      	ldr	r3, [r4, #16]
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	89a3      	ldrh	r3, [r4, #12]
 8004b10:	f043 0308 	orr.w	r3, r3, #8
 8004b14:	81a3      	strh	r3, [r4, #12]
 8004b16:	6923      	ldr	r3, [r4, #16]
 8004b18:	b94b      	cbnz	r3, 8004b2e <__swsetup_r+0x9a>
 8004b1a:	89a3      	ldrh	r3, [r4, #12]
 8004b1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004b20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b24:	d003      	beq.n	8004b2e <__swsetup_r+0x9a>
 8004b26:	4621      	mov	r1, r4
 8004b28:	4630      	mov	r0, r6
 8004b2a:	f000 fa07 	bl	8004f3c <__smakebuf_r>
 8004b2e:	89a0      	ldrh	r0, [r4, #12]
 8004b30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b34:	f010 0301 	ands.w	r3, r0, #1
 8004b38:	d00a      	beq.n	8004b50 <__swsetup_r+0xbc>
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60a3      	str	r3, [r4, #8]
 8004b3e:	6963      	ldr	r3, [r4, #20]
 8004b40:	425b      	negs	r3, r3
 8004b42:	61a3      	str	r3, [r4, #24]
 8004b44:	6923      	ldr	r3, [r4, #16]
 8004b46:	b943      	cbnz	r3, 8004b5a <__swsetup_r+0xc6>
 8004b48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004b4c:	d1ba      	bne.n	8004ac4 <__swsetup_r+0x30>
 8004b4e:	bd70      	pop	{r4, r5, r6, pc}
 8004b50:	0781      	lsls	r1, r0, #30
 8004b52:	bf58      	it	pl
 8004b54:	6963      	ldrpl	r3, [r4, #20]
 8004b56:	60a3      	str	r3, [r4, #8]
 8004b58:	e7f4      	b.n	8004b44 <__swsetup_r+0xb0>
 8004b5a:	2000      	movs	r0, #0
 8004b5c:	e7f7      	b.n	8004b4e <__swsetup_r+0xba>
 8004b5e:	bf00      	nop
 8004b60:	2000000c 	.word	0x2000000c
 8004b64:	08005584 	.word	0x08005584
 8004b68:	080055a4 	.word	0x080055a4
 8004b6c:	08005564 	.word	0x08005564

08004b70 <abort>:
 8004b70:	2006      	movs	r0, #6
 8004b72:	b508      	push	{r3, lr}
 8004b74:	f000 fa4a 	bl	800500c <raise>
 8004b78:	2001      	movs	r0, #1
 8004b7a:	f7fc fa42 	bl	8001002 <_exit>
	...

08004b80 <__sflush_r>:
 8004b80:	898a      	ldrh	r2, [r1, #12]
 8004b82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b86:	4605      	mov	r5, r0
 8004b88:	0710      	lsls	r0, r2, #28
 8004b8a:	460c      	mov	r4, r1
 8004b8c:	d458      	bmi.n	8004c40 <__sflush_r+0xc0>
 8004b8e:	684b      	ldr	r3, [r1, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	dc05      	bgt.n	8004ba0 <__sflush_r+0x20>
 8004b94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	dc02      	bgt.n	8004ba0 <__sflush_r+0x20>
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ba0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ba2:	2e00      	cmp	r6, #0
 8004ba4:	d0f9      	beq.n	8004b9a <__sflush_r+0x1a>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004bac:	682f      	ldr	r7, [r5, #0]
 8004bae:	602b      	str	r3, [r5, #0]
 8004bb0:	d032      	beq.n	8004c18 <__sflush_r+0x98>
 8004bb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004bb4:	89a3      	ldrh	r3, [r4, #12]
 8004bb6:	075a      	lsls	r2, r3, #29
 8004bb8:	d505      	bpl.n	8004bc6 <__sflush_r+0x46>
 8004bba:	6863      	ldr	r3, [r4, #4]
 8004bbc:	1ac0      	subs	r0, r0, r3
 8004bbe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004bc0:	b10b      	cbz	r3, 8004bc6 <__sflush_r+0x46>
 8004bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004bc4:	1ac0      	subs	r0, r0, r3
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004bcc:	4628      	mov	r0, r5
 8004bce:	6a21      	ldr	r1, [r4, #32]
 8004bd0:	47b0      	blx	r6
 8004bd2:	1c43      	adds	r3, r0, #1
 8004bd4:	89a3      	ldrh	r3, [r4, #12]
 8004bd6:	d106      	bne.n	8004be6 <__sflush_r+0x66>
 8004bd8:	6829      	ldr	r1, [r5, #0]
 8004bda:	291d      	cmp	r1, #29
 8004bdc:	d82c      	bhi.n	8004c38 <__sflush_r+0xb8>
 8004bde:	4a2a      	ldr	r2, [pc, #168]	; (8004c88 <__sflush_r+0x108>)
 8004be0:	40ca      	lsrs	r2, r1
 8004be2:	07d6      	lsls	r6, r2, #31
 8004be4:	d528      	bpl.n	8004c38 <__sflush_r+0xb8>
 8004be6:	2200      	movs	r2, #0
 8004be8:	6062      	str	r2, [r4, #4]
 8004bea:	6922      	ldr	r2, [r4, #16]
 8004bec:	04d9      	lsls	r1, r3, #19
 8004bee:	6022      	str	r2, [r4, #0]
 8004bf0:	d504      	bpl.n	8004bfc <__sflush_r+0x7c>
 8004bf2:	1c42      	adds	r2, r0, #1
 8004bf4:	d101      	bne.n	8004bfa <__sflush_r+0x7a>
 8004bf6:	682b      	ldr	r3, [r5, #0]
 8004bf8:	b903      	cbnz	r3, 8004bfc <__sflush_r+0x7c>
 8004bfa:	6560      	str	r0, [r4, #84]	; 0x54
 8004bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bfe:	602f      	str	r7, [r5, #0]
 8004c00:	2900      	cmp	r1, #0
 8004c02:	d0ca      	beq.n	8004b9a <__sflush_r+0x1a>
 8004c04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c08:	4299      	cmp	r1, r3
 8004c0a:	d002      	beq.n	8004c12 <__sflush_r+0x92>
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	f7ff fc85 	bl	800451c <_free_r>
 8004c12:	2000      	movs	r0, #0
 8004c14:	6360      	str	r0, [r4, #52]	; 0x34
 8004c16:	e7c1      	b.n	8004b9c <__sflush_r+0x1c>
 8004c18:	6a21      	ldr	r1, [r4, #32]
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b0      	blx	r6
 8004c20:	1c41      	adds	r1, r0, #1
 8004c22:	d1c7      	bne.n	8004bb4 <__sflush_r+0x34>
 8004c24:	682b      	ldr	r3, [r5, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d0c4      	beq.n	8004bb4 <__sflush_r+0x34>
 8004c2a:	2b1d      	cmp	r3, #29
 8004c2c:	d001      	beq.n	8004c32 <__sflush_r+0xb2>
 8004c2e:	2b16      	cmp	r3, #22
 8004c30:	d101      	bne.n	8004c36 <__sflush_r+0xb6>
 8004c32:	602f      	str	r7, [r5, #0]
 8004c34:	e7b1      	b.n	8004b9a <__sflush_r+0x1a>
 8004c36:	89a3      	ldrh	r3, [r4, #12]
 8004c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c3c:	81a3      	strh	r3, [r4, #12]
 8004c3e:	e7ad      	b.n	8004b9c <__sflush_r+0x1c>
 8004c40:	690f      	ldr	r7, [r1, #16]
 8004c42:	2f00      	cmp	r7, #0
 8004c44:	d0a9      	beq.n	8004b9a <__sflush_r+0x1a>
 8004c46:	0793      	lsls	r3, r2, #30
 8004c48:	bf18      	it	ne
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	680e      	ldr	r6, [r1, #0]
 8004c4e:	bf08      	it	eq
 8004c50:	694b      	ldreq	r3, [r1, #20]
 8004c52:	eba6 0807 	sub.w	r8, r6, r7
 8004c56:	600f      	str	r7, [r1, #0]
 8004c58:	608b      	str	r3, [r1, #8]
 8004c5a:	f1b8 0f00 	cmp.w	r8, #0
 8004c5e:	dd9c      	ble.n	8004b9a <__sflush_r+0x1a>
 8004c60:	4643      	mov	r3, r8
 8004c62:	463a      	mov	r2, r7
 8004c64:	4628      	mov	r0, r5
 8004c66:	6a21      	ldr	r1, [r4, #32]
 8004c68:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004c6a:	47b0      	blx	r6
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	dc06      	bgt.n	8004c7e <__sflush_r+0xfe>
 8004c70:	89a3      	ldrh	r3, [r4, #12]
 8004c72:	f04f 30ff 	mov.w	r0, #4294967295
 8004c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c7a:	81a3      	strh	r3, [r4, #12]
 8004c7c:	e78e      	b.n	8004b9c <__sflush_r+0x1c>
 8004c7e:	4407      	add	r7, r0
 8004c80:	eba8 0800 	sub.w	r8, r8, r0
 8004c84:	e7e9      	b.n	8004c5a <__sflush_r+0xda>
 8004c86:	bf00      	nop
 8004c88:	20400001 	.word	0x20400001

08004c8c <_fflush_r>:
 8004c8c:	b538      	push	{r3, r4, r5, lr}
 8004c8e:	690b      	ldr	r3, [r1, #16]
 8004c90:	4605      	mov	r5, r0
 8004c92:	460c      	mov	r4, r1
 8004c94:	b913      	cbnz	r3, 8004c9c <_fflush_r+0x10>
 8004c96:	2500      	movs	r5, #0
 8004c98:	4628      	mov	r0, r5
 8004c9a:	bd38      	pop	{r3, r4, r5, pc}
 8004c9c:	b118      	cbz	r0, 8004ca6 <_fflush_r+0x1a>
 8004c9e:	6983      	ldr	r3, [r0, #24]
 8004ca0:	b90b      	cbnz	r3, 8004ca6 <_fflush_r+0x1a>
 8004ca2:	f000 f887 	bl	8004db4 <__sinit>
 8004ca6:	4b14      	ldr	r3, [pc, #80]	; (8004cf8 <_fflush_r+0x6c>)
 8004ca8:	429c      	cmp	r4, r3
 8004caa:	d11b      	bne.n	8004ce4 <_fflush_r+0x58>
 8004cac:	686c      	ldr	r4, [r5, #4]
 8004cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0ef      	beq.n	8004c96 <_fflush_r+0xa>
 8004cb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004cb8:	07d0      	lsls	r0, r2, #31
 8004cba:	d404      	bmi.n	8004cc6 <_fflush_r+0x3a>
 8004cbc:	0599      	lsls	r1, r3, #22
 8004cbe:	d402      	bmi.n	8004cc6 <_fflush_r+0x3a>
 8004cc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cc2:	f000 f915 	bl	8004ef0 <__retarget_lock_acquire_recursive>
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	4621      	mov	r1, r4
 8004cca:	f7ff ff59 	bl	8004b80 <__sflush_r>
 8004cce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cd0:	4605      	mov	r5, r0
 8004cd2:	07da      	lsls	r2, r3, #31
 8004cd4:	d4e0      	bmi.n	8004c98 <_fflush_r+0xc>
 8004cd6:	89a3      	ldrh	r3, [r4, #12]
 8004cd8:	059b      	lsls	r3, r3, #22
 8004cda:	d4dd      	bmi.n	8004c98 <_fflush_r+0xc>
 8004cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cde:	f000 f908 	bl	8004ef2 <__retarget_lock_release_recursive>
 8004ce2:	e7d9      	b.n	8004c98 <_fflush_r+0xc>
 8004ce4:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <_fflush_r+0x70>)
 8004ce6:	429c      	cmp	r4, r3
 8004ce8:	d101      	bne.n	8004cee <_fflush_r+0x62>
 8004cea:	68ac      	ldr	r4, [r5, #8]
 8004cec:	e7df      	b.n	8004cae <_fflush_r+0x22>
 8004cee:	4b04      	ldr	r3, [pc, #16]	; (8004d00 <_fflush_r+0x74>)
 8004cf0:	429c      	cmp	r4, r3
 8004cf2:	bf08      	it	eq
 8004cf4:	68ec      	ldreq	r4, [r5, #12]
 8004cf6:	e7da      	b.n	8004cae <_fflush_r+0x22>
 8004cf8:	08005584 	.word	0x08005584
 8004cfc:	080055a4 	.word	0x080055a4
 8004d00:	08005564 	.word	0x08005564

08004d04 <std>:
 8004d04:	2300      	movs	r3, #0
 8004d06:	b510      	push	{r4, lr}
 8004d08:	4604      	mov	r4, r0
 8004d0a:	e9c0 3300 	strd	r3, r3, [r0]
 8004d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d12:	6083      	str	r3, [r0, #8]
 8004d14:	8181      	strh	r1, [r0, #12]
 8004d16:	6643      	str	r3, [r0, #100]	; 0x64
 8004d18:	81c2      	strh	r2, [r0, #14]
 8004d1a:	6183      	str	r3, [r0, #24]
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	2208      	movs	r2, #8
 8004d20:	305c      	adds	r0, #92	; 0x5c
 8004d22:	f7fd fd5f 	bl	80027e4 <memset>
 8004d26:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <std+0x38>)
 8004d28:	6224      	str	r4, [r4, #32]
 8004d2a:	6263      	str	r3, [r4, #36]	; 0x24
 8004d2c:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <std+0x3c>)
 8004d2e:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d30:	4b04      	ldr	r3, [pc, #16]	; (8004d44 <std+0x40>)
 8004d32:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d34:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <std+0x44>)
 8004d36:	6323      	str	r3, [r4, #48]	; 0x30
 8004d38:	bd10      	pop	{r4, pc}
 8004d3a:	bf00      	nop
 8004d3c:	08005045 	.word	0x08005045
 8004d40:	08005067 	.word	0x08005067
 8004d44:	0800509f 	.word	0x0800509f
 8004d48:	080050c3 	.word	0x080050c3

08004d4c <_cleanup_r>:
 8004d4c:	4901      	ldr	r1, [pc, #4]	; (8004d54 <_cleanup_r+0x8>)
 8004d4e:	f000 b8af 	b.w	8004eb0 <_fwalk_reent>
 8004d52:	bf00      	nop
 8004d54:	08004c8d 	.word	0x08004c8d

08004d58 <__sfmoreglue>:
 8004d58:	b570      	push	{r4, r5, r6, lr}
 8004d5a:	2568      	movs	r5, #104	; 0x68
 8004d5c:	1e4a      	subs	r2, r1, #1
 8004d5e:	4355      	muls	r5, r2
 8004d60:	460e      	mov	r6, r1
 8004d62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004d66:	f7ff fc25 	bl	80045b4 <_malloc_r>
 8004d6a:	4604      	mov	r4, r0
 8004d6c:	b140      	cbz	r0, 8004d80 <__sfmoreglue+0x28>
 8004d6e:	2100      	movs	r1, #0
 8004d70:	e9c0 1600 	strd	r1, r6, [r0]
 8004d74:	300c      	adds	r0, #12
 8004d76:	60a0      	str	r0, [r4, #8]
 8004d78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004d7c:	f7fd fd32 	bl	80027e4 <memset>
 8004d80:	4620      	mov	r0, r4
 8004d82:	bd70      	pop	{r4, r5, r6, pc}

08004d84 <__sfp_lock_acquire>:
 8004d84:	4801      	ldr	r0, [pc, #4]	; (8004d8c <__sfp_lock_acquire+0x8>)
 8004d86:	f000 b8b3 	b.w	8004ef0 <__retarget_lock_acquire_recursive>
 8004d8a:	bf00      	nop
 8004d8c:	20000264 	.word	0x20000264

08004d90 <__sfp_lock_release>:
 8004d90:	4801      	ldr	r0, [pc, #4]	; (8004d98 <__sfp_lock_release+0x8>)
 8004d92:	f000 b8ae 	b.w	8004ef2 <__retarget_lock_release_recursive>
 8004d96:	bf00      	nop
 8004d98:	20000264 	.word	0x20000264

08004d9c <__sinit_lock_acquire>:
 8004d9c:	4801      	ldr	r0, [pc, #4]	; (8004da4 <__sinit_lock_acquire+0x8>)
 8004d9e:	f000 b8a7 	b.w	8004ef0 <__retarget_lock_acquire_recursive>
 8004da2:	bf00      	nop
 8004da4:	2000025f 	.word	0x2000025f

08004da8 <__sinit_lock_release>:
 8004da8:	4801      	ldr	r0, [pc, #4]	; (8004db0 <__sinit_lock_release+0x8>)
 8004daa:	f000 b8a2 	b.w	8004ef2 <__retarget_lock_release_recursive>
 8004dae:	bf00      	nop
 8004db0:	2000025f 	.word	0x2000025f

08004db4 <__sinit>:
 8004db4:	b510      	push	{r4, lr}
 8004db6:	4604      	mov	r4, r0
 8004db8:	f7ff fff0 	bl	8004d9c <__sinit_lock_acquire>
 8004dbc:	69a3      	ldr	r3, [r4, #24]
 8004dbe:	b11b      	cbz	r3, 8004dc8 <__sinit+0x14>
 8004dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dc4:	f7ff bff0 	b.w	8004da8 <__sinit_lock_release>
 8004dc8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004dcc:	6523      	str	r3, [r4, #80]	; 0x50
 8004dce:	4b13      	ldr	r3, [pc, #76]	; (8004e1c <__sinit+0x68>)
 8004dd0:	4a13      	ldr	r2, [pc, #76]	; (8004e20 <__sinit+0x6c>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	62a2      	str	r2, [r4, #40]	; 0x28
 8004dd6:	42a3      	cmp	r3, r4
 8004dd8:	bf08      	it	eq
 8004dda:	2301      	moveq	r3, #1
 8004ddc:	4620      	mov	r0, r4
 8004dde:	bf08      	it	eq
 8004de0:	61a3      	streq	r3, [r4, #24]
 8004de2:	f000 f81f 	bl	8004e24 <__sfp>
 8004de6:	6060      	str	r0, [r4, #4]
 8004de8:	4620      	mov	r0, r4
 8004dea:	f000 f81b 	bl	8004e24 <__sfp>
 8004dee:	60a0      	str	r0, [r4, #8]
 8004df0:	4620      	mov	r0, r4
 8004df2:	f000 f817 	bl	8004e24 <__sfp>
 8004df6:	2200      	movs	r2, #0
 8004df8:	2104      	movs	r1, #4
 8004dfa:	60e0      	str	r0, [r4, #12]
 8004dfc:	6860      	ldr	r0, [r4, #4]
 8004dfe:	f7ff ff81 	bl	8004d04 <std>
 8004e02:	2201      	movs	r2, #1
 8004e04:	2109      	movs	r1, #9
 8004e06:	68a0      	ldr	r0, [r4, #8]
 8004e08:	f7ff ff7c 	bl	8004d04 <std>
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	2112      	movs	r1, #18
 8004e10:	68e0      	ldr	r0, [r4, #12]
 8004e12:	f7ff ff77 	bl	8004d04 <std>
 8004e16:	2301      	movs	r3, #1
 8004e18:	61a3      	str	r3, [r4, #24]
 8004e1a:	e7d1      	b.n	8004dc0 <__sinit+0xc>
 8004e1c:	080051e0 	.word	0x080051e0
 8004e20:	08004d4d 	.word	0x08004d4d

08004e24 <__sfp>:
 8004e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e26:	4607      	mov	r7, r0
 8004e28:	f7ff ffac 	bl	8004d84 <__sfp_lock_acquire>
 8004e2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ea8 <__sfp+0x84>)
 8004e2e:	681e      	ldr	r6, [r3, #0]
 8004e30:	69b3      	ldr	r3, [r6, #24]
 8004e32:	b913      	cbnz	r3, 8004e3a <__sfp+0x16>
 8004e34:	4630      	mov	r0, r6
 8004e36:	f7ff ffbd 	bl	8004db4 <__sinit>
 8004e3a:	3648      	adds	r6, #72	; 0x48
 8004e3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004e40:	3b01      	subs	r3, #1
 8004e42:	d503      	bpl.n	8004e4c <__sfp+0x28>
 8004e44:	6833      	ldr	r3, [r6, #0]
 8004e46:	b30b      	cbz	r3, 8004e8c <__sfp+0x68>
 8004e48:	6836      	ldr	r6, [r6, #0]
 8004e4a:	e7f7      	b.n	8004e3c <__sfp+0x18>
 8004e4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004e50:	b9d5      	cbnz	r5, 8004e88 <__sfp+0x64>
 8004e52:	4b16      	ldr	r3, [pc, #88]	; (8004eac <__sfp+0x88>)
 8004e54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004e58:	60e3      	str	r3, [r4, #12]
 8004e5a:	6665      	str	r5, [r4, #100]	; 0x64
 8004e5c:	f000 f847 	bl	8004eee <__retarget_lock_init_recursive>
 8004e60:	f7ff ff96 	bl	8004d90 <__sfp_lock_release>
 8004e64:	2208      	movs	r2, #8
 8004e66:	4629      	mov	r1, r5
 8004e68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004e6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004e70:	6025      	str	r5, [r4, #0]
 8004e72:	61a5      	str	r5, [r4, #24]
 8004e74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004e78:	f7fd fcb4 	bl	80027e4 <memset>
 8004e7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004e80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004e84:	4620      	mov	r0, r4
 8004e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e88:	3468      	adds	r4, #104	; 0x68
 8004e8a:	e7d9      	b.n	8004e40 <__sfp+0x1c>
 8004e8c:	2104      	movs	r1, #4
 8004e8e:	4638      	mov	r0, r7
 8004e90:	f7ff ff62 	bl	8004d58 <__sfmoreglue>
 8004e94:	4604      	mov	r4, r0
 8004e96:	6030      	str	r0, [r6, #0]
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d1d5      	bne.n	8004e48 <__sfp+0x24>
 8004e9c:	f7ff ff78 	bl	8004d90 <__sfp_lock_release>
 8004ea0:	230c      	movs	r3, #12
 8004ea2:	603b      	str	r3, [r7, #0]
 8004ea4:	e7ee      	b.n	8004e84 <__sfp+0x60>
 8004ea6:	bf00      	nop
 8004ea8:	080051e0 	.word	0x080051e0
 8004eac:	ffff0001 	.word	0xffff0001

08004eb0 <_fwalk_reent>:
 8004eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004eb4:	4606      	mov	r6, r0
 8004eb6:	4688      	mov	r8, r1
 8004eb8:	2700      	movs	r7, #0
 8004eba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004ebe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ec2:	f1b9 0901 	subs.w	r9, r9, #1
 8004ec6:	d505      	bpl.n	8004ed4 <_fwalk_reent+0x24>
 8004ec8:	6824      	ldr	r4, [r4, #0]
 8004eca:	2c00      	cmp	r4, #0
 8004ecc:	d1f7      	bne.n	8004ebe <_fwalk_reent+0xe>
 8004ece:	4638      	mov	r0, r7
 8004ed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ed4:	89ab      	ldrh	r3, [r5, #12]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d907      	bls.n	8004eea <_fwalk_reent+0x3a>
 8004eda:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ede:	3301      	adds	r3, #1
 8004ee0:	d003      	beq.n	8004eea <_fwalk_reent+0x3a>
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	47c0      	blx	r8
 8004ee8:	4307      	orrs	r7, r0
 8004eea:	3568      	adds	r5, #104	; 0x68
 8004eec:	e7e9      	b.n	8004ec2 <_fwalk_reent+0x12>

08004eee <__retarget_lock_init_recursive>:
 8004eee:	4770      	bx	lr

08004ef0 <__retarget_lock_acquire_recursive>:
 8004ef0:	4770      	bx	lr

08004ef2 <__retarget_lock_release_recursive>:
 8004ef2:	4770      	bx	lr

08004ef4 <__swhatbuf_r>:
 8004ef4:	b570      	push	{r4, r5, r6, lr}
 8004ef6:	460e      	mov	r6, r1
 8004ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004efc:	4614      	mov	r4, r2
 8004efe:	2900      	cmp	r1, #0
 8004f00:	461d      	mov	r5, r3
 8004f02:	b096      	sub	sp, #88	; 0x58
 8004f04:	da07      	bge.n	8004f16 <__swhatbuf_r+0x22>
 8004f06:	2300      	movs	r3, #0
 8004f08:	602b      	str	r3, [r5, #0]
 8004f0a:	89b3      	ldrh	r3, [r6, #12]
 8004f0c:	061a      	lsls	r2, r3, #24
 8004f0e:	d410      	bmi.n	8004f32 <__swhatbuf_r+0x3e>
 8004f10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f14:	e00e      	b.n	8004f34 <__swhatbuf_r+0x40>
 8004f16:	466a      	mov	r2, sp
 8004f18:	f000 f8fa 	bl	8005110 <_fstat_r>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	dbf2      	blt.n	8004f06 <__swhatbuf_r+0x12>
 8004f20:	9a01      	ldr	r2, [sp, #4]
 8004f22:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004f26:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004f2a:	425a      	negs	r2, r3
 8004f2c:	415a      	adcs	r2, r3
 8004f2e:	602a      	str	r2, [r5, #0]
 8004f30:	e7ee      	b.n	8004f10 <__swhatbuf_r+0x1c>
 8004f32:	2340      	movs	r3, #64	; 0x40
 8004f34:	2000      	movs	r0, #0
 8004f36:	6023      	str	r3, [r4, #0]
 8004f38:	b016      	add	sp, #88	; 0x58
 8004f3a:	bd70      	pop	{r4, r5, r6, pc}

08004f3c <__smakebuf_r>:
 8004f3c:	898b      	ldrh	r3, [r1, #12]
 8004f3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f40:	079d      	lsls	r5, r3, #30
 8004f42:	4606      	mov	r6, r0
 8004f44:	460c      	mov	r4, r1
 8004f46:	d507      	bpl.n	8004f58 <__smakebuf_r+0x1c>
 8004f48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f4c:	6023      	str	r3, [r4, #0]
 8004f4e:	6123      	str	r3, [r4, #16]
 8004f50:	2301      	movs	r3, #1
 8004f52:	6163      	str	r3, [r4, #20]
 8004f54:	b002      	add	sp, #8
 8004f56:	bd70      	pop	{r4, r5, r6, pc}
 8004f58:	466a      	mov	r2, sp
 8004f5a:	ab01      	add	r3, sp, #4
 8004f5c:	f7ff ffca 	bl	8004ef4 <__swhatbuf_r>
 8004f60:	9900      	ldr	r1, [sp, #0]
 8004f62:	4605      	mov	r5, r0
 8004f64:	4630      	mov	r0, r6
 8004f66:	f7ff fb25 	bl	80045b4 <_malloc_r>
 8004f6a:	b948      	cbnz	r0, 8004f80 <__smakebuf_r+0x44>
 8004f6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f70:	059a      	lsls	r2, r3, #22
 8004f72:	d4ef      	bmi.n	8004f54 <__smakebuf_r+0x18>
 8004f74:	f023 0303 	bic.w	r3, r3, #3
 8004f78:	f043 0302 	orr.w	r3, r3, #2
 8004f7c:	81a3      	strh	r3, [r4, #12]
 8004f7e:	e7e3      	b.n	8004f48 <__smakebuf_r+0xc>
 8004f80:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <__smakebuf_r+0x7c>)
 8004f82:	62b3      	str	r3, [r6, #40]	; 0x28
 8004f84:	89a3      	ldrh	r3, [r4, #12]
 8004f86:	6020      	str	r0, [r4, #0]
 8004f88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f8c:	81a3      	strh	r3, [r4, #12]
 8004f8e:	9b00      	ldr	r3, [sp, #0]
 8004f90:	6120      	str	r0, [r4, #16]
 8004f92:	6163      	str	r3, [r4, #20]
 8004f94:	9b01      	ldr	r3, [sp, #4]
 8004f96:	b15b      	cbz	r3, 8004fb0 <__smakebuf_r+0x74>
 8004f98:	4630      	mov	r0, r6
 8004f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f9e:	f000 f8c9 	bl	8005134 <_isatty_r>
 8004fa2:	b128      	cbz	r0, 8004fb0 <__smakebuf_r+0x74>
 8004fa4:	89a3      	ldrh	r3, [r4, #12]
 8004fa6:	f023 0303 	bic.w	r3, r3, #3
 8004faa:	f043 0301 	orr.w	r3, r3, #1
 8004fae:	81a3      	strh	r3, [r4, #12]
 8004fb0:	89a0      	ldrh	r0, [r4, #12]
 8004fb2:	4305      	orrs	r5, r0
 8004fb4:	81a5      	strh	r5, [r4, #12]
 8004fb6:	e7cd      	b.n	8004f54 <__smakebuf_r+0x18>
 8004fb8:	08004d4d 	.word	0x08004d4d

08004fbc <_raise_r>:
 8004fbc:	291f      	cmp	r1, #31
 8004fbe:	b538      	push	{r3, r4, r5, lr}
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	460d      	mov	r5, r1
 8004fc4:	d904      	bls.n	8004fd0 <_raise_r+0x14>
 8004fc6:	2316      	movs	r3, #22
 8004fc8:	6003      	str	r3, [r0, #0]
 8004fca:	f04f 30ff 	mov.w	r0, #4294967295
 8004fce:	bd38      	pop	{r3, r4, r5, pc}
 8004fd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004fd2:	b112      	cbz	r2, 8004fda <_raise_r+0x1e>
 8004fd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004fd8:	b94b      	cbnz	r3, 8004fee <_raise_r+0x32>
 8004fda:	4620      	mov	r0, r4
 8004fdc:	f000 f830 	bl	8005040 <_getpid_r>
 8004fe0:	462a      	mov	r2, r5
 8004fe2:	4601      	mov	r1, r0
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fea:	f000 b817 	b.w	800501c <_kill_r>
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d00a      	beq.n	8005008 <_raise_r+0x4c>
 8004ff2:	1c59      	adds	r1, r3, #1
 8004ff4:	d103      	bne.n	8004ffe <_raise_r+0x42>
 8004ff6:	2316      	movs	r3, #22
 8004ff8:	6003      	str	r3, [r0, #0]
 8004ffa:	2001      	movs	r0, #1
 8004ffc:	e7e7      	b.n	8004fce <_raise_r+0x12>
 8004ffe:	2400      	movs	r4, #0
 8005000:	4628      	mov	r0, r5
 8005002:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005006:	4798      	blx	r3
 8005008:	2000      	movs	r0, #0
 800500a:	e7e0      	b.n	8004fce <_raise_r+0x12>

0800500c <raise>:
 800500c:	4b02      	ldr	r3, [pc, #8]	; (8005018 <raise+0xc>)
 800500e:	4601      	mov	r1, r0
 8005010:	6818      	ldr	r0, [r3, #0]
 8005012:	f7ff bfd3 	b.w	8004fbc <_raise_r>
 8005016:	bf00      	nop
 8005018:	2000000c 	.word	0x2000000c

0800501c <_kill_r>:
 800501c:	b538      	push	{r3, r4, r5, lr}
 800501e:	2300      	movs	r3, #0
 8005020:	4d06      	ldr	r5, [pc, #24]	; (800503c <_kill_r+0x20>)
 8005022:	4604      	mov	r4, r0
 8005024:	4608      	mov	r0, r1
 8005026:	4611      	mov	r1, r2
 8005028:	602b      	str	r3, [r5, #0]
 800502a:	f7fb ffda 	bl	8000fe2 <_kill>
 800502e:	1c43      	adds	r3, r0, #1
 8005030:	d102      	bne.n	8005038 <_kill_r+0x1c>
 8005032:	682b      	ldr	r3, [r5, #0]
 8005034:	b103      	cbz	r3, 8005038 <_kill_r+0x1c>
 8005036:	6023      	str	r3, [r4, #0]
 8005038:	bd38      	pop	{r3, r4, r5, pc}
 800503a:	bf00      	nop
 800503c:	20000258 	.word	0x20000258

08005040 <_getpid_r>:
 8005040:	f7fb bfc8 	b.w	8000fd4 <_getpid>

08005044 <__sread>:
 8005044:	b510      	push	{r4, lr}
 8005046:	460c      	mov	r4, r1
 8005048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800504c:	f000 f894 	bl	8005178 <_read_r>
 8005050:	2800      	cmp	r0, #0
 8005052:	bfab      	itete	ge
 8005054:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005056:	89a3      	ldrhlt	r3, [r4, #12]
 8005058:	181b      	addge	r3, r3, r0
 800505a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800505e:	bfac      	ite	ge
 8005060:	6563      	strge	r3, [r4, #84]	; 0x54
 8005062:	81a3      	strhlt	r3, [r4, #12]
 8005064:	bd10      	pop	{r4, pc}

08005066 <__swrite>:
 8005066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800506a:	461f      	mov	r7, r3
 800506c:	898b      	ldrh	r3, [r1, #12]
 800506e:	4605      	mov	r5, r0
 8005070:	05db      	lsls	r3, r3, #23
 8005072:	460c      	mov	r4, r1
 8005074:	4616      	mov	r6, r2
 8005076:	d505      	bpl.n	8005084 <__swrite+0x1e>
 8005078:	2302      	movs	r3, #2
 800507a:	2200      	movs	r2, #0
 800507c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005080:	f000 f868 	bl	8005154 <_lseek_r>
 8005084:	89a3      	ldrh	r3, [r4, #12]
 8005086:	4632      	mov	r2, r6
 8005088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800508c:	81a3      	strh	r3, [r4, #12]
 800508e:	4628      	mov	r0, r5
 8005090:	463b      	mov	r3, r7
 8005092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800509a:	f000 b817 	b.w	80050cc <_write_r>

0800509e <__sseek>:
 800509e:	b510      	push	{r4, lr}
 80050a0:	460c      	mov	r4, r1
 80050a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050a6:	f000 f855 	bl	8005154 <_lseek_r>
 80050aa:	1c43      	adds	r3, r0, #1
 80050ac:	89a3      	ldrh	r3, [r4, #12]
 80050ae:	bf15      	itete	ne
 80050b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80050b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80050b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80050ba:	81a3      	strheq	r3, [r4, #12]
 80050bc:	bf18      	it	ne
 80050be:	81a3      	strhne	r3, [r4, #12]
 80050c0:	bd10      	pop	{r4, pc}

080050c2 <__sclose>:
 80050c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050c6:	f000 b813 	b.w	80050f0 <_close_r>
	...

080050cc <_write_r>:
 80050cc:	b538      	push	{r3, r4, r5, lr}
 80050ce:	4604      	mov	r4, r0
 80050d0:	4608      	mov	r0, r1
 80050d2:	4611      	mov	r1, r2
 80050d4:	2200      	movs	r2, #0
 80050d6:	4d05      	ldr	r5, [pc, #20]	; (80050ec <_write_r+0x20>)
 80050d8:	602a      	str	r2, [r5, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	f7fb ffb8 	bl	8001050 <_write>
 80050e0:	1c43      	adds	r3, r0, #1
 80050e2:	d102      	bne.n	80050ea <_write_r+0x1e>
 80050e4:	682b      	ldr	r3, [r5, #0]
 80050e6:	b103      	cbz	r3, 80050ea <_write_r+0x1e>
 80050e8:	6023      	str	r3, [r4, #0]
 80050ea:	bd38      	pop	{r3, r4, r5, pc}
 80050ec:	20000258 	.word	0x20000258

080050f0 <_close_r>:
 80050f0:	b538      	push	{r3, r4, r5, lr}
 80050f2:	2300      	movs	r3, #0
 80050f4:	4d05      	ldr	r5, [pc, #20]	; (800510c <_close_r+0x1c>)
 80050f6:	4604      	mov	r4, r0
 80050f8:	4608      	mov	r0, r1
 80050fa:	602b      	str	r3, [r5, #0]
 80050fc:	f7fb ffc4 	bl	8001088 <_close>
 8005100:	1c43      	adds	r3, r0, #1
 8005102:	d102      	bne.n	800510a <_close_r+0x1a>
 8005104:	682b      	ldr	r3, [r5, #0]
 8005106:	b103      	cbz	r3, 800510a <_close_r+0x1a>
 8005108:	6023      	str	r3, [r4, #0]
 800510a:	bd38      	pop	{r3, r4, r5, pc}
 800510c:	20000258 	.word	0x20000258

08005110 <_fstat_r>:
 8005110:	b538      	push	{r3, r4, r5, lr}
 8005112:	2300      	movs	r3, #0
 8005114:	4d06      	ldr	r5, [pc, #24]	; (8005130 <_fstat_r+0x20>)
 8005116:	4604      	mov	r4, r0
 8005118:	4608      	mov	r0, r1
 800511a:	4611      	mov	r1, r2
 800511c:	602b      	str	r3, [r5, #0]
 800511e:	f7fb ffbe 	bl	800109e <_fstat>
 8005122:	1c43      	adds	r3, r0, #1
 8005124:	d102      	bne.n	800512c <_fstat_r+0x1c>
 8005126:	682b      	ldr	r3, [r5, #0]
 8005128:	b103      	cbz	r3, 800512c <_fstat_r+0x1c>
 800512a:	6023      	str	r3, [r4, #0]
 800512c:	bd38      	pop	{r3, r4, r5, pc}
 800512e:	bf00      	nop
 8005130:	20000258 	.word	0x20000258

08005134 <_isatty_r>:
 8005134:	b538      	push	{r3, r4, r5, lr}
 8005136:	2300      	movs	r3, #0
 8005138:	4d05      	ldr	r5, [pc, #20]	; (8005150 <_isatty_r+0x1c>)
 800513a:	4604      	mov	r4, r0
 800513c:	4608      	mov	r0, r1
 800513e:	602b      	str	r3, [r5, #0]
 8005140:	f7fb ffbc 	bl	80010bc <_isatty>
 8005144:	1c43      	adds	r3, r0, #1
 8005146:	d102      	bne.n	800514e <_isatty_r+0x1a>
 8005148:	682b      	ldr	r3, [r5, #0]
 800514a:	b103      	cbz	r3, 800514e <_isatty_r+0x1a>
 800514c:	6023      	str	r3, [r4, #0]
 800514e:	bd38      	pop	{r3, r4, r5, pc}
 8005150:	20000258 	.word	0x20000258

08005154 <_lseek_r>:
 8005154:	b538      	push	{r3, r4, r5, lr}
 8005156:	4604      	mov	r4, r0
 8005158:	4608      	mov	r0, r1
 800515a:	4611      	mov	r1, r2
 800515c:	2200      	movs	r2, #0
 800515e:	4d05      	ldr	r5, [pc, #20]	; (8005174 <_lseek_r+0x20>)
 8005160:	602a      	str	r2, [r5, #0]
 8005162:	461a      	mov	r2, r3
 8005164:	f7fb ffb4 	bl	80010d0 <_lseek>
 8005168:	1c43      	adds	r3, r0, #1
 800516a:	d102      	bne.n	8005172 <_lseek_r+0x1e>
 800516c:	682b      	ldr	r3, [r5, #0]
 800516e:	b103      	cbz	r3, 8005172 <_lseek_r+0x1e>
 8005170:	6023      	str	r3, [r4, #0]
 8005172:	bd38      	pop	{r3, r4, r5, pc}
 8005174:	20000258 	.word	0x20000258

08005178 <_read_r>:
 8005178:	b538      	push	{r3, r4, r5, lr}
 800517a:	4604      	mov	r4, r0
 800517c:	4608      	mov	r0, r1
 800517e:	4611      	mov	r1, r2
 8005180:	2200      	movs	r2, #0
 8005182:	4d05      	ldr	r5, [pc, #20]	; (8005198 <_read_r+0x20>)
 8005184:	602a      	str	r2, [r5, #0]
 8005186:	461a      	mov	r2, r3
 8005188:	f7fb ff45 	bl	8001016 <_read>
 800518c:	1c43      	adds	r3, r0, #1
 800518e:	d102      	bne.n	8005196 <_read_r+0x1e>
 8005190:	682b      	ldr	r3, [r5, #0]
 8005192:	b103      	cbz	r3, 8005196 <_read_r+0x1e>
 8005194:	6023      	str	r3, [r4, #0]
 8005196:	bd38      	pop	{r3, r4, r5, pc}
 8005198:	20000258 	.word	0x20000258

0800519c <_init>:
 800519c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800519e:	bf00      	nop
 80051a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051a2:	bc08      	pop	{r3}
 80051a4:	469e      	mov	lr, r3
 80051a6:	4770      	bx	lr

080051a8 <_fini>:
 80051a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051aa:	bf00      	nop
 80051ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ae:	bc08      	pop	{r3}
 80051b0:	469e      	mov	lr, r3
 80051b2:	4770      	bx	lr
