Analysis & Synthesis report for CPUt4
Mon May 28 18:25:04 2018
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component
 15. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc|lpm_decode:LPM_DECODE_component
 16. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1|lpm_decode:LPM_DECODE_component
 17. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|BMA:inst21|lpm_constant:LPM_CONSTANT_component
 18. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|BPA:inst23|lpm_constant:LPM_CONSTANT_component
 19. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25|lpm_constant:LPM_CONSTANT_component
 20. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|B:inst28|lpm_constant:LPM_CONSTANT_component
 21. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|AANDB:inst29|lpm_constant:LPM_CONSTANT_component
 22. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|AORB:inst31|lpm_constant:LPM_CONSTANT_component
 23. Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|AN:inst54|lpm_constant:LPM_CONSTANT_component
 24. Parameter Settings for User Entity Instance: DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component
 25. Parameter Settings for User Entity Instance: DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component
 26. Parameter Settings for User Entity Instance: DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component
 27. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|decoder4to16:DSSD|lpm_decode:LPM_DECODE_component
 28. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|decoder4to16:inst1|lpm_decode:LPM_DECODE_component
 29. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IINC:inst79|lpm_constant:LPM_CONSTANT_component
 30. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ILOAD:inst80|lpm_constant:LPM_CONSTANT_component
 31. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|DUP:inst83|lpm_constant:LPM_CONSTANT_component
 32. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|LAND:inst84|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91|lpm_constant:LPM_CONSTANT_component
 34. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IOR:inst87|lpm_constant:LPM_CONSTANT_component
 35. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|retn:inst2|lpm_constant:LPM_CONSTANT_component
 36. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|LDC_W:inst88|lpm_constant:LPM_CONSTANT_component
 37. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ISTORE:inst81|lpm_constant:LPM_CONSTANT_component
 38. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ISUB:inst82|lpm_constant:LPM_CONSTANT_component
 39. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|pushbyte:inst33|lpm_constant:LPM_CONSTANT_component
 40. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|GOTO:inst35|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component
 42. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IFEQ:inst38|lpm_constant:LPM_CONSTANT_component
 43. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IFLT:inst77|lpm_constant:LPM_CONSTANT_component
 44. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78|lpm_constant:LPM_CONSTANT_component
 45. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|WIDE:inst86|lpm_constant:LPM_CONSTANT_component
 46. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|POP:inst89|lpm_constant:LPM_CONSTANT_component
 47. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|SWAP:inst85|lpm_constant:LPM_CONSTANT_component
 48. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|LDASP:inst90|lpm_constant:LPM_CONSTANT_component
 49. Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|NOP:inst|lpm_constant:LPM_CONSTANT_component
 50. Parameter Settings for User Entity Instance: DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component
 51. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 52. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 53. Parameter Settings for User Entity Instance: DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component
 54. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TMP|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 55. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 56. Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 57. Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 58. Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP0|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 59. Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP0|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 60. Parameter Settings for User Entity Instance: DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component
 61. Parameter Settings for User Entity Instance: DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component
 62. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 63. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 64. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 65. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 66. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|mux2_1_32bit:inst6|LPM_MUX:LPM_MUX_component
 67. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component
 68. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 69. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 70. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 71. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 72. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component
 73. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component
 74. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 75. Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 76. Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 77. Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 78. Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|mux2_4_32bit:inst6|LPM_MUX:LPM_MUX_component
 79. Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component
 80. Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|REG_32bit:inst|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 81. Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|REG_32bit:inst|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 82. Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|mux2_1_32bit:MNB|LPM_MUX:LPM_MUX_component
 83. Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|Adder32bit:inst1|lpm_add_sub:LPM_ADD_SUB_component
 84. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:AC|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
 85. Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
 86. Parameter Settings for User Entity Instance: DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component
 87. Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 88. Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 89. Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 90. Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 91. Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|ZERO:inst2|lpm_constant:LPM_CONSTANT_component
 92. Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:IR|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
 93. Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:IR|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
 94. In-System Memory Content Editor Settings
 95. Post-Synthesis Netlist Statistics for Top Partition
 96. Elapsed Time Per Partition
 97. Analysis & Synthesis Messages
 98. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 28 18:25:04 2018       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; CPUt4                                       ;
; Top-level Entity Name              ; TOT                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 10,279                                      ;
;     Total combinational functions  ; 10,147                                      ;
;     Dedicated logic registers      ; 1,561                                       ;
; Total registers                    ; 1561                                        ;
; Total pins                         ; 430                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; TOT                ; CPUt4              ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Iteration limit for constant Verilog loops                                 ; 8000               ; 5000               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; MUX2_4_7BIT.vhd                                                    ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_7BIT.vhd                                                    ;             ;
; MUX2_4_1bit.vhd                                                    ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_1bit.vhd                                                    ;             ;
; INCRIMENTOR.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/INCRIMENTOR.bdf                                                    ;             ;
; rom.v                                                              ; yes             ; User Verilog HDL File                        ; F:/university/memari/CA_Assignment4_95108008/t4memari/rom.v                                                              ;             ;
; adder_sub.vhd                                                      ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/adder_sub.vhd                                                      ;             ;
; Adder32bit.vhd                                                     ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/Adder32bit.vhd                                                     ;             ;
; inputlogic.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/inputlogic.bdf                                                     ;             ;
; mux2_4_32bit.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_32bit.vhd                                                   ;             ;
; mux2_4_16bit.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_16bit.vhd                                                   ;             ;
; mux2_3_8bit.vhd                                                    ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_8bit.vhd                                                    ;             ;
; mux2_1_32bit.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_1_32bit.vhd                                                   ;             ;
; mux2to4_32bit.vhd                                                  ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux2to4_32bit.vhd                                                  ;             ;
; mux1_2_8bit.vhd                                                    ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_8bit.vhd                                                    ;             ;
; mux1_2_32bit.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_32bit.vhd                                                   ;             ;
; MUX1_2_16bit.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_16bit.vhd                                                   ;             ;
; decoder4to16.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/decoder4to16.vhd                                                   ;             ;
; SP_REG_32bit.bdf                                                   ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/SP_REG_32bit.bdf                                                   ;             ;
; REG_8bit.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/REG_8bit.bdf                                                       ;             ;
; REG_32bit.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/REG_32bit.bdf                                                      ;             ;
; REG_16bit.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/REG_16bit.bdf                                                      ;             ;
; PC.bdf                                                             ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/PC.bdf                                                             ;             ;
; Encoder8to3.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/Encoder8to3.bdf                                                    ;             ;
; Encoder4to2.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/Encoder4to2.bdf                                                    ;             ;
; DFF_OK.bdf                                                         ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/DFF_OK.bdf                                                         ;             ;
; DFFwithSET.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/DFFwithSET.bdf                                                     ;             ;
; DFFwithCLR.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/DFFwithCLR.bdf                                                     ;             ;
; DesignCPU.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/DesignCPU.bdf                                                      ;             ;
; DataPath.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/DataPath.bdf                                                       ;             ;
; mux3to8_32bit.vhd                                                  ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux3to8_32bit.vhd                                                  ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v                                                              ;             ;
; dec4to16.vhd                                                       ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/dec4to16.vhd                                                       ;             ;
; GenSignals.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/GenSignals.bdf                                                     ;             ;
; NOP.vhd                                                            ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/NOP.vhd                                                            ;             ;
; TriBus_7bit.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/TriBus_7bit.bdf                                                    ;             ;
; pushbyte.vhd                                                       ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/pushbyte.vhd                                                       ;             ;
; lADD.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/lADD.vhd                                                           ;             ;
; GOTO.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/GOTO.vhd                                                           ;             ;
; IFEQ.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/IFEQ.vhd                                                           ;             ;
; IF_ICM.vhd                                                         ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/IF_ICM.vhd                                                         ;             ;
; IINC.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/IINC.vhd                                                           ;             ;
; ILOAD.vhd                                                          ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/ILOAD.vhd                                                          ;             ;
; ISTORE.vhd                                                         ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/ISTORE.vhd                                                         ;             ;
; ISUB.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/ISUB.vhd                                                           ;             ;
; DUP.vhd                                                            ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/DUP.vhd                                                            ;             ;
; LAND.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/LAND.vhd                                                           ;             ;
; SWAP.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/SWAP.vhd                                                           ;             ;
; WIDE.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/WIDE.vhd                                                           ;             ;
; IOR.vhd                                                            ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/IOR.vhd                                                            ;             ;
; LDC_W.vhd                                                          ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/LDC_W.vhd                                                          ;             ;
; POP.vhd                                                            ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/POP.vhd                                                            ;             ;
; LDASP.vhd                                                          ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/LDASP.vhd                                                          ;             ;
; ENVOKE.vhd                                                         ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/ENVOKE.vhd                                                         ;             ;
; retn.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/retn.vhd                                                           ;             ;
; Mapper.bdf                                                         ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/Mapper.bdf                                                         ;             ;
; MUX1_2_14BIT.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_14BIT.vhd                                                   ;             ;
; MUX2_4_14BIT.vhd                                                   ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_14BIT.vhd                                                   ;             ;
; REG_14BIT.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/REG_14BIT.bdf                                                      ;             ;
; LV.bdf                                                             ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/LV.bdf                                                             ;             ;
; ZERO.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO.vhd                                                           ;             ;
; triBus_6bit.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/triBus_6bit.bdf                                                    ;             ;
; BMA.vhd                                                            ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/BMA.vhd                                                            ;             ;
; BPA.vhd                                                            ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/BPA.vhd                                                            ;             ;
; SHIFT4L.vhd                                                        ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/SHIFT4L.vhd                                                        ;             ;
; B.vhd                                                              ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/B.vhd                                                              ;             ;
; AANDB.vhd                                                          ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/AANDB.vhd                                                          ;             ;
; AORB.vhd                                                           ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/AORB.vhd                                                           ;             ;
; TOT.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/TOT.bdf                                                            ;             ;
; CPP.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/CPP.bdf                                                            ;             ;
; CAD.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/CAD.bdf                                                            ;             ;
; memory.v                                                           ; yes             ; User Verilog HDL File                        ; F:/university/memari/CA_Assignment4_95108008/t4memari/memory.v                                                           ;             ;
; AN.vhd                                                             ; yes             ; User Wizard-Generated File                   ; F:/university/memari/CA_Assignment4_95108008/t4memari/AN.vhd                                                             ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                       ;             ;
; db/decode_ogf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf                                                  ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf                                                     ;             ;
; reg_7bit.bdf                                                       ; yes             ; Auto-Found Block Diagram/Schematic File      ; F:/university/memari/CA_Assignment4_95108008/t4memari/reg_7bit.bdf                                                       ;             ;
; mux1_2_7bit.vhd                                                    ; yes             ; Auto-Found Wizard-Generated File             ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_7bit.vhd                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; db/mux_ibe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_ibe.tdf                                                     ;             ;
; mux2_3_7bit.vhd                                                    ; yes             ; Auto-Found Wizard-Generated File             ; F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_7bit.vhd                                                    ;             ;
; db/mux_kbe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_kbe.tdf                                                     ;             ;
; db/mux_mbe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_mbe.tdf                                                     ;             ;
; db/lpm_constant_og8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/lpm_constant_og8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; iflt.vhd                                                           ; yes             ; Auto-Found Wizard-Generated File             ; F:/university/memari/CA_Assignment4_95108008/t4memari/iflt.vhd                                                           ;             ;
; db/mux_fbe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_fbe.tdf                                                     ;             ;
; db/mux_0de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_0de.tdf                                                     ;             ;
; db/mux_2de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_2de.tdf                                                     ;             ;
; db/mux_8de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_8de.tdf                                                     ;             ;
; db/mux_jbe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_jbe.tdf                                                     ;             ;
; db/mux_lbe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_lbe.tdf                                                     ;             ;
; db/mux_3de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_3de.tdf                                                     ;             ;
; db/mux_4de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_4de.tdf                                                     ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                                                          ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc                                                         ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                              ;             ;
; db/add_sub_5uh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/add_sub_5uh.tdf                                                 ;             ;
; db/mux_1de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_1de.tdf                                                     ;             ;
; db/mux_6de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_6de.tdf                                                     ;             ;
; db/add_sub_ovg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/add_sub_ovg.tdf                                                 ;             ;
; db/mux_5de.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_5de.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld5b00757e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 430              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; CLK~input        ;
; Maximum fan-out          ; 1462             ;
; Total fan-out            ; 43229            ;
; Average fan-out          ; 3.44             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TOT                                                                                                                                    ; 10147 (2)         ; 1561 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 430  ; 0            ; |TOT                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |DataPath:inst3|                                                                                                                     ; 1494 (5)          ; 342 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |ALU:inst11|                                                                                                                      ; 688 (688)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|ALU:inst11                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |CPP:KJNVS|                                                                                                                       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |REG_8bit:HHB|                                                                                                                 ; 8 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB                                                                                                                                                                                                                                                                                                      ; work         ;
;             |mux2_3_8bit:inst1|                                                                                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1                                                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_mux:LPM_MUX_component|                                                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_lbe:auto_generated|                                                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component|mux_lbe:auto_generated                                                                                                                                                                                                                                   ; work         ;
;          |REG_8bit:inst1|                                                                                                               ; 8 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1                                                                                                                                                                                                                                                                                                    ; work         ;
;             |mux2_3_8bit:inst1|                                                                                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1                                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_mux:LPM_MUX_component|                                                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                        ; work         ;
;                   |mux_lbe:auto_generated|                                                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component|mux_lbe:auto_generated                                                                                                                                                                                                                                 ; work         ;
;       |LV:SDDV|                                                                                                                         ; 90 (0)            ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |Adder32bit:inst5|                                                                                                             ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|Adder32bit:inst5                                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component|                                                                                         ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_5uh:auto_generated|                                                                                             ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated                                                                                                                                                                                                                                       ; work         ;
;          |REG_14BIT:GHJ|                                                                                                                ; 14 (0)            ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ                                                                                                                                                                                                                                                                                                       ; work         ;
;             |MUX2_4_14BIT:inst1|                                                                                                        ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1                                                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_mux:LPM_MUX_component|                                                                                              ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_6de:auto_generated|                                                                                              ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|lpm_mux:LPM_MUX_component|mux_6de:auto_generated                                                                                                                                                                                                                                   ; work         ;
;          |REG_32bit:inst2|                                                                                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2                                                                                                                                                                                                                                                                                                     ; work         ;
;          |REG_8bit:HHB|                                                                                                                 ; 8 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB                                                                                                                                                                                                                                                                                                        ; work         ;
;             |mux2_3_8bit:inst1|                                                                                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1                                                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_mux:LPM_MUX_component|                                                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mux_lbe:auto_generated|                                                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component|mux_lbe:auto_generated                                                                                                                                                                                                                                     ; work         ;
;          |REG_8bit:inst1|                                                                                                               ; 8 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1                                                                                                                                                                                                                                                                                                      ; work         ;
;             |mux2_3_8bit:inst1|                                                                                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1                                                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_mux:LPM_MUX_component|                                                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_lbe:auto_generated|                                                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component|mux_lbe:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |PC:PC|                                                                                                                           ; 107 (0)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|PC:PC                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |Adder32bit:inst1|                                                                                                             ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|PC:PC|Adder32bit:inst1                                                                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component|                                                                                         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|PC:PC|Adder32bit:inst1|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_5uh:auto_generated|                                                                                             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|PC:PC|Adder32bit:inst1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |REG_32bit:inst|                                                                                                               ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|PC:PC|REG_32bit:inst                                                                                                                                                                                                                                                                                                        ; work         ;
;       |REG_16bit:OP32|                                                                                                                  ; 36 (36)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_16bit:OP32                                                                                                                                                                                                                                                                                                              ; work         ;
;       |REG_32bit:AC|                                                                                                                    ; 85 (22)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:AC                                                                                                                                                                                                                                                                                                                ; work         ;
;          |mux2_4_32bit:inst9|                                                                                                           ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9                                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_mux:LPM_MUX_component|                                                                                                 ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                   ; work         ;
;                |mux_2de:auto_generated|                                                                                                 ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated                                                                                                                                                                                                                                            ; work         ;
;       |REG_32bit:DR|                                                                                                                    ; 85 (22)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:DR                                                                                                                                                                                                                                                                                                                ; work         ;
;          |mux2_4_32bit:inst9|                                                                                                           ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9                                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_mux:LPM_MUX_component|                                                                                                 ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                   ; work         ;
;                |mux_2de:auto_generated|                                                                                                 ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated                                                                                                                                                                                                                                            ; work         ;
;       |REG_32bit:TMP|                                                                                                                   ; 85 (21)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:TMP                                                                                                                                                                                                                                                                                                               ; work         ;
;          |mux2_4_32bit:inst9|                                                                                                           ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9                                                                                                                                                                                                                                                                                            ; work         ;
;             |lpm_mux:LPM_MUX_component|                                                                                                 ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                  ; work         ;
;                |mux_2de:auto_generated|                                                                                                 ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |REG_32bit:TP1|                                                                                                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:TP1                                                                                                                                                                                                                                                                                                               ; work         ;
;       |REG_32bit:TP2|                                                                                                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_32bit:TP2                                                                                                                                                                                                                                                                                                               ; work         ;
;       |REG_8bit:IR|                                                                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_8bit:IR                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |REG_8bit:OP0|                                                                                                                    ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_8bit:OP0                                                                                                                                                                                                                                                                                                                ; work         ;
;       |REG_8bit:OP1|                                                                                                                    ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|REG_8bit:OP1                                                                                                                                                                                                                                                                                                                ; work         ;
;       |SP_REG_32bit:SP|                                                                                                                 ; 35 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|SP_REG_32bit:SP                                                                                                                                                                                                                                                                                                             ; work         ;
;          |REG_32bit:inst1|                                                                                                              ; 35 (34)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1                                                                                                                                                                                                                                                                                             ; work         ;
;             |mux2_4_32bit:inst9|                                                                                                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9                                                                                                                                                                                                                                                                          ; work         ;
;                |lpm_mux:LPM_MUX_component|                                                                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                ; work         ;
;                   |mux_2de:auto_generated|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated                                                                                                                                                                                                                         ; work         ;
;       |mux2to4_32bit:JKN|                                                                                                               ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|mux2to4_32bit:JKN                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|mux2to4_32bit:JKN|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                 ; work         ;
;             |mux_5de:auto_generated|                                                                                                    ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|mux2to4_32bit:JKN|lpm_mux:LPM_MUX_component|mux_5de:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;       |mux3to8_32bit:inst6|                                                                                                             ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|mux3to8_32bit:inst6                                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|mux3to8_32bit:inst6|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                               ; work         ;
;             |mux_8de:auto_generated|                                                                                                    ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DataPath:inst3|mux3to8_32bit:inst6|lpm_mux:LPM_MUX_component|mux_8de:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;    |DesignCPU:inst1|                                                                                                                    ; 394 (5)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |CAD:inst17|                                                                                                                      ; 12 (0)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|CAD:inst17                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |REG_7BIT:zvc|                                                                                                                 ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc                                                                                                                                                                                                                                                                                                    ; work         ;
;       |DFFwithCLR:inst5|                                                                                                                ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|DFFwithCLR:inst5                                                                                                                                                                                                                                                                                                           ; work         ;
;          |DFF_OK:inst3|                                                                                                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|DFFwithCLR:inst5|DFF_OK:inst3                                                                                                                                                                                                                                                                                              ; work         ;
;       |DFFwithSET:inst46|                                                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|DFFwithSET:inst46                                                                                                                                                                                                                                                                                                          ; work         ;
;       |GenSignals:inst14|                                                                                                               ; 89 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14                                                                                                                                                                                                                                                                                                          ; work         ;
;          |Encoder4to2:inst15|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|Encoder4to2:inst15                                                                                                                                                                                                                                                                                       ; work         ;
;          |Encoder8to3:inst7|                                                                                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|Encoder8to3:inst7                                                                                                                                                                                                                                                                                        ; work         ;
;          |dec4to16:cdc|                                                                                                                 ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc                                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_decode:LPM_DECODE_component|                                                                                           ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc|lpm_decode:LPM_DECODE_component                                                                                                                                                                                                                                                             ; work         ;
;                |decode_ogf:auto_generated|                                                                                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated                                                                                                                                                                                                                                   ; work         ;
;          |dec4to16:inst1|                                                                                                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_decode:LPM_DECODE_component|                                                                                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1|lpm_decode:LPM_DECODE_component                                                                                                                                                                                                                                                           ; work         ;
;                |decode_ogf:auto_generated|                                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated                                                                                                                                                                                                                                 ; work         ;
;          |dec4to16:inst|                                                                                                                ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst                                                                                                                                                                                                                                                                                            ; work         ;
;             |lpm_decode:LPM_DECODE_component|                                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component                                                                                                                                                                                                                                                            ; work         ;
;                |decode_ogf:auto_generated|                                                                                              ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated                                                                                                                                                                                                                                  ; work         ;
;          |triBus_6bit:inst22|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst22                                                                                                                                                                                                                                                                                       ; work         ;
;          |triBus_6bit:inst24|                                                                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst24                                                                                                                                                                                                                                                                                       ; work         ;
;       |INCRIMENTOR:inst3|                                                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|INCRIMENTOR:inst3                                                                                                                                                                                                                                                                                                          ; work         ;
;       |MUX2_4_1bit:inst6|                                                                                                               ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|MUX2_4_1bit:inst6                                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|MUX2_4_1bit:inst6|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                ; work         ;
;             |mux_fbe:auto_generated|                                                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|MUX2_4_1bit:inst6|lpm_mux:LPM_MUX_component|mux_fbe:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;       |MUX2_4_7BIT:inst2|                                                                                                               ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|MUX2_4_7BIT:inst2                                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|MUX2_4_7BIT:inst2|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                ; work         ;
;             |mux_mbe:auto_generated|                                                                                                    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|MUX2_4_7BIT:inst2|lpm_mux:LPM_MUX_component|mux_mbe:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;       |Mapper:inst4|                                                                                                                    ; 104 (72)          ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|Mapper:inst4                                                                                                                                                                                                                                                                                                               ; work         ;
;          |lADD:inst34|                                                                                                                  ; 32 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34                                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 32 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_constant_og8:ag|                                                                                                    ; 32 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag                                                                                                                                                                                                                                           ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 32 (19)           ; 24 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                 ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                           ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                          ; work         ;
;       |rom:inst|                                                                                                                        ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|DesignCPU:inst1|rom:inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |memory:inst2|                                                                                                                       ; 8143 (8143)       ; 1108 (1108)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|memory:inst2                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)           ; 80 (5)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)           ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (74)          ; 75 (47)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|NOP:inst                                                                                                                                                                                                                               ; NOP.vhd           ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|retn:inst2                                                                                                                                                                                                                             ; retn.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|pushbyte:inst33                                                                                                                                                                                                                        ; pushbyte.vhd      ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34                                                                                                                                                                                                                            ; lADD.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|GOTO:inst35                                                                                                                                                                                                                            ; GOTO.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|IFEQ:inst38                                                                                                                                                                                                                            ; IFEQ.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78                                                                                                                                                                                                                          ; IF_ICM.vhd        ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|IINC:inst79                                                                                                                                                                                                                            ; IINC.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|ILOAD:inst80                                                                                                                                                                                                                           ; ILOAD.vhd         ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|ISTORE:inst81                                                                                                                                                                                                                          ; ISTORE.vhd        ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|ISUB:inst82                                                                                                                                                                                                                            ; ISUB.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|DUP:inst83                                                                                                                                                                                                                             ; DUP.vhd           ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|LAND:inst84                                                                                                                                                                                                                            ; LAND.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|SWAP:inst85                                                                                                                                                                                                                            ; SWAP.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|WIDE:inst86                                                                                                                                                                                                                            ; WIDE.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|IOR:inst87                                                                                                                                                                                                                             ; IOR.vhd           ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|LDC_W:inst88                                                                                                                                                                                                                           ; LDC_W.vhd         ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|POP:inst89                                                                                                                                                                                                                             ; POP.vhd           ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|LDASP:inst90                                                                                                                                                                                                                           ; LDASP.vhd         ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91                                                                                                                                                                                                                          ; ENVOKE.vhd        ;
; Altera ; LPM_DECODE   ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc                                                                                                                                                                                                                      ; dec4to16.vhd      ;
; Altera ; LPM_DECODE   ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst                                                                                                                                                                                                                     ; dec4to16.vhd      ;
; Altera ; LPM_DECODE   ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1                                                                                                                                                                                                                    ; dec4to16.vhd      ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|BMA:inst21                                                                                                                                                                                                                        ; BMA.vhd           ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|BPA:inst23                                                                                                                                                                                                                        ; BPA.vhd           ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25                                                                                                                                                                                                                    ; SHIFT4L.vhd       ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|B:inst28                                                                                                                                                                                                                          ; B.vhd             ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|AANDB:inst29                                                                                                                                                                                                                      ; AANDB.vhd         ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|AORB:inst31                                                                                                                                                                                                                       ; AORB.vhd          ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DesignCPU:inst1|GenSignals:inst14|AN:inst54                                                                                                                                                                                                                         ; AN.vhd            ;
; Altera ; LPM_MUX      ; 15.1    ; N/A          ; N/A          ; |TOT|DataPath:inst3|mux3to8_32bit:inst6                                                                                                                                                                                                                                  ; mux3to8_32bit.vhd ;
; Altera ; LPM_MUX      ; 15.1    ; N/A          ; N/A          ; |TOT|DataPath:inst3|mux2to4_32bit:JKN                                                                                                                                                                                                                                    ; mux2to4_32bit.vhd ;
; Altera ; LPM_CONSTANT ; 15.1    ; N/A          ; N/A          ; |TOT|DataPath:inst3|CPP:KJNVS|ZERO:inst2                                                                                                                                                                                                                                 ; ZERO.vhd          ;
; Altera ; LPM_MUX      ; 15.1    ; N/A          ; N/A          ; |TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1                                                                                                                                                                                                             ; MUX2_4_14BIT.vhd  ;
; Altera ; LPM_MUX      ; 15.1    ; N/A          ; N/A          ; |TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2                                                                                                                                                                                                             ; MUX1_2_14BIT.vhd  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; DataPath:inst3|ALU:inst11|Data_out[1]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[0]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[13]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[5]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[7]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[9]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[11]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[30]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[15]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[17]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[19]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[21]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[23]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[25]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[27]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[29]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[2]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[4]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[6]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[8]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[10]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[12]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[14]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[16]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[28]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[26]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[24]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[22]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[20]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[18]              ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; DataPath:inst3|ALU:inst11|Data_out[3]               ; DataPath:inst3|ALU:inst11|Mux63 ; yes                    ;
; Number of user-specified and inferred latches = 31  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; DesignCPU:inst1|DFFwithSET:inst46|inst8~0              ;   ;
; DataPath:inst3|ALU:inst11|Data_out[31]                 ;   ;
; DesignCPU:inst1|DFFwithSET:inst46|inst6~0              ;   ;
; DesignCPU:inst1|DFFwithSET:inst46|inst2~0              ;   ;
; DesignCPU:inst1|DFFwithCLR:inst5|DFF_OK:inst3|inst4~0  ;   ;
; DesignCPU:inst1|DFFwithCLR:inst5|DFF_OK:inst3|inst5~0  ;   ;
; DesignCPU:inst1|DFFwithCLR:inst5|DFF_OK:inst3|inst6~0  ;   ;
; Number of logic cells representing combinational loops ; 7 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1561  ;
; Number of registers using Synchronous Clear  ; 186   ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 1405  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 324   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; memory:inst2|array[40][7]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[36][7]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[20][7]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[45][7]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[40][6]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[44][6]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[36][6]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[1][6]                                                                                                                                                                                                                                                                                                        ; 9       ;
; memory:inst2|array[44][5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[20][5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[45][5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[21][5]                                                                                                                                                                                                                                                                                                       ; 7       ;
; memory:inst2|array[10][4]                                                                                                                                                                                                                                                                                                       ; 7       ;
; memory:inst2|array[0][4]                                                                                                                                                                                                                                                                                                        ; 8       ;
; memory:inst2|array[44][4]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[20][4]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[37][4]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[5][4]                                                                                                                                                                                                                                                                                                        ; 7       ;
; memory:inst2|array[41][4]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[15][4]                                                                                                                                                                                                                                                                                                       ; 7       ;
; memory:inst2|array[44][3]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[34][3]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[45][3]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[20][2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[44][2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[45][2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[37][2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[41][2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[11][2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[42][1]                                                                                                                                                                                                                                                                                                       ; 7       ;
; memory:inst2|array[6][1]                                                                                                                                                                                                                                                                                                        ; 7       ;
; memory:inst2|array[32][1]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[16][1]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[44][1]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[20][1]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[11][1]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[38][0]                                                                                                                                                                                                                                                                                                       ; 7       ;
; memory:inst2|array[32][0]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[16][0]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[0][0]                                                                                                                                                                                                                                                                                                        ; 8       ;
; memory:inst2|array[37][0]                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory:inst2|array[41][0]                                                                                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 45                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|inst25                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|counter[0]                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TOT|DataPath:inst3|PC:PC|REG_32bit:inst|inst31                                                                                                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|inst38                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[127][1]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[126][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[125][7]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[124][2]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[123][1]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[122][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[121][4]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[120][4]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[119][4]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[118][4]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[117][4]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[116][4]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[115][1]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[114][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[113][2]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[112][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[111][0]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[110][5]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[109][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[108][5]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[107][7]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[106][1]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[105][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[104][1]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[103][3]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[102][2]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[101][6]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[100][0]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[99][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[98][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[97][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[96][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[95][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[94][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[93][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[92][0]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[91][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[90][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[89][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[88][5]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[87][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[86][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[85][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[84][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[83][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[82][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[81][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[80][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[79][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[78][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[77][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[76][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[75][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[74][0]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[73][5]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[72][5]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[71][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[70][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[69][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[68][5]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[67][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[66][0]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[65][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[64][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[63][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[62][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[61][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[60][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[59][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[58][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[57][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[56][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[55][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[54][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[53][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[52][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[51][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[50][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[49][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[48][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[47][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[46][7]                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TOT|memory:inst2|array[45][0]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[44][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[43][7]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[42][7]                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |TOT|memory:inst2|array[41][1]                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[40][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[39][0]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[38][1]                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |TOT|memory:inst2|array[37][3]                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[36][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[35][2]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[34][0]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[33][7]                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[32][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[31][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[30][0]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[29][5]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[28][1]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[27][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[26][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[25][4]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[24][0]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[23][6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[22][7]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[21][1]                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TOT|memory:inst2|array[20][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[19][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[18][7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[17][7]                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[16][7]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[15][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[14][2]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[13][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[12][3]                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[11][0]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[10][3]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[9][3]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[8][4]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[7][1]                                                                                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[6][6]                                                                                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[5][5]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[4][3]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[3][1]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOT|memory:inst2|array[2][6]                                                                                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOT|memory:inst2|array[1][3]                                                                                                                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[0][3]                                                                                                                                                                          ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |TOT|memory:inst2|data_out[4]                                                                                                                                                                          ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |TOT|memory:inst2|data_out[20]                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; Yes        ; |TOT|memory:inst2|data_out[24]                                                                                                                                                                         ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; Yes        ; |TOT|memory:inst2|data_out[15]                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TOT|memory:inst2|array[45][7]                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOT|memory:inst2|array[44][5]                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TOT|memory:inst2|array[41][2]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[40][6]                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TOT|memory:inst2|array[37][2]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[36][7]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[32][1]                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |TOT|memory:inst2|array[20][2]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[16][1]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[11][2]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOT|memory:inst2|array[0][0]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated|result_node[11]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated|result_node[15]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|lpm_mux:LPM_MUX_component|mux_2de:auto_generated|result_node[31]                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|lpm_mux:LPM_MUX_component|mux_4de:auto_generated|result_node[15]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component|mux_lbe:auto_generated|result_node[7]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|REG_8bit:OP0|mux2_3_8bit:inst1|lpm_mux:LPM_MUX_component|mux_lbe:auto_generated|result_node[7]                                                                                     ;
; 4:1                ; 62 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|ALU:inst11|Mux28                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux7                                                                                                                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux36                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux2                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux0                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux36                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux33                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux6                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux0                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux32                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux32                                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux31                                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux4                                                                                                                                                                                 ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux0                                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux62                                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux38                                                                                                                                                                                ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux35                                                                                                                                                                                ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux5                                                                                                                                                                                 ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux33                                                                                                                                                                                ;
; 25:1               ; 2 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |TOT|DataPath:inst3|ALU:inst11|Mux30                                                                                                                                                                   ;
; 25:1               ; 29 bits   ; 464 LEs       ; 174 LEs              ; 290 LEs                ; No         ; |TOT|DataPath:inst3|ALU:inst11|Mux18                                                                                                                                                                   ;
; 21:1               ; 7 bits    ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TOT|DesignCPU:inst1|Mapper:inst4|MapAddr[4]                                                                                                                                                           ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux7                                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |TOT|memory:inst2|Mux34                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |TOT|DataPath:inst3|ALU:inst11|Mux33                                                                                                                                                                   ;
; 9:1                ; 29 bits   ; 174 LEs       ; 174 LEs              ; 0 LEs                  ; No         ; |TOT|DataPath:inst3|ALU:inst11|Mux52                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4             ; Signed Integer                                                                      ;
; LPM_DECODES            ; 16            ; Signed Integer                                                                      ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                             ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                             ;
; CBXI_PARAMETER         ; decode_ogf    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                      ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc|lpm_decode:LPM_DECODE_component ;
+------------------------+---------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                               ;
+------------------------+---------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4             ; Signed Integer                                                                     ;
; LPM_DECODES            ; 16            ; Signed Integer                                                                     ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                            ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                            ;
; CBXI_PARAMETER         ; decode_ogf    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                     ;
+------------------------+---------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1|lpm_decode:LPM_DECODE_component ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                 ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4             ; Signed Integer                                                                       ;
; LPM_DECODES            ; 16            ; Signed Integer                                                                       ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                              ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                              ;
; CBXI_PARAMETER         ; decode_ogf    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                       ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|BMA:inst21|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                  ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                        ;
; LPM_CVALUE         ; 63               ; Signed Integer                                                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                               ;
; CBXI_PARAMETER     ; lpm_constant_jh6 ; Untyped                                                                               ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|BPA:inst23|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                  ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                        ;
; LPM_CVALUE         ; 60               ; Signed Integer                                                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                               ;
; CBXI_PARAMETER     ; lpm_constant_kh6 ; Untyped                                                                               ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                      ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                            ;
; LPM_CVALUE         ; 17               ; Signed Integer                                                                            ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_sf6 ; Untyped                                                                                   ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|B:inst28|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                      ;
; LPM_CVALUE         ; 20               ; Signed Integer                                                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_8g6 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|AANDB:inst29|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                    ;
+--------------------+------------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                          ;
; LPM_CVALUE         ; 12               ; Signed Integer                                                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                 ;
; CBXI_PARAMETER     ; lpm_constant_bh6 ; Untyped                                                                                 ;
+--------------------+------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|AORB:inst31|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                   ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                         ;
; LPM_CVALUE         ; 28               ; Signed Integer                                                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                ;
; CBXI_PARAMETER     ; lpm_constant_lh6 ; Untyped                                                                                ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|GenSignals:inst14|AN:inst54|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                 ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 6                ; Signed Integer                                                                       ;
; LPM_CVALUE         ; 24               ; Signed Integer                                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                              ;
; CBXI_PARAMETER     ; lpm_constant_9g6 ; Untyped                                                                              ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 7             ; Signed Integer                                                                          ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                          ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                          ;
; CBXI_PARAMETER         ; mux_ibe       ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 7             ; Signed Integer                                                                          ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                          ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                          ;
; CBXI_PARAMETER         ; mux_kbe       ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                            ;
+------------------------+---------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 7             ; Signed Integer                                                  ;
; LPM_SIZE               ; 4             ; Signed Integer                                                  ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                  ;
; CBXI_PARAMETER         ; mux_mbe       ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                         ;
+------------------------+---------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|decoder4to16:DSSD|lpm_decode:LPM_DECODE_component ;
+------------------------+---------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                               ;
+------------------------+---------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4             ; Signed Integer                                                                     ;
; LPM_DECODES            ; 16            ; Signed Integer                                                                     ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                            ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                            ;
; CBXI_PARAMETER         ; decode_ogf    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                     ;
+------------------------+---------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|decoder4to16:inst1|lpm_decode:LPM_DECODE_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4             ; Signed Integer                                                                      ;
; LPM_DECODES            ; 16            ; Signed Integer                                                                      ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                             ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                             ;
; CBXI_PARAMETER         ; decode_ogf    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                      ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IINC:inst79|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 27               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_ch6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ILOAD:inst80|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                               ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                     ;
; LPM_CVALUE         ; 34               ; Signed Integer                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_uf6 ; Untyped                                                                            ;
+--------------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|DUP:inst83|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                             ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                   ;
; LPM_CVALUE         ; 47               ; Signed Integer                                                                   ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_hh6 ; Untyped                                                                          ;
+--------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|LAND:inst84|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 49               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_vf6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                      ;
; LPM_CVALUE         ; 71               ; Signed Integer                                                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_4g6 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IOR:inst87|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                             ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                   ;
; LPM_CVALUE         ; 59               ; Signed Integer                                                                   ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_eh6 ; Untyped                                                                          ;
+--------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|retn:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                             ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                   ;
; LPM_CVALUE         ; 87               ; Signed Integer                                                                   ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_5g6 ; Untyped                                                                          ;
+--------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|LDC_W:inst88|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                               ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                     ;
; LPM_CVALUE         ; 63               ; Signed Integer                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ih6 ; Untyped                                                                            ;
+--------------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ISTORE:inst81|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                      ;
; LPM_CVALUE         ; 38               ; Signed Integer                                                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_1g6 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|ISUB:inst82|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 43               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_dh6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|pushbyte:inst33|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                  ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                        ;
; LPM_CVALUE         ; 2                ; Signed Integer                                                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                               ;
; CBXI_PARAMETER     ; lpm_constant_rf6 ; Untyped                                                                               ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|GOTO:inst35|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 4                ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_tf6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 5                ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_og8 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IFEQ:inst38|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 9                ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_2g6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IFLT:inst77|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 14               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_fh6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                      ;
; LPM_CVALUE         ; 19               ; Signed Integer                                                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_0g6 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|WIDE:inst86|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 58               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_gh6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|POP:inst89|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                             ;
+--------------------+------------------+----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                   ;
; LPM_CVALUE         ; 66               ; Signed Integer                                                                   ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_3g6 ; Untyped                                                                          ;
+--------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|SWAP:inst85|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 53               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_6g6 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|LDASP:inst90|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                               ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                     ;
; LPM_CVALUE         ; 67               ; Signed Integer                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_7g6 ; Untyped                                                                            ;
+--------------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|Mapper:inst4|NOP:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                           ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                                                 ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                                 ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                        ;
; CBXI_PARAMETER     ; lpm_constant_qf6 ; Untyped                                                                        ;
+--------------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                            ;
+------------------------+---------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 1             ; Signed Integer                                                  ;
; LPM_SIZE               ; 4             ; Signed Integer                                                  ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                  ;
; CBXI_PARAMETER         ; mux_fbe       ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                         ;
+------------------------+---------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                             ;
; LPM_SIZE               ; 2             ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                             ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                    ;
+------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                         ;
+------------------------+---------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                               ;
; LPM_SIZE               ; 3             ; Signed Integer                                                               ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                               ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                               ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                      ;
+------------------------+---------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                             ;
+------------------------+---------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                   ;
; LPM_SIZE               ; 8             ; Signed Integer                                                   ;
; LPM_WIDTHS             ; 3             ; Signed Integer                                                   ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                   ;
; CBXI_PARAMETER         ; mux_8de       ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                          ;
+------------------------+---------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TMP|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                              ;
; LPM_SIZE               ; 2             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                       ;
+------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                              ;
; LPM_SIZE               ; 2             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                              ;
; LPM_SIZE               ; 3             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP0|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                              ;
; LPM_SIZE               ; 2             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:OP0|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                              ;
; LPM_SIZE               ; 3             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                           ;
+------------------------+---------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH              ; 16            ; Signed Integer                                                                 ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                 ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                 ;
; CBXI_PARAMETER         ; mux_3de       ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                        ;
+------------------------+---------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                           ;
+------------------------+---------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH              ; 16            ; Signed Integer                                                                 ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                 ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                 ;
; CBXI_PARAMETER         ; mux_4de       ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                        ;
+------------------------+---------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                              ;
; LPM_SIZE               ; 2             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                       ;
+------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                              ;
; LPM_SIZE               ; 2             ; Signed Integer                                                              ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                              ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:TP2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                       ;
+------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|mux2_1_32bit:inst6|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                    ;
+------------------------+---------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                          ;
; LPM_SIZE               ; 2             ; Signed Integer                                                          ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                          ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                 ;
+------------------------+---------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                       ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                       ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                       ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                       ;
; USE_WYS                ; OFF           ; Untyped                                                                       ;
; STYLE                  ; FAST          ; Untyped                                                                       ;
; CBXI_PARAMETER         ; add_sub_5uh   ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                      ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                      ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                      ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                      ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                             ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                      ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                      ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                      ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                      ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                             ;
+------------------------+---------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                        ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                        ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 14            ; Signed Integer                                                                        ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_1de       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 14            ; Signed Integer                                                                        ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_6de       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                        ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                          ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                          ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                          ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                          ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                                ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                                ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                                ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                       ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                            ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                                  ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                                  ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                                  ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                  ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                         ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|mux2_4_32bit:inst6|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                  ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                  ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                  ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                  ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                         ;
+------------------------+---------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                 ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; YES           ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                              ;
; USE_WYS                ; OFF           ; Untyped                                                                              ;
; STYLE                  ; FAST          ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_ovg   ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                       ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|REG_32bit:inst|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                               ;
+------------------------+---------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                     ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                     ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                     ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                     ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                            ;
+------------------------+---------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|REG_32bit:inst|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                 ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                                       ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                       ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                       ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                       ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                              ;
+------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|mux2_1_32bit:MNB|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                ;
+------------------------+---------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                      ;
; LPM_SIZE               ; 2             ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                      ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                             ;
+------------------------+---------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|PC:PC|Adder32bit:inst1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                     ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                     ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                     ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                     ;
; USE_WYS                ; OFF           ; Untyped                                                                     ;
; STYLE                  ; FAST          ; Untyped                                                                     ;
; CBXI_PARAMETER         ; add_sub_5uh   ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                              ;
+------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:AC|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                             ;
; LPM_SIZE               ; 2             ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                             ;
; CBXI_PARAMETER         ; mux_0de       ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                    ;
+------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                         ;
+------------------------+---------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                               ;
; LPM_SIZE               ; 3             ; Signed Integer                                                               ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                               ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                               ;
; CBXI_PARAMETER         ; mux_2de       ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                      ;
+------------------------+---------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+----------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                           ;
+------------------------+---------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 32            ; Signed Integer                                                 ;
; LPM_SIZE               ; 4             ; Signed Integer                                                 ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                 ;
; CBXI_PARAMETER         ; mux_5de       ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                        ;
+------------------------+---------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                        ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                        ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                        ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                        ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                        ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                               ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                          ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                          ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                          ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                                          ;
; LPM_SIZE               ; 3             ; Signed Integer                                                                          ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                          ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|CPP:KJNVS|ZERO:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                         ;
+--------------------+------------------+------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                               ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                      ;
; CBXI_PARAMETER     ; lpm_constant_7k6 ; Untyped                                                                      ;
+--------------------+------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:IR|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                             ;
; LPM_SIZE               ; 2             ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                             ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                    ;
+------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:inst3|REG_8bit:IR|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 8             ; Signed Integer                                                             ;
; LPM_SIZE               ; 3             ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 2             ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                             ;
; CBXI_PARAMETER         ; mux_lbe       ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                    ;
+------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 7     ; 1     ; Read/Write ; DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 451                         ;
; cycloneiii_ff         ; 1481                        ;
;     CLR               ; 1027                        ;
;     CLR SCLR          ; 139                         ;
;     CLR SCLR SLD      ; 35                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 102                         ;
;     ENA CLR           ; 107                         ;
;     ENA CLR SLD       ; 61                          ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 10035                       ;
;     arith             ; 356                         ;
;         2 data inputs ; 203                         ;
;         3 data inputs ; 153                         ;
;     normal            ; 9679                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 2449                        ;
;         4 data inputs ; 7102                        ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 9.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Mon May 28 18:23:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUt4 -c CPUt4
Warning (125092): Tcl Script File IFLT.qip not found
    Info (125063): set_global_assignment -name QIP_FILE IFLT.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux2_4_7bit.vhd
    Info (12022): Found design unit 1: mux2_4_7bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_7BIT.vhd Line: 56
    Info (12023): Found entity 1: MUX2_4_7BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_7BIT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux2_4_1bit.vhd
    Info (12022): Found design unit 1: mux2_4_1bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_1bit.vhd Line: 56
    Info (12023): Found entity 1: MUX2_4_1bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_1bit.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file incrimentor.bdf
    Info (12023): Found entity 1: INCRIMENTOR
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: F:/university/memari/CA_Assignment4_95108008/t4memari/rom.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file adder_sub.vhd
    Info (12022): Found design unit 1: adder_sub-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/adder_sub.vhd Line: 53
    Info (12023): Found entity 1: adder_sub File: F:/university/memari/CA_Assignment4_95108008/t4memari/adder_sub.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file adder32bit.vhd
    Info (12022): Found design unit 1: adder32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/Adder32bit.vhd Line: 53
    Info (12023): Found entity 1: Adder32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/Adder32bit.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file inputlogic.bdf
    Info (12023): Found entity 1: inputlogic
Info (12021): Found 2 design units, including 1 entities, in source file mux2_4_32bit.vhd
    Info (12022): Found design unit 1: mux2_4_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_32bit.vhd Line: 55
    Info (12023): Found entity 1: mux2_4_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_32bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux2_4_16bit.vhd
    Info (12022): Found design unit 1: mux2_4_16bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_16bit.vhd Line: 55
    Info (12023): Found entity 1: mux2_4_16bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_16bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux2_3_8bit.vhd
    Info (12022): Found design unit 1: mux2_3_8bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_8bit.vhd Line: 55
    Info (12023): Found entity 1: mux2_3_8bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_8bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1_32bit.vhd
    Info (12022): Found design unit 1: mux2_1_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_1_32bit.vhd Line: 54
    Info (12023): Found entity 1: mux2_1_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_1_32bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux2to4_32bit.vhd
    Info (12022): Found design unit 1: mux2to4_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2to4_32bit.vhd Line: 56
    Info (12023): Found entity 1: mux2to4_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2to4_32bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux1_2_8bit.vhd
    Info (12022): Found design unit 1: mux1_2_8bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_8bit.vhd Line: 54
    Info (12023): Found entity 1: mux1_2_8bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_8bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux1_2_32bit.vhd
    Info (12022): Found design unit 1: mux1_2_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_32bit.vhd Line: 54
    Info (12023): Found entity 1: mux1_2_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_32bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux1_2_1bit.vhd
    Info (12022): Found design unit 1: mux1_2_1bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_1bit.vhd Line: 54
    Info (12023): Found entity 1: mux1_2_1bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_1bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux1_2_16bit.vhd
    Info (12022): Found design unit 1: mux1_2_16bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_16bit.vhd Line: 54
    Info (12023): Found entity 1: MUX1_2_16bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_16bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fourbit2_1mux.vhd
    Info (12022): Found design unit 1: fourbit2_1mux-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/fourBit2_1MUX.vhd Line: 54
    Info (12023): Found entity 1: fourBit2_1MUX File: F:/university/memari/CA_Assignment4_95108008/t4memari/fourBit2_1MUX.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file decoder4to16.vhd
    Info (12022): Found design unit 1: decoder4to16-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/decoder4to16.vhd Line: 67
    Info (12023): Found entity 1: decoder4to16 File: F:/university/memari/CA_Assignment4_95108008/t4memari/decoder4to16.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tffwithclr.bdf
    Info (12023): Found entity 1: TFFwithCLR
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: TEST
Info (12021): Found 1 design units, including 1 entities, in source file sp_reg_32bit.bdf
    Info (12023): Found entity 1: SP_REG_32bit
Info (12021): Found 1 design units, including 1 entities, in source file scounter.bdf
    Info (12023): Found entity 1: SCounter
Info (12021): Found 1 design units, including 1 entities, in source file reg_8withld.bdf
    Info (12023): Found entity 1: REG_8withLD
Info (12021): Found 1 design units, including 1 entities, in source file reg_8bit.bdf
    Info (12023): Found entity 1: REG_8bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_32withld.bdf
    Info (12023): Found entity 1: REG_32withLD
Info (12021): Found 1 design units, including 1 entities, in source file reg_32bit.bdf
    Info (12023): Found entity 1: REG_32bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_16bit.bdf
    Info (12023): Found entity 1: REG_16bit
Info (12021): Found 1 design units, including 1 entities, in source file pcwithoutclr.bdf
    Info (12023): Found entity 1: PCwithoutCLR
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file encoder8to3.bdf
    Info (12023): Found entity 1: Encoder8to3
Info (12021): Found 1 design units, including 1 entities, in source file encoder4to2.bdf
    Info (12023): Found entity 1: Encoder4to2
Info (12021): Found 1 design units, including 1 entities, in source file dff_ok.bdf
    Info (12023): Found entity 1: DFF_OK
Info (12021): Found 1 design units, including 1 entities, in source file dffwithset.bdf
    Info (12023): Found entity 1: DFFwithSET
Info (12021): Found 1 design units, including 1 entities, in source file dffwithclr.bdf
    Info (12023): Found entity 1: DFFwithCLR
Warning (12018): Entity "DFF" will be ignored because it conflicts with Quartus Prime primitive name
Info (12021): Found 1 design units, including 1 entities, in source file dff.bdf
Info (12021): Found 1 design units, including 1 entities, in source file dff-htr.bdf
    Info (12023): Found entity 1: DFF-HTR
Info (12021): Found 1 design units, including 1 entities, in source file designcpu.bdf
    Info (12023): Found entity 1: DesignCPU
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: DataPath
Info (12021): Found 2 design units, including 1 entities, in source file mux3_8_32bit.vhd
    Info (12022): Found design unit 1: mux3_8_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3_8_32bit.vhd Line: 55
    Info (12023): Found entity 1: mux3_8_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3_8_32bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux3to8_32bit.vhd
    Info (12022): Found design unit 1: mux3to8_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3to8_32bit.vhd Line: 60
    Info (12023): Found entity 1: mux3to8_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3to8_32bit.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file mux4to9_32bit.vhd
    Info (12022): Found design unit 1: mux4to9_32bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux4to9_32bit.vhd Line: 61
    Info (12023): Found entity 1: mux4to9_32bit File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux4to9_32bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dec4to16.vhd
    Info (12022): Found design unit 1: dec4to16-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec4to16.vhd Line: 67
    Info (12023): Found entity 1: dec4to16 File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec4to16.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dec5to32.vhd
    Info (12022): Found design unit 1: dec5to32-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec5to32.vhd Line: 83
    Info (12023): Found entity 1: dec5to32 File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec5to32.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file gensignals.bdf
    Info (12023): Found entity 1: GenSignals
Info (12021): Found 2 design units, including 1 entities, in source file testconstant.vhd
    Info (12022): Found design unit 1: testconstant-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/TESTCONSTANT.vhd Line: 51
    Info (12023): Found entity 1: TESTCONSTANT File: F:/university/memari/CA_Assignment4_95108008/t4memari/TESTCONSTANT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file nop.vhd
    Info (12022): Found design unit 1: nop-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/NOP.vhd Line: 51
    Info (12023): Found entity 1: NOP File: F:/university/memari/CA_Assignment4_95108008/t4memari/NOP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/FETCH.vhd Line: 51
    Info (12023): Found entity 1: FETCH File: F:/university/memari/CA_Assignment4_95108008/t4memari/FETCH.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tribus_7bit.bdf
    Info (12023): Found entity 1: TriBus_7bit
Info (12021): Found 2 design units, including 1 entities, in source file pushbyte.vhd
    Info (12022): Found design unit 1: pushbyte-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/pushbyte.vhd Line: 51
    Info (12023): Found entity 1: pushbyte File: F:/university/memari/CA_Assignment4_95108008/t4memari/pushbyte.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ladd.vhd
    Info (12022): Found design unit 1: ladd-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/lADD.vhd Line: 51
    Info (12023): Found entity 1: lADD File: F:/university/memari/CA_Assignment4_95108008/t4memari/lADD.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file goto.vhd
    Info (12022): Found design unit 1: goto-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/GOTO.vhd Line: 51
    Info (12023): Found entity 1: GOTO File: F:/university/memari/CA_Assignment4_95108008/t4memari/GOTO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ifeq.vhd
    Info (12022): Found design unit 1: ifeq-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/IFEQ.vhd Line: 51
    Info (12023): Found entity 1: IFEQ File: F:/university/memari/CA_Assignment4_95108008/t4memari/IFEQ.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file if_icm.vhd
    Info (12022): Found design unit 1: if_icm-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/IF_ICM.vhd Line: 51
    Info (12023): Found entity 1: IF_ICM File: F:/university/memari/CA_Assignment4_95108008/t4memari/IF_ICM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file iinc.vhd
    Info (12022): Found design unit 1: iinc-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/IINC.vhd Line: 51
    Info (12023): Found entity 1: IINC File: F:/university/memari/CA_Assignment4_95108008/t4memari/IINC.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file iload.vhd
    Info (12022): Found design unit 1: iload-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/ILOAD.vhd Line: 51
    Info (12023): Found entity 1: ILOAD File: F:/university/memari/CA_Assignment4_95108008/t4memari/ILOAD.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file istore.vhd
    Info (12022): Found design unit 1: istore-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISTORE.vhd Line: 51
    Info (12023): Found entity 1: ISTORE File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISTORE.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file isub.vhd
    Info (12022): Found design unit 1: isub-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISUB.vhd Line: 51
    Info (12023): Found entity 1: ISUB File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISUB.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dup.vhd
    Info (12022): Found design unit 1: dup-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/DUP.vhd Line: 51
    Info (12023): Found entity 1: DUP File: F:/university/memari/CA_Assignment4_95108008/t4memari/DUP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file land.vhd
    Info (12022): Found design unit 1: land-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/LAND.vhd Line: 51
    Info (12023): Found entity 1: LAND File: F:/university/memari/CA_Assignment4_95108008/t4memari/LAND.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file swap.vhd
    Info (12022): Found design unit 1: swap-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/SWAP.vhd Line: 51
    Info (12023): Found entity 1: SWAP File: F:/university/memari/CA_Assignment4_95108008/t4memari/SWAP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file wide.vhd
    Info (12022): Found design unit 1: wide-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/WIDE.vhd Line: 51
    Info (12023): Found entity 1: WIDE File: F:/university/memari/CA_Assignment4_95108008/t4memari/WIDE.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ior.vhd
    Info (12022): Found design unit 1: ior-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/IOR.vhd Line: 51
    Info (12023): Found entity 1: IOR File: F:/university/memari/CA_Assignment4_95108008/t4memari/IOR.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ldc_w.vhd
    Info (12022): Found design unit 1: ldc_w-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDC_W.vhd Line: 51
    Info (12023): Found entity 1: LDC_W File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDC_W.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pop.vhd
    Info (12022): Found design unit 1: pop-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/POP.vhd Line: 51
    Info (12023): Found entity 1: POP File: F:/university/memari/CA_Assignment4_95108008/t4memari/POP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ldasp.vhd
    Info (12022): Found design unit 1: ldasp-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDASP.vhd Line: 51
    Info (12023): Found entity 1: LDASP File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDASP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file envoke.vhd
    Info (12022): Found design unit 1: envoke-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/ENVOKE.vhd Line: 51
    Info (12023): Found entity 1: ENVOKE File: F:/university/memari/CA_Assignment4_95108008/t4memari/ENVOKE.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file retn.vhd
    Info (12022): Found design unit 1: retn-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/retn.vhd Line: 51
    Info (12023): Found entity 1: retn File: F:/university/memari/CA_Assignment4_95108008/t4memari/retn.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file mapper.bdf
    Info (12023): Found entity 1: Mapper
Info (12021): Found 2 design units, including 1 entities, in source file mux1_2_14bit.vhd
    Info (12022): Found design unit 1: mux1_2_14bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_14BIT.vhd Line: 54
    Info (12023): Found entity 1: MUX1_2_14BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_14BIT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux2_4_14bit.vhd
    Info (12022): Found design unit 1: mux2_4_14bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_14BIT.vhd Line: 55
    Info (12023): Found entity 1: MUX2_4_14BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_14BIT.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file reg_14bit.bdf
    Info (12023): Found entity 1: REG_14BIT
Info (12021): Found 1 design units, including 1 entities, in source file lv.bdf
    Info (12023): Found entity 1: LV
Info (12021): Found 2 design units, including 1 entities, in source file zero.vhd
    Info (12022): Found design unit 1: zero-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO.vhd Line: 51
    Info (12023): Found entity 1: ZERO File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tribus_6bit.bdf
    Info (12023): Found entity 1: triBus_6bit
Info (12021): Found 2 design units, including 1 entities, in source file bma.vhd
    Info (12022): Found design unit 1: bma-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/BMA.vhd Line: 51
    Info (12023): Found entity 1: BMA File: F:/university/memari/CA_Assignment4_95108008/t4memari/BMA.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file bpa.vhd
    Info (12022): Found design unit 1: bpa-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/BPA.vhd Line: 51
    Info (12023): Found entity 1: BPA File: F:/university/memari/CA_Assignment4_95108008/t4memari/BPA.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file shift4l.vhd
    Info (12022): Found design unit 1: shift4l-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/SHIFT4L.vhd Line: 51
    Info (12023): Found entity 1: SHIFT4L File: F:/university/memari/CA_Assignment4_95108008/t4memari/SHIFT4L.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file b.vhd
    Info (12022): Found design unit 1: b-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/B.vhd Line: 51
    Info (12023): Found entity 1: B File: F:/university/memari/CA_Assignment4_95108008/t4memari/B.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file aandb.vhd
    Info (12022): Found design unit 1: aandb-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/AANDB.vhd Line: 51
    Info (12023): Found entity 1: AANDB File: F:/university/memari/CA_Assignment4_95108008/t4memari/AANDB.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file aorb.vhd
    Info (12022): Found design unit 1: aorb-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/AORB.vhd Line: 51
    Info (12023): Found entity 1: AORB File: F:/university/memari/CA_Assignment4_95108008/t4memari/AORB.vhd Line: 43
Warning (12019): Can't analyze file -- file A.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file tot.bdf
    Info (12023): Found entity 1: TOT
Info (12021): Found 1 design units, including 1 entities, in source file cpp.bdf
    Info (12023): Found entity 1: CPP
Info (12021): Found 2 design units, including 1 entities, in source file zero19bit.vhd
    Info (12022): Found design unit 1: zero19bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO19BIT.vhd Line: 51
    Info (12023): Found entity 1: ZERO19BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO19BIT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux1to2_29bit.vhd
    Info (12022): Found design unit 1: mux1to2_29bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1TO2_29BIT.vhd Line: 54
    Info (12023): Found entity 1: MUX1TO2_29BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1TO2_29BIT.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cad.bdf
    Info (12023): Found entity 1: CAD
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: F:/university/memari/CA_Assignment4_95108008/t4memari/memory.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file an.vhd
    Info (12022): Found design unit 1: an-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/AN.vhd Line: 51
    Info (12023): Found entity 1: AN File: F:/university/memari/CA_Assignment4_95108008/t4memari/AN.vhd Line: 43
Info (12127): Elaborating entity "TOT" for the top level hierarchy
Info (12128): Elaborating entity "memory" for hierarchy "memory:inst2"
Warning (10230): Verilog HDL assignment warning at memory.v(88): truncated value with size 32 to match size of target (2) File: F:/university/memari/CA_Assignment4_95108008/t4memari/memory.v Line: 88
Warning (10240): Verilog HDL Always Construct warning at memory.v(30): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: F:/university/memari/CA_Assignment4_95108008/t4memari/memory.v Line: 30
Info (12128): Elaborating entity "DesignCPU" for hierarchy "DesignCPU:inst1"
Warning (275009): Pin "N" not connected
Warning (275008): Primitive "GND" of instance "inst12" not used
Warning (275008): Primitive "VCC" of instance "inst13" not used
Info (12128): Elaborating entity "DFFwithCLR" for hierarchy "DesignCPU:inst1|DFFwithCLR:inst5"
Info (12128): Elaborating entity "DFF_OK" for hierarchy "DesignCPU:inst1|DFFwithCLR:inst5|DFF_OK:inst3"
Info (12128): Elaborating entity "GenSignals" for hierarchy "DesignCPU:inst1|GenSignals:inst14"
Info (12128): Elaborating entity "dec4to16" for hierarchy "DesignCPU:inst1|GenSignals:inst14|dec4to16:inst"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec4to16.vhd Line: 135
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec4to16.vhd Line: 135
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/dec4to16.vhd Line: 135
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ogf.tdf
    Info (12023): Found entity 1: decode_ogf File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 23
Info (12128): Elaborating entity "decode_ogf" for hierarchy "DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "Encoder8to3" for hierarchy "DesignCPU:inst1|GenSignals:inst14|Encoder8to3:inst7"
Warning (275009): Pin "W0" not connected
Info (12128): Elaborating entity "Encoder4to2" for hierarchy "DesignCPU:inst1|GenSignals:inst14|Encoder4to2:inst15"
Warning (275009): Pin "W0" not connected
Info (12128): Elaborating entity "triBus_6bit" for hierarchy "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst20"
Info (12128): Elaborating entity "BMA" for hierarchy "DesignCPU:inst1|GenSignals:inst14|BMA:inst21"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|BMA:inst21|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/BMA.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|BMA:inst21|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/BMA.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|BMA:inst21|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/BMA.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "63"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "BPA" for hierarchy "DesignCPU:inst1|GenSignals:inst14|BPA:inst23"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|BPA:inst23|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/BPA.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|BPA:inst23|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/BPA.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|BPA:inst23|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/BPA.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "60"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "SHIFT4L" for hierarchy "DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/SHIFT4L.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/SHIFT4L.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/SHIFT4L.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "17"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "B" for hierarchy "DesignCPU:inst1|GenSignals:inst14|B:inst28"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|B:inst28|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/B.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|B:inst28|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/B.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|B:inst28|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/B.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "20"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "AANDB" for hierarchy "DesignCPU:inst1|GenSignals:inst14|AANDB:inst29"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|AANDB:inst29|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/AANDB.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|AANDB:inst29|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/AANDB.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|AANDB:inst29|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/AANDB.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "12"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "AORB" for hierarchy "DesignCPU:inst1|GenSignals:inst14|AORB:inst31"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|AORB:inst31|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/AORB.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|AORB:inst31|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/AORB.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|AORB:inst31|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/AORB.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "28"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "AN" for hierarchy "DesignCPU:inst1|GenSignals:inst14|AN:inst54"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|GenSignals:inst14|AN:inst54|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/AN.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|GenSignals:inst14|AN:inst54|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/AN.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|GenSignals:inst14|AN:inst54|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/AN.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "24"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "6"
Info (12128): Elaborating entity "DFFwithSET" for hierarchy "DesignCPU:inst1|DFFwithSET:inst46"
Info (12128): Elaborating entity "rom" for hierarchy "DesignCPU:inst1|rom:inst"
Warning (10030): Net "array[126..92]" at rom.v(4) has no driver or initial value, using a default initial value '0' File: F:/university/memari/CA_Assignment4_95108008/t4memari/rom.v Line: 4
Info (12128): Elaborating entity "CAD" for hierarchy "DesignCPU:inst1|CAD:inst17"
Warning (12125): Using design file reg_7bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: REG_7BIT
Info (12128): Elaborating entity "REG_7BIT" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc"
Warning (12125): Using design file mux1_2_7bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux1_2_7bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_7bit.vhd Line: 54
    Info (12023): Found entity 1: MUX1_2_7BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_7bit.vhd Line: 43
Info (12128): Elaborating entity "MUX1_2_7BIT" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_7bit.vhd Line: 86
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_7bit.vhd Line: 86
Info (12133): Instantiated megafunction "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_7bit.vhd Line: 86
    Info (12134): Parameter "LPM_WIDTH" = "7"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ibe.tdf
    Info (12023): Found entity 1: mux_ibe File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_ibe.tdf Line: 23
Info (12128): Elaborating entity "mux_ibe" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component|mux_ibe:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Warning (12125): Using design file mux2_3_7bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux2_3_7bit-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_7bit.vhd Line: 55
    Info (12023): Found entity 1: MUX2_3_7BIT File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_7bit.vhd Line: 43
Info (12128): Elaborating entity "MUX2_3_7BIT" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_7bit.vhd Line: 92
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_7bit.vhd Line: 92
Info (12133): Instantiated megafunction "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_7bit.vhd Line: 92
    Info (12134): Parameter "LPM_WIDTH" = "7"
    Info (12134): Parameter "LPM_SIZE" = "3"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kbe.tdf
    Info (12023): Found entity 1: mux_kbe File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_kbe.tdf Line: 23
Info (12128): Elaborating entity "mux_kbe" for hierarchy "DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component|mux_kbe:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "MUX2_4_7BIT" for hierarchy "DesignCPU:inst1|MUX2_4_7BIT:inst2"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_7BIT.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_7BIT.vhd Line: 102
Info (12133): Instantiated megafunction "DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_7BIT.vhd Line: 102
    Info (12134): Parameter "LPM_WIDTH" = "7"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mbe.tdf
    Info (12023): Found entity 1: mux_mbe File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_mbe.tdf Line: 23
Info (12128): Elaborating entity "mux_mbe" for hierarchy "DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component|mux_mbe:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Mapper" for hierarchy "DesignCPU:inst1|Mapper:inst4"
Warning (275009): Pin "RESET" not connected
Info (12128): Elaborating entity "TriBus_7bit" for hierarchy "DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst47"
Info (12128): Elaborating entity "decoder4to16" for hierarchy "DesignCPU:inst1|Mapper:inst4|decoder4to16:DSSD"
Info (12128): Elaborating entity "IINC" for hierarchy "DesignCPU:inst1|Mapper:inst4|IINC:inst79"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|IINC:inst79|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IINC.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|IINC:inst79|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IINC.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|IINC:inst79|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/IINC.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "27"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "ILOAD" for hierarchy "DesignCPU:inst1|Mapper:inst4|ILOAD:inst80"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|ILOAD:inst80|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ILOAD.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|ILOAD:inst80|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ILOAD.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|ILOAD:inst80|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/ILOAD.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "34"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "DUP" for hierarchy "DesignCPU:inst1|Mapper:inst4|DUP:inst83"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|DUP:inst83|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/DUP.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|DUP:inst83|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/DUP.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|DUP:inst83|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/DUP.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "47"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "LAND" for hierarchy "DesignCPU:inst1|Mapper:inst4|LAND:inst84"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|LAND:inst84|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/LAND.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|LAND:inst84|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/LAND.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|LAND:inst84|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/LAND.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "49"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "ENVOKE" for hierarchy "DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ENVOKE.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ENVOKE.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/ENVOKE.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "71"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "IOR" for hierarchy "DesignCPU:inst1|Mapper:inst4|IOR:inst87"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|IOR:inst87|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IOR.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|IOR:inst87|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IOR.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|IOR:inst87|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/IOR.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "59"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "retn" for hierarchy "DesignCPU:inst1|Mapper:inst4|retn:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|retn:inst2|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/retn.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|retn:inst2|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/retn.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|retn:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/retn.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "87"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "LDC_W" for hierarchy "DesignCPU:inst1|Mapper:inst4|LDC_W:inst88"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|LDC_W:inst88|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDC_W.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|LDC_W:inst88|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDC_W.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|LDC_W:inst88|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDC_W.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "63"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "ISTORE" for hierarchy "DesignCPU:inst1|Mapper:inst4|ISTORE:inst81"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|ISTORE:inst81|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISTORE.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|ISTORE:inst81|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISTORE.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|ISTORE:inst81|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISTORE.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "38"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "ISUB" for hierarchy "DesignCPU:inst1|Mapper:inst4|ISUB:inst82"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|ISUB:inst82|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISUB.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|ISUB:inst82|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISUB.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|ISUB:inst82|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/ISUB.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "43"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "pushbyte" for hierarchy "DesignCPU:inst1|Mapper:inst4|pushbyte:inst33"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|pushbyte:inst33|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/pushbyte.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|pushbyte:inst33|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/pushbyte.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|pushbyte:inst33|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/pushbyte.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "2"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "GOTO" for hierarchy "DesignCPU:inst1|Mapper:inst4|GOTO:inst35"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|GOTO:inst35|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/GOTO.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|GOTO:inst35|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/GOTO.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|GOTO:inst35|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/GOTO.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "4"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "lADD" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/lADD.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/lADD.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/lADD.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "5"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_og8.tdf
    Info (12023): Found entity 1: lpm_constant_og8 File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/lpm_constant_og8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_og8" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/lpm_constant_og8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/lpm_constant_og8.tdf Line: 31
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/lpm_constant_og8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000101"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "3"
    Info (12134): Parameter "WIDTH_WORD" = "7"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 425
Info (12128): Elaborating entity "IFEQ" for hierarchy "DesignCPU:inst1|Mapper:inst4|IFEQ:inst38"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|IFEQ:inst38|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IFEQ.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|IFEQ:inst38|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IFEQ.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|IFEQ:inst38|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/IFEQ.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "9"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Warning (12125): Using design file iflt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: iflt-SYN File: F:/university/memari/CA_Assignment4_95108008/t4memari/iflt.vhd Line: 51
    Info (12023): Found entity 1: IFLT File: F:/university/memari/CA_Assignment4_95108008/t4memari/iflt.vhd Line: 43
Info (12128): Elaborating entity "IFLT" for hierarchy "DesignCPU:inst1|Mapper:inst4|IFLT:inst77"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|IFLT:inst77|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/iflt.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|IFLT:inst77|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/iflt.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|IFLT:inst77|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/iflt.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "14"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "IF_ICM" for hierarchy "DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IF_ICM.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/IF_ICM.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/IF_ICM.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "19"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "WIDE" for hierarchy "DesignCPU:inst1|Mapper:inst4|WIDE:inst86"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|WIDE:inst86|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/WIDE.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|WIDE:inst86|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/WIDE.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|WIDE:inst86|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/WIDE.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "58"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "POP" for hierarchy "DesignCPU:inst1|Mapper:inst4|POP:inst89"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|POP:inst89|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/POP.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|POP:inst89|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/POP.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|POP:inst89|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/POP.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "66"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "SWAP" for hierarchy "DesignCPU:inst1|Mapper:inst4|SWAP:inst85"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|SWAP:inst85|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/SWAP.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|SWAP:inst85|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/SWAP.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|SWAP:inst85|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/SWAP.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "53"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "LDASP" for hierarchy "DesignCPU:inst1|Mapper:inst4|LDASP:inst90"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|LDASP:inst90|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDASP.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|LDASP:inst90|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDASP.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|LDASP:inst90|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/LDASP.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "67"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "NOP" for hierarchy "DesignCPU:inst1|Mapper:inst4|NOP:inst"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DesignCPU:inst1|Mapper:inst4|NOP:inst|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/NOP.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|Mapper:inst4|NOP:inst|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/NOP.vhd Line: 72
Info (12133): Instantiated megafunction "DesignCPU:inst1|Mapper:inst4|NOP:inst|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/NOP.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "INCRIMENTOR" for hierarchy "DesignCPU:inst1|INCRIMENTOR:inst3"
Info (12128): Elaborating entity "inputlogic" for hierarchy "DesignCPU:inst1|inputlogic:inst10"
Info (12128): Elaborating entity "MUX2_4_1bit" for hierarchy "DesignCPU:inst1|MUX2_4_1bit:inst6"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_1bit.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_1bit.vhd Line: 80
Info (12133): Instantiated megafunction "DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_1bit.vhd Line: 80
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fbe.tdf
    Info (12023): Found entity 1: mux_fbe File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_fbe.tdf Line: 23
Info (12128): Elaborating entity "mux_fbe" for hierarchy "DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component|mux_fbe:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "DataPath" for hierarchy "DataPath:inst3"
Info (12128): Elaborating entity "ALU" for hierarchy "DataPath:inst3|ALU:inst11"
Warning (10270): Verilog HDL Case Statement warning at ALU.v(14): incomplete case statement has no default case item File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "Data_out", which holds its previous value in one or more paths through the always construct File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[0]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[1]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[2]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[3]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[4]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[5]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[6]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[7]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[8]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[9]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[10]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[11]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[12]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[13]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[14]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[15]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[16]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[17]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[18]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[19]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[20]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[21]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[22]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[23]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[24]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[25]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[26]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[27]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[28]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[29]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (10041): Inferred latch for "Data_out[30]" at ALU.v(9) File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
Info (12128): Elaborating entity "REG_32bit" for hierarchy "DataPath:inst3|REG_32bit:DR"
Info (12128): Elaborating entity "mux1_2_32bit" for hierarchy "DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_32bit.vhd Line: 136
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_32bit.vhd Line: 136
Info (12133): Instantiated megafunction "DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_32bit.vhd Line: 136
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0de.tdf
    Info (12023): Found entity 1: mux_0de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_0de.tdf Line: 23
Info (12128): Elaborating entity "mux_0de" for hierarchy "DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux2_4_32bit" for hierarchy "DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_32bit.vhd Line: 167
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_32bit.vhd Line: 167
Info (12133): Instantiated megafunction "DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_32bit.vhd Line: 167
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_SIZE" = "3"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2de.tdf
    Info (12023): Found entity 1: mux_2de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_2de.tdf Line: 23
Info (12128): Elaborating entity "mux_2de" for hierarchy "DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux3to8_32bit" for hierarchy "DataPath:inst3|mux3to8_32bit:inst6"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3to8_32bit.vhd Line: 342
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3to8_32bit.vhd Line: 342
Info (12133): Instantiated megafunction "DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux3to8_32bit.vhd Line: 342
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_SIZE" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "3"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8de.tdf
    Info (12023): Found entity 1: mux_8de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_8de.tdf Line: 23
Info (12128): Elaborating entity "mux_8de" for hierarchy "DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component|mux_8de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "REG_8bit" for hierarchy "DataPath:inst3|REG_8bit:OP1"
Info (12128): Elaborating entity "mux1_2_8bit" for hierarchy "DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_8bit.vhd Line: 88
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_8bit.vhd Line: 88
Info (12133): Instantiated megafunction "DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux1_2_8bit.vhd Line: 88
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jbe.tdf
    Info (12023): Found entity 1: mux_jbe File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_jbe.tdf Line: 23
Info (12128): Elaborating entity "mux_jbe" for hierarchy "DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux2_3_8bit" for hierarchy "DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_8bit.vhd Line: 95
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_8bit.vhd Line: 95
Info (12133): Instantiated megafunction "DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_3_8bit.vhd Line: 95
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "3"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lbe.tdf
    Info (12023): Found entity 1: mux_lbe File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_lbe.tdf Line: 23
Info (12128): Elaborating entity "mux_lbe" for hierarchy "DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "REG_16bit" for hierarchy "DataPath:inst3|REG_16bit:OP32"
Info (12128): Elaborating entity "MUX1_2_16bit" for hierarchy "DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_16bit.vhd Line: 104
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_16bit.vhd Line: 104
Info (12133): Instantiated megafunction "DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_16bit.vhd Line: 104
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3de.tdf
    Info (12023): Found entity 1: mux_3de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_3de.tdf Line: 23
Info (12128): Elaborating entity "mux_3de" for hierarchy "DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component|mux_3de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux2_4_16bit" for hierarchy "DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_16bit.vhd Line: 119
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_16bit.vhd Line: 119
Info (12133): Instantiated megafunction "DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2_4_16bit.vhd Line: 119
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_SIZE" = "3"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4de.tdf
    Info (12023): Found entity 1: mux_4de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_4de.tdf Line: 23
Info (12128): Elaborating entity "mux_4de" for hierarchy "DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component|mux_4de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LV" for hierarchy "DataPath:inst3|LV:SDDV"
Warning (275009): Pin "INC1" not connected
Info (12128): Elaborating entity "mux2_1_32bit" for hierarchy "DataPath:inst3|LV:SDDV|mux2_1_32bit:inst6"
Info (12128): Elaborating entity "Adder32bit" for hierarchy "DataPath:inst3|LV:SDDV|Adder32bit:inst5"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/Adder32bit.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/Adder32bit.vhd Line: 77
Info (12133): Instantiated megafunction "DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/Adder32bit.vhd Line: 77
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5uh.tdf
    Info (12023): Found entity 1: add_sub_5uh File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/add_sub_5uh.tdf Line: 23
Info (12128): Elaborating entity "add_sub_5uh" for hierarchy "DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "REG_14BIT" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ"
Info (12128): Elaborating entity "MUX1_2_14BIT" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_14BIT.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_14BIT.vhd Line: 100
Info (12133): Instantiated megafunction "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX1_2_14BIT.vhd Line: 100
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1de.tdf
    Info (12023): Found entity 1: mux_1de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_1de.tdf Line: 23
Info (12128): Elaborating entity "mux_1de" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component|mux_1de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "MUX2_4_14BIT" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_14BIT.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_14BIT.vhd Line: 113
Info (12133): Instantiated megafunction "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/MUX2_4_14BIT.vhd Line: 113
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_SIZE" = "3"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6de.tdf
    Info (12023): Found entity 1: mux_6de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_6de.tdf Line: 23
Info (12128): Elaborating entity "mux_6de" for hierarchy "DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component|mux_6de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "SP_REG_32bit" for hierarchy "DataPath:inst3|SP_REG_32bit:SP"
Info (12128): Elaborating entity "adder_sub" for hierarchy "DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/adder_sub.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/adder_sub.vhd Line: 82
Info (12133): Instantiated megafunction "DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/adder_sub.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ovg.tdf
    Info (12023): Found entity 1: add_sub_ovg File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/add_sub_ovg.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ovg" for hierarchy "DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ovg:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "PC" for hierarchy "DataPath:inst3|PC:PC"
Info (12128): Elaborating entity "mux2to4_32bit" for hierarchy "DataPath:inst3|mux2to4_32bit:JKN"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2to4_32bit.vhd Line: 202
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2to4_32bit.vhd Line: 202
Info (12133): Instantiated megafunction "DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/mux2to4_32bit.vhd Line: 202
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5de.tdf
    Info (12023): Found entity 1: mux_5de File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/mux_5de.tdf Line: 23
Info (12128): Elaborating entity "mux_5de" for hierarchy "DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component|mux_5de:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "CPP" for hierarchy "DataPath:inst3|CPP:KJNVS"
Warning (275009): Pin "INC1" not connected
Info (12128): Elaborating entity "ZERO" for hierarchy "DataPath:inst3|CPP:KJNVS|ZERO:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "DataPath:inst3|CPP:KJNVS|ZERO:inst2|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "DataPath:inst3|CPP:KJNVS|ZERO:inst2|lpm_constant:LPM_CONSTANT_component" File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO.vhd Line: 72
Info (12133): Instantiated megafunction "DataPath:inst3|CPP:KJNVS|ZERO:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: F:/university/memari/CA_Assignment4_95108008/t4memari/ZERO.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.05.28.18:24:18 Progress: Loading sld5b00757e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5b00757e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/ip/sld5b00757e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[6]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[5]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[4]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[3]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[2]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[1]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
    Warning (13048): Converted tri-state node "DesignCPU:inst1|Mapper:inst4|MapAddr[0]" into a selector File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst24|inst5" to the node "DataPath:inst3|ALU:inst11|Mux45" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst27|inst6" to the node "DataPath:inst3|ALU:inst11|Mux45" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst24|inst7" to the node "DataPath:inst3|ALU:inst11|Mux18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst24|inst8" to the node "DataPath:inst3|ALU:inst11|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst22|inst9" to the node "DataPath:inst3|ALU:inst11|Mux18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst22|inst10" to the node "DataPath:inst3|ALU:inst11|Mux18" into an OR gate
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[1] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[0] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[13] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[5] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[7] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[9] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[11] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[30] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[15] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[17] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[19] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[21] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[23] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[25] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[27] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[29] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[2] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[4] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[6] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[8] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[10] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[12] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[14] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[16] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[28] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[26] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[24] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[22] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[20] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[18] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Warning (13012): Latch DataPath:inst3|ALU:inst11|Data_out[3] has unsafe behavior File: F:/university/memari/CA_Assignment4_95108008/t4memari/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated|w_anode81w[3] File: F:/university/memari/CA_Assignment4_95108008/t4memari/db/decode_ogf.tdf Line: 49
Info (13000): Registers with preset signals will power-up high File: F:/university/memari/CA_Assignment4_95108008/t4memari/memory.v Line: 80
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file F:/university/memari/CA_Assignment4_95108008/t4memari/output_files/CPUt4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 57 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GND[16]"
    Warning (15610): No output dependent on input pin "GND[7]"
    Warning (15610): No output dependent on input pin "GND[5]"
    Warning (15610): No output dependent on input pin "GND[3]"
    Warning (15610): No output dependent on input pin "GND[2]"
    Warning (15610): No output dependent on input pin "GND[1]"
    Warning (15610): No output dependent on input pin "GND[0]"
    Warning (15610): No output dependent on input pin "TEST1[31]"
    Warning (15610): No output dependent on input pin "TEST1[30]"
    Warning (15610): No output dependent on input pin "TEST1[29]"
    Warning (15610): No output dependent on input pin "TEST1[28]"
    Warning (15610): No output dependent on input pin "TEST1[27]"
    Warning (15610): No output dependent on input pin "TEST1[26]"
    Warning (15610): No output dependent on input pin "TEST1[25]"
    Warning (15610): No output dependent on input pin "TEST1[24]"
    Warning (15610): No output dependent on input pin "TEST1[23]"
    Warning (15610): No output dependent on input pin "TEST1[22]"
    Warning (15610): No output dependent on input pin "TEST1[21]"
    Warning (15610): No output dependent on input pin "TEST1[20]"
    Warning (15610): No output dependent on input pin "TEST1[19]"
    Warning (15610): No output dependent on input pin "TEST1[18]"
    Warning (15610): No output dependent on input pin "TEST1[17]"
    Warning (15610): No output dependent on input pin "TEST1[16]"
    Warning (15610): No output dependent on input pin "TEST1[15]"
    Warning (15610): No output dependent on input pin "TEST1[14]"
    Warning (15610): No output dependent on input pin "TEST1[13]"
    Warning (15610): No output dependent on input pin "TEST1[12]"
    Warning (15610): No output dependent on input pin "TEST1[11]"
    Warning (15610): No output dependent on input pin "TEST1[10]"
    Warning (15610): No output dependent on input pin "TEST1[9]"
    Warning (15610): No output dependent on input pin "TEST1[8]"
    Warning (15610): No output dependent on input pin "TEST1[7]"
    Warning (15610): No output dependent on input pin "TEST2[31]"
    Warning (15610): No output dependent on input pin "TEST2[30]"
    Warning (15610): No output dependent on input pin "TEST2[29]"
    Warning (15610): No output dependent on input pin "TEST2[28]"
    Warning (15610): No output dependent on input pin "TEST2[27]"
    Warning (15610): No output dependent on input pin "TEST2[26]"
    Warning (15610): No output dependent on input pin "TEST2[25]"
    Warning (15610): No output dependent on input pin "TEST2[24]"
    Warning (15610): No output dependent on input pin "TEST2[23]"
    Warning (15610): No output dependent on input pin "TEST2[22]"
    Warning (15610): No output dependent on input pin "TEST2[21]"
    Warning (15610): No output dependent on input pin "TEST2[20]"
    Warning (15610): No output dependent on input pin "TEST2[19]"
    Warning (15610): No output dependent on input pin "TEST2[18]"
    Warning (15610): No output dependent on input pin "TEST2[17]"
    Warning (15610): No output dependent on input pin "TEST2[16]"
    Warning (15610): No output dependent on input pin "TEST2[15]"
    Warning (15610): No output dependent on input pin "TEST2[14]"
    Warning (15610): No output dependent on input pin "TEST2[13]"
    Warning (15610): No output dependent on input pin "TEST2[12]"
    Warning (15610): No output dependent on input pin "TEST2[11]"
    Warning (15610): No output dependent on input pin "TEST2[10]"
    Warning (15610): No output dependent on input pin "TEST2[9]"
    Warning (15610): No output dependent on input pin "TEST2[8]"
    Warning (15610): No output dependent on input pin "TEST2[7]"
Info (21057): Implemented 10772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 89 input pins
    Info (21059): Implemented 345 output pins
    Info (21061): Implemented 10337 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 5128 megabytes
    Info: Processing ended: Mon May 28 18:25:04 2018
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/university/memari/CA_Assignment4_95108008/t4memari/output_files/CPUt4.map.smsg.


