(PCB Direct_SPI_adapter_module
 (parser
  (host_cad ARES)
  (host_version 8.15 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.05080 -0.05080 20.05080 40.05080))
  (boundary (path signal 0.10160 0.00000 0.00000 20.00000 0.00000 20.00000 40.00000
   0.00000 40.00000 0.00000 0.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_SIGNAL
   (spare
    $VIA_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 1.50000)
   (clearance 0.30000 (type wire_via))
   (clearance 0.30000 (type wire_smd))
   (clearance 0.30000 (type wire_pin))
   (clearance 0.30000 (type wire_wire))
   (clearance 0.20000 (type via_pin))
   (clearance 0.20000 (type via_via))
   (clearance 0.20000 (type via_smd))
  )
 )
 (placement
  (component "12 DOUBLE ROW PIN HEADER_J1" (place J1 6.54000 18.73000 back -270))
  (component "ARDUINO-SIL6_J2" (place J2 10.00000 26.35000 front 270))
 )
 (library
  (image "12 DOUBLE ROW PIN HEADER_J1" (side back)
   (outline (rect TOP -12.77620 -2.54000 10.21620 4.90220))
   (pin PS0 (rotate -90) 0 -7.62000 0.00000)
   (pin PS0 (rotate -90) 1 -7.62000 2.54000)
   (pin PS0 (rotate -90) 2 -5.08000 0.00000)
   (pin PS0 (rotate -90) 3 -5.08000 2.54000)
   (pin PS0 (rotate -90) 4 -2.54000 0.00000)
   (pin PS0 (rotate -90) 5 -2.54000 2.54000)
   (pin PS0 (rotate -90) 6 0.00000 0.00000)
   (pin PS0 (rotate -90) 7 0.00000 2.54000)
   (pin PS0 (rotate -90) 8 2.54000 0.00000)
   (pin PS0 (rotate -90) 9 2.54000 2.54000)
   (pin PS0 (rotate -90) 10 5.08000 0.00000)
   (pin PS0 (rotate -90) 11 5.08000 2.54000)
  )
  (image "ARDUINO-SIL6_J2" (side front)
   (outline (rect TOP -1.32080 -1.95580 14.02080 1.95580))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "3.3V"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-10 J1-11 J2-5)
  )
  (net "MISO"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-6 J2-1)
  )
  (net "MOSI"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-4 J2-2)
  )
  (net "PB0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-3 J2-4)
  )
  (net "PB1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-5)
  )
  (net "PB2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-7)
  )
  (net "PB3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-9)
  )
  (net "PB4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-2)
  )
  (net "SCK"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-8 J2-3)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-1 J2-0)
  )
  (class POWER
   "3.3V"
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50800)
    (clearance 1.50000)
    (clearance 0.30000 (type wire_via))
    (clearance 0.30000 (type wire_smd))
    (clearance 0.30000 (type wire_pin))
    (clearance 0.30000 (type wire_wire))
    (clearance 0.20000 (type via_pin))
    (clearance 0.20000 (type via_via))
    (clearance 0.20000 (type via_smd))
   )
  )
  (class SIGNAL
   "MISO"
   "MOSI"
   "PB0"
   "PB1"
   "PB2"
   "PB3"
   "PB4"
   "SCK"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 1.50000)
    (clearance 0.30000 (type wire_via))
    (clearance 0.30000 (type wire_smd))
    (clearance 0.30000 (type wire_pin))
    (clearance 0.30000 (type wire_wire))
    (clearance 0.20000 (type via_pin))
    (clearance 0.20000 (type via_via))
    (clearance 0.20000 (type via_smd))
   )
  )
 )
 (wiring
 )
)
