#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 23 18:55:41 2021
# Process ID: 23508
# Current directory: E:/arch/reports/tijiao/工程文件/1169_ssc_lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26236 E:\arch\reports\tijiao\工程文件\1169_ssc_lab6\lab06.xpr
# Log file: E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/vivado.log
# Journal file: E:/arch/reports/tijiao/工程文件/1169_ssc_lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.xpr
INFO: [Project 1-313] Project file moved from 'E:/arch/reports/tijiao/lab06' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/pack/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 784.035 ; gain = 152.090
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/imports/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/imports/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/pack/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1655e51ddf444b89cfbf658717bc3b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Branch' [E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.srcs/sources_1/new/Top.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -view {E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/Top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/arch/reports/tijiao/工程文件/1169_ssc_lab6/Top_tb_behav.wcfg
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 855.551 ; gain = 30.371
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 18:57:05 2021...
