==39462== Cachegrind, a cache and branch-prediction profiler
==39462== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39462== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39462== Command: ./sift .
==39462== 
--39462-- warning: L3 cache found, using its data for the LL simulation.
--39462-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39462-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39462== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39462== (see section Limitations in user manual)
==39462== NOTE: further instances of this message will not be shown
==39462== 
==39462== I   refs:      3,167,698,658
==39462== I1  misses:            4,894
==39462== LLi misses:            2,288
==39462== I1  miss rate:          0.00%
==39462== LLi miss rate:          0.00%
==39462== 
==39462== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39462== D1  misses:       26,624,475  ( 19,802,316 rd   +   6,822,159 wr)
==39462== LLd misses:        3,715,075  (  1,941,333 rd   +   1,773,742 wr)
==39462== D1  miss rate:           2.7% (        2.9%     +         2.3%  )
==39462== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39462== 
==39462== LL refs:          26,629,369  ( 19,807,210 rd   +   6,822,159 wr)
==39462== LL misses:         3,717,363  (  1,943,621 rd   +   1,773,742 wr)
==39462== LL miss rate:            0.1% (        0.1%     +         0.6%  )
