// Seed: 613932023
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    output tri id_11,
    input tri1 id_12,
    input wor id_13,
    input supply0 id_14,
    input tri id_15,
    output tri0 id_16,
    input supply0 id_17
);
  wire id_19;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2
);
  wire [-1 'b0 : 1] id_4;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
