<stg><name>Seuil_calc::do_gen</name>


<trans_list>

<trans id="667" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="188" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:0  %buffer_load_8_0 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:1  %buffer_load_8_1 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:2  %buffer_load_8_2 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:3  %buffer_load_8_3 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:4  %buffer_load_8_4 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:5  %buffer_load_8_5 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_5"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:6  %buffer_load_8_6 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_6"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:7  %buffer_load_8_7 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:8  %buffer_load_8_8 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_8"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:9  %buffer_load_8_9 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_9"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:10  %buffer_load_8_10 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_10"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:11  %buffer_load_8_11 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_11"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:12  %buffer_load_8_12 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_12"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:13  %buffer_load_8_13 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_13"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:14  %buffer_load_8_14 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_14"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:15  %buffer_load_8_15 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_15"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:16  %buffer_load_8_16 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_16"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:17  %buffer_load_8_17 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_17"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:18  %buffer_load_8_18 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_18"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:19  %buffer_load_8_19 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_19"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:20  %buffer_load_8_20 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_20"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:21  %buffer_load_8_21 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_21"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:22  %buffer_load_8_22 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_22"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:23  %buffer_load_8_23 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_23"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:24  %buffer_load_8_24 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_24"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:25  %buffer_load_8_25 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_25"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:26  %buffer_load_8_26 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_26"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:27  %buffer_load_8_27 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_27"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:28  %buffer_load_8_28 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_28"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:29  %buffer_load_8_29 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_29"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
__ssdm_reset__:30  %buffer_load_8_30 = alloca float

]]></Node>
<StgValue><ssdm name="buffer_load_8_30"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:31  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:32  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__ssdm_reset__:33  call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:34  call void (...)* @_ssdm_op_SpecBitsMap(i1* %detect), !map !210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
__ssdm_reset__:35  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind

]]></Node>
<StgValue><ssdm name="specport_ln34"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
__ssdm_reset__:36  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind

]]></Node>
<StgValue><ssdm name="specport_ln35"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__ssdm_reset__:37  call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln36"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__ssdm_reset__:38  call void (...)* @_ssdm_op_SpecInterface(i1* %detect, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln37"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
__ssdm_reset__:39  call void (...)* @_ssdm_op_SpecProcessDef([11 x i8]* @p_str67, i32 2, [7 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specprocessdef_ln38"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
__ssdm_reset__:40  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
__ssdm_reset__:41  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln38"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__ssdm_reset__:42  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__ssdm_reset__:43  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
__ssdm_reset__:44  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
__ssdm_reset__:45  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:0  %buffer_load = load float* %buffer_load_8_0

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:44  %sqrv = fmul float %buffer_load, %buffer_load

]]></Node>
<StgValue><ssdm name="sqrv"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:1  %buffer_load_1 = load float* %buffer_load_8_1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:44  %sqrv = fmul float %buffer_load, %buffer_load

]]></Node>
<StgValue><ssdm name="sqrv"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:151  store float %buffer_load_1, float* %buffer_load_8_0

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %buffer_load_2 = load float* %buffer_load_8_2

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:44  %sqrv = fmul float %buffer_load, %buffer_load

]]></Node>
<StgValue><ssdm name="sqrv"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:150  store float %buffer_load_2, float* %buffer_load_8_1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:3  %buffer_load_3 = load float* %buffer_load_8_3

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:44  %sqrv = fmul float %buffer_load, %buffer_load

]]></Node>
<StgValue><ssdm name="sqrv"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:149  store float %buffer_load_3, float* %buffer_load_8_2

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:4  %buffer_load_4 = load float* %buffer_load_8_4

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %sum_1 = fadd float %sqrv, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  store float %buffer_load_4, float* %buffer_load_8_3

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:5  %buffer_load_5 = load float* %buffer_load_8_5

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:37  %tmp_1 = fadd float %buffer_load, %buffer_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %sum_1 = fadd float %sqrv, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %sqrv_1 = fmul float %buffer_load_1, %buffer_load_1

]]></Node>
<StgValue><ssdm name="sqrv_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:147  store float %buffer_load_5, float* %buffer_load_8_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:6  %buffer_load_6 = load float* %buffer_load_8_6

]]></Node>
<StgValue><ssdm name="buffer_load_6"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:37  %tmp_1 = fadd float %buffer_load, %buffer_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %sum_1 = fadd float %sqrv, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %sqrv_1 = fmul float %buffer_load_1, %buffer_load_1

]]></Node>
<StgValue><ssdm name="sqrv_1"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:146  store float %buffer_load_6, float* %buffer_load_8_5

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:7  %buffer_load_7 = load float* %buffer_load_8_7

]]></Node>
<StgValue><ssdm name="buffer_load_7"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:37  %tmp_1 = fadd float %buffer_load, %buffer_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %sum_1 = fadd float %sqrv, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %sqrv_1 = fmul float %buffer_load_1, %buffer_load_1

]]></Node>
<StgValue><ssdm name="sqrv_1"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:145  store float %buffer_load_7, float* %buffer_load_8_6

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:8  %buffer_load_8 = load float* %buffer_load_8_8

]]></Node>
<StgValue><ssdm name="buffer_load_8"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:37  %tmp_1 = fadd float %buffer_load, %buffer_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %sum_1 = fadd float %sqrv, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %sqrv_1 = fmul float %buffer_load_1, %buffer_load_1

]]></Node>
<StgValue><ssdm name="sqrv_1"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:144  store float %buffer_load_8, float* %buffer_load_8_7

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:9  %buffer_load_9 = load float* %buffer_load_8_9

]]></Node>
<StgValue><ssdm name="buffer_load_9"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:37  %tmp_1 = fadd float %buffer_load, %buffer_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:47  %sum_1_1 = fadd float %sum_1, %sqrv_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:143  store float %buffer_load_9, float* %buffer_load_8_8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:10  %buffer_load_10 = load float* %buffer_load_8_10

]]></Node>
<StgValue><ssdm name="buffer_load_10"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:47  %sum_1_1 = fadd float %sum_1, %sqrv_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:48  %sqrv_2 = fmul float %buffer_load_2, %buffer_load_2

]]></Node>
<StgValue><ssdm name="sqrv_2"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:142  store float %buffer_load_10, float* %buffer_load_8_9

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:11  %buffer_load_11 = load float* %buffer_load_8_11

]]></Node>
<StgValue><ssdm name="buffer_load_11"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:47  %sum_1_1 = fadd float %sum_1, %sqrv_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:48  %sqrv_2 = fmul float %buffer_load_2, %buffer_load_2

]]></Node>
<StgValue><ssdm name="sqrv_2"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:141  store float %buffer_load_11, float* %buffer_load_8_10

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:12  %buffer_load_12 = load float* %buffer_load_8_12

]]></Node>
<StgValue><ssdm name="buffer_load_12"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:47  %sum_1_1 = fadd float %sum_1, %sqrv_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:48  %sqrv_2 = fmul float %buffer_load_2, %buffer_load_2

]]></Node>
<StgValue><ssdm name="sqrv_2"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:140  store float %buffer_load_12, float* %buffer_load_8_11

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:13  %buffer_load_13 = load float* %buffer_load_8_13

]]></Node>
<StgValue><ssdm name="buffer_load_13"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:47  %sum_1_1 = fadd float %sum_1, %sqrv_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:48  %sqrv_2 = fmul float %buffer_load_2, %buffer_load_2

]]></Node>
<StgValue><ssdm name="sqrv_2"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:139  store float %buffer_load_13, float* %buffer_load_8_12

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:14  %buffer_load_14 = load float* %buffer_load_8_14

]]></Node>
<StgValue><ssdm name="buffer_load_14"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %sum_1_2 = fadd float %sum_1_1, %sqrv_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:138  store float %buffer_load_14, float* %buffer_load_8_13

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:15  %buffer_load_15 = load float* %buffer_load_8_15

]]></Node>
<StgValue><ssdm name="buffer_load_15"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %sum_1_2 = fadd float %sum_1_1, %sqrv_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:50  %sqrv_3 = fmul float %buffer_load_3, %buffer_load_3

]]></Node>
<StgValue><ssdm name="sqrv_3"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:137  store float %buffer_load_15, float* %buffer_load_8_14

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:16  %buffer_load_16 = load float* %buffer_load_8_16

]]></Node>
<StgValue><ssdm name="buffer_load_16"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %sum_1_2 = fadd float %sum_1_1, %sqrv_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:50  %sqrv_3 = fmul float %buffer_load_3, %buffer_load_3

]]></Node>
<StgValue><ssdm name="sqrv_3"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:136  store float %buffer_load_16, float* %buffer_load_8_15

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:17  %buffer_load_17 = load float* %buffer_load_8_17

]]></Node>
<StgValue><ssdm name="buffer_load_17"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %sum_1_2 = fadd float %sum_1_1, %sqrv_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:50  %sqrv_3 = fmul float %buffer_load_3, %buffer_load_3

]]></Node>
<StgValue><ssdm name="sqrv_3"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:135  store float %buffer_load_17, float* %buffer_load_8_16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:18  %buffer_load_18 = load float* %buffer_load_8_18

]]></Node>
<StgValue><ssdm name="buffer_load_18"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %sum_1_2 = fadd float %sum_1_1, %sqrv_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:50  %sqrv_3 = fmul float %buffer_load_3, %buffer_load_3

]]></Node>
<StgValue><ssdm name="sqrv_3"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:134  store float %buffer_load_18, float* %buffer_load_8_17

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:19  %buffer_load_19 = load float* %buffer_load_8_19

]]></Node>
<StgValue><ssdm name="buffer_load_19"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:51  %sum_1_3 = fadd float %sum_1_2, %sqrv_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:133  store float %buffer_load_19, float* %buffer_load_8_18

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:20  %buffer_load_20 = load float* %buffer_load_8_20

]]></Node>
<StgValue><ssdm name="buffer_load_20"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:38  %tmp_2 = fadd float %tmp_1, %buffer_load_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:51  %sum_1_3 = fadd float %sum_1_2, %sqrv_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:52  %sqrv_4 = fmul float %buffer_load_4, %buffer_load_4

]]></Node>
<StgValue><ssdm name="sqrv_4"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:132  store float %buffer_load_20, float* %buffer_load_8_19

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:21  %buffer_load_21 = load float* %buffer_load_8_21

]]></Node>
<StgValue><ssdm name="buffer_load_21"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:38  %tmp_2 = fadd float %tmp_1, %buffer_load_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:51  %sum_1_3 = fadd float %sum_1_2, %sqrv_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:52  %sqrv_4 = fmul float %buffer_load_4, %buffer_load_4

]]></Node>
<StgValue><ssdm name="sqrv_4"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:131  store float %buffer_load_21, float* %buffer_load_8_20

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:22  %buffer_load_22 = load float* %buffer_load_8_22

]]></Node>
<StgValue><ssdm name="buffer_load_22"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:38  %tmp_2 = fadd float %tmp_1, %buffer_load_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:51  %sum_1_3 = fadd float %sum_1_2, %sqrv_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:52  %sqrv_4 = fmul float %buffer_load_4, %buffer_load_4

]]></Node>
<StgValue><ssdm name="sqrv_4"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:130  store float %buffer_load_22, float* %buffer_load_8_21

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:23  %buffer_load_23 = load float* %buffer_load_8_23

]]></Node>
<StgValue><ssdm name="buffer_load_23"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:38  %tmp_2 = fadd float %tmp_1, %buffer_load_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:51  %sum_1_3 = fadd float %sum_1_2, %sqrv_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:52  %sqrv_4 = fmul float %buffer_load_4, %buffer_load_4

]]></Node>
<StgValue><ssdm name="sqrv_4"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:129  store float %buffer_load_23, float* %buffer_load_8_22

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:24  %buffer_load_24 = load float* %buffer_load_8_24

]]></Node>
<StgValue><ssdm name="buffer_load_24"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:38  %tmp_2 = fadd float %tmp_1, %buffer_load_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %sum_1_4 = fadd float %sum_1_3, %sqrv_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:128  store float %buffer_load_24, float* %buffer_load_8_23

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:25  %buffer_load_25 = load float* %buffer_load_8_25

]]></Node>
<StgValue><ssdm name="buffer_load_25"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:34  %val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:39  %tmp_3 = fadd float %tmp_2, %buffer_load_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %sum_1_4 = fadd float %sum_1_3, %sqrv_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:54  %sqrv_5 = fmul float %buffer_load_5, %buffer_load_5

]]></Node>
<StgValue><ssdm name="sqrv_5"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:127  store float %buffer_load_25, float* %buffer_load_8_24

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="341" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %buffer_load_26 = load float* %buffer_load_8_26

]]></Node>
<StgValue><ssdm name="buffer_load_26"/></StgValue>
</operation>

<operation id="342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:35  %zext_ln52 = zext i8 %val_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="343" st_id="28" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:36  %tmp = uitofp i32 %zext_ln52 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="344" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:39  %tmp_3 = fadd float %tmp_2, %buffer_load_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="345" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %sum_1_4 = fadd float %sum_1_3, %sqrv_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:54  %sqrv_5 = fmul float %buffer_load_5, %buffer_load_5

]]></Node>
<StgValue><ssdm name="sqrv_5"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:126  store float %buffer_load_26, float* %buffer_load_8_25

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:27  %buffer_load_27 = load float* %buffer_load_8_27

]]></Node>
<StgValue><ssdm name="buffer_load_27"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:36  %tmp = uitofp i32 %zext_ln52 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:39  %tmp_3 = fadd float %tmp_2, %buffer_load_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %sum_1_4 = fadd float %sum_1_3, %sqrv_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="352" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:54  %sqrv_5 = fmul float %buffer_load_5, %buffer_load_5

]]></Node>
<StgValue><ssdm name="sqrv_5"/></StgValue>
</operation>

<operation id="353" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:125  store float %buffer_load_27, float* %buffer_load_8_26

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:28  %buffer_load_28 = load float* %buffer_load_8_28

]]></Node>
<StgValue><ssdm name="buffer_load_28"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:36  %tmp = uitofp i32 %zext_ln52 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:39  %tmp_3 = fadd float %tmp_2, %buffer_load_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %sum_1_4 = fadd float %sum_1_3, %sqrv_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:54  %sqrv_5 = fmul float %buffer_load_5, %buffer_load_5

]]></Node>
<StgValue><ssdm name="sqrv_5"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:124  store float %buffer_load_28, float* %buffer_load_8_27

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:29  %buffer_load_29 = load float* %buffer_load_8_29

]]></Node>
<StgValue><ssdm name="buffer_load_29"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:36  %tmp = uitofp i32 %zext_ln52 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:39  %tmp_3 = fadd float %tmp_2, %buffer_load_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %sum_1_5 = fadd float %sum_1_4, %sqrv_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:123  store float %buffer_load_29, float* %buffer_load_8_28

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:30  %buffer_load_30 = load float* %buffer_load_8_30

]]></Node>
<StgValue><ssdm name="buffer_load_30"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:36  %tmp = uitofp i32 %zext_ln52 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %sum_1_5 = fadd float %sum_1_4, %sqrv_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %sqrv_6 = fmul float %buffer_load_6, %buffer_load_6

]]></Node>
<StgValue><ssdm name="sqrv_6"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:122  store float %buffer_load_30, float* %buffer_load_8_29

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="370" st_id="33" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:36  %tmp = uitofp i32 %zext_ln52 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %sum_1_5 = fadd float %sum_1_4, %sqrv_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %sqrv_6 = fmul float %buffer_load_6, %buffer_load_6

]]></Node>
<StgValue><ssdm name="sqrv_6"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:121  store float %tmp, float* %buffer_load_8_30

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="374" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %sum_1_5 = fadd float %sum_1_4, %sqrv_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %sqrv_6 = fmul float %buffer_load_6, %buffer_load_6

]]></Node>
<StgValue><ssdm name="sqrv_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="376" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %sum_1_5 = fadd float %sum_1_4, %sqrv_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %sqrv_6 = fmul float %buffer_load_6, %buffer_load_6

]]></Node>
<StgValue><ssdm name="sqrv_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="378" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:57  %sum_1_6 = fadd float %sum_1_5, %sqrv_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="379" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:57  %sum_1_6 = fadd float %sum_1_5, %sqrv_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:58  %sqrv_7 = fmul float %buffer_load_7, %buffer_load_7

]]></Node>
<StgValue><ssdm name="sqrv_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="381" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:57  %sum_1_6 = fadd float %sum_1_5, %sqrv_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="382" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:58  %sqrv_7 = fmul float %buffer_load_7, %buffer_load_7

]]></Node>
<StgValue><ssdm name="sqrv_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="383" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:57  %sum_1_6 = fadd float %sum_1_5, %sqrv_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:58  %sqrv_7 = fmul float %buffer_load_7, %buffer_load_7

]]></Node>
<StgValue><ssdm name="sqrv_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="385" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:57  %sum_1_6 = fadd float %sum_1_5, %sqrv_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="386" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:58  %sqrv_7 = fmul float %buffer_load_7, %buffer_load_7

]]></Node>
<StgValue><ssdm name="sqrv_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="387" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:59  %sum_1_7 = fadd float %sum_1_6, %sqrv_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="388" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:59  %sum_1_7 = fadd float %sum_1_6, %sqrv_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %sqrv_8 = fmul float %buffer_load_8, %buffer_load_8

]]></Node>
<StgValue><ssdm name="sqrv_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="390" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:59  %sum_1_7 = fadd float %sum_1_6, %sqrv_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="391" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %sqrv_8 = fmul float %buffer_load_8, %buffer_load_8

]]></Node>
<StgValue><ssdm name="sqrv_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="392" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:59  %sum_1_7 = fadd float %sum_1_6, %sqrv_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="393" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %sqrv_8 = fmul float %buffer_load_8, %buffer_load_8

]]></Node>
<StgValue><ssdm name="sqrv_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="394" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:59  %sum_1_7 = fadd float %sum_1_6, %sqrv_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %sqrv_8 = fmul float %buffer_load_8, %buffer_load_8

]]></Node>
<StgValue><ssdm name="sqrv_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="396" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:61  %sum_1_8 = fadd float %sum_1_7, %sqrv_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="397" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:61  %sum_1_8 = fadd float %sum_1_7, %sqrv_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="398" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:62  %sqrv_9 = fmul float %buffer_load_9, %buffer_load_9

]]></Node>
<StgValue><ssdm name="sqrv_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="399" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:61  %sum_1_8 = fadd float %sum_1_7, %sqrv_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="400" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:62  %sqrv_9 = fmul float %buffer_load_9, %buffer_load_9

]]></Node>
<StgValue><ssdm name="sqrv_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="401" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:61  %sum_1_8 = fadd float %sum_1_7, %sqrv_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="402" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:62  %sqrv_9 = fmul float %buffer_load_9, %buffer_load_9

]]></Node>
<StgValue><ssdm name="sqrv_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="403" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:61  %sum_1_8 = fadd float %sum_1_7, %sqrv_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="404" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:62  %sqrv_9 = fmul float %buffer_load_9, %buffer_load_9

]]></Node>
<StgValue><ssdm name="sqrv_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="405" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:63  %sum_1_9 = fadd float %sum_1_8, %sqrv_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="406" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:63  %sum_1_9 = fadd float %sum_1_8, %sqrv_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="407" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:64  %sqrv_s = fmul float %buffer_load_10, %buffer_load_10

]]></Node>
<StgValue><ssdm name="sqrv_s"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="408" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:63  %sum_1_9 = fadd float %sum_1_8, %sqrv_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="409" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:64  %sqrv_s = fmul float %buffer_load_10, %buffer_load_10

]]></Node>
<StgValue><ssdm name="sqrv_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="410" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:63  %sum_1_9 = fadd float %sum_1_8, %sqrv_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="411" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:64  %sqrv_s = fmul float %buffer_load_10, %buffer_load_10

]]></Node>
<StgValue><ssdm name="sqrv_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="412" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:63  %sum_1_9 = fadd float %sum_1_8, %sqrv_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="413" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:64  %sqrv_s = fmul float %buffer_load_10, %buffer_load_10

]]></Node>
<StgValue><ssdm name="sqrv_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="414" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:65  %sum_1_s = fadd float %sum_1_9, %sqrv_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="415" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:65  %sum_1_s = fadd float %sum_1_9, %sqrv_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %sqrv_10 = fmul float %buffer_load_11, %buffer_load_11

]]></Node>
<StgValue><ssdm name="sqrv_10"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="417" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:65  %sum_1_s = fadd float %sum_1_9, %sqrv_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="418" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %sqrv_10 = fmul float %buffer_load_11, %buffer_load_11

]]></Node>
<StgValue><ssdm name="sqrv_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="419" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:65  %sum_1_s = fadd float %sum_1_9, %sqrv_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="420" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %sqrv_10 = fmul float %buffer_load_11, %buffer_load_11

]]></Node>
<StgValue><ssdm name="sqrv_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="421" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:65  %sum_1_s = fadd float %sum_1_9, %sqrv_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="422" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %sqrv_10 = fmul float %buffer_load_11, %buffer_load_11

]]></Node>
<StgValue><ssdm name="sqrv_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="423" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:67  %sum_1_10 = fadd float %sum_1_s, %sqrv_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="424" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:67  %sum_1_10 = fadd float %sum_1_s, %sqrv_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="425" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:68  %sqrv_11 = fmul float %buffer_load_12, %buffer_load_12

]]></Node>
<StgValue><ssdm name="sqrv_11"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="426" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:67  %sum_1_10 = fadd float %sum_1_s, %sqrv_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="427" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:68  %sqrv_11 = fmul float %buffer_load_12, %buffer_load_12

]]></Node>
<StgValue><ssdm name="sqrv_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="428" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:67  %sum_1_10 = fadd float %sum_1_s, %sqrv_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="429" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:68  %sqrv_11 = fmul float %buffer_load_12, %buffer_load_12

]]></Node>
<StgValue><ssdm name="sqrv_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="430" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:67  %sum_1_10 = fadd float %sum_1_s, %sqrv_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="431" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:68  %sqrv_11 = fmul float %buffer_load_12, %buffer_load_12

]]></Node>
<StgValue><ssdm name="sqrv_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="432" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:69  %sum_1_11 = fadd float %sum_1_10, %sqrv_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="433" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:69  %sum_1_11 = fadd float %sum_1_10, %sqrv_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="434" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:70  %sqrv_12 = fmul float %buffer_load_13, %buffer_load_13

]]></Node>
<StgValue><ssdm name="sqrv_12"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="435" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:69  %sum_1_11 = fadd float %sum_1_10, %sqrv_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="436" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:70  %sqrv_12 = fmul float %buffer_load_13, %buffer_load_13

]]></Node>
<StgValue><ssdm name="sqrv_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="437" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:69  %sum_1_11 = fadd float %sum_1_10, %sqrv_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="438" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:70  %sqrv_12 = fmul float %buffer_load_13, %buffer_load_13

]]></Node>
<StgValue><ssdm name="sqrv_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="439" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:69  %sum_1_11 = fadd float %sum_1_10, %sqrv_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="440" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:70  %sqrv_12 = fmul float %buffer_load_13, %buffer_load_13

]]></Node>
<StgValue><ssdm name="sqrv_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="441" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:71  %sum_1_12 = fadd float %sum_1_11, %sqrv_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="442" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:40  %tmp_4 = fadd float %tmp_3, %buffer_load_14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="443" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:71  %sum_1_12 = fadd float %sum_1_11, %sqrv_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="444" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:72  %sqrv_13 = fmul float %buffer_load_14, %buffer_load_14

]]></Node>
<StgValue><ssdm name="sqrv_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="445" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:40  %tmp_4 = fadd float %tmp_3, %buffer_load_14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="446" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:71  %sum_1_12 = fadd float %sum_1_11, %sqrv_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="447" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:72  %sqrv_13 = fmul float %buffer_load_14, %buffer_load_14

]]></Node>
<StgValue><ssdm name="sqrv_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="448" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:40  %tmp_4 = fadd float %tmp_3, %buffer_load_14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="449" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:71  %sum_1_12 = fadd float %sum_1_11, %sqrv_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="450" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:72  %sqrv_13 = fmul float %buffer_load_14, %buffer_load_14

]]></Node>
<StgValue><ssdm name="sqrv_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="451" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:40  %tmp_4 = fadd float %tmp_3, %buffer_load_14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="452" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:71  %sum_1_12 = fadd float %sum_1_11, %sqrv_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="453" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:72  %sqrv_13 = fmul float %buffer_load_14, %buffer_load_14

]]></Node>
<StgValue><ssdm name="sqrv_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="454" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:40  %tmp_4 = fadd float %tmp_3, %buffer_load_14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="455" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:73  %sum_1_13 = fadd float %sum_1_12, %sqrv_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="456" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:41  %tmp_5 = fadd float %tmp_4, %buffer_load_15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:73  %sum_1_13 = fadd float %sum_1_12, %sqrv_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:74  %sqrv_14 = fmul float %buffer_load_15, %buffer_load_15

]]></Node>
<StgValue><ssdm name="sqrv_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="459" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:41  %tmp_5 = fadd float %tmp_4, %buffer_load_15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="460" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:73  %sum_1_13 = fadd float %sum_1_12, %sqrv_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="461" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:74  %sqrv_14 = fmul float %buffer_load_15, %buffer_load_15

]]></Node>
<StgValue><ssdm name="sqrv_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="462" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:41  %tmp_5 = fadd float %tmp_4, %buffer_load_15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="463" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:73  %sum_1_13 = fadd float %sum_1_12, %sqrv_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="464" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:74  %sqrv_14 = fmul float %buffer_load_15, %buffer_load_15

]]></Node>
<StgValue><ssdm name="sqrv_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="465" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:41  %tmp_5 = fadd float %tmp_4, %buffer_load_15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="466" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:73  %sum_1_13 = fadd float %sum_1_12, %sqrv_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="467" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:74  %sqrv_14 = fmul float %buffer_load_15, %buffer_load_15

]]></Node>
<StgValue><ssdm name="sqrv_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="468" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:41  %tmp_5 = fadd float %tmp_4, %buffer_load_15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="469" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:75  %sum_1_14 = fadd float %sum_1_13, %sqrv_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="470" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:75  %sum_1_14 = fadd float %sum_1_13, %sqrv_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="471" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %sqrv_15 = fmul float %buffer_load_16, %buffer_load_16

]]></Node>
<StgValue><ssdm name="sqrv_15"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="472" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:75  %sum_1_14 = fadd float %sum_1_13, %sqrv_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="473" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %sqrv_15 = fmul float %buffer_load_16, %buffer_load_16

]]></Node>
<StgValue><ssdm name="sqrv_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="474" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:75  %sum_1_14 = fadd float %sum_1_13, %sqrv_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="475" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %sqrv_15 = fmul float %buffer_load_16, %buffer_load_16

]]></Node>
<StgValue><ssdm name="sqrv_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="476" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:75  %sum_1_14 = fadd float %sum_1_13, %sqrv_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="477" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %sqrv_15 = fmul float %buffer_load_16, %buffer_load_16

]]></Node>
<StgValue><ssdm name="sqrv_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="478" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:77  %sum_1_15 = fadd float %sum_1_14, %sqrv_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="479" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:77  %sum_1_15 = fadd float %sum_1_14, %sqrv_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="480" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:78  %sqrv_16 = fmul float %buffer_load_17, %buffer_load_17

]]></Node>
<StgValue><ssdm name="sqrv_16"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="481" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:77  %sum_1_15 = fadd float %sum_1_14, %sqrv_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="482" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:78  %sqrv_16 = fmul float %buffer_load_17, %buffer_load_17

]]></Node>
<StgValue><ssdm name="sqrv_16"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="483" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:77  %sum_1_15 = fadd float %sum_1_14, %sqrv_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="484" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:78  %sqrv_16 = fmul float %buffer_load_17, %buffer_load_17

]]></Node>
<StgValue><ssdm name="sqrv_16"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="485" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:77  %sum_1_15 = fadd float %sum_1_14, %sqrv_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="486" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:78  %sqrv_16 = fmul float %buffer_load_17, %buffer_load_17

]]></Node>
<StgValue><ssdm name="sqrv_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="487" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:79  %sum_1_16 = fadd float %sum_1_15, %sqrv_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="488" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:42  %tmp_6 = fadd float %tmp_5, %buffer_load_18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="489" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:79  %sum_1_16 = fadd float %sum_1_15, %sqrv_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="490" st_id="92" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %sqrv_17 = fmul float %buffer_load_18, %buffer_load_18

]]></Node>
<StgValue><ssdm name="sqrv_17"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="491" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:42  %tmp_6 = fadd float %tmp_5, %buffer_load_18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="492" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:79  %sum_1_16 = fadd float %sum_1_15, %sqrv_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="493" st_id="93" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %sqrv_17 = fmul float %buffer_load_18, %buffer_load_18

]]></Node>
<StgValue><ssdm name="sqrv_17"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="494" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:42  %tmp_6 = fadd float %tmp_5, %buffer_load_18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="495" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:79  %sum_1_16 = fadd float %sum_1_15, %sqrv_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="496" st_id="94" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %sqrv_17 = fmul float %buffer_load_18, %buffer_load_18

]]></Node>
<StgValue><ssdm name="sqrv_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="497" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:42  %tmp_6 = fadd float %tmp_5, %buffer_load_18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="498" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:79  %sum_1_16 = fadd float %sum_1_15, %sqrv_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="499" st_id="95" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %sqrv_17 = fmul float %buffer_load_18, %buffer_load_18

]]></Node>
<StgValue><ssdm name="sqrv_17"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="500" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:42  %tmp_6 = fadd float %tmp_5, %buffer_load_18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="501" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %sum_1_17 = fadd float %sum_1_16, %sqrv_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="502" st_id="97" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %ps = fadd float %tmp_6, %buffer_load_19

]]></Node>
<StgValue><ssdm name="ps"/></StgValue>
</operation>

<operation id="503" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %sum_1_17 = fadd float %sum_1_16, %sqrv_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="504" st_id="97" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:82  %sqrv_18 = fmul float %buffer_load_19, %buffer_load_19

]]></Node>
<StgValue><ssdm name="sqrv_18"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="505" st_id="98" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %ps = fadd float %tmp_6, %buffer_load_19

]]></Node>
<StgValue><ssdm name="ps"/></StgValue>
</operation>

<operation id="506" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %sum_1_17 = fadd float %sum_1_16, %sqrv_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="507" st_id="98" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:82  %sqrv_18 = fmul float %buffer_load_19, %buffer_load_19

]]></Node>
<StgValue><ssdm name="sqrv_18"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="508" st_id="99" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %ps = fadd float %tmp_6, %buffer_load_19

]]></Node>
<StgValue><ssdm name="ps"/></StgValue>
</operation>

<operation id="509" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %sum_1_17 = fadd float %sum_1_16, %sqrv_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="510" st_id="99" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:82  %sqrv_18 = fmul float %buffer_load_19, %buffer_load_19

]]></Node>
<StgValue><ssdm name="sqrv_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="511" st_id="100" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %ps = fadd float %tmp_6, %buffer_load_19

]]></Node>
<StgValue><ssdm name="ps"/></StgValue>
</operation>

<operation id="512" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %sum_1_17 = fadd float %sum_1_16, %sqrv_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="513" st_id="100" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:82  %sqrv_18 = fmul float %buffer_load_19, %buffer_load_19

]]></Node>
<StgValue><ssdm name="sqrv_18"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="514" st_id="101" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %ps = fadd float %tmp_6, %buffer_load_19

]]></Node>
<StgValue><ssdm name="ps"/></StgValue>
</operation>

<operation id="515" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:83  %sum_1_18 = fadd float %sum_1_17, %sqrv_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="516" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:83  %sum_1_18 = fadd float %sum_1_17, %sqrv_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="517" st_id="102" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:84  %sqrv_19 = fmul float %buffer_load_20, %buffer_load_20

]]></Node>
<StgValue><ssdm name="sqrv_19"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="518" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:83  %sum_1_18 = fadd float %sum_1_17, %sqrv_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="519" st_id="103" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:84  %sqrv_19 = fmul float %buffer_load_20, %buffer_load_20

]]></Node>
<StgValue><ssdm name="sqrv_19"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="520" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:83  %sum_1_18 = fadd float %sum_1_17, %sqrv_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="521" st_id="104" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:84  %sqrv_19 = fmul float %buffer_load_20, %buffer_load_20

]]></Node>
<StgValue><ssdm name="sqrv_19"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="522" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:83  %sum_1_18 = fadd float %sum_1_17, %sqrv_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="523" st_id="105" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:84  %sqrv_19 = fmul float %buffer_load_20, %buffer_load_20

]]></Node>
<StgValue><ssdm name="sqrv_19"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="524" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:85  %sum_1_19 = fadd float %sum_1_18, %sqrv_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="525" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:85  %sum_1_19 = fadd float %sum_1_18, %sqrv_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="526" st_id="107" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:86  %sqrv_20 = fmul float %buffer_load_21, %buffer_load_21

]]></Node>
<StgValue><ssdm name="sqrv_20"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="527" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:85  %sum_1_19 = fadd float %sum_1_18, %sqrv_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="528" st_id="108" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:86  %sqrv_20 = fmul float %buffer_load_21, %buffer_load_21

]]></Node>
<StgValue><ssdm name="sqrv_20"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="529" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:85  %sum_1_19 = fadd float %sum_1_18, %sqrv_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="530" st_id="109" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:86  %sqrv_20 = fmul float %buffer_load_21, %buffer_load_21

]]></Node>
<StgValue><ssdm name="sqrv_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="531" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:85  %sum_1_19 = fadd float %sum_1_18, %sqrv_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="532" st_id="110" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:86  %sqrv_20 = fmul float %buffer_load_21, %buffer_load_21

]]></Node>
<StgValue><ssdm name="sqrv_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="533" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:87  %sum_1_20 = fadd float %sum_1_19, %sqrv_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="534" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:87  %sum_1_20 = fadd float %sum_1_19, %sqrv_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="535" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:88  %sqrv_21 = fmul float %buffer_load_22, %buffer_load_22

]]></Node>
<StgValue><ssdm name="sqrv_21"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="536" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:87  %sum_1_20 = fadd float %sum_1_19, %sqrv_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="537" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:88  %sqrv_21 = fmul float %buffer_load_22, %buffer_load_22

]]></Node>
<StgValue><ssdm name="sqrv_21"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="538" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:87  %sum_1_20 = fadd float %sum_1_19, %sqrv_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="539" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:88  %sqrv_21 = fmul float %buffer_load_22, %buffer_load_22

]]></Node>
<StgValue><ssdm name="sqrv_21"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="540" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:87  %sum_1_20 = fadd float %sum_1_19, %sqrv_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="541" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:88  %sqrv_21 = fmul float %buffer_load_22, %buffer_load_22

]]></Node>
<StgValue><ssdm name="sqrv_21"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="542" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:89  %sum_1_21 = fadd float %sum_1_20, %sqrv_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="543" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:89  %sum_1_21 = fadd float %sum_1_20, %sqrv_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="544" st_id="117" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:90  %sqrv_22 = fmul float %buffer_load_23, %buffer_load_23

]]></Node>
<StgValue><ssdm name="sqrv_22"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="545" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:89  %sum_1_21 = fadd float %sum_1_20, %sqrv_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="546" st_id="118" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:90  %sqrv_22 = fmul float %buffer_load_23, %buffer_load_23

]]></Node>
<StgValue><ssdm name="sqrv_22"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="547" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:89  %sum_1_21 = fadd float %sum_1_20, %sqrv_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="548" st_id="119" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:90  %sqrv_22 = fmul float %buffer_load_23, %buffer_load_23

]]></Node>
<StgValue><ssdm name="sqrv_22"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="549" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:89  %sum_1_21 = fadd float %sum_1_20, %sqrv_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="550" st_id="120" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:90  %sqrv_22 = fmul float %buffer_load_23, %buffer_load_23

]]></Node>
<StgValue><ssdm name="sqrv_22"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="551" st_id="121" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:91  %sum_1_22 = fadd float %sum_1_21, %sqrv_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="552" st_id="122" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:91  %sum_1_22 = fadd float %sum_1_21, %sqrv_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="553" st_id="122" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %sqrv_23 = fmul float %buffer_load_24, %buffer_load_24

]]></Node>
<StgValue><ssdm name="sqrv_23"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="554" st_id="123" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:91  %sum_1_22 = fadd float %sum_1_21, %sqrv_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="555" st_id="123" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %sqrv_23 = fmul float %buffer_load_24, %buffer_load_24

]]></Node>
<StgValue><ssdm name="sqrv_23"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="556" st_id="124" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:91  %sum_1_22 = fadd float %sum_1_21, %sqrv_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="557" st_id="124" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %sqrv_23 = fmul float %buffer_load_24, %buffer_load_24

]]></Node>
<StgValue><ssdm name="sqrv_23"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="558" st_id="125" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:91  %sum_1_22 = fadd float %sum_1_21, %sqrv_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="559" st_id="125" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %sqrv_23 = fmul float %buffer_load_24, %buffer_load_24

]]></Node>
<StgValue><ssdm name="sqrv_23"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="560" st_id="126" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:93  %sum_1_23 = fadd float %sum_1_22, %sqrv_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="561" st_id="127" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:93  %sum_1_23 = fadd float %sum_1_22, %sqrv_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="562" st_id="127" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:94  %sqrv_24 = fmul float %buffer_load_25, %buffer_load_25

]]></Node>
<StgValue><ssdm name="sqrv_24"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="563" st_id="128" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:93  %sum_1_23 = fadd float %sum_1_22, %sqrv_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="564" st_id="128" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:94  %sqrv_24 = fmul float %buffer_load_25, %buffer_load_25

]]></Node>
<StgValue><ssdm name="sqrv_24"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="565" st_id="129" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:93  %sum_1_23 = fadd float %sum_1_22, %sqrv_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="566" st_id="129" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:94  %sqrv_24 = fmul float %buffer_load_25, %buffer_load_25

]]></Node>
<StgValue><ssdm name="sqrv_24"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="567" st_id="130" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:93  %sum_1_23 = fadd float %sum_1_22, %sqrv_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="568" st_id="130" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:94  %sqrv_24 = fmul float %buffer_load_25, %buffer_load_25

]]></Node>
<StgValue><ssdm name="sqrv_24"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="569" st_id="131" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:95  %sum_1_24 = fadd float %sum_1_23, %sqrv_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="570" st_id="132" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:95  %sum_1_24 = fadd float %sum_1_23, %sqrv_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="571" st_id="132" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:96  %sqrv_25 = fmul float %buffer_load_26, %buffer_load_26

]]></Node>
<StgValue><ssdm name="sqrv_25"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="572" st_id="133" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:95  %sum_1_24 = fadd float %sum_1_23, %sqrv_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="573" st_id="133" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:96  %sqrv_25 = fmul float %buffer_load_26, %buffer_load_26

]]></Node>
<StgValue><ssdm name="sqrv_25"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="574" st_id="134" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:95  %sum_1_24 = fadd float %sum_1_23, %sqrv_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="575" st_id="134" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:96  %sqrv_25 = fmul float %buffer_load_26, %buffer_load_26

]]></Node>
<StgValue><ssdm name="sqrv_25"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="576" st_id="135" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:95  %sum_1_24 = fadd float %sum_1_23, %sqrv_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="577" st_id="135" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:96  %sqrv_25 = fmul float %buffer_load_26, %buffer_load_26

]]></Node>
<StgValue><ssdm name="sqrv_25"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="578" st_id="136" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:97  %sum_1_25 = fadd float %sum_1_24, %sqrv_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="579" st_id="137" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:97  %sum_1_25 = fadd float %sum_1_24, %sqrv_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="580" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:98  %sqrv_26 = fmul float %buffer_load_27, %buffer_load_27

]]></Node>
<StgValue><ssdm name="sqrv_26"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="581" st_id="138" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:97  %sum_1_25 = fadd float %sum_1_24, %sqrv_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="582" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:98  %sqrv_26 = fmul float %buffer_load_27, %buffer_load_27

]]></Node>
<StgValue><ssdm name="sqrv_26"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="583" st_id="139" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:97  %sum_1_25 = fadd float %sum_1_24, %sqrv_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="584" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:98  %sqrv_26 = fmul float %buffer_load_27, %buffer_load_27

]]></Node>
<StgValue><ssdm name="sqrv_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="585" st_id="140" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:97  %sum_1_25 = fadd float %sum_1_24, %sqrv_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="586" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:98  %sqrv_26 = fmul float %buffer_load_27, %buffer_load_27

]]></Node>
<StgValue><ssdm name="sqrv_26"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="587" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %sum_1_26 = fadd float %sum_1_25, %sqrv_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="588" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %sum_1_26 = fadd float %sum_1_25, %sqrv_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="589" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:100  %sqrv_27 = fmul float %buffer_load_28, %buffer_load_28

]]></Node>
<StgValue><ssdm name="sqrv_27"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="590" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %sum_1_26 = fadd float %sum_1_25, %sqrv_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="591" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:100  %sqrv_27 = fmul float %buffer_load_28, %buffer_load_28

]]></Node>
<StgValue><ssdm name="sqrv_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="592" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %sum_1_26 = fadd float %sum_1_25, %sqrv_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="593" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:100  %sqrv_27 = fmul float %buffer_load_28, %buffer_load_28

]]></Node>
<StgValue><ssdm name="sqrv_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="594" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %sum_1_26 = fadd float %sum_1_25, %sqrv_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="595" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:100  %sqrv_27 = fmul float %buffer_load_28, %buffer_load_28

]]></Node>
<StgValue><ssdm name="sqrv_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="596" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:101  %sum_1_27 = fadd float %sum_1_26, %sqrv_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="597" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:101  %sum_1_27 = fadd float %sum_1_26, %sqrv_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="598" st_id="147" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:102  %sqrv_28 = fmul float %buffer_load_29, %buffer_load_29

]]></Node>
<StgValue><ssdm name="sqrv_28"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="599" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:101  %sum_1_27 = fadd float %sum_1_26, %sqrv_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="600" st_id="148" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:102  %sqrv_28 = fmul float %buffer_load_29, %buffer_load_29

]]></Node>
<StgValue><ssdm name="sqrv_28"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="601" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:101  %sum_1_27 = fadd float %sum_1_26, %sqrv_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="602" st_id="149" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:102  %sqrv_28 = fmul float %buffer_load_29, %buffer_load_29

]]></Node>
<StgValue><ssdm name="sqrv_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="603" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:101  %sum_1_27 = fadd float %sum_1_26, %sqrv_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="604" st_id="150" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:102  %sqrv_28 = fmul float %buffer_load_29, %buffer_load_29

]]></Node>
<StgValue><ssdm name="sqrv_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="605" st_id="151" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:103  %sum_1_28 = fadd float %sum_1_27, %sqrv_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="606" st_id="152" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:103  %sum_1_28 = fadd float %sum_1_27, %sqrv_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="607" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:104  %sqrv_29 = fmul float %buffer_load_30, %buffer_load_30

]]></Node>
<StgValue><ssdm name="sqrv_29"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="608" st_id="153" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:103  %sum_1_28 = fadd float %sum_1_27, %sqrv_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="609" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:104  %sqrv_29 = fmul float %buffer_load_30, %buffer_load_30

]]></Node>
<StgValue><ssdm name="sqrv_29"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="610" st_id="154" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:103  %sum_1_28 = fadd float %sum_1_27, %sqrv_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="611" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:104  %sqrv_29 = fmul float %buffer_load_30, %buffer_load_30

]]></Node>
<StgValue><ssdm name="sqrv_29"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="612" st_id="155" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:103  %sum_1_28 = fadd float %sum_1_27, %sqrv_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="613" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:104  %sqrv_29 = fmul float %buffer_load_30, %buffer_load_30

]]></Node>
<StgValue><ssdm name="sqrv_29"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="614" st_id="156" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:105  %sum_1_29 = fadd float %sum_1_28, %sqrv_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="615" st_id="157" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:105  %sum_1_29 = fadd float %sum_1_28, %sqrv_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="616" st_id="157" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:106  %sqrv_30 = fmul float %tmp, %tmp

]]></Node>
<StgValue><ssdm name="sqrv_30"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="617" st_id="158" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:105  %sum_1_29 = fadd float %sum_1_28, %sqrv_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="618" st_id="158" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:106  %sqrv_30 = fmul float %tmp, %tmp

]]></Node>
<StgValue><ssdm name="sqrv_30"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="619" st_id="159" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:105  %sum_1_29 = fadd float %sum_1_28, %sqrv_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="620" st_id="159" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:106  %sqrv_30 = fmul float %tmp, %tmp

]]></Node>
<StgValue><ssdm name="sqrv_30"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="621" st_id="160" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:105  %sum_1_29 = fadd float %sum_1_28, %sqrv_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="622" st_id="160" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:106  %sqrv_30 = fmul float %tmp, %tmp

]]></Node>
<StgValue><ssdm name="sqrv_30"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="623" st_id="161" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:107  %sum_1_30 = fadd float %sum_1_29, %sqrv_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="624" st_id="162" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:107  %sum_1_30 = fadd float %sum_1_29, %sqrv_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="625" st_id="163" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:107  %sum_1_30 = fadd float %sum_1_29, %sqrv_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="626" st_id="164" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:107  %sum_1_30 = fadd float %sum_1_29, %sqrv_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="627" st_id="165" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:107  %sum_1_30 = fadd float %sum_1_29, %sqrv_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="628" st_id="166" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %sum = fmul float %sum_1_30, 8.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="629" st_id="166" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:109  %tmp_8 = fmul float %ps, %ps

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="630" st_id="167" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %sum = fmul float %sum_1_30, 8.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="631" st_id="167" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:109  %tmp_8 = fmul float %ps, %ps

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="632" st_id="168" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %sum = fmul float %sum_1_30, 8.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="633" st_id="168" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:109  %tmp_8 = fmul float %ps, %ps

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="634" st_id="169" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %sum = fmul float %sum_1_30, 8.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="635" st_id="169" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:109  %tmp_8 = fmul float %ps, %ps

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="636" st_id="170" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="637" st_id="171" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="638" st_id="172" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="639" st_id="173" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="640" st_id="174" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="641" st_id="175" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="642" st_id="176" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="643" st_id="177" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="644" st_id="178" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="645" st_id="179" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="646" st_id="180" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="647" st_id="181" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="648" st_id="182" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="649" st_id="183" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="650" st_id="184" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="651" st_id="185" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %res = fdiv float %tmp_8, %sum

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="652" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:111  %bitcast_ln68 = bitcast float %res to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln68"/></StgValue>
</operation>

<operation id="653" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:112  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln68, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="654" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
hls_label_0:113  %trunc_ln68 = trunc i32 %bitcast_ln68 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="655" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:114  %icmp_ln68 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="656" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_0:115  %icmp_ln68_1 = icmp eq i23 %trunc_ln68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln68_1"/></StgValue>
</operation>

<operation id="657" st_id="186" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:117  %tmp_10 = fcmp ogt float %res, 0x3FE99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="658" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:116  %or_ln68 = or i1 %icmp_ln68_1, %icmp_ln68

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="659" st_id="187" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:117  %tmp_10 = fcmp ogt float %res, 0x3FE99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="660" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:118  %and_ln68 = and i1 %or_ln68, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln68"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="661" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:31  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="662" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:32  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str69)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="663" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="664" st_id="188" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:119  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %detect, i1 %and_ln68)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="665" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:120  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str69, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="666" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:152  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
