// synthesis VERILOG_INPUT_VERSION SYSTEMVERILOG_2012
// definitions for gate functions

`ifndef __include_gatefn_defs_v

`define GATEFN_BITS 2
`define GATEFN_ADD 2'b00
`define GATEFN_MUL 2'b01
`define GATEFN_SUB 2'b10
`define GATEFN_MUX 2'b11

`define __include_gatefn_defs_v
`endif // __include_gatefn_defs_v
