#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 16 15:52:31 2022
# Process ID: 9748
# Current directory: D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.runs/synth_1
# Command line: vivado.exe -log alu_vio.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_vio.tcl
# Log file: D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.runs/synth_1/alu_vio.vds
# Journal file: D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu_vio.tcl -notrace
Command: synth_design -top alu_vio -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 402.543 ; gain = 98.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu_vio' [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/VIO/Fuentes/alu_vio.vhd:11]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/Fuentes/alu.vhd:5' bound to instance 'alu_inst' of component 'alu' [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/VIO/Fuentes/alu_vio.vhd:47]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/Fuentes/alu.vhd:20]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_aux_reg was removed.  [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/Fuentes/alu.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/Fuentes/alu.vhd:20]
INFO: [Synth 8-3491] module 'vio_0' declared at 'D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.runs/synth_1/.Xil/Vivado-9748-DESKTOP-H936CHB/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/VIO/Fuentes/alu_vio.vhd:58]
INFO: [Synth 8-638] synthesizing module 'vio_0' [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.runs/synth_1/.Xil/Vivado-9748-DESKTOP-H936CHB/realtime/vio_0_stub.vhdl:18]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu_inst'. This will prevent further optimization [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/VIO/Fuentes/alu_vio.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'alu_vio' (2#1) [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/imports/ALU/VIO/Fuentes/alu_vio.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.500 ; gain = 153.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 457.500 ; gain = 153.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 457.500 ; gain = 153.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [d:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_vio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_vio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 756.500 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 757.961 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 757.961 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 757.961 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 757.961 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 757.961 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 788.152 ; gain = 484.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 788.227 ; gain = 484.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |LUT2         |     5|
|4     |LUT3         |     3|
|5     |LUT4         |    10|
|6     |LUT5         |    19|
|7     |LUT6         |    24|
|8     |MUXF7        |     1|
|9     |FDRE         |     5|
|10    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    82|
|2     |  alu_inst |alu    |    67|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 798.648 ; gain = 194.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 798.648 ; gain = 494.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 807.074 ; gain = 511.773
INFO: [Common 17-1381] The checkpoint 'D:/Repositorios/CLP/ALU_VIO/Sintesis/ALU_VIO.runs/synth_1/alu_vio.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_vio_utilization_synth.rpt -pb alu_vio_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 807.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 15:53:32 2022...
