{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698551111934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698551111940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 12:45:11 2023 " "Processing started: Sun Oct 29 12:45:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698551111940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551111940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cntr8 -c cntr8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cntr8 -c cntr8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551111940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698551112245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698551112245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and3 " "Found entity 3: _and3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "4 _and4 " "Found entity 4: _and4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "5 _and5 " "Found entity 5: _and5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "6 _or2 " "Found entity 6: _or2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "7 _or3 " "Found entity 7: _or3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or4 " "Found entity 8: _or4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or5 " "Found entity 9: _or5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "10 _nand2 " "Found entity 10: _nand2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "11 _xor2 " "Found entity 11: _xor2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r " "Found entity 1: _dff_r" {  } { { "_dff_r.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/_dff_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "cla8.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr8.v 1 1 " "Found 1 design units, including 1 entities, in source file cntr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntr8 " "Found entity 1: cntr8" {  } { { "cntr8.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cntr8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118425 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "os_logic.v(25) " "Verilog HDL warning at os_logic.v(25): extended using \"x\" or \"z\"" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698551118425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "os_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file os_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 os_logic " "Found entity 1: os_logic" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ns_logic.v(40) " "Verilog HDL warning at ns_logic.v(40): extended using \"x\" or \"z\"" {  } { { "ns_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/ns_logic.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698551118435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_logic " "Found entity 1: ns_logic" {  } { { "ns_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/ns_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register3_r " "Found entity 1: _register3_r" {  } { { "_register3_r.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/_register3_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cntr8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cntr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cntr8 " "Found entity 1: tb_cntr8" {  } { { "tb_cntr8.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/tb_cntr8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ns_logic " "Found entity 1: tb_ns_logic" {  } { { "tb_ns_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/tb_ns_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_os_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_os_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_os_logic " "Found entity 1: tb_os_logic" {  } { { "tb_os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/tb_os_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698551118445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551118445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cntr8 " "Elaborating entity \"cntr8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ns_logic ns_logic:U0 " "Elaborating entity \"ns_logic\" for hierarchy \"ns_logic:U0\"" {  } { { "cntr8.v" "U0" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cntr8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register3_r _register3_r:U1 " "Elaborating entity \"_register3_r\" for hierarchy \"_register3_r:U1\"" {  } { { "cntr8.v" "U1" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cntr8.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r _register3_r:U1\|_dff_r:U0_dff_r " "Elaborating entity \"_dff_r\" for hierarchy \"_register3_r:U1\|_dff_r:U0_dff_r\"" {  } { { "_register3_r.v" "U0_dff_r" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/_register3_r.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "os_logic os_logic:U2 " "Elaborating entity \"os_logic\" for hierarchy \"os_logic:U2\"" {  } { { "cntr8.v" "U2" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cntr8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_in os_logic.v(20) " "Verilog HDL Always Construct warning at os_logic.v(20): variable \"d_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 "|os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_inc os_logic.v(21) " "Verilog HDL Always Construct warning at os_logic.v(21): variable \"d_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 "|os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_inc os_logic.v(22) " "Verilog HDL Always Construct warning at os_logic.v(22): variable \"d_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 "|os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_dec os_logic.v(23) " "Verilog HDL Always Construct warning at os_logic.v(23): variable \"d_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 "|os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_dec os_logic.v(24) " "Verilog HDL Always Construct warning at os_logic.v(24): variable \"d_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 "|os_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 os_logic:U2\|cla8:U0_cla8 " "Elaborating entity \"cla8\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\"" {  } { { "os_logic.v" "U0_cla8" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\"" {  } { { "cla8.v" "U0_cla4" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cla8.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa " "Elaborating entity \"fa_v2\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\"" {  } { { "cla4.v" "U0_fa" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/fa_v2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3 " "Elaborating entity \"_and3\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3\"" {  } { { "clb4.v" "U0_and3" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3 " "Elaborating entity \"_or3\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3\"" {  } { { "clb4.v" "U0_or3" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4 " "Elaborating entity \"_and4\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4\"" {  } { { "clb4.v" "U0_and4" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4 " "Elaborating entity \"_or4\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4\"" {  } { { "clb4.v" "U0_or4" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5 " "Elaborating entity \"_and5\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5\"" {  } { { "clb4.v" "U0_and5" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5 " "Elaborating entity \"_or5\" for hierarchy \"os_logic:U2\|cla8:U0_cla8\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5\"" {  } { { "clb4.v" "U0_or5" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/clb4.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551118494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698551119069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/output_files/cntr8.map.smsg " "Generated suppressed messages file C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/output_files/cntr8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551119321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698551119509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698551119509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698551119651 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698551119651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698551119651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698551119651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698551119655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 12:45:19 2023 " "Processing ended: Sun Oct 29 12:45:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698551119655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698551119655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698551119655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698551119655 ""}
