# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {full_adder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." full_adder.vo 
# -- Compiling module four_bit_adder
# -- Compiling module hard_block
# 
# Top level modules:
# 	four_bit_adder
# End time: 21:49:21 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tahir/Desktop/full_adder {C:/Users/tahir/Desktop/full_adder/adder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tahir/Desktop/full_adder" C:/Users/tahir/Desktop/full_adder/adder_tb.v 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 21:49:21 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  adder_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" adder_tb 
# Start time: 21:49:21 on Apr 19,2020
# Loading work.adder_tb
# Loading work.four_bit_adder
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3017) full_adder.vo(465): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb/inst/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) full_adder.vo(465): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:52:17 on Apr 19,2020, Elapsed time: 0:02:56
# Errors: 0, Warnings: 2
