set a(0-8227) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-24 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-8764 {}}} SUCCS {{66 0 0 0-8230 {}} {258 0 0 0-8217 {}} {256 0 0 0-8764 {}}} CYCLES {}}
set a(0-8228) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-25 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-8761 {}}} SUCCS {{66 0 0 0-8230 {}} {130 0 0 0-8217 {}} {256 0 0 0-8761 {}}} CYCLES {}}
set a(0-8229) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-26 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-8217 {}}} CYCLES {}}
set a(0-8230) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-27 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-8228 {}} {66 0 0 0-8227 {}}} SUCCS {{66 0 0 0-8755 {}} {66 0 0 0-8758 {}} {66 0 0 0-8761 {}} {66 0 0 0-8764 {}} {66 0 0 0-8767 {}}} CYCLES {}}
set a(0-8231) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-28 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-8232 {}} {130 0 0 0-8217 {}}} CYCLES {}}
set a(0-8232) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-29 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-8231 {}}} SUCCS {{131 0 0 0-8233 {}} {130 0 0 0-8217 {}} {130 0 0 0-8751 {}} {130 0 0 0-8752 {}} {146 0 0 0-8753 {}}} CYCLES {}}
set a(0-8233) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-8232 {}} {772 0 0 0-8217 {}}} SUCCS {{259 0 0 0-8217 {}}} CYCLES {}}
set a(0-8234) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-31 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-8750 {}}} SUCCS {{259 0 0 0-8235 {}} {130 0 0 0-8218 {}} {256 0 0 0-8750 {}}} CYCLES {}}
set a(0-8235) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-32 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-8234 {}}} SUCCS {{258 0 0 0-8218 {}}} CYCLES {}}
set a(0-8236) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8218 {}}} SUCCS {{258 0 0 0-8218 {}}} CYCLES {}}
set a(0-8237) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8218 {}}} CYCLES {}}
set a(0-8238) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-8741 {}}} SUCCS {{259 0 0 0-8239 {}} {256 0 0 0-8741 {}}} CYCLES {}}
set a(0-8239) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-36 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-8238 {}}} SUCCS {{128 0 0 0-8251 {}} {64 0 0 0-8219 {}}} CYCLES {}}
set a(0-8240) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-37 LOC {0 1.0 1 0.09905939999999999 1 0.09905939999999999 1 0.09905939999999999 1 0.09905939999999999} PREDS {} SUCCS {{259 0 0 0-8241 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8241) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-38 LOC {0 1.0 1 0.09905939999999999 1 0.09905939999999999 1 0.09905939999999999} PREDS {{259 0 0 0-8240 {}}} SUCCS {{259 0 0 0-8242 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8242) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-39 LOC {1 0.0 1 0.09905939999999999 1 0.09905939999999999 1 0.21718427499999998 1 0.21718427499999998} PREDS {{259 0 0 0-8241 {}}} SUCCS {{259 0 0 0-8243 {}} {130 0 0 0-8219 {}} {258 0 0 0-8308 {}} {258 0 0 0-8367 {}} {258 0 0 0-8492 {}}} CYCLES {}}
set a(0-8243) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-40 LOC {1 0.118125 1 0.2171844 1 0.2171844 1 0.285934275 1 0.285934275} PREDS {{259 0 0 0-8242 {}}} SUCCS {{258 0 0 0-8246 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8244) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.2859344} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8245 {}} {130 0 0 0-8219 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8245) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-42 LOC {0 1.0 1 0.0 1 0.0 1 0.2859344} PREDS {{259 0 0 0-8244 {}}} SUCCS {{259 0 0 0-8246 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8246) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-43 LOC {1 0.18687499999999999 1 0.2859344 1 0.2859344 1 0.7499998775 1 0.7499998775} PREDS {{259 0 0 0-8245 {}} {258 0 0 0-8243 {}}} SUCCS {{259 0 0 0-8247 {}} {258 0 0 0-8249 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8247) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-44 LOC {1 0.6509406 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-8246 {}}} SUCCS {{259 0 1.500 0-8248 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-45 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-8247 {}}} SUCCS {{258 0 0 0-8219 {}}} CYCLES {}}
set a(0-8249) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-46 LOC {1 0.6509406 1 0.75 1 0.75 1 0.75} PREDS {{258 0 0 0-8246 {}}} SUCCS {{259 0 1.500 0-8250 {}} {130 0 0 0-8219 {}}} CYCLES {}}
set a(0-8250) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-47 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-8249 {}}} SUCCS {{258 0 0 0-8219 {}}} CYCLES {}}
set a(0-8251) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-48 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-8239 {}} {772 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8219 {}}} CYCLES {}}
set a(0-8252) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {{774 0 0 0-8297 {}}} SUCCS {{259 0 0 0-8253 {}} {130 0 0 0-8296 {}} {256 0 0 0-8297 {}}} CYCLES {}}
set a(0-8253) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(11-3) TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-50 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-8252 {}}} SUCCS {{258 0 0 0-8256 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8254) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-51 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {} SUCCS {{259 0 0 0-8255 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8255) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#1 TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-52 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-8254 {}}} SUCCS {{259 0 0 0-8256 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8256) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-53 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8255 {}} {258 0 0 0-8253 {}}} SUCCS {{258 0 0 0-8259 {}} {258 0 0 0-8277 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8257) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-8297 {}}} SUCCS {{259 0 0 0-8258 {}} {130 0 0 0-8296 {}} {256 0 0 0-8297 {}}} CYCLES {}}
set a(0-8258) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(2-0)#1 TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-55 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-8257 {}}} SUCCS {{259 0 0 0-8259 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8259) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-56 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-8258 {}} {258 0 0 0-8256 {}}} SUCCS {{259 0 2.250 0-8260 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8260) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-57 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8259 {}} {774 0 2.250 0-8291 {}} {774 0 2.250 0-8278 {}}} SUCCS {{258 0 0 0-8270 {}} {256 0 0 0-8278 {}} {258 0 0 0-8280 {}} {256 0 0 0-8291 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8261) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-58 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8262 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8262) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#2 TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-59 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8261 {}}} SUCCS {{259 0 0 0-8263 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8263) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-60 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8262 {}}} SUCCS {{258 0 0 0-8265 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8264) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-61 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8265 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8265) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.07 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-62 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8264 {}} {258 0 0 0-8263 {}}} SUCCS {{258 0 0 0-8268 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8266) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-63 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8297 {}}} SUCCS {{259 0 0 0-8267 {}} {130 0 0 0-8296 {}} {256 0 0 0-8297 {}}} CYCLES {}}
set a(0-8267) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-64 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8266 {}}} SUCCS {{259 0 0 0-8268 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8268) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-65 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8267 {}} {258 0 0 0-8265 {}}} SUCCS {{259 0 2.250 0-8269 {}} {258 0 2.250 0-8291 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8269) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-66 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8268 {}} {774 0 2.250 0-8291 {}} {774 0 2.250 0-8278 {}}} SUCCS {{259 0 0 0-8270 {}} {256 0 0 0-8278 {}} {258 0 0 0-8279 {}} {256 0 0 0-8291 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8270) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-67 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8269 {}} {258 0 0 0-8260 {}}} SUCCS {{259 0 0 0-8271 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8271) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-68 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8270 {}} {128 0 0 0-8273 {}}} SUCCS {{258 0 0 0-8273 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8272) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-69 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8273 {}}} SUCCS {{259 0 0 0-8273 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8273) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-70 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8272 {}} {258 0 0 0-8271 {}}} SUCCS {{128 0 0 0-8271 {}} {128 0 0 0-8272 {}} {259 0 0 0-8274 {}}} CYCLES {}}
set a(0-8274) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-71 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8273 {}}} SUCCS {{258 0 2.250 0-8278 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8275) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-8297 {}}} SUCCS {{259 0 0 0-8276 {}} {130 0 0 0-8296 {}} {256 0 0 0-8297 {}}} CYCLES {}}
set a(0-8276) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(2-0) TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-73 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-8275 {}}} SUCCS {{259 0 0 0-8277 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8277) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-74 LOC {1 0.1275 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8276 {}} {258 0 0 0-8256 {}}} SUCCS {{259 0 2.250 0-8278 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8278) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-75 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8278 {}} {259 0 2.250 0-8277 {}} {258 0 2.250 0-8274 {}} {256 0 0 0-8269 {}} {256 0 0 0-8260 {}} {774 0 0 0-8291 {}}} SUCCS {{774 0 2.250 0-8260 {}} {774 0 2.250 0-8269 {}} {774 0 0 0-8278 {}} {258 0 0 0-8291 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8279) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-76 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8269 {}}} SUCCS {{259 0 0 0-8280 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8280) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-77 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8279 {}} {258 0 0 0-8260 {}}} SUCCS {{259 0 0 0-8281 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8281) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-78 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8280 {}} {128 0 0 0-8283 {}}} SUCCS {{258 0 0 0-8283 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8282) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-79 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8283 {}}} SUCCS {{259 0 0 0-8283 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8283) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-80 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8282 {}} {258 0 0 0-8281 {}}} SUCCS {{128 0 0 0-8281 {}} {128 0 0 0-8282 {}} {259 0 0 0-8284 {}}} CYCLES {}}
set a(0-8284) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-81 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8283 {}}} SUCCS {{259 0 0 0-8285 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8285) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-82 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8284 {}} {128 0 0 0-8289 {}}} SUCCS {{258 0 0 0-8289 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8286) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-83 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8289 {}}} SUCCS {{258 0 0 0-8289 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8287) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-84 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8289 {}}} SUCCS {{258 0 0 0-8289 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8288) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-85 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8289 {}}} SUCCS {{259 0 0 0-8289 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8289) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-86 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8288 {}} {258 0 0 0-8287 {}} {258 0 0 0-8286 {}} {258 0 0 0-8285 {}}} SUCCS {{128 0 0 0-8285 {}} {128 0 0 0-8286 {}} {128 0 0 0-8287 {}} {128 0 0 0-8288 {}} {259 0 0 0-8290 {}}} CYCLES {}}
set a(0-8290) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-87 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8289 {}}} SUCCS {{259 0 2.250 0-8291 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8291) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-88 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8291 {}} {259 0 2.250 0-8290 {}} {258 0 0 0-8278 {}} {256 0 0 0-8269 {}} {258 0 2.250 0-8268 {}} {256 0 0 0-8260 {}}} SUCCS {{774 0 2.250 0-8260 {}} {774 0 2.250 0-8269 {}} {774 0 0 0-8278 {}} {774 0 0 0-8291 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8292) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-89 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8297 {}}} SUCCS {{259 0 0 0-8293 {}} {130 0 0 0-8296 {}} {256 0 0 0-8297 {}}} CYCLES {}}
set a(0-8293) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-90 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8292 {}}} SUCCS {{259 0 0 0-8294 {}} {130 0 0 0-8296 {}}} CYCLES {}}
set a(0-8294) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-91 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8293 {}}} SUCCS {{259 0 0 0-8295 {}} {130 0 0 0-8296 {}} {258 0 0 0-8297 {}}} CYCLES {}}
set a(0-8295) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-92 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8294 {}}} SUCCS {{259 0 0 0-8296 {}}} CYCLES {}}
set a(0-8296) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8219 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-93 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8295 {}} {130 0 0 0-8294 {}} {130 0 0 0-8293 {}} {130 0 0 0-8292 {}} {130 0 0 0-8291 {}} {130 0 0 0-8290 {}} {130 0 0 0-8288 {}} {130 0 0 0-8287 {}} {130 0 0 0-8286 {}} {130 0 0 0-8285 {}} {130 0 0 0-8284 {}} {130 0 0 0-8282 {}} {130 0 0 0-8281 {}} {130 0 0 0-8280 {}} {130 0 0 0-8279 {}} {130 0 0 0-8278 {}} {130 0 0 0-8277 {}} {130 0 0 0-8276 {}} {130 0 0 0-8275 {}} {130 0 0 0-8274 {}} {130 0 0 0-8272 {}} {130 0 0 0-8271 {}} {130 0 0 0-8270 {}} {130 0 0 0-8269 {}} {130 0 0 0-8268 {}} {130 0 0 0-8267 {}} {130 0 0 0-8266 {}} {130 0 0 0-8265 {}} {130 0 0 0-8264 {}} {130 0 0 0-8263 {}} {130 0 0 0-8262 {}} {130 0 0 0-8261 {}} {130 0 0 0-8260 {}} {130 0 0 0-8259 {}} {130 0 0 0-8258 {}} {130 0 0 0-8257 {}} {130 0 0 0-8256 {}} {130 0 0 0-8255 {}} {130 0 0 0-8254 {}} {130 0 0 0-8253 {}} {130 0 0 0-8252 {}}} SUCCS {{129 0 0 0-8297 {}}} CYCLES {}}
set a(0-8297) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8219 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8297 {}} {129 0 0 0-8296 {}} {258 0 0 0-8294 {}} {256 0 0 0-8292 {}} {256 0 0 0-8275 {}} {256 0 0 0-8266 {}} {256 0 0 0-8257 {}} {256 0 0 0-8252 {}}} SUCCS {{774 0 0 0-8252 {}} {774 0 0 0-8257 {}} {774 0 0 0-8266 {}} {774 0 0 0-8275 {}} {774 0 0 0-8292 {}} {772 0 0 0-8297 {}}} CYCLES {}}
set a(0-8219) {CHI {0-8252 0-8253 0-8254 0-8255 0-8256 0-8257 0-8258 0-8259 0-8260 0-8261 0-8262 0-8263 0-8264 0-8265 0-8266 0-8267 0-8268 0-8269 0-8270 0-8271 0-8272 0-8273 0-8274 0-8275 0-8276 0-8277 0-8278 0-8279 0-8280 0-8281 0-8282 0-8283 0-8284 0-8285 0-8286 0-8287 0-8288 0-8289 0-8290 0-8291 0-8292 0-8293 0-8294 0-8295 0-8296 0-8297} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-94 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8251 {}} {258 0 0 0-8250 {}} {130 0 0 0-8249 {}} {258 0 0 0-8248 {}} {130 0 0 0-8247 {}} {130 0 0 0-8246 {}} {130 0 0 0-8245 {}} {130 0 0 0-8244 {}} {130 0 0 0-8243 {}} {130 0 0 0-8242 {}} {130 0 0 0-8241 {}} {130 0 0 0-8240 {}} {64 0 0 0-8239 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8251 {}} {131 0 0 0-8298 {}} {130 0 0 0-8299 {}} {130 0 0 0-8300 {}} {130 0 0 0-8301 {}} {130 0 0 0-8302 {}} {130 0 0 0-8303 {}} {130 0 0 0-8304 {}} {130 0 0 0-8305 {}} {130 0 0 0-8306 {}} {130 0 0 0-8307 {}} {64 0 0 0-8220 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8298) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-95 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{131 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8299 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8299) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-96 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-8298 {}} {130 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8300 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8300) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-97 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-8299 {}} {130 0 0 0-8219 {}}} SUCCS {{258 0 0 0-8304 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8301) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-98 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{130 0 0 0-8219 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8302 {}} {130 0 0 0-8307 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8302) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#4 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-99 LOC {2 1.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{259 0 0 0-8301 {}} {130 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8303 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8303) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-100 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-8302 {}} {130 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8304 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8304) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-101 LOC {3 0.0 3 0.8650000499999999 3 0.8650000499999999 3 0.9999999249999999 3 0.9999999249999999} PREDS {{259 0 0 0-8303 {}} {258 0 0 0-8300 {}} {130 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8305 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8305) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-102 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8304 {}} {130 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8306 {}} {130 0 0 0-8307 {}}} CYCLES {}}
set a(0-8306) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-103 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8305 {}} {130 0 0 0-8219 {}}} SUCCS {{259 0 0 0-8307 {}}} CYCLES {}}
set a(0-8307) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-104 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8306 {}} {130 0 0 0-8305 {}} {130 0 0 0-8304 {}} {130 0 0 0-8303 {}} {130 0 0 0-8302 {}} {130 0 0 0-8301 {}} {130 0 0 0-8300 {}} {130 0 0 0-8299 {}} {130 0 0 0-8298 {}} {130 0 0 0-8219 {}}} SUCCS {{128 0 0 0-8315 {}} {64 0 0 0-8220 {}}} CYCLES {}}
set a(0-8308) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-105 LOC {1 0.118125 2 0.20729614999999998 2 0.20729614999999998 2 0.276046025 2 0.276046025} PREDS {{258 0 0 0-8242 {}}} SUCCS {{258 0 0 0-8312 {}} {130 0 0 0-8220 {}} {258 0 0 0-8437 {}} {258 0 0 0-8562 {}} {258 0 0 0-8685 {}}} CYCLES {}}
set a(0-8309) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-106 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8310 {}} {130 0 0 0-8220 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8310) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#5 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-107 LOC {0 1.0 2 0.0 2 0.0 2 0.27604615} PREDS {{259 0 0 0-8309 {}}} SUCCS {{259 0 0 0-8311 {}} {130 0 0 0-8220 {}}} CYCLES {}}
set a(0-8311) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-108 LOC {0 1.0 2 0.27604615 2 0.27604615 2 0.27604615} PREDS {{259 0 0 0-8310 {}}} SUCCS {{259 0 0 0-8312 {}} {130 0 0 0-8220 {}}} CYCLES {}}
set a(0-8312) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-109 LOC {1 0.18687499999999999 2 0.27604615 2 0.27604615 2 0.7499999104999999 2 0.7499999104999999} PREDS {{259 0 0 0-8311 {}} {258 0 0 0-8308 {}}} SUCCS {{259 0 1.500 0-8313 {}} {258 0 1.500 0-8314 {}} {130 0 0 0-8220 {}}} CYCLES {}}
set a(0-8313) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-110 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-8312 {}}} SUCCS {{258 0 0 0-8220 {}}} CYCLES {}}
set a(0-8314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-111 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 1.500 0-8312 {}}} SUCCS {{258 0 0 0-8220 {}}} CYCLES {}}
set a(0-8315) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-112 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-8307 {}} {772 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8220 {}}} CYCLES {}}
set a(0-8316) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8356 {}}} SUCCS {{259 0 0 0-8317 {}} {130 0 0 0-8355 {}} {256 0 0 0-8356 {}}} CYCLES {}}
set a(0-8317) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-114 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8316 {}}} SUCCS {{258 0 0 0-8321 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8318) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-8319 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8319) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#6 TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-116 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8318 {}}} SUCCS {{259 0 0 0-8320 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8320) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-117 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-8319 {}}} SUCCS {{259 0 0 0-8321 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8321) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-118 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8320 {}} {258 0 0 0-8317 {}}} SUCCS {{259 0 2.250 0-8322 {}} {258 0 2.250 0-8337 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-119 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8321 {}} {774 0 2.250 0-8350 {}} {774 0 2.250 0-8337 {}}} SUCCS {{258 0 0 0-8332 {}} {256 0 0 0-8337 {}} {258 0 0 0-8339 {}} {256 0 0 0-8350 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8323) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8324 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8324) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#7 TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-121 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8323 {}}} SUCCS {{259 0 0 0-8325 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8325) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-122 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8324 {}}} SUCCS {{258 0 0 0-8327 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8326) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-123 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8327 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8327) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.07 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-124 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8326 {}} {258 0 0 0-8325 {}}} SUCCS {{258 0 0 0-8330 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8328) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8356 {}}} SUCCS {{259 0 0 0-8329 {}} {130 0 0 0-8355 {}} {256 0 0 0-8356 {}}} CYCLES {}}
set a(0-8329) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-126 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8328 {}}} SUCCS {{259 0 0 0-8330 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8330) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-127 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8329 {}} {258 0 0 0-8327 {}}} SUCCS {{259 0 2.250 0-8331 {}} {258 0 2.250 0-8350 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8331) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-128 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8330 {}} {774 0 2.250 0-8350 {}} {774 0 2.250 0-8337 {}}} SUCCS {{259 0 0 0-8332 {}} {256 0 0 0-8337 {}} {258 0 0 0-8338 {}} {256 0 0 0-8350 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8332) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-129 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8331 {}} {258 0 0 0-8322 {}}} SUCCS {{259 0 0 0-8333 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8333) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-130 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8332 {}} {128 0 0 0-8335 {}}} SUCCS {{258 0 0 0-8335 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8334) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-131 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8335 {}}} SUCCS {{259 0 0 0-8335 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8335) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-132 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8334 {}} {258 0 0 0-8333 {}}} SUCCS {{128 0 0 0-8333 {}} {128 0 0 0-8334 {}} {259 0 0 0-8336 {}}} CYCLES {}}
set a(0-8336) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-133 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8335 {}}} SUCCS {{259 0 2.250 0-8337 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-134 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8337 {}} {259 0 2.250 0-8336 {}} {256 0 0 0-8331 {}} {256 0 0 0-8322 {}} {258 0 2.250 0-8321 {}} {774 0 0 0-8350 {}}} SUCCS {{774 0 2.250 0-8322 {}} {774 0 2.250 0-8331 {}} {774 0 0 0-8337 {}} {258 0 0 0-8350 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8338) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-135 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8331 {}}} SUCCS {{259 0 0 0-8339 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8339) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-136 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8338 {}} {258 0 0 0-8322 {}}} SUCCS {{259 0 0 0-8340 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8340) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-137 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8339 {}} {128 0 0 0-8342 {}}} SUCCS {{258 0 0 0-8342 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8341) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-138 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8342 {}}} SUCCS {{259 0 0 0-8342 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8342) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-139 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8341 {}} {258 0 0 0-8340 {}}} SUCCS {{128 0 0 0-8340 {}} {128 0 0 0-8341 {}} {259 0 0 0-8343 {}}} CYCLES {}}
set a(0-8343) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-140 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8342 {}}} SUCCS {{259 0 0 0-8344 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8344) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-141 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8343 {}} {128 0 0 0-8348 {}}} SUCCS {{258 0 0 0-8348 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8345) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-142 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8348 {}}} SUCCS {{258 0 0 0-8348 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8346) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-143 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8348 {}}} SUCCS {{258 0 0 0-8348 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8347) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-144 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8348 {}}} SUCCS {{259 0 0 0-8348 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8348) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-145 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8347 {}} {258 0 0 0-8346 {}} {258 0 0 0-8345 {}} {258 0 0 0-8344 {}}} SUCCS {{128 0 0 0-8344 {}} {128 0 0 0-8345 {}} {128 0 0 0-8346 {}} {128 0 0 0-8347 {}} {259 0 0 0-8349 {}}} CYCLES {}}
set a(0-8349) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-146 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8348 {}}} SUCCS {{259 0 2.250 0-8350 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-147 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8350 {}} {259 0 2.250 0-8349 {}} {258 0 0 0-8337 {}} {256 0 0 0-8331 {}} {258 0 2.250 0-8330 {}} {256 0 0 0-8322 {}}} SUCCS {{774 0 2.250 0-8322 {}} {774 0 2.250 0-8331 {}} {774 0 0 0-8337 {}} {774 0 0 0-8350 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8351) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-148 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8356 {}}} SUCCS {{259 0 0 0-8352 {}} {130 0 0 0-8355 {}} {256 0 0 0-8356 {}}} CYCLES {}}
set a(0-8352) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-149 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8351 {}}} SUCCS {{259 0 0 0-8353 {}} {130 0 0 0-8355 {}}} CYCLES {}}
set a(0-8353) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-150 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8352 {}}} SUCCS {{259 0 0 0-8354 {}} {130 0 0 0-8355 {}} {258 0 0 0-8356 {}}} CYCLES {}}
set a(0-8354) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-151 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8353 {}}} SUCCS {{259 0 0 0-8355 {}}} CYCLES {}}
set a(0-8355) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8220 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-152 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8354 {}} {130 0 0 0-8353 {}} {130 0 0 0-8352 {}} {130 0 0 0-8351 {}} {130 0 0 0-8350 {}} {130 0 0 0-8349 {}} {130 0 0 0-8347 {}} {130 0 0 0-8346 {}} {130 0 0 0-8345 {}} {130 0 0 0-8344 {}} {130 0 0 0-8343 {}} {130 0 0 0-8341 {}} {130 0 0 0-8340 {}} {130 0 0 0-8339 {}} {130 0 0 0-8338 {}} {130 0 0 0-8337 {}} {130 0 0 0-8336 {}} {130 0 0 0-8334 {}} {130 0 0 0-8333 {}} {130 0 0 0-8332 {}} {130 0 0 0-8331 {}} {130 0 0 0-8330 {}} {130 0 0 0-8329 {}} {130 0 0 0-8328 {}} {130 0 0 0-8327 {}} {130 0 0 0-8326 {}} {130 0 0 0-8325 {}} {130 0 0 0-8324 {}} {130 0 0 0-8323 {}} {130 0 0 0-8322 {}} {130 0 0 0-8321 {}} {130 0 0 0-8320 {}} {130 0 0 0-8319 {}} {130 0 0 0-8318 {}} {130 0 0 0-8317 {}} {130 0 0 0-8316 {}}} SUCCS {{129 0 0 0-8356 {}}} CYCLES {}}
set a(0-8356) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8220 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8356 {}} {129 0 0 0-8355 {}} {258 0 0 0-8353 {}} {256 0 0 0-8351 {}} {256 0 0 0-8328 {}} {256 0 0 0-8316 {}}} SUCCS {{774 0 0 0-8316 {}} {774 0 0 0-8328 {}} {774 0 0 0-8351 {}} {772 0 0 0-8356 {}}} CYCLES {}}
set a(0-8220) {CHI {0-8316 0-8317 0-8318 0-8319 0-8320 0-8321 0-8322 0-8323 0-8324 0-8325 0-8326 0-8327 0-8328 0-8329 0-8330 0-8331 0-8332 0-8333 0-8334 0-8335 0-8336 0-8337 0-8338 0-8339 0-8340 0-8341 0-8342 0-8343 0-8344 0-8345 0-8346 0-8347 0-8348 0-8349 0-8350 0-8351 0-8352 0-8353 0-8354 0-8355 0-8356} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-153 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8315 {}} {258 0 0 0-8314 {}} {258 0 0 0-8313 {}} {130 0 0 0-8312 {}} {130 0 0 0-8311 {}} {130 0 0 0-8310 {}} {130 0 0 0-8309 {}} {130 0 0 0-8308 {}} {64 0 0 0-8307 {}} {64 0 0 0-8219 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8315 {}} {131 0 0 0-8357 {}} {130 0 0 0-8358 {}} {130 0 0 0-8359 {}} {130 0 0 0-8360 {}} {130 0 0 0-8361 {}} {130 0 0 0-8362 {}} {130 0 0 0-8363 {}} {130 0 0 0-8364 {}} {130 0 0 0-8365 {}} {130 0 0 0-8366 {}} {64 0 0 0-8221 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8357) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-154 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{131 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8358 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8358) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-155 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-8357 {}} {130 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8359 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8359) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-156 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-8358 {}} {130 0 0 0-8220 {}}} SUCCS {{258 0 0 0-8363 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8360) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-157 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{130 0 0 0-8220 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8361 {}} {130 0 0 0-8366 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8361) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#8 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-158 LOC {3 1.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{259 0 0 0-8360 {}} {130 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8362 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8362) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-159 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-8361 {}} {130 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8363 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8363) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-160 LOC {4 0.0 4 0.8650000499999999 4 0.8650000499999999 4 0.9999999249999999 4 0.9999999249999999} PREDS {{259 0 0 0-8362 {}} {258 0 0 0-8359 {}} {130 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8364 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8364) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-161 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-8363 {}} {130 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8365 {}} {130 0 0 0-8366 {}}} CYCLES {}}
set a(0-8365) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-162 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-8364 {}} {130 0 0 0-8220 {}}} SUCCS {{259 0 0 0-8366 {}}} CYCLES {}}
set a(0-8366) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-163 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-8365 {}} {130 0 0 0-8364 {}} {130 0 0 0-8363 {}} {130 0 0 0-8362 {}} {130 0 0 0-8361 {}} {130 0 0 0-8360 {}} {130 0 0 0-8359 {}} {130 0 0 0-8358 {}} {130 0 0 0-8357 {}} {130 0 0 0-8220 {}}} SUCCS {{128 0 0 0-8376 {}} {64 0 0 0-8221 {}}} CYCLES {}}
set a(0-8367) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-164 LOC {1 0.118125 3 0.20729614999999998 3 0.20729614999999998 3 0.276046025 3 0.276046025} PREDS {{258 0 0 0-8242 {}}} SUCCS {{258 0 0 0-8371 {}} {130 0 0 0-8221 {}} {258 0 0 0-8620 {}}} CYCLES {}}
set a(0-8368) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-165 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8369 {}} {130 0 0 0-8221 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8369) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#9 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-166 LOC {0 1.0 3 0.0 3 0.0 3 0.27604615} PREDS {{259 0 0 0-8368 {}}} SUCCS {{259 0 0 0-8370 {}} {130 0 0 0-8221 {}}} CYCLES {}}
set a(0-8370) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-167 LOC {0 1.0 3 0.27604615 3 0.27604615 3 0.27604615} PREDS {{259 0 0 0-8369 {}}} SUCCS {{259 0 0 0-8371 {}} {130 0 0 0-8221 {}}} CYCLES {}}
set a(0-8371) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-168 LOC {1 0.18687499999999999 3 0.27604615 3 0.27604615 3 0.7499999104999999 3 0.7499999104999999} PREDS {{259 0 0 0-8370 {}} {258 0 0 0-8367 {}}} SUCCS {{259 0 0 0-8372 {}} {258 0 0 0-8374 {}} {130 0 0 0-8221 {}}} CYCLES {}}
set a(0-8372) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-169 LOC {1 0.66082885 3 0.75 3 0.75 3 0.75} PREDS {{259 0 0 0-8371 {}}} SUCCS {{259 0 1.500 0-8373 {}} {130 0 0 0-8221 {}}} CYCLES {}}
set a(0-8373) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-170 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-8372 {}}} SUCCS {{258 0 0 0-8221 {}}} CYCLES {}}
set a(0-8374) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-171 LOC {1 0.66082885 3 0.75 3 0.75 3 0.75} PREDS {{258 0 0 0-8371 {}}} SUCCS {{259 0 1.500 0-8375 {}} {130 0 0 0-8221 {}}} CYCLES {}}
set a(0-8375) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-172 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-8374 {}}} SUCCS {{258 0 0 0-8221 {}}} CYCLES {}}
set a(0-8376) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-173 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-8366 {}} {772 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8221 {}}} CYCLES {}}
set a(0-8377) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{774 0 0 0-8423 {}}} SUCCS {{259 0 0 0-8378 {}} {130 0 0 0-8422 {}} {256 0 0 0-8423 {}}} CYCLES {}}
set a(0-8378) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(11-1) TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-175 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-8377 {}}} SUCCS {{258 0 0 0-8382 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8379) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {} SUCCS {{259 0 0 0-8380 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8380) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#10 TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-177 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-8379 {}}} SUCCS {{259 0 0 0-8381 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8381) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-178 LOC {0 1.0 1 0.5250000499999999 1 0.5250000499999999 1 0.5250000499999999} PREDS {{259 0 0 0-8380 {}}} SUCCS {{259 0 0 0-8382 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8382) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-179 LOC {1 0.0 1 0.5250000499999999 1 0.5250000499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8381 {}} {258 0 0 0-8378 {}}} SUCCS {{258 0 0 0-8385 {}} {258 0 0 0-8403 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8383) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-8423 {}}} SUCCS {{259 0 0 0-8384 {}} {130 0 0 0-8422 {}} {256 0 0 0-8423 {}}} CYCLES {}}
set a(0-8384) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0)#1 TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-181 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-8383 {}}} SUCCS {{259 0 0 0-8385 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8385) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-182 LOC {1 0.13125 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-8384 {}} {258 0 0 0-8382 {}}} SUCCS {{259 0 2.250 0-8386 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-183 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8385 {}} {774 0 2.250 0-8417 {}} {774 0 2.250 0-8404 {}}} SUCCS {{258 0 0 0-8396 {}} {256 0 0 0-8404 {}} {258 0 0 0-8406 {}} {256 0 0 0-8417 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8387) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8388 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8388) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#11 TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-185 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8387 {}}} SUCCS {{259 0 0 0-8389 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8389) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-186 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8388 {}}} SUCCS {{258 0 0 0-8391 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8390) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-187 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8391 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8391) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.07 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-188 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8390 {}} {258 0 0 0-8389 {}}} SUCCS {{258 0 0 0-8394 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8392) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8423 {}}} SUCCS {{259 0 0 0-8393 {}} {130 0 0 0-8422 {}} {256 0 0 0-8423 {}}} CYCLES {}}
set a(0-8393) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-190 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8392 {}}} SUCCS {{259 0 0 0-8394 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8394) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-191 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8393 {}} {258 0 0 0-8391 {}}} SUCCS {{259 0 2.250 0-8395 {}} {258 0 2.250 0-8417 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8395) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-192 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8394 {}} {774 0 2.250 0-8417 {}} {774 0 2.250 0-8404 {}}} SUCCS {{259 0 0 0-8396 {}} {256 0 0 0-8404 {}} {258 0 0 0-8405 {}} {256 0 0 0-8417 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8396) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-193 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8395 {}} {258 0 0 0-8386 {}}} SUCCS {{259 0 0 0-8397 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8397) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-194 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8396 {}} {128 0 0 0-8399 {}}} SUCCS {{258 0 0 0-8399 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8398) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-195 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8399 {}}} SUCCS {{259 0 0 0-8399 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8399) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-196 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8398 {}} {258 0 0 0-8397 {}}} SUCCS {{128 0 0 0-8397 {}} {128 0 0 0-8398 {}} {259 0 0 0-8400 {}}} CYCLES {}}
set a(0-8400) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-197 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8399 {}}} SUCCS {{258 0 2.250 0-8404 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8401) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-8423 {}}} SUCCS {{259 0 0 0-8402 {}} {130 0 0 0-8422 {}} {256 0 0 0-8423 {}}} CYCLES {}}
set a(0-8402) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0) TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-199 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-8401 {}}} SUCCS {{259 0 0 0-8403 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8403) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-200 LOC {1 0.13125 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8402 {}} {258 0 0 0-8382 {}}} SUCCS {{259 0 2.250 0-8404 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8404) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-201 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8404 {}} {259 0 2.250 0-8403 {}} {258 0 2.250 0-8400 {}} {256 0 0 0-8395 {}} {256 0 0 0-8386 {}} {774 0 0 0-8417 {}}} SUCCS {{774 0 2.250 0-8386 {}} {774 0 2.250 0-8395 {}} {774 0 0 0-8404 {}} {258 0 0 0-8417 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8405) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-202 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8395 {}}} SUCCS {{259 0 0 0-8406 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8406) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-203 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8405 {}} {258 0 0 0-8386 {}}} SUCCS {{259 0 0 0-8407 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8407) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-204 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8406 {}} {128 0 0 0-8409 {}}} SUCCS {{258 0 0 0-8409 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8408) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-205 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8409 {}}} SUCCS {{259 0 0 0-8409 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8409) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-206 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8408 {}} {258 0 0 0-8407 {}}} SUCCS {{128 0 0 0-8407 {}} {128 0 0 0-8408 {}} {259 0 0 0-8410 {}}} CYCLES {}}
set a(0-8410) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-207 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8409 {}}} SUCCS {{259 0 0 0-8411 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8411) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-208 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8410 {}} {128 0 0 0-8415 {}}} SUCCS {{258 0 0 0-8415 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8412) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-209 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8415 {}}} SUCCS {{258 0 0 0-8415 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8413) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-210 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8415 {}}} SUCCS {{258 0 0 0-8415 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8414) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-211 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8415 {}}} SUCCS {{259 0 0 0-8415 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8415) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-212 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8414 {}} {258 0 0 0-8413 {}} {258 0 0 0-8412 {}} {258 0 0 0-8411 {}}} SUCCS {{128 0 0 0-8411 {}} {128 0 0 0-8412 {}} {128 0 0 0-8413 {}} {128 0 0 0-8414 {}} {259 0 0 0-8416 {}}} CYCLES {}}
set a(0-8416) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-213 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8415 {}}} SUCCS {{259 0 2.250 0-8417 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8417) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-214 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8417 {}} {259 0 2.250 0-8416 {}} {258 0 0 0-8404 {}} {256 0 0 0-8395 {}} {258 0 2.250 0-8394 {}} {256 0 0 0-8386 {}}} SUCCS {{774 0 2.250 0-8386 {}} {774 0 2.250 0-8395 {}} {774 0 0 0-8404 {}} {774 0 0 0-8417 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8418) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8423 {}}} SUCCS {{259 0 0 0-8419 {}} {130 0 0 0-8422 {}} {256 0 0 0-8423 {}}} CYCLES {}}
set a(0-8419) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-216 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8418 {}}} SUCCS {{259 0 0 0-8420 {}} {130 0 0 0-8422 {}}} CYCLES {}}
set a(0-8420) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-217 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8419 {}}} SUCCS {{259 0 0 0-8421 {}} {130 0 0 0-8422 {}} {258 0 0 0-8423 {}}} CYCLES {}}
set a(0-8421) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-218 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8420 {}}} SUCCS {{259 0 0 0-8422 {}}} CYCLES {}}
set a(0-8422) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8221 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-219 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8421 {}} {130 0 0 0-8420 {}} {130 0 0 0-8419 {}} {130 0 0 0-8418 {}} {130 0 0 0-8417 {}} {130 0 0 0-8416 {}} {130 0 0 0-8414 {}} {130 0 0 0-8413 {}} {130 0 0 0-8412 {}} {130 0 0 0-8411 {}} {130 0 0 0-8410 {}} {130 0 0 0-8408 {}} {130 0 0 0-8407 {}} {130 0 0 0-8406 {}} {130 0 0 0-8405 {}} {130 0 0 0-8404 {}} {130 0 0 0-8403 {}} {130 0 0 0-8402 {}} {130 0 0 0-8401 {}} {130 0 0 0-8400 {}} {130 0 0 0-8398 {}} {130 0 0 0-8397 {}} {130 0 0 0-8396 {}} {130 0 0 0-8395 {}} {130 0 0 0-8394 {}} {130 0 0 0-8393 {}} {130 0 0 0-8392 {}} {130 0 0 0-8391 {}} {130 0 0 0-8390 {}} {130 0 0 0-8389 {}} {130 0 0 0-8388 {}} {130 0 0 0-8387 {}} {130 0 0 0-8386 {}} {130 0 0 0-8385 {}} {130 0 0 0-8384 {}} {130 0 0 0-8383 {}} {130 0 0 0-8382 {}} {130 0 0 0-8381 {}} {130 0 0 0-8380 {}} {130 0 0 0-8379 {}} {130 0 0 0-8378 {}} {130 0 0 0-8377 {}}} SUCCS {{129 0 0 0-8423 {}}} CYCLES {}}
set a(0-8423) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8221 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8423 {}} {129 0 0 0-8422 {}} {258 0 0 0-8420 {}} {256 0 0 0-8418 {}} {256 0 0 0-8401 {}} {256 0 0 0-8392 {}} {256 0 0 0-8383 {}} {256 0 0 0-8377 {}}} SUCCS {{774 0 0 0-8377 {}} {774 0 0 0-8383 {}} {774 0 0 0-8392 {}} {774 0 0 0-8401 {}} {774 0 0 0-8418 {}} {772 0 0 0-8423 {}}} CYCLES {}}
set a(0-8221) {CHI {0-8377 0-8378 0-8379 0-8380 0-8381 0-8382 0-8383 0-8384 0-8385 0-8386 0-8387 0-8388 0-8389 0-8390 0-8391 0-8392 0-8393 0-8394 0-8395 0-8396 0-8397 0-8398 0-8399 0-8400 0-8401 0-8402 0-8403 0-8404 0-8405 0-8406 0-8407 0-8408 0-8409 0-8410 0-8411 0-8412 0-8413 0-8414 0-8415 0-8416 0-8417 0-8418 0-8419 0-8420 0-8421 0-8422 0-8423} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-220 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-8376 {}} {258 0 0 0-8375 {}} {130 0 0 0-8374 {}} {258 0 0 0-8373 {}} {130 0 0 0-8372 {}} {130 0 0 0-8371 {}} {130 0 0 0-8370 {}} {130 0 0 0-8369 {}} {130 0 0 0-8368 {}} {130 0 0 0-8367 {}} {64 0 0 0-8366 {}} {64 0 0 0-8220 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8376 {}} {131 0 0 0-8424 {}} {130 0 0 0-8425 {}} {130 0 0 0-8426 {}} {130 0 0 0-8427 {}} {130 0 0 0-8428 {}} {130 0 0 0-8429 {}} {130 0 0 0-8430 {}} {130 0 0 0-8431 {}} {130 0 0 0-8432 {}} {130 0 0 0-8433 {}} {64 0 0 0-8222 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8424) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-221 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8425 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8425) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-222 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-8424 {}} {130 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8426 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8426) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-223 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-8425 {}} {130 0 0 0-8221 {}}} SUCCS {{258 0 0 0-8430 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8427) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-224 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-8221 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8428 {}} {130 0 0 0-8433 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8428) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#13 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-225 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-8427 {}} {130 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8429 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8429) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-226 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-8428 {}} {130 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8430 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8430) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-227 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-8429 {}} {258 0 0 0-8426 {}} {130 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8431 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8431) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-228 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-8430 {}} {130 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8432 {}} {130 0 0 0-8433 {}}} CYCLES {}}
set a(0-8432) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-229 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-8431 {}} {130 0 0 0-8221 {}}} SUCCS {{259 0 0 0-8433 {}}} CYCLES {}}
set a(0-8433) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-230 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-8432 {}} {130 0 0 0-8431 {}} {130 0 0 0-8430 {}} {130 0 0 0-8429 {}} {130 0 0 0-8428 {}} {130 0 0 0-8427 {}} {130 0 0 0-8426 {}} {130 0 0 0-8425 {}} {130 0 0 0-8424 {}} {130 0 0 0-8221 {}}} SUCCS {{128 0 0 0-8440 {}} {64 0 0 0-8222 {}}} CYCLES {}}
set a(0-8434) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-231 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8435 {}} {130 0 0 0-8222 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8435) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#3 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-232 LOC {0 1.0 4 0.0 4 0.0 4 0.27604615} PREDS {{259 0 0 0-8434 {}}} SUCCS {{259 0 0 0-8436 {}} {130 0 0 0-8222 {}}} CYCLES {}}
set a(0-8436) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-233 LOC {0 1.0 4 0.27604615 4 0.27604615 4 0.27604615} PREDS {{259 0 0 0-8435 {}}} SUCCS {{259 0 0 0-8437 {}} {130 0 0 0-8222 {}}} CYCLES {}}
set a(0-8437) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-234 LOC {1 0.18687499999999999 4 0.27604615 4 0.27604615 4 0.7499999104999999 4 0.7499999104999999} PREDS {{259 0 0 0-8436 {}} {258 0 0 0-8308 {}}} SUCCS {{259 0 1.500 0-8438 {}} {258 0 1.500 0-8439 {}} {130 0 0 0-8222 {}}} CYCLES {}}
set a(0-8438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-235 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 1.500 0-8437 {}}} SUCCS {{258 0 0 0-8222 {}}} CYCLES {}}
set a(0-8439) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-236 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 1.500 0-8437 {}}} SUCCS {{258 0 0 0-8222 {}}} CYCLES {}}
set a(0-8440) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-237 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-8433 {}} {772 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8222 {}}} CYCLES {}}
set a(0-8441) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-238 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8481 {}}} SUCCS {{259 0 0 0-8442 {}} {130 0 0 0-8480 {}} {256 0 0 0-8481 {}}} CYCLES {}}
set a(0-8442) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-239 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8441 {}}} SUCCS {{258 0 0 0-8446 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8443) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-8444 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8444) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#14 TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-241 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8443 {}}} SUCCS {{259 0 0 0-8445 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8445) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-242 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-8444 {}}} SUCCS {{259 0 0 0-8446 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8446) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-243 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8445 {}} {258 0 0 0-8442 {}}} SUCCS {{259 0 2.250 0-8447 {}} {258 0 2.250 0-8462 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8447) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-244 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8446 {}} {774 0 2.250 0-8475 {}} {774 0 2.250 0-8462 {}}} SUCCS {{258 0 0 0-8457 {}} {256 0 0 0-8462 {}} {258 0 0 0-8464 {}} {256 0 0 0-8475 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8448) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8449 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8449) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#15 TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-246 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8448 {}}} SUCCS {{259 0 0 0-8450 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8450) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-247 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8449 {}}} SUCCS {{258 0 0 0-8452 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8451) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-248 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8452 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8452) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.07 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-249 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8451 {}} {258 0 0 0-8450 {}}} SUCCS {{258 0 0 0-8455 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8453) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8481 {}}} SUCCS {{259 0 0 0-8454 {}} {130 0 0 0-8480 {}} {256 0 0 0-8481 {}}} CYCLES {}}
set a(0-8454) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-251 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8453 {}}} SUCCS {{259 0 0 0-8455 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8455) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-252 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8454 {}} {258 0 0 0-8452 {}}} SUCCS {{259 0 2.250 0-8456 {}} {258 0 2.250 0-8475 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-253 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8455 {}} {774 0 2.250 0-8475 {}} {774 0 2.250 0-8462 {}}} SUCCS {{259 0 0 0-8457 {}} {256 0 0 0-8462 {}} {258 0 0 0-8463 {}} {256 0 0 0-8475 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8457) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-254 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8456 {}} {258 0 0 0-8447 {}}} SUCCS {{259 0 0 0-8458 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8458) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-255 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8457 {}} {128 0 0 0-8460 {}}} SUCCS {{258 0 0 0-8460 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8459) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-256 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8460 {}}} SUCCS {{259 0 0 0-8460 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8460) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-257 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8459 {}} {258 0 0 0-8458 {}}} SUCCS {{128 0 0 0-8458 {}} {128 0 0 0-8459 {}} {259 0 0 0-8461 {}}} CYCLES {}}
set a(0-8461) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-258 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8460 {}}} SUCCS {{259 0 2.250 0-8462 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8462) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-259 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8462 {}} {259 0 2.250 0-8461 {}} {256 0 0 0-8456 {}} {256 0 0 0-8447 {}} {258 0 2.250 0-8446 {}} {774 0 0 0-8475 {}}} SUCCS {{774 0 2.250 0-8447 {}} {774 0 2.250 0-8456 {}} {774 0 0 0-8462 {}} {258 0 0 0-8475 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8463) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-260 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8456 {}}} SUCCS {{259 0 0 0-8464 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8464) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-261 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8463 {}} {258 0 0 0-8447 {}}} SUCCS {{259 0 0 0-8465 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8465) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-262 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8464 {}} {128 0 0 0-8467 {}}} SUCCS {{258 0 0 0-8467 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8466) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-263 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8467 {}}} SUCCS {{259 0 0 0-8467 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8467) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-264 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8466 {}} {258 0 0 0-8465 {}}} SUCCS {{128 0 0 0-8465 {}} {128 0 0 0-8466 {}} {259 0 0 0-8468 {}}} CYCLES {}}
set a(0-8468) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-265 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8467 {}}} SUCCS {{259 0 0 0-8469 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8469) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-266 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8468 {}} {128 0 0 0-8473 {}}} SUCCS {{258 0 0 0-8473 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8470) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-267 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8473 {}}} SUCCS {{258 0 0 0-8473 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8471) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-268 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8473 {}}} SUCCS {{258 0 0 0-8473 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8472) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-269 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8473 {}}} SUCCS {{259 0 0 0-8473 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8473) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-270 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8472 {}} {258 0 0 0-8471 {}} {258 0 0 0-8470 {}} {258 0 0 0-8469 {}}} SUCCS {{128 0 0 0-8469 {}} {128 0 0 0-8470 {}} {128 0 0 0-8471 {}} {128 0 0 0-8472 {}} {259 0 0 0-8474 {}}} CYCLES {}}
set a(0-8474) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-271 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8473 {}}} SUCCS {{259 0 2.250 0-8475 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8475) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-272 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8475 {}} {259 0 2.250 0-8474 {}} {258 0 0 0-8462 {}} {256 0 0 0-8456 {}} {258 0 2.250 0-8455 {}} {256 0 0 0-8447 {}}} SUCCS {{774 0 2.250 0-8447 {}} {774 0 2.250 0-8456 {}} {774 0 0 0-8462 {}} {774 0 0 0-8475 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8476) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-273 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8481 {}}} SUCCS {{259 0 0 0-8477 {}} {130 0 0 0-8480 {}} {256 0 0 0-8481 {}}} CYCLES {}}
set a(0-8477) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-274 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8476 {}}} SUCCS {{259 0 0 0-8478 {}} {130 0 0 0-8480 {}}} CYCLES {}}
set a(0-8478) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-275 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8477 {}}} SUCCS {{259 0 0 0-8479 {}} {130 0 0 0-8480 {}} {258 0 0 0-8481 {}}} CYCLES {}}
set a(0-8479) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-276 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8478 {}}} SUCCS {{259 0 0 0-8480 {}}} CYCLES {}}
set a(0-8480) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8222 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-277 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8479 {}} {130 0 0 0-8478 {}} {130 0 0 0-8477 {}} {130 0 0 0-8476 {}} {130 0 0 0-8475 {}} {130 0 0 0-8474 {}} {130 0 0 0-8472 {}} {130 0 0 0-8471 {}} {130 0 0 0-8470 {}} {130 0 0 0-8469 {}} {130 0 0 0-8468 {}} {130 0 0 0-8466 {}} {130 0 0 0-8465 {}} {130 0 0 0-8464 {}} {130 0 0 0-8463 {}} {130 0 0 0-8462 {}} {130 0 0 0-8461 {}} {130 0 0 0-8459 {}} {130 0 0 0-8458 {}} {130 0 0 0-8457 {}} {130 0 0 0-8456 {}} {130 0 0 0-8455 {}} {130 0 0 0-8454 {}} {130 0 0 0-8453 {}} {130 0 0 0-8452 {}} {130 0 0 0-8451 {}} {130 0 0 0-8450 {}} {130 0 0 0-8449 {}} {130 0 0 0-8448 {}} {130 0 0 0-8447 {}} {130 0 0 0-8446 {}} {130 0 0 0-8445 {}} {130 0 0 0-8444 {}} {130 0 0 0-8443 {}} {130 0 0 0-8442 {}} {130 0 0 0-8441 {}}} SUCCS {{129 0 0 0-8481 {}}} CYCLES {}}
set a(0-8481) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8222 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8481 {}} {129 0 0 0-8480 {}} {258 0 0 0-8478 {}} {256 0 0 0-8476 {}} {256 0 0 0-8453 {}} {256 0 0 0-8441 {}}} SUCCS {{774 0 0 0-8441 {}} {774 0 0 0-8453 {}} {774 0 0 0-8476 {}} {772 0 0 0-8481 {}}} CYCLES {}}
set a(0-8222) {CHI {0-8441 0-8442 0-8443 0-8444 0-8445 0-8446 0-8447 0-8448 0-8449 0-8450 0-8451 0-8452 0-8453 0-8454 0-8455 0-8456 0-8457 0-8458 0-8459 0-8460 0-8461 0-8462 0-8463 0-8464 0-8465 0-8466 0-8467 0-8468 0-8469 0-8470 0-8471 0-8472 0-8473 0-8474 0-8475 0-8476 0-8477 0-8478 0-8479 0-8480 0-8481} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-278 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-8440 {}} {258 0 0 0-8439 {}} {258 0 0 0-8438 {}} {130 0 0 0-8437 {}} {130 0 0 0-8436 {}} {130 0 0 0-8435 {}} {130 0 0 0-8434 {}} {64 0 0 0-8433 {}} {64 0 0 0-8221 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8440 {}} {131 0 0 0-8482 {}} {130 0 0 0-8483 {}} {130 0 0 0-8484 {}} {130 0 0 0-8485 {}} {130 0 0 0-8486 {}} {130 0 0 0-8487 {}} {130 0 0 0-8488 {}} {130 0 0 0-8489 {}} {130 0 0 0-8490 {}} {130 0 0 0-8491 {}} {64 0 0 0-8223 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8482) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-279 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{131 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8483 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8483) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-280 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-8482 {}} {130 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8484 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8484) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-281 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-8483 {}} {130 0 0 0-8222 {}}} SUCCS {{258 0 0 0-8488 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8485) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-282 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{130 0 0 0-8222 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8486 {}} {130 0 0 0-8491 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8486) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#16 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-283 LOC {5 1.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{259 0 0 0-8485 {}} {130 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8487 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8487) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-284 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-8486 {}} {130 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8488 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8488) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-285 LOC {6 0.0 6 0.8650000499999999 6 0.8650000499999999 6 0.9999999249999999 6 0.9999999249999999} PREDS {{259 0 0 0-8487 {}} {258 0 0 0-8484 {}} {130 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8489 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8489) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-286 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-8488 {}} {130 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8490 {}} {130 0 0 0-8491 {}}} CYCLES {}}
set a(0-8490) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-287 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-8489 {}} {130 0 0 0-8222 {}}} SUCCS {{259 0 0 0-8491 {}}} CYCLES {}}
set a(0-8491) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-288 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-8490 {}} {130 0 0 0-8489 {}} {130 0 0 0-8488 {}} {130 0 0 0-8487 {}} {130 0 0 0-8486 {}} {130 0 0 0-8485 {}} {130 0 0 0-8484 {}} {130 0 0 0-8483 {}} {130 0 0 0-8482 {}} {130 0 0 0-8222 {}}} SUCCS {{128 0 0 0-8501 {}} {64 0 0 0-8223 {}}} CYCLES {}}
set a(0-8492) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-289 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 5 0.276046025} PREDS {{258 0 0 0-8242 {}}} SUCCS {{258 0 0 0-8496 {}} {130 0 0 0-8223 {}}} CYCLES {}}
set a(0-8493) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-290 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8494 {}} {130 0 0 0-8223 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8494) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#17 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-291 LOC {0 1.0 5 0.0 5 0.0 5 0.27604615} PREDS {{259 0 0 0-8493 {}}} SUCCS {{259 0 0 0-8495 {}} {130 0 0 0-8223 {}}} CYCLES {}}
set a(0-8495) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-292 LOC {0 1.0 5 0.27604615 5 0.27604615 5 0.27604615} PREDS {{259 0 0 0-8494 {}}} SUCCS {{259 0 0 0-8496 {}} {130 0 0 0-8223 {}}} CYCLES {}}
set a(0-8496) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-293 LOC {1 0.18687499999999999 5 0.27604615 5 0.27604615 5 0.7499999104999999 5 0.7499999104999999} PREDS {{259 0 0 0-8495 {}} {258 0 0 0-8492 {}}} SUCCS {{259 0 0 0-8497 {}} {258 0 0 0-8499 {}} {130 0 0 0-8223 {}}} CYCLES {}}
set a(0-8497) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-294 LOC {1 0.66082885 5 0.75 5 0.75 5 0.75} PREDS {{259 0 0 0-8496 {}}} SUCCS {{259 0 1.500 0-8498 {}} {130 0 0 0-8223 {}}} CYCLES {}}
set a(0-8498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-295 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-8497 {}}} SUCCS {{258 0 0 0-8223 {}}} CYCLES {}}
set a(0-8499) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-296 LOC {1 0.66082885 5 0.75 5 0.75 5 0.75} PREDS {{258 0 0 0-8496 {}}} SUCCS {{259 0 1.500 0-8500 {}} {130 0 0 0-8223 {}}} CYCLES {}}
set a(0-8500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-297 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-8499 {}}} SUCCS {{258 0 0 0-8223 {}}} CYCLES {}}
set a(0-8501) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-298 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-8491 {}} {772 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8223 {}}} CYCLES {}}
set a(0-8502) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-8548 {}}} SUCCS {{259 0 0 0-8503 {}} {130 0 0 0-8547 {}} {256 0 0 0-8548 {}}} CYCLES {}}
set a(0-8503) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(11-2) TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-300 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-8502 {}}} SUCCS {{258 0 0 0-8507 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8504) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-301 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-8505 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8505) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#18 TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-302 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-8504 {}}} SUCCS {{259 0 0 0-8506 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8506) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-303 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-8505 {}}} SUCCS {{259 0 0 0-8507 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8507) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-304 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8506 {}} {258 0 0 0-8503 {}}} SUCCS {{258 0 0 0-8510 {}} {258 0 0 0-8528 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8508) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-8548 {}}} SUCCS {{259 0 0 0-8509 {}} {130 0 0 0-8547 {}} {256 0 0 0-8548 {}}} CYCLES {}}
set a(0-8509) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(1-0)#1 TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-306 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-8508 {}}} SUCCS {{259 0 0 0-8510 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8510) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-307 LOC {1 0.129375 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-8509 {}} {258 0 0 0-8507 {}}} SUCCS {{259 0 2.250 0-8511 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-308 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8510 {}} {774 0 2.250 0-8542 {}} {774 0 2.250 0-8529 {}}} SUCCS {{258 0 0 0-8521 {}} {256 0 0 0-8529 {}} {258 0 0 0-8531 {}} {256 0 0 0-8542 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8512) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8513 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8513) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#19 TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-310 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8512 {}}} SUCCS {{259 0 0 0-8514 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8514) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-311 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8513 {}}} SUCCS {{258 0 0 0-8516 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8515) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-312 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8516 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8516) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.07 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-313 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8515 {}} {258 0 0 0-8514 {}}} SUCCS {{258 0 0 0-8519 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8517) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-314 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8548 {}}} SUCCS {{259 0 0 0-8518 {}} {130 0 0 0-8547 {}} {256 0 0 0-8548 {}}} CYCLES {}}
set a(0-8518) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-315 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8517 {}}} SUCCS {{259 0 0 0-8519 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8519) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-316 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8518 {}} {258 0 0 0-8516 {}}} SUCCS {{259 0 2.250 0-8520 {}} {258 0 2.250 0-8542 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8520) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-317 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8519 {}} {774 0 2.250 0-8542 {}} {774 0 2.250 0-8529 {}}} SUCCS {{259 0 0 0-8521 {}} {256 0 0 0-8529 {}} {258 0 0 0-8530 {}} {256 0 0 0-8542 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8521) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-318 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8520 {}} {258 0 0 0-8511 {}}} SUCCS {{259 0 0 0-8522 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8522) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-319 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8521 {}} {128 0 0 0-8524 {}}} SUCCS {{258 0 0 0-8524 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8523) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-320 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8524 {}}} SUCCS {{259 0 0 0-8524 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8524) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-321 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8523 {}} {258 0 0 0-8522 {}}} SUCCS {{128 0 0 0-8522 {}} {128 0 0 0-8523 {}} {259 0 0 0-8525 {}}} CYCLES {}}
set a(0-8525) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-322 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8524 {}}} SUCCS {{258 0 2.250 0-8529 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8526) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-8548 {}}} SUCCS {{259 0 0 0-8527 {}} {130 0 0 0-8547 {}} {256 0 0 0-8548 {}}} CYCLES {}}
set a(0-8527) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(1-0) TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-324 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-8526 {}}} SUCCS {{259 0 0 0-8528 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8528) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-325 LOC {1 0.129375 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8527 {}} {258 0 0 0-8507 {}}} SUCCS {{259 0 2.250 0-8529 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8529) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-326 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8529 {}} {259 0 2.250 0-8528 {}} {258 0 2.250 0-8525 {}} {256 0 0 0-8520 {}} {256 0 0 0-8511 {}} {774 0 0 0-8542 {}}} SUCCS {{774 0 2.250 0-8511 {}} {774 0 2.250 0-8520 {}} {774 0 0 0-8529 {}} {258 0 0 0-8542 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8530) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-327 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8520 {}}} SUCCS {{259 0 0 0-8531 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8531) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-328 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8530 {}} {258 0 0 0-8511 {}}} SUCCS {{259 0 0 0-8532 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8532) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-329 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8531 {}} {128 0 0 0-8534 {}}} SUCCS {{258 0 0 0-8534 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8533) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-330 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8534 {}}} SUCCS {{259 0 0 0-8534 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8534) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-331 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8533 {}} {258 0 0 0-8532 {}}} SUCCS {{128 0 0 0-8532 {}} {128 0 0 0-8533 {}} {259 0 0 0-8535 {}}} CYCLES {}}
set a(0-8535) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-332 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8534 {}}} SUCCS {{259 0 0 0-8536 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8536) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-333 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8535 {}} {128 0 0 0-8540 {}}} SUCCS {{258 0 0 0-8540 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8537) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-334 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8540 {}}} SUCCS {{258 0 0 0-8540 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8538) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-335 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8540 {}}} SUCCS {{258 0 0 0-8540 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8539) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-336 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8540 {}}} SUCCS {{259 0 0 0-8540 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8540) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-337 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8539 {}} {258 0 0 0-8538 {}} {258 0 0 0-8537 {}} {258 0 0 0-8536 {}}} SUCCS {{128 0 0 0-8536 {}} {128 0 0 0-8537 {}} {128 0 0 0-8538 {}} {128 0 0 0-8539 {}} {259 0 0 0-8541 {}}} CYCLES {}}
set a(0-8541) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-338 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8540 {}}} SUCCS {{259 0 2.250 0-8542 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8542) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-339 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8542 {}} {259 0 2.250 0-8541 {}} {258 0 0 0-8529 {}} {256 0 0 0-8520 {}} {258 0 2.250 0-8519 {}} {256 0 0 0-8511 {}}} SUCCS {{774 0 2.250 0-8511 {}} {774 0 2.250 0-8520 {}} {774 0 0 0-8529 {}} {774 0 0 0-8542 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8543) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8548 {}}} SUCCS {{259 0 0 0-8544 {}} {130 0 0 0-8547 {}} {256 0 0 0-8548 {}}} CYCLES {}}
set a(0-8544) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-341 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8543 {}}} SUCCS {{259 0 0 0-8545 {}} {130 0 0 0-8547 {}}} CYCLES {}}
set a(0-8545) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-342 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8544 {}}} SUCCS {{259 0 0 0-8546 {}} {130 0 0 0-8547 {}} {258 0 0 0-8548 {}}} CYCLES {}}
set a(0-8546) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-343 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8545 {}}} SUCCS {{259 0 0 0-8547 {}}} CYCLES {}}
set a(0-8547) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8223 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-344 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8546 {}} {130 0 0 0-8545 {}} {130 0 0 0-8544 {}} {130 0 0 0-8543 {}} {130 0 0 0-8542 {}} {130 0 0 0-8541 {}} {130 0 0 0-8539 {}} {130 0 0 0-8538 {}} {130 0 0 0-8537 {}} {130 0 0 0-8536 {}} {130 0 0 0-8535 {}} {130 0 0 0-8533 {}} {130 0 0 0-8532 {}} {130 0 0 0-8531 {}} {130 0 0 0-8530 {}} {130 0 0 0-8529 {}} {130 0 0 0-8528 {}} {130 0 0 0-8527 {}} {130 0 0 0-8526 {}} {130 0 0 0-8525 {}} {130 0 0 0-8523 {}} {130 0 0 0-8522 {}} {130 0 0 0-8521 {}} {130 0 0 0-8520 {}} {130 0 0 0-8519 {}} {130 0 0 0-8518 {}} {130 0 0 0-8517 {}} {130 0 0 0-8516 {}} {130 0 0 0-8515 {}} {130 0 0 0-8514 {}} {130 0 0 0-8513 {}} {130 0 0 0-8512 {}} {130 0 0 0-8511 {}} {130 0 0 0-8510 {}} {130 0 0 0-8509 {}} {130 0 0 0-8508 {}} {130 0 0 0-8507 {}} {130 0 0 0-8506 {}} {130 0 0 0-8505 {}} {130 0 0 0-8504 {}} {130 0 0 0-8503 {}} {130 0 0 0-8502 {}}} SUCCS {{129 0 0 0-8548 {}}} CYCLES {}}
set a(0-8548) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8223 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8548 {}} {129 0 0 0-8547 {}} {258 0 0 0-8545 {}} {256 0 0 0-8543 {}} {256 0 0 0-8526 {}} {256 0 0 0-8517 {}} {256 0 0 0-8508 {}} {256 0 0 0-8502 {}}} SUCCS {{774 0 0 0-8502 {}} {774 0 0 0-8508 {}} {774 0 0 0-8517 {}} {774 0 0 0-8526 {}} {774 0 0 0-8543 {}} {772 0 0 0-8548 {}}} CYCLES {}}
set a(0-8223) {CHI {0-8502 0-8503 0-8504 0-8505 0-8506 0-8507 0-8508 0-8509 0-8510 0-8511 0-8512 0-8513 0-8514 0-8515 0-8516 0-8517 0-8518 0-8519 0-8520 0-8521 0-8522 0-8523 0-8524 0-8525 0-8526 0-8527 0-8528 0-8529 0-8530 0-8531 0-8532 0-8533 0-8534 0-8535 0-8536 0-8537 0-8538 0-8539 0-8540 0-8541 0-8542 0-8543 0-8544 0-8545 0-8546 0-8547 0-8548} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-345 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-8501 {}} {258 0 0 0-8500 {}} {130 0 0 0-8499 {}} {258 0 0 0-8498 {}} {130 0 0 0-8497 {}} {130 0 0 0-8496 {}} {130 0 0 0-8495 {}} {130 0 0 0-8494 {}} {130 0 0 0-8493 {}} {130 0 0 0-8492 {}} {64 0 0 0-8491 {}} {64 0 0 0-8222 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8501 {}} {131 0 0 0-8549 {}} {130 0 0 0-8550 {}} {130 0 0 0-8551 {}} {130 0 0 0-8552 {}} {130 0 0 0-8553 {}} {130 0 0 0-8554 {}} {130 0 0 0-8555 {}} {130 0 0 0-8556 {}} {130 0 0 0-8557 {}} {130 0 0 0-8558 {}} {64 0 0 0-8224 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8549) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-346 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{131 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8550 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8550) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-347 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-8549 {}} {130 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8551 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8551) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-348 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-8550 {}} {130 0 0 0-8223 {}}} SUCCS {{258 0 0 0-8555 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8552) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-349 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{130 0 0 0-8223 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8553 {}} {130 0 0 0-8558 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8553) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#20 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-350 LOC {6 1.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8552 {}} {130 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8554 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8554) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-351 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-8553 {}} {130 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8555 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8555) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-352 LOC {7 0.0 7 0.8650000499999999 7 0.8650000499999999 7 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8554 {}} {258 0 0 0-8551 {}} {130 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8556 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8556) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-353 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8555 {}} {130 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8557 {}} {130 0 0 0-8558 {}}} CYCLES {}}
set a(0-8557) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-354 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8556 {}} {130 0 0 0-8223 {}}} SUCCS {{259 0 0 0-8558 {}}} CYCLES {}}
set a(0-8558) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-355 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8557 {}} {130 0 0 0-8556 {}} {130 0 0 0-8555 {}} {130 0 0 0-8554 {}} {130 0 0 0-8553 {}} {130 0 0 0-8552 {}} {130 0 0 0-8551 {}} {130 0 0 0-8550 {}} {130 0 0 0-8549 {}} {130 0 0 0-8223 {}}} SUCCS {{128 0 0 0-8565 {}} {64 0 0 0-8224 {}}} CYCLES {}}
set a(0-8559) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-356 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8560 {}} {130 0 0 0-8224 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8560) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#21 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-357 LOC {0 1.0 6 0.0 6 0.0 6 0.27604615} PREDS {{259 0 0 0-8559 {}}} SUCCS {{259 0 0 0-8561 {}} {130 0 0 0-8224 {}}} CYCLES {}}
set a(0-8561) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-358 LOC {0 1.0 6 0.27604615 6 0.27604615 6 0.27604615} PREDS {{259 0 0 0-8560 {}}} SUCCS {{259 0 0 0-8562 {}} {130 0 0 0-8224 {}}} CYCLES {}}
set a(0-8562) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-359 LOC {1 0.18687499999999999 6 0.27604615 6 0.27604615 6 0.7499999104999999 6 0.7499999104999999} PREDS {{259 0 0 0-8561 {}} {258 0 0 0-8308 {}}} SUCCS {{259 0 1.500 0-8563 {}} {258 0 1.500 0-8564 {}} {130 0 0 0-8224 {}}} CYCLES {}}
set a(0-8563) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-360 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 1.500 0-8562 {}}} SUCCS {{258 0 0 0-8224 {}}} CYCLES {}}
set a(0-8564) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-361 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 1.500 0-8562 {}}} SUCCS {{258 0 0 0-8224 {}}} CYCLES {}}
set a(0-8565) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-362 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-8558 {}} {772 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8224 {}}} CYCLES {}}
set a(0-8566) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-363 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8606 {}}} SUCCS {{259 0 0 0-8567 {}} {130 0 0 0-8605 {}} {256 0 0 0-8606 {}}} CYCLES {}}
set a(0-8567) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-364 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8566 {}}} SUCCS {{258 0 0 0-8571 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8568) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-365 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-8569 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8569) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#22 TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-366 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8568 {}}} SUCCS {{259 0 0 0-8570 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8570) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-367 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-8569 {}}} SUCCS {{259 0 0 0-8571 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8571) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-368 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8570 {}} {258 0 0 0-8567 {}}} SUCCS {{259 0 2.250 0-8572 {}} {258 0 2.250 0-8587 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8572) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-369 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8571 {}} {774 0 2.250 0-8600 {}} {774 0 2.250 0-8587 {}}} SUCCS {{258 0 0 0-8582 {}} {256 0 0 0-8587 {}} {258 0 0 0-8589 {}} {256 0 0 0-8600 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8573) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8574 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8574) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#23 TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-371 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8573 {}}} SUCCS {{259 0 0 0-8575 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8575) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-372 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8574 {}}} SUCCS {{258 0 0 0-8577 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8576) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-373 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8577 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8577) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.07 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-374 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8576 {}} {258 0 0 0-8575 {}}} SUCCS {{258 0 0 0-8580 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8578) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-375 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8606 {}}} SUCCS {{259 0 0 0-8579 {}} {130 0 0 0-8605 {}} {256 0 0 0-8606 {}}} CYCLES {}}
set a(0-8579) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-376 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8578 {}}} SUCCS {{259 0 0 0-8580 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8580) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-377 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8579 {}} {258 0 0 0-8577 {}}} SUCCS {{259 0 2.250 0-8581 {}} {258 0 2.250 0-8600 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-378 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8580 {}} {774 0 2.250 0-8600 {}} {774 0 2.250 0-8587 {}}} SUCCS {{259 0 0 0-8582 {}} {256 0 0 0-8587 {}} {258 0 0 0-8588 {}} {256 0 0 0-8600 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8582) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-379 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8581 {}} {258 0 0 0-8572 {}}} SUCCS {{259 0 0 0-8583 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8583) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-380 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8582 {}} {128 0 0 0-8585 {}}} SUCCS {{258 0 0 0-8585 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8584) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-381 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8585 {}}} SUCCS {{259 0 0 0-8585 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8585) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-382 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8584 {}} {258 0 0 0-8583 {}}} SUCCS {{128 0 0 0-8583 {}} {128 0 0 0-8584 {}} {259 0 0 0-8586 {}}} CYCLES {}}
set a(0-8586) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-383 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8585 {}}} SUCCS {{259 0 2.250 0-8587 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-384 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8587 {}} {259 0 2.250 0-8586 {}} {256 0 0 0-8581 {}} {256 0 0 0-8572 {}} {258 0 2.250 0-8571 {}} {774 0 0 0-8600 {}}} SUCCS {{774 0 2.250 0-8572 {}} {774 0 2.250 0-8581 {}} {774 0 0 0-8587 {}} {258 0 0 0-8600 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8588) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-385 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8581 {}}} SUCCS {{259 0 0 0-8589 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8589) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-386 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8588 {}} {258 0 0 0-8572 {}}} SUCCS {{259 0 0 0-8590 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8590) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-387 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8589 {}} {128 0 0 0-8592 {}}} SUCCS {{258 0 0 0-8592 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8591) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-388 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8592 {}}} SUCCS {{259 0 0 0-8592 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8592) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-389 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8591 {}} {258 0 0 0-8590 {}}} SUCCS {{128 0 0 0-8590 {}} {128 0 0 0-8591 {}} {259 0 0 0-8593 {}}} CYCLES {}}
set a(0-8593) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-390 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8592 {}}} SUCCS {{259 0 0 0-8594 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8594) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-391 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8593 {}} {128 0 0 0-8598 {}}} SUCCS {{258 0 0 0-8598 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8595) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-392 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8598 {}}} SUCCS {{258 0 0 0-8598 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8596) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-393 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8598 {}}} SUCCS {{258 0 0 0-8598 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8597) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-394 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8598 {}}} SUCCS {{259 0 0 0-8598 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8598) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-395 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8597 {}} {258 0 0 0-8596 {}} {258 0 0 0-8595 {}} {258 0 0 0-8594 {}}} SUCCS {{128 0 0 0-8594 {}} {128 0 0 0-8595 {}} {128 0 0 0-8596 {}} {128 0 0 0-8597 {}} {259 0 0 0-8599 {}}} CYCLES {}}
set a(0-8599) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-396 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8598 {}}} SUCCS {{259 0 2.250 0-8600 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8600) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-397 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8600 {}} {259 0 2.250 0-8599 {}} {258 0 0 0-8587 {}} {256 0 0 0-8581 {}} {258 0 2.250 0-8580 {}} {256 0 0 0-8572 {}}} SUCCS {{774 0 2.250 0-8572 {}} {774 0 2.250 0-8581 {}} {774 0 0 0-8587 {}} {774 0 0 0-8600 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8601) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-398 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8606 {}}} SUCCS {{259 0 0 0-8602 {}} {130 0 0 0-8605 {}} {256 0 0 0-8606 {}}} CYCLES {}}
set a(0-8602) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-399 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8601 {}}} SUCCS {{259 0 0 0-8603 {}} {130 0 0 0-8605 {}}} CYCLES {}}
set a(0-8603) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-400 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8602 {}}} SUCCS {{259 0 0 0-8604 {}} {130 0 0 0-8605 {}} {258 0 0 0-8606 {}}} CYCLES {}}
set a(0-8604) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-401 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8603 {}}} SUCCS {{259 0 0 0-8605 {}}} CYCLES {}}
set a(0-8605) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8224 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-402 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8604 {}} {130 0 0 0-8603 {}} {130 0 0 0-8602 {}} {130 0 0 0-8601 {}} {130 0 0 0-8600 {}} {130 0 0 0-8599 {}} {130 0 0 0-8597 {}} {130 0 0 0-8596 {}} {130 0 0 0-8595 {}} {130 0 0 0-8594 {}} {130 0 0 0-8593 {}} {130 0 0 0-8591 {}} {130 0 0 0-8590 {}} {130 0 0 0-8589 {}} {130 0 0 0-8588 {}} {130 0 0 0-8587 {}} {130 0 0 0-8586 {}} {130 0 0 0-8584 {}} {130 0 0 0-8583 {}} {130 0 0 0-8582 {}} {130 0 0 0-8581 {}} {130 0 0 0-8580 {}} {130 0 0 0-8579 {}} {130 0 0 0-8578 {}} {130 0 0 0-8577 {}} {130 0 0 0-8576 {}} {130 0 0 0-8575 {}} {130 0 0 0-8574 {}} {130 0 0 0-8573 {}} {130 0 0 0-8572 {}} {130 0 0 0-8571 {}} {130 0 0 0-8570 {}} {130 0 0 0-8569 {}} {130 0 0 0-8568 {}} {130 0 0 0-8567 {}} {130 0 0 0-8566 {}}} SUCCS {{129 0 0 0-8606 {}}} CYCLES {}}
set a(0-8606) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8224 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8606 {}} {129 0 0 0-8605 {}} {258 0 0 0-8603 {}} {256 0 0 0-8601 {}} {256 0 0 0-8578 {}} {256 0 0 0-8566 {}}} SUCCS {{774 0 0 0-8566 {}} {774 0 0 0-8578 {}} {774 0 0 0-8601 {}} {772 0 0 0-8606 {}}} CYCLES {}}
set a(0-8224) {CHI {0-8566 0-8567 0-8568 0-8569 0-8570 0-8571 0-8572 0-8573 0-8574 0-8575 0-8576 0-8577 0-8578 0-8579 0-8580 0-8581 0-8582 0-8583 0-8584 0-8585 0-8586 0-8587 0-8588 0-8589 0-8590 0-8591 0-8592 0-8593 0-8594 0-8595 0-8596 0-8597 0-8598 0-8599 0-8600 0-8601 0-8602 0-8603 0-8604 0-8605 0-8606} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-403 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8565 {}} {258 0 0 0-8564 {}} {258 0 0 0-8563 {}} {130 0 0 0-8562 {}} {130 0 0 0-8561 {}} {130 0 0 0-8560 {}} {130 0 0 0-8559 {}} {64 0 0 0-8558 {}} {64 0 0 0-8223 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8565 {}} {131 0 0 0-8607 {}} {130 0 0 0-8608 {}} {130 0 0 0-8609 {}} {130 0 0 0-8610 {}} {130 0 0 0-8611 {}} {130 0 0 0-8612 {}} {130 0 0 0-8613 {}} {130 0 0 0-8614 {}} {130 0 0 0-8615 {}} {130 0 0 0-8616 {}} {64 0 0 0-8225 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8607) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-404 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{131 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8608 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8608) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-405 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-8607 {}} {130 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8609 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8609) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-406 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-8608 {}} {130 0 0 0-8224 {}}} SUCCS {{258 0 0 0-8613 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8610) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-407 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{130 0 0 0-8224 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8611 {}} {130 0 0 0-8616 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8611) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#25 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-408 LOC {7 1.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{259 0 0 0-8610 {}} {130 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8612 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8612) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-409 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-8611 {}} {130 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8613 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8613) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-410 LOC {8 0.0 8 0.8650000499999999 8 0.8650000499999999 8 0.9999999249999999 8 0.9999999249999999} PREDS {{259 0 0 0-8612 {}} {258 0 0 0-8609 {}} {130 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8614 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8614) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-411 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-8613 {}} {130 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8615 {}} {130 0 0 0-8616 {}}} CYCLES {}}
set a(0-8615) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-412 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-8614 {}} {130 0 0 0-8224 {}}} SUCCS {{259 0 0 0-8616 {}}} CYCLES {}}
set a(0-8616) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-413 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-8615 {}} {130 0 0 0-8614 {}} {130 0 0 0-8613 {}} {130 0 0 0-8612 {}} {130 0 0 0-8611 {}} {130 0 0 0-8610 {}} {130 0 0 0-8609 {}} {130 0 0 0-8608 {}} {130 0 0 0-8607 {}} {130 0 0 0-8224 {}}} SUCCS {{128 0 0 0-8625 {}} {64 0 0 0-8225 {}}} CYCLES {}}
set a(0-8617) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-414 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8618 {}} {130 0 0 0-8225 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8618) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#12 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-415 LOC {0 1.0 7 0.0 7 0.0 7 0.27604615} PREDS {{259 0 0 0-8617 {}}} SUCCS {{259 0 0 0-8619 {}} {130 0 0 0-8225 {}}} CYCLES {}}
set a(0-8619) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-416 LOC {0 1.0 7 0.27604615 7 0.27604615 7 0.27604615} PREDS {{259 0 0 0-8618 {}}} SUCCS {{259 0 0 0-8620 {}} {130 0 0 0-8225 {}}} CYCLES {}}
set a(0-8620) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-417 LOC {1 0.18687499999999999 7 0.27604615 7 0.27604615 7 0.7499999104999999 7 0.7499999104999999} PREDS {{259 0 0 0-8619 {}} {258 0 0 0-8367 {}}} SUCCS {{259 0 0 0-8621 {}} {258 0 0 0-8623 {}} {130 0 0 0-8225 {}}} CYCLES {}}
set a(0-8621) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-418 LOC {1 0.66082885 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-8620 {}}} SUCCS {{259 0 1.500 0-8622 {}} {130 0 0 0-8225 {}}} CYCLES {}}
set a(0-8622) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-419 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-8621 {}}} SUCCS {{258 0 0 0-8225 {}}} CYCLES {}}
set a(0-8623) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-420 LOC {1 0.66082885 7 0.75 7 0.75 7 0.75} PREDS {{258 0 0 0-8620 {}}} SUCCS {{259 0 1.500 0-8624 {}} {130 0 0 0-8225 {}}} CYCLES {}}
set a(0-8624) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-421 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-8623 {}}} SUCCS {{258 0 0 0-8225 {}}} CYCLES {}}
set a(0-8625) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-422 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-8616 {}} {772 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8225 {}}} CYCLES {}}
set a(0-8626) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-423 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{774 0 0 0-8672 {}}} SUCCS {{259 0 0 0-8627 {}} {130 0 0 0-8671 {}} {256 0 0 0-8672 {}}} CYCLES {}}
set a(0-8627) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(11-1) TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-424 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-8626 {}}} SUCCS {{258 0 0 0-8631 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8628) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-425 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {} SUCCS {{259 0 0 0-8629 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8629) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#26 TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-426 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-8628 {}}} SUCCS {{259 0 0 0-8630 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8630) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-427 LOC {0 1.0 1 0.5250000499999999 1 0.5250000499999999 1 0.5250000499999999} PREDS {{259 0 0 0-8629 {}}} SUCCS {{259 0 0 0-8631 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8631) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.05 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-428 LOC {1 0.0 1 0.5250000499999999 1 0.5250000499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8630 {}} {258 0 0 0-8627 {}}} SUCCS {{258 0 0 0-8634 {}} {258 0 0 0-8652 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8632) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-429 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-8672 {}}} SUCCS {{259 0 0 0-8633 {}} {130 0 0 0-8671 {}} {256 0 0 0-8672 {}}} CYCLES {}}
set a(0-8633) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(0)#1 TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-430 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-8632 {}}} SUCCS {{259 0 0 0-8634 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8634) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-431 LOC {1 0.13125 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-8633 {}} {258 0 0 0-8631 {}}} SUCCS {{259 0 2.250 0-8635 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8635) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-432 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8634 {}} {774 0 2.250 0-8666 {}} {774 0 2.250 0-8653 {}}} SUCCS {{258 0 0 0-8645 {}} {256 0 0 0-8653 {}} {258 0 0 0-8655 {}} {256 0 0 0-8666 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8636) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8637 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8637) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#27 TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-434 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8636 {}}} SUCCS {{259 0 0 0-8638 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8638) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-435 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8637 {}}} SUCCS {{258 0 0 0-8640 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8639) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-436 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8640 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8640) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.07 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-437 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8639 {}} {258 0 0 0-8638 {}}} SUCCS {{258 0 0 0-8643 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8641) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-438 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8672 {}}} SUCCS {{259 0 0 0-8642 {}} {130 0 0 0-8671 {}} {256 0 0 0-8672 {}}} CYCLES {}}
set a(0-8642) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-439 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8641 {}}} SUCCS {{259 0 0 0-8643 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8643) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-440 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8642 {}} {258 0 0 0-8640 {}}} SUCCS {{259 0 2.250 0-8644 {}} {258 0 2.250 0-8666 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8644) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-441 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8643 {}} {774 0 2.250 0-8666 {}} {774 0 2.250 0-8653 {}}} SUCCS {{259 0 0 0-8645 {}} {256 0 0 0-8653 {}} {258 0 0 0-8654 {}} {256 0 0 0-8666 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8645) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-442 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8644 {}} {258 0 0 0-8635 {}}} SUCCS {{259 0 0 0-8646 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8646) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-443 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8645 {}} {128 0 0 0-8648 {}}} SUCCS {{258 0 0 0-8648 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8647) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-444 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8648 {}}} SUCCS {{259 0 0 0-8648 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8648) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-445 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8647 {}} {258 0 0 0-8646 {}}} SUCCS {{128 0 0 0-8646 {}} {128 0 0 0-8647 {}} {259 0 0 0-8649 {}}} CYCLES {}}
set a(0-8649) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-446 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8648 {}}} SUCCS {{258 0 2.250 0-8653 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8650) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-8672 {}}} SUCCS {{259 0 0 0-8651 {}} {130 0 0 0-8671 {}} {256 0 0 0-8672 {}}} CYCLES {}}
set a(0-8651) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(0) TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-448 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-8650 {}}} SUCCS {{259 0 0 0-8652 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8652) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-449 LOC {1 0.13125 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8651 {}} {258 0 0 0-8631 {}}} SUCCS {{259 0 2.250 0-8653 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8653) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-450 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8653 {}} {259 0 2.250 0-8652 {}} {258 0 2.250 0-8649 {}} {256 0 0 0-8644 {}} {256 0 0 0-8635 {}} {774 0 0 0-8666 {}}} SUCCS {{774 0 2.250 0-8635 {}} {774 0 2.250 0-8644 {}} {774 0 0 0-8653 {}} {258 0 0 0-8666 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8654) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-451 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8644 {}}} SUCCS {{259 0 0 0-8655 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8655) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-452 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8654 {}} {258 0 0 0-8635 {}}} SUCCS {{259 0 0 0-8656 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8656) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-453 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8655 {}} {128 0 0 0-8658 {}}} SUCCS {{258 0 0 0-8658 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8657) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-454 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8658 {}}} SUCCS {{259 0 0 0-8658 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8658) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-455 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8657 {}} {258 0 0 0-8656 {}}} SUCCS {{128 0 0 0-8656 {}} {128 0 0 0-8657 {}} {259 0 0 0-8659 {}}} CYCLES {}}
set a(0-8659) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-456 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8658 {}}} SUCCS {{259 0 0 0-8660 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8660) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-457 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8659 {}} {128 0 0 0-8664 {}}} SUCCS {{258 0 0 0-8664 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8661) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-458 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8664 {}}} SUCCS {{258 0 0 0-8664 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8662) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-459 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8664 {}}} SUCCS {{258 0 0 0-8664 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8663) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-460 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8664 {}}} SUCCS {{259 0 0 0-8664 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8664) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-461 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8663 {}} {258 0 0 0-8662 {}} {258 0 0 0-8661 {}} {258 0 0 0-8660 {}}} SUCCS {{128 0 0 0-8660 {}} {128 0 0 0-8661 {}} {128 0 0 0-8662 {}} {128 0 0 0-8663 {}} {259 0 0 0-8665 {}}} CYCLES {}}
set a(0-8665) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-462 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8664 {}}} SUCCS {{259 0 2.250 0-8666 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-463 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8666 {}} {259 0 2.250 0-8665 {}} {258 0 0 0-8653 {}} {256 0 0 0-8644 {}} {258 0 2.250 0-8643 {}} {256 0 0 0-8635 {}}} SUCCS {{774 0 2.250 0-8635 {}} {774 0 2.250 0-8644 {}} {774 0 0 0-8653 {}} {774 0 0 0-8666 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8667) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8672 {}}} SUCCS {{259 0 0 0-8668 {}} {130 0 0 0-8671 {}} {256 0 0 0-8672 {}}} CYCLES {}}
set a(0-8668) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-465 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8667 {}}} SUCCS {{259 0 0 0-8669 {}} {130 0 0 0-8671 {}}} CYCLES {}}
set a(0-8669) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-466 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8668 {}}} SUCCS {{259 0 0 0-8670 {}} {130 0 0 0-8671 {}} {258 0 0 0-8672 {}}} CYCLES {}}
set a(0-8670) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-467 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8669 {}}} SUCCS {{259 0 0 0-8671 {}}} CYCLES {}}
set a(0-8671) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8225 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-468 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8670 {}} {130 0 0 0-8669 {}} {130 0 0 0-8668 {}} {130 0 0 0-8667 {}} {130 0 0 0-8666 {}} {130 0 0 0-8665 {}} {130 0 0 0-8663 {}} {130 0 0 0-8662 {}} {130 0 0 0-8661 {}} {130 0 0 0-8660 {}} {130 0 0 0-8659 {}} {130 0 0 0-8657 {}} {130 0 0 0-8656 {}} {130 0 0 0-8655 {}} {130 0 0 0-8654 {}} {130 0 0 0-8653 {}} {130 0 0 0-8652 {}} {130 0 0 0-8651 {}} {130 0 0 0-8650 {}} {130 0 0 0-8649 {}} {130 0 0 0-8647 {}} {130 0 0 0-8646 {}} {130 0 0 0-8645 {}} {130 0 0 0-8644 {}} {130 0 0 0-8643 {}} {130 0 0 0-8642 {}} {130 0 0 0-8641 {}} {130 0 0 0-8640 {}} {130 0 0 0-8639 {}} {130 0 0 0-8638 {}} {130 0 0 0-8637 {}} {130 0 0 0-8636 {}} {130 0 0 0-8635 {}} {130 0 0 0-8634 {}} {130 0 0 0-8633 {}} {130 0 0 0-8632 {}} {130 0 0 0-8631 {}} {130 0 0 0-8630 {}} {130 0 0 0-8629 {}} {130 0 0 0-8628 {}} {130 0 0 0-8627 {}} {130 0 0 0-8626 {}}} SUCCS {{129 0 0 0-8672 {}}} CYCLES {}}
set a(0-8672) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8225 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8672 {}} {129 0 0 0-8671 {}} {258 0 0 0-8669 {}} {256 0 0 0-8667 {}} {256 0 0 0-8650 {}} {256 0 0 0-8641 {}} {256 0 0 0-8632 {}} {256 0 0 0-8626 {}}} SUCCS {{774 0 0 0-8626 {}} {774 0 0 0-8632 {}} {774 0 0 0-8641 {}} {774 0 0 0-8650 {}} {774 0 0 0-8667 {}} {772 0 0 0-8672 {}}} CYCLES {}}
set a(0-8225) {CHI {0-8626 0-8627 0-8628 0-8629 0-8630 0-8631 0-8632 0-8633 0-8634 0-8635 0-8636 0-8637 0-8638 0-8639 0-8640 0-8641 0-8642 0-8643 0-8644 0-8645 0-8646 0-8647 0-8648 0-8649 0-8650 0-8651 0-8652 0-8653 0-8654 0-8655 0-8656 0-8657 0-8658 0-8659 0-8660 0-8661 0-8662 0-8663 0-8664 0-8665 0-8666 0-8667 0-8668 0-8669 0-8670 0-8671 0-8672} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-469 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-8625 {}} {258 0 0 0-8624 {}} {130 0 0 0-8623 {}} {258 0 0 0-8622 {}} {130 0 0 0-8621 {}} {130 0 0 0-8620 {}} {130 0 0 0-8619 {}} {130 0 0 0-8618 {}} {130 0 0 0-8617 {}} {64 0 0 0-8616 {}} {64 0 0 0-8224 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8625 {}} {131 0 0 0-8673 {}} {130 0 0 0-8674 {}} {130 0 0 0-8675 {}} {130 0 0 0-8676 {}} {130 0 0 0-8677 {}} {130 0 0 0-8678 {}} {130 0 0 0-8679 {}} {130 0 0 0-8680 {}} {130 0 0 0-8681 {}} {64 0 0 0-8226 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8673) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-4) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-470 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{131 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8674 {}} {130 0 0 0-8681 {}}} CYCLES {}}
set a(0-8674) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-471 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{259 0 0 0-8673 {}} {130 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8675 {}} {130 0 0 0-8681 {}}} CYCLES {}}
set a(0-8675) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-472 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{259 0 0 0-8674 {}} {130 0 0 0-8225 {}}} SUCCS {{258 0 0 0-8678 {}} {130 0 0 0-8681 {}}} CYCLES {}}
set a(0-8676) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-473 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.870625} PREDS {{130 0 0 0-8225 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8677 {}} {130 0 0 0-8681 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8677) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#28 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-474 LOC {8 1.0 9 0.0 9 0.0 9 0.870625} PREDS {{259 0 0 0-8676 {}} {130 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8678 {}} {130 0 0 0-8681 {}}} CYCLES {}}
set a(0-8678) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.03 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-475 LOC {9 0.0 9 0.870625 9 0.870625 9 0.999999875 9 0.999999875} PREDS {{259 0 0 0-8677 {}} {258 0 0 0-8675 {}} {130 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8679 {}} {130 0 0 0-8681 {}}} CYCLES {}}
set a(0-8679) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(9) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-476 LOC {9 0.129375 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-8678 {}} {130 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8680 {}} {130 0 0 0-8681 {}}} CYCLES {}}
set a(0-8680) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-477 LOC {9 0.129375 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-8679 {}} {130 0 0 0-8225 {}}} SUCCS {{259 0 0 0-8681 {}}} CYCLES {}}
set a(0-8681) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-478 LOC {9 0.129375 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-8680 {}} {130 0 0 0-8679 {}} {130 0 0 0-8678 {}} {130 0 0 0-8677 {}} {130 0 0 0-8676 {}} {130 0 0 0-8675 {}} {130 0 0 0-8674 {}} {130 0 0 0-8673 {}} {130 0 0 0-8225 {}}} SUCCS {{128 0 0 0-8688 {}} {64 0 0 0-8226 {}}} CYCLES {}}
set a(0-8682) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-479 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.27604615} PREDS {{774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8683 {}} {130 0 0 0-8226 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8683) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#29 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-480 LOC {0 1.0 8 0.0 8 0.0 8 0.27604615} PREDS {{259 0 0 0-8682 {}}} SUCCS {{259 0 0 0-8684 {}} {130 0 0 0-8226 {}}} CYCLES {}}
set a(0-8684) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-481 LOC {0 1.0 8 0.27604615 8 0.27604615 8 0.27604615} PREDS {{259 0 0 0-8683 {}}} SUCCS {{259 0 0 0-8685 {}} {130 0 0 0-8226 {}}} CYCLES {}}
set a(0-8685) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-482 LOC {1 0.18687499999999999 8 0.27604615 8 0.27604615 8 0.7499999104999999 8 0.7499999104999999} PREDS {{259 0 0 0-8684 {}} {258 0 0 0-8308 {}}} SUCCS {{259 0 1.500 0-8686 {}} {258 0 1.500 0-8687 {}} {130 0 0 0-8226 {}}} CYCLES {}}
set a(0-8686) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-483 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 1.500 0-8685 {}}} SUCCS {{258 0 0 0-8226 {}}} CYCLES {}}
set a(0-8687) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-484 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 1.500 0-8685 {}}} SUCCS {{258 0 0 0-8226 {}}} CYCLES {}}
set a(0-8688) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-485 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-8681 {}} {772 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8226 {}}} CYCLES {}}
set a(0-8689) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8729 {}}} SUCCS {{259 0 0 0-8690 {}} {130 0 0 0-8728 {}} {256 0 0 0-8729 {}}} CYCLES {}}
set a(0-8690) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-487 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8689 {}}} SUCCS {{258 0 0 0-8694 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8691) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-8692 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8692) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#30 TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-489 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8691 {}}} SUCCS {{259 0 0 0-8693 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8693) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-490 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-8692 {}}} SUCCS {{259 0 0 0-8694 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8694) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-491 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8693 {}} {258 0 0 0-8690 {}}} SUCCS {{259 0 2.250 0-8695 {}} {258 0 2.250 0-8710 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8695) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-492 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8694 {}} {774 0 2.250 0-8723 {}} {774 0 2.250 0-8710 {}}} SUCCS {{258 0 0 0-8705 {}} {256 0 0 0-8710 {}} {258 0 0 0-8712 {}} {256 0 0 0-8723 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8696) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-493 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8697 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8697) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#31 TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-494 LOC {0 1.0 1 0.0 1 0.0 1 0.39000005} PREDS {{259 0 0 0-8696 {}}} SUCCS {{259 0 0 0-8698 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8698) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-495 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {{259 0 0 0-8697 {}}} SUCCS {{258 0 0 0-8700 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8699) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-496 LOC {0 1.0 1 0.39000005 1 0.39000005 1 0.39000005} PREDS {} SUCCS {{259 0 0 0-8700 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8700) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.07 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-497 LOC {1 0.0 1 0.39000005 1 0.39000005 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-8699 {}} {258 0 0 0-8698 {}}} SUCCS {{258 0 0 0-8703 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8701) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-498 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-8729 {}}} SUCCS {{259 0 0 0-8702 {}} {130 0 0 0-8728 {}} {256 0 0 0-8729 {}}} CYCLES {}}
set a(0-8702) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-499 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-8701 {}}} SUCCS {{259 0 0 0-8703 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8703) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-500 LOC {1 0.133125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-8702 {}} {258 0 0 0-8700 {}}} SUCCS {{259 0 2.250 0-8704 {}} {258 0 2.250 0-8723 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8704) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-501 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-8703 {}} {774 0 2.250 0-8723 {}} {774 0 2.250 0-8710 {}}} SUCCS {{259 0 0 0-8705 {}} {256 0 0 0-8710 {}} {258 0 0 0-8711 {}} {256 0 0 0-8723 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8705) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-502 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-8704 {}} {258 0 0 0-8695 {}}} SUCCS {{259 0 0 0-8706 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8706) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-503 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-8705 {}} {128 0 0 0-8708 {}}} SUCCS {{258 0 0 0-8708 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8707) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-504 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-8708 {}}} SUCCS {{259 0 0 0-8708 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8708) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-505 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-8707 {}} {258 0 0 0-8706 {}}} SUCCS {{128 0 0 0-8706 {}} {128 0 0 0-8707 {}} {259 0 0 0-8709 {}}} CYCLES {}}
set a(0-8709) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-506 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-8708 {}}} SUCCS {{259 0 2.250 0-8710 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8710) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-507 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-8710 {}} {259 0 2.250 0-8709 {}} {256 0 0 0-8704 {}} {256 0 0 0-8695 {}} {258 0 2.250 0-8694 {}} {774 0 0 0-8723 {}}} SUCCS {{774 0 2.250 0-8695 {}} {774 0 2.250 0-8704 {}} {774 0 0 0-8710 {}} {258 0 0 0-8723 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8711) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-508 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-8704 {}}} SUCCS {{259 0 0 0-8712 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8712) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-509 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-8711 {}} {258 0 0 0-8695 {}}} SUCCS {{259 0 0 0-8713 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8713) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-510 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-8712 {}} {128 0 0 0-8715 {}}} SUCCS {{258 0 0 0-8715 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8714) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-511 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-8715 {}}} SUCCS {{259 0 0 0-8715 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8715) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-512 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-8714 {}} {258 0 0 0-8713 {}}} SUCCS {{128 0 0 0-8713 {}} {128 0 0 0-8714 {}} {259 0 0 0-8716 {}}} CYCLES {}}
set a(0-8716) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-513 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8715 {}}} SUCCS {{259 0 0 0-8717 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8717) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-514 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-8716 {}} {128 0 0 0-8721 {}}} SUCCS {{258 0 0 0-8721 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8718) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-515 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8721 {}}} SUCCS {{258 0 0 0-8721 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8719) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-516 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8721 {}}} SUCCS {{258 0 0 0-8721 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8720) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-517 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-8721 {}}} SUCCS {{259 0 0 0-8721 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8721) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-518 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-8720 {}} {258 0 0 0-8719 {}} {258 0 0 0-8718 {}} {258 0 0 0-8717 {}}} SUCCS {{128 0 0 0-8717 {}} {128 0 0 0-8718 {}} {128 0 0 0-8719 {}} {128 0 0 0-8720 {}} {259 0 0 0-8722 {}}} CYCLES {}}
set a(0-8722) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-519 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-8721 {}}} SUCCS {{259 0 2.250 0-8723 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-520 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-8723 {}} {259 0 2.250 0-8722 {}} {258 0 0 0-8710 {}} {256 0 0 0-8704 {}} {258 0 2.250 0-8703 {}} {256 0 0 0-8695 {}}} SUCCS {{774 0 2.250 0-8695 {}} {774 0 2.250 0-8704 {}} {774 0 0 0-8710 {}} {774 0 0 0-8723 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8724) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-521 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-8729 {}}} SUCCS {{259 0 0 0-8725 {}} {130 0 0 0-8728 {}} {256 0 0 0-8729 {}}} CYCLES {}}
set a(0-8725) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-522 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-8724 {}}} SUCCS {{259 0 0 0-8726 {}} {130 0 0 0-8728 {}}} CYCLES {}}
set a(0-8726) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-523 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-8725 {}}} SUCCS {{259 0 0 0-8727 {}} {130 0 0 0-8728 {}} {258 0 0 0-8729 {}}} CYCLES {}}
set a(0-8727) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-524 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8726 {}}} SUCCS {{259 0 0 0-8728 {}}} CYCLES {}}
set a(0-8728) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-8226 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-525 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-8727 {}} {130 0 0 0-8726 {}} {130 0 0 0-8725 {}} {130 0 0 0-8724 {}} {130 0 0 0-8723 {}} {130 0 0 0-8722 {}} {130 0 0 0-8720 {}} {130 0 0 0-8719 {}} {130 0 0 0-8718 {}} {130 0 0 0-8717 {}} {130 0 0 0-8716 {}} {130 0 0 0-8714 {}} {130 0 0 0-8713 {}} {130 0 0 0-8712 {}} {130 0 0 0-8711 {}} {130 0 0 0-8710 {}} {130 0 0 0-8709 {}} {130 0 0 0-8707 {}} {130 0 0 0-8706 {}} {130 0 0 0-8705 {}} {130 0 0 0-8704 {}} {130 0 0 0-8703 {}} {130 0 0 0-8702 {}} {130 0 0 0-8701 {}} {130 0 0 0-8700 {}} {130 0 0 0-8699 {}} {130 0 0 0-8698 {}} {130 0 0 0-8697 {}} {130 0 0 0-8696 {}} {130 0 0 0-8695 {}} {130 0 0 0-8694 {}} {130 0 0 0-8693 {}} {130 0 0 0-8692 {}} {130 0 0 0-8691 {}} {130 0 0 0-8690 {}} {130 0 0 0-8689 {}}} SUCCS {{129 0 0 0-8729 {}}} CYCLES {}}
set a(0-8729) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8226 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-8729 {}} {129 0 0 0-8728 {}} {258 0 0 0-8726 {}} {256 0 0 0-8724 {}} {256 0 0 0-8701 {}} {256 0 0 0-8689 {}}} SUCCS {{774 0 0 0-8689 {}} {774 0 0 0-8701 {}} {774 0 0 0-8724 {}} {772 0 0 0-8729 {}}} CYCLES {}}
set a(0-8226) {CHI {0-8689 0-8690 0-8691 0-8692 0-8693 0-8694 0-8695 0-8696 0-8697 0-8698 0-8699 0-8700 0-8701 0-8702 0-8703 0-8704 0-8705 0-8706 0-8707 0-8708 0-8709 0-8710 0-8711 0-8712 0-8713 0-8714 0-8715 0-8716 0-8717 0-8718 0-8719 0-8720 0-8721 0-8722 0-8723 0-8724 0-8725 0-8726 0-8727 0-8728 0-8729} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {43092 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 43092 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 43092 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {430930.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-526 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-8688 {}} {258 0 0 0-8687 {}} {258 0 0 0-8686 {}} {130 0 0 0-8685 {}} {130 0 0 0-8684 {}} {130 0 0 0-8683 {}} {130 0 0 0-8682 {}} {64 0 0 0-8681 {}} {64 0 0 0-8225 {}} {774 0 0 0-8733 {}}} SUCCS {{772 0 0 0-8688 {}} {131 0 0 0-8730 {}} {130 0 0 0-8731 {}} {130 0 0 0-8732 {}} {130 0 0 0-8733 {}} {130 0 0 0-8734 {}} {130 0 0 0-8735 {}} {130 0 0 0-8736 {}} {130 0 0 0-8737 {}} {130 0 0 0-8738 {}} {130 0 0 0-8739 {}} {130 0 0 0-8740 {}} {130 0 0 0-8741 {}}} CYCLES {}}
set a(0-8730) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-527 LOC {9 1.0 9 1.0 9 1.0 9 1.0 10 0.73750005} PREDS {{131 0 0 0-8226 {}} {774 0 0 0-8733 {}}} SUCCS {{259 0 0 0-8731 {}} {256 0 0 0-8733 {}}} CYCLES {}}
set a(0-8731) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:3))(8-0)#24 TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-528 LOC {9 1.0 9 1.0 9 1.0 10 0.73750005} PREDS {{259 0 0 0-8730 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8732 {}}} CYCLES {}}
set a(0-8732) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-529 LOC {10 0.0 10 0.73750005 10 0.73750005 10 0.864999925 10 0.864999925} PREDS {{259 0 0 0-8731 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8733 {}} {258 0 0 0-8734 {}}} CYCLES {}}
set a(0-8733) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-530 LOC {10 0.1275 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999 10 1.0} PREDS {{772 0 0 0-8733 {}} {259 0 0 0-8732 {}} {256 0 0 0-8730 {}} {130 0 0 0-8226 {}} {256 0 0 0-8682 {}} {256 0 0 0-8676 {}} {256 0 0 0-8225 {}} {256 0 0 0-8617 {}} {256 0 0 0-8610 {}} {256 0 0 0-8224 {}} {256 0 0 0-8559 {}} {256 0 0 0-8552 {}} {256 0 0 0-8223 {}} {256 0 0 0-8493 {}} {256 0 0 0-8485 {}} {256 0 0 0-8222 {}} {256 0 0 0-8434 {}} {256 0 0 0-8427 {}} {256 0 0 0-8221 {}} {256 0 0 0-8368 {}} {256 0 0 0-8360 {}} {256 0 0 0-8220 {}} {256 0 0 0-8309 {}} {256 0 0 0-8301 {}} {256 0 0 0-8219 {}} {256 0 0 0-8244 {}}} SUCCS {{774 0 0 0-8244 {}} {774 0 0 0-8219 {}} {774 0 0 0-8301 {}} {774 0 0 0-8309 {}} {774 0 0 0-8220 {}} {774 0 0 0-8360 {}} {774 0 0 0-8368 {}} {774 0 0 0-8221 {}} {774 0 0 0-8427 {}} {774 0 0 0-8434 {}} {774 0 0 0-8222 {}} {774 0 0 0-8485 {}} {774 0 0 0-8493 {}} {774 0 0 0-8223 {}} {774 0 0 0-8552 {}} {774 0 0 0-8559 {}} {774 0 0 0-8224 {}} {774 0 0 0-8610 {}} {774 0 0 0-8617 {}} {774 0 0 0-8225 {}} {774 0 0 0-8676 {}} {774 0 0 0-8682 {}} {774 0 0 0-8226 {}} {774 0 0 0-8730 {}} {772 0 0 0-8733 {}}} CYCLES {}}
set a(0-8734) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-531 LOC {10 0.1275 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{258 0 0 0-8732 {}} {130 0 0 0-8226 {}}} SUCCS {{258 0 0 0-8738 {}}} CYCLES {}}
set a(0-8735) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-532 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8736 {}}} CYCLES {}}
set a(0-8736) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-533 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{259 0 0 0-8735 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8737 {}}} CYCLES {}}
set a(0-8737) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-534 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{259 0 0 0-8736 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8738 {}}} CYCLES {}}
set a(0-8738) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-535 LOC {10 0.1275 10 0.8650000499999999 10 0.8650000499999999 10 0.9999999249999999 10 0.9999999249999999} PREDS {{259 0 0 0-8737 {}} {258 0 0 0-8734 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8739 {}}} CYCLES {}}
set a(0-8739) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-536 LOC {10 0.26249995 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-8738 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8740 {}}} CYCLES {}}
set a(0-8740) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-537 LOC {10 0.26249995 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-8739 {}} {130 0 0 0-8226 {}}} SUCCS {{259 0 0 0-8741 {}}} CYCLES {}}
set a(0-8741) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8218 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-538 LOC {10 0.26249995 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{772 0 0 0-8741 {}} {259 0 0 0-8740 {}} {130 0 0 0-8226 {}} {256 0 0 0-8238 {}}} SUCCS {{774 0 0 0-8238 {}} {772 0 0 0-8741 {}}} CYCLES {}}
set a(0-8218) {CHI {0-8238 0-8239 0-8240 0-8241 0-8242 0-8243 0-8244 0-8245 0-8246 0-8247 0-8248 0-8249 0-8250 0-8251 0-8219 0-8298 0-8299 0-8300 0-8301 0-8302 0-8303 0-8304 0-8305 0-8306 0-8307 0-8308 0-8309 0-8310 0-8311 0-8312 0-8313 0-8314 0-8315 0-8220 0-8357 0-8358 0-8359 0-8360 0-8361 0-8362 0-8363 0-8364 0-8365 0-8366 0-8367 0-8368 0-8369 0-8370 0-8371 0-8372 0-8373 0-8374 0-8375 0-8376 0-8221 0-8424 0-8425 0-8426 0-8427 0-8428 0-8429 0-8430 0-8431 0-8432 0-8433 0-8434 0-8435 0-8436 0-8437 0-8438 0-8439 0-8440 0-8222 0-8482 0-8483 0-8484 0-8485 0-8486 0-8487 0-8488 0-8489 0-8490 0-8491 0-8492 0-8493 0-8494 0-8495 0-8496 0-8497 0-8498 0-8499 0-8500 0-8501 0-8223 0-8549 0-8550 0-8551 0-8552 0-8553 0-8554 0-8555 0-8556 0-8557 0-8558 0-8559 0-8560 0-8561 0-8562 0-8563 0-8564 0-8565 0-8224 0-8607 0-8608 0-8609 0-8610 0-8611 0-8612 0-8613 0-8614 0-8615 0-8616 0-8617 0-8618 0-8619 0-8620 0-8621 0-8622 0-8623 0-8624 0-8625 0-8225 0-8673 0-8674 0-8675 0-8676 0-8677 0-8678 0-8679 0-8680 0-8681 0-8682 0-8683 0-8684 0-8685 0-8686 0-8687 0-8688 0-8226 0-8730 0-8731 0-8732 0-8733 0-8734 0-8735 0-8736 0-8737 0-8738 0-8739 0-8740 0-8741} ITERATIONS 513 RESET_LATENCY {0 ?} CSTEPS 10 UNROLL 8 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {406296 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 5130 TOTAL_CYCLES_IN 61560 TOTAL_CYCLES_UNDER 344736 TOTAL_CYCLES 406296 NAME COMP_LOOP TYPE LOOP DELAY {4062970.00 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-539 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8237 {}} {258 0 0 0-8236 {}} {258 0 0 0-8235 {}} {130 0 0 0-8234 {}} {774 0 0 0-8750 {}}} SUCCS {{772 0 0 0-8236 {}} {772 0 0 0-8237 {}} {131 0 0 0-8742 {}} {130 0 0 0-8743 {}} {130 0 0 0-8744 {}} {130 0 0 0-8745 {}} {130 0 0 0-8746 {}} {130 0 0 0-8747 {}} {130 0 0 0-8748 {}} {130 0 0 0-8749 {}} {256 0 0 0-8750 {}}} CYCLES {}}
set a(0-8742) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-540 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-8218 {}} {774 0 0 0-8750 {}}} SUCCS {{259 0 0 0-8743 {}} {130 0 0 0-8749 {}} {256 0 0 0-8750 {}}} CYCLES {}}
set a(0-8743) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-541 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-8742 {}} {130 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8744 {}} {130 0 0 0-8749 {}} {258 0 0 0-8750 {}}} CYCLES {}}
set a(0-8744) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-542 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-8743 {}} {130 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8745 {}} {130 0 0 0-8749 {}}} CYCLES {}}
set a(0-8745) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-543 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-8744 {}} {130 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8746 {}} {130 0 0 0-8749 {}}} CYCLES {}}
set a(0-8746) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-544 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-8745 {}} {130 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8747 {}} {130 0 0 0-8749 {}}} CYCLES {}}
set a(0-8747) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-545 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8746 {}} {130 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8748 {}} {130 0 0 0-8749 {}}} CYCLES {}}
set a(0-8748) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-546 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8747 {}} {130 0 0 0-8218 {}}} SUCCS {{259 0 0 0-8749 {}}} CYCLES {}}
set a(0-8749) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-8217 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-547 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8748 {}} {130 0 0 0-8747 {}} {130 0 0 0-8746 {}} {130 0 0 0-8745 {}} {130 0 0 0-8744 {}} {130 0 0 0-8743 {}} {130 0 0 0-8742 {}} {130 0 0 0-8218 {}}} SUCCS {{129 0 0 0-8750 {}}} CYCLES {}}
set a(0-8750) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8217 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-8750 {}} {129 0 0 0-8749 {}} {258 0 0 0-8743 {}} {256 0 0 0-8742 {}} {256 0 0 0-8218 {}} {256 0 0 0-8234 {}}} SUCCS {{774 0 0 0-8234 {}} {774 0 0 0-8218 {}} {774 0 0 0-8742 {}} {772 0 0 0-8750 {}}} CYCLES {}}
set a(0-8217) {CHI {0-8234 0-8235 0-8236 0-8237 0-8218 0-8742 0-8743 0-8744 0-8745 0-8746 0-8747 0-8748 0-8749 0-8750} ITERATIONS 12 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {406320 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24 TOTAL_CYCLES_IN 24 TOTAL_CYCLES_UNDER 406296 TOTAL_CYCLES 406320 NAME STAGE_LOOP TYPE LOOP DELAY {4063210.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-548 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8233 {}} {130 0 0 0-8232 {}} {130 0 0 0-8231 {}} {130 0 0 0-8229 {}} {130 0 0 0-8228 {}} {258 0 0 0-8227 {}}} SUCCS {{772 0 0 0-8233 {}} {131 0 0 0-8751 {}} {130 0 0 0-8752 {}} {130 0 0 0-8753 {}} {130 0 0 0-8754 {}} {130 0 0 0-8755 {}} {130 0 0 0-8756 {}} {130 0 0 0-8757 {}} {130 0 0 0-8758 {}} {130 0 0 0-8759 {}} {130 0 0 0-8760 {}} {130 0 0 0-8761 {}} {130 0 0 0-8762 {}} {130 0 0 0-8763 {}} {130 0 0 0-8764 {}} {130 0 0 0-8765 {}} {130 0 0 0-8766 {}} {130 0 0 0-8767 {}} {130 0 0 0-8768 {}}} CYCLES {}}
set a(0-8751) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-549 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-8217 {}} {130 0 0 0-8232 {}}} SUCCS {} CYCLES {}}
set a(0-8752) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-8217 {}} {130 0 0 0-8232 {}}} SUCCS {{66 0 0 0-8755 {}} {66 0 0 0-8758 {}} {66 0 0 0-8761 {}} {66 0 0 0-8764 {}} {66 0 0 0-8767 {}}} CYCLES {}}
set a(0-8753) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-551 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-8217 {}} {146 0 0 0-8232 {}}} SUCCS {} CYCLES {}}
set a(0-8754) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-8217 {}} {128 0 0 0-8755 {}}} SUCCS {{259 0 0 0-8755 {}}} CYCLES {}}
set a(0-8755) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-553 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-8755 {}} {259 0 0 0-8754 {}} {66 0 0 0-8752 {}} {130 0 0 0-8217 {}} {66 0 0 0-8230 {}}} SUCCS {{128 0 0 0-8754 {}} {772 0 0 0-8755 {}} {259 0 0 0-8756 {}}} CYCLES {}}
set a(0-8756) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-554 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8755 {}} {130 0 0 0-8217 {}}} SUCCS {} CYCLES {}}
set a(0-8757) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-8217 {}} {128 0 0 0-8758 {}}} SUCCS {{259 0 0 0-8758 {}}} CYCLES {}}
set a(0-8758) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-556 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-8758 {}} {259 0 0 0-8757 {}} {66 0 0 0-8752 {}} {130 0 0 0-8217 {}} {66 0 0 0-8230 {}}} SUCCS {{128 0 0 0-8757 {}} {772 0 0 0-8758 {}} {259 0 0 0-8759 {}}} CYCLES {}}
set a(0-8759) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-557 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8758 {}} {130 0 0 0-8217 {}}} SUCCS {} CYCLES {}}
set a(0-8760) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-8217 {}} {128 0 0 0-8761 {}}} SUCCS {{259 0 0 0-8761 {}}} CYCLES {}}
set a(0-8761) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-559 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-8761 {}} {259 0 0 0-8760 {}} {66 0 0 0-8752 {}} {130 0 0 0-8217 {}} {66 0 0 0-8230 {}} {256 0 0 0-8228 {}}} SUCCS {{774 0 0 0-8228 {}} {128 0 0 0-8760 {}} {772 0 0 0-8761 {}} {259 0 0 0-8762 {}}} CYCLES {}}
set a(0-8762) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-560 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8761 {}} {130 0 0 0-8217 {}}} SUCCS {} CYCLES {}}
set a(0-8763) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-561 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-8217 {}} {128 0 0 0-8764 {}}} SUCCS {{259 0 0 0-8764 {}}} CYCLES {}}
set a(0-8764) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-562 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-8764 {}} {259 0 0 0-8763 {}} {66 0 0 0-8752 {}} {130 0 0 0-8217 {}} {66 0 0 0-8230 {}} {256 0 0 0-8227 {}}} SUCCS {{774 0 0 0-8227 {}} {128 0 0 0-8763 {}} {772 0 0 0-8764 {}} {259 0 0 0-8765 {}}} CYCLES {}}
set a(0-8765) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-563 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8764 {}} {130 0 0 0-8217 {}}} SUCCS {} CYCLES {}}
set a(0-8766) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-8217 {}} {128 0 0 0-8767 {}}} SUCCS {{259 0 0 0-8767 {}}} CYCLES {}}
set a(0-8767) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-565 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-8767 {}} {259 0 0 0-8766 {}} {66 0 0 0-8752 {}} {130 0 0 0-8217 {}} {66 0 0 0-8230 {}}} SUCCS {{128 0 0 0-8766 {}} {772 0 0 0-8767 {}} {259 0 0 0-8768 {}}} CYCLES {}}
set a(0-8768) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-8216 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-566 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-8767 {}} {130 0 0 0-8217 {}}} SUCCS {} CYCLES {}}
set a(0-8216) {CHI {0-8227 0-8228 0-8229 0-8230 0-8231 0-8232 0-8233 0-8217 0-8751 0-8752 0-8753 0-8754 0-8755 0-8756 0-8757 0-8758 0-8759 0-8760 0-8761 0-8762 0-8763 0-8764 0-8765 0-8766 0-8767 0-8768} ITERATIONS Infinite LATENCY {406317 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {406323 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 406320 TOTAL_CYCLES 406323 NAME main TYPE LOOP DELAY {4063240.00 ns} PAR 0-8215 XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-567 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-8215) {CHI 0-8216 ITERATIONS Infinite LATENCY {406317 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {406323 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 406323 TOTAL_CYCLES 406323 NAME core:rlp TYPE LOOP DELAY {4063240.00 ns} PAR {} XREFS 7d6d1a7d-1c83-4bbc-b96d-999230fa460b-568 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-8215-TOTALCYCLES) {406323}
set a(0-8215-QMOD) {ccs_in(14,32) 0-8227 ccs_in(15,32) 0-8228 ccs_sync_in_wait(12) 0-8230 mgc_shift_l(1,0,4,13) 0-8235 mgc_add(4,0,3,1,4) {0-8242 0-8743} mgc_shift_l(1,0,4,12) {0-8243 0-8308 0-8367 0-8492} mgc_mul(10,0,10,0,10) 0-8246 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-8248 0-8313 0-8373 0-8438 0-8498 0-8563 0-8622 0-8686} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-8250 0-8314 0-8375 0-8439 0-8500 0-8564 0-8624 0-8687} mgc_add(9,0,9,0,9) 0-8256 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-8260 0-8269 0-8278 0-8291 0-8322 0-8331 0-8337 0-8350 0-8386 0-8395 0-8404 0-8417 0-8447 0-8456 0-8462 0-8475 0-8511 0-8520 0-8529 0-8542 0-8572 0-8581 0-8587 0-8600 0-8635 0-8644 0-8653 0-8666 0-8695 0-8704 0-8710 0-8723} mgc_add(12,0,12,0,12) {0-8265 0-8268 0-8321 0-8327 0-8330 0-8391 0-8394 0-8446 0-8452 0-8455 0-8516 0-8519 0-8571 0-8577 0-8580 0-8640 0-8643 0-8694 0-8700 0-8703} mgc_add(32,0,32,0,32) {0-8270 0-8280 0-8332 0-8339 0-8396 0-8406 0-8457 0-8464 0-8521 0-8531 0-8582 0-8589 0-8645 0-8655 0-8705 0-8712} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-8273 0-8335 0-8399 0-8460 0-8524 0-8585 0-8648 0-8708} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-8283 0-8342 0-8409 0-8467 0-8534 0-8592 0-8658 0-8715} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-8289 0-8348 0-8415 0-8473 0-8540 0-8598 0-8664 0-8721} mgc_add(13,0,12,0,13) {0-8294 0-8304 0-8353 0-8363 0-8420 0-8478 0-8488 0-8545 0-8555 0-8603 0-8613 0-8669 0-8726} mgc_mul(12,0,12,0,12) {0-8312 0-8371 0-8437 0-8496 0-8562 0-8620 0-8685} mgc_add(11,0,11,0,11) {0-8382 0-8430 0-8631} mgc_add(10,0,10,0,10) {0-8507 0-8678} mgc_add(9,0,2,1,10) 0-8732 mgc_add(13,0,13,0,13) 0-8738 mgc_add(5,0,2,1,5) 0-8746 ccs_sync_out_wait(18) 0-8752 mgc_io_sync(0) {0-8755 0-8758 0-8761 0-8764 0-8767}}
set a(0-8215-PROC_NAME) {core}
set a(0-8215-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-8215}

