#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 29 12:42:46 2025
# Process ID: 19084
# Current directory: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6772 C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.xpr
# Log file: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/vivado.log
# Journal file: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/mateo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 689.516 ; gain = 83.188
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
Adding component instance block -- xilinx.com:module_ref:memory_reader:1.0 - memory_reader_0
Adding component instance block -- xilinx.com:module_ref:rubik_resolver:1.0 - rubik_resolver_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design1> from BD file <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 809.684 ; gain = 17.242
update_compile_order -fileset sources_1
update_module_reference design1_rubik_resolver_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd'
INFO: [IP_Flow 19-3420] Updated design1_rubik_resolver_0_0 to use current project options
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
update_module_reference design1_memory_reader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'bram_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd'
INFO: [IP_Flow 19-3420] Updated design1_memory_reader_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'bram_clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'bram_rst' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design1_memory_reader_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_cmd'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_din'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_dout'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_en'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_rst'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_we'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design1_memory_reader_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design1_memory_reader_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
connect_bd_net [get_bd_pins memory_reader_0/bram_addr] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins memory_reader_0/bram_clk] [get_bd_pins blk_mem_gen_0/clkb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins memory_reader_0/bram_dout] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins memory_reader_0/bram_en] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins memory_reader_0/bram_rst] [get_bd_pins blk_mem_gen_0/rstb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins memory_reader_0/bram_we] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins memory_reader_0/bram_din] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /rubik_resolver_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_clock 
WARNING: [BD 41-927] Following properties on pin /rubik_resolver_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_clock 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/i_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/bram_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_memory_reader_0_0_bram_clk 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 938.656 ; gain = 86.934
save_bd_design
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/sim/design1.v
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hdl/design1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rubik_resolver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/synth/design1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1.hwh
Generated Block Design Tcl file C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1_bd.tcl
Generated Hardware Definition File C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.hwdef
[Sat Mar 29 13:19:49 2025] Launched design1_axi_smc_0_synth_1, design1_rst_ps7_0_50M_0_synth_1, design1_processing_system7_0_0_synth_1, design1_axi_bram_ctrl_0_0_synth_1, design1_blk_mem_gen_0_0_synth_1, design1_memory_reader_0_0_synth_1, design1_rubik_resolver_0_0_synth_1, synth_1...
Run output will be captured here:
design1_axi_smc_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_axi_smc_0_synth_1/runme.log
design1_rst_ps7_0_50M_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_rst_ps7_0_50M_0_synth_1/runme.log
design1_processing_system7_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_processing_system7_0_0_synth_1/runme.log
design1_axi_bram_ctrl_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_axi_bram_ctrl_0_0_synth_1/runme.log
design1_blk_mem_gen_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_blk_mem_gen_0_0_synth_1/runme.log
design1_memory_reader_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_memory_reader_0_0_synth_1/runme.log
design1_rubik_resolver_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_rubik_resolver_0_0_synth_1/runme.log
synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/synth_1/runme.log
[Sat Mar 29 13:19:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1181.035 ; gain = 241.645
update_module_reference design1_memory_reader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'bram_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd'
INFO: [IP_Flow 19-3420] Updated design1_memory_reader_0_0 to use current project options
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1667.934 ; gain = 0.000
delete_bd_objs [get_bd_ports clock]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins rubik_resolver_0/i_clk]
INFO: [BD 5-455] Automation on '/memory_reader_0/i_clk' will not be run, since it is obsolete due to previously run automations
endgroup
delete_bd_objs [get_bd_nets reset_1]
delete_bd_objs [get_bd_ports reset]
save_bd_design
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
startgroup
connect_bd_net [get_bd_pins memory_reader_0/i_rst] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
endgroup
connect_bd_net [get_bd_pins rubik_resolver_0/i_rst] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_nets memory_reader_0_bram_rst]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets memory_reader_0_bram_rst]'
update_module_reference design1_rubik_resolver_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd'
INFO: [IP_Flow 19-3420] Updated design1_rubik_resolver_0_0 to use current project options
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
update_module_reference design1_memory_reader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'bram_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd'
INFO: [IP_Flow 19-3420] Updated design1_memory_reader_0_0 to use current project options
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /rubik_resolver_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/bram_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_memory_reader_0_0_bram_clk 
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/sim/design1.v
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hdl/design1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rubik_resolver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/synth/design1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1.hwh
Generated Block Design Tcl file C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1_bd.tcl
Generated Hardware Definition File C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.hwdef
[Sat Mar 29 13:29:10 2025] Launched design1_memory_reader_0_0_synth_1, design1_rubik_resolver_0_0_synth_1, synth_1...
Run output will be captured here:
design1_memory_reader_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_memory_reader_0_0_synth_1/runme.log
design1_rubik_resolver_0_0_synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_rubik_resolver_0_0_synth_1/runme.log
synth_1: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/synth_1/runme.log
[Sat Mar 29 13:29:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.934 ; gain = 0.000
file mkdir {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk}
file copy -force {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.sysdef} {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf}

launch_sdk -workspace {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk} -hwspec {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk -hwspec C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 29 13:38:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/runme.log
file copy -force {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.sysdef} {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf}

launch_sdk -workspace {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk} -hwspec {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk -hwspec C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_nets rubik_resolver_0_o_leds]
save_bd_design
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
connect_bd_net [get_bd_ports o_leds] [get_bd_pins rubik_resolver_0/o_leds]
save_bd_design
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /rubik_resolver_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/bram_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_memory_reader_0_0_bram_clk 
Wrote  : <C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/sim/design1.v
VHDL Output written to : C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hdl/design1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rubik_resolver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/synth/design1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1.hwh
Generated Block Design Tcl file C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1_bd.tcl
Generated Hardware Definition File C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.hwdef
[Sat Mar 29 13:46:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/synth_1/runme.log
[Sat Mar 29 13:46:59 2025] Launched impl_1...
Run output will be captured here: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.934 ; gain = 0.000
file copy -force {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.sysdef} {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf}

launch_sdk -workspace {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk} -hwspec {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk -hwspec C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 14:06:30 2025...
