#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 22 17:56:00 2021
# Process ID: 5769
# Current directory: /home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2389.770 ; gain = 0.000 ; free physical = 1087 ; free virtual = 4382
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_1_0/design_1_axi_timer_1_0.xdc] for cell 'design_1_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_1_0/design_1_axi_timer_1_0.xdc] for cell 'design_1_i/axi_timer_1/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/pl_leds/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/pl_leds/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/pl_leds/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/pl_leds/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/relay/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/relay/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/relay/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/relay/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/shutdown/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/shutdown/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/shutdown/U0'
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/shutdown/U0'
Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/constrs_1/new/AMS_peripherals.xdc]
Finished Parsing XDC File [/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.srcs/constrs_1/new/AMS_peripherals.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.723 ; gain = 0.000 ; free physical = 981 ; free virtual = 4277
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2429.723 ; gain = 40.031 ; free physical = 981 ; free virtual = 4277
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2445.719 ; gain = 15.996 ; free physical = 984 ; free virtual = 4281

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: edbfb780

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2762.695 ; gain = 316.977 ; free physical = 571 ; free virtual = 3882

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2138375b4

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2138375b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b6e09578

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b6e09578

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b6e09578

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b6e09578

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              40  |                                             16  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
Ending Logic Optimization Task | Checksum: 14c634a9a

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14c634a9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c634a9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
Ending Netlist Obfuscation Task | Checksum: 14c634a9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 3713
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2941.602 ; gain = 511.879 ; free physical = 402 ; free virtual = 3713
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2981.621 ; gain = 0.000 ; free physical = 390 ; free virtual = 3703
INFO: [Common 17-1381] The checkpoint '/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 337 ; free virtual = 3652
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 627401d7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 337 ; free virtual = 3652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 337 ; free virtual = 3652

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19d5389af

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 364 ; free virtual = 3682

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee701da3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 375 ; free virtual = 3695

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee701da3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 375 ; free virtual = 3695
Phase 1 Placer Initialization | Checksum: ee701da3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 375 ; free virtual = 3695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d2f401a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 372 ; free virtual = 3692

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a793e993

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 372 ; free virtual = 3692

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 85 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 25 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 349 ; free virtual = 3672

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             25  |                    25  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             25  |                    25  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 2454828fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 349 ; free virtual = 3672
Phase 2.3 Global Placement Core | Checksum: 2034315c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 347 ; free virtual = 3671
Phase 2 Global Placement | Checksum: 2034315c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 348 ; free virtual = 3672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 225560ea8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 348 ; free virtual = 3672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2366be93b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 347 ; free virtual = 3671

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26ac2f027

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 346 ; free virtual = 3670

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23cdc9740

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 346 ; free virtual = 3670

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22eb2f229

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 344 ; free virtual = 3668

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2054c27ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 344 ; free virtual = 3668

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d331b0b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 344 ; free virtual = 3668
Phase 3 Detail Placement | Checksum: 1d331b0b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 344 ; free virtual = 3668

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a9566a70

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.894 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a456b09

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bc4207aa

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a9566a70

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.894. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
Phase 4.1 Post Commit Optimization | Checksum: ddfe8037

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ddfe8037

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ddfe8037

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
Phase 4.3 Placer Reporting | Checksum: ddfe8037

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fc1b8701

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
Ending Placer Task | Checksum: f06fc5b1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3667
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 358 ; free virtual = 3683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 342 ; free virtual = 3672
INFO: [Common 17-1381] The checkpoint '/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 344 ; free virtual = 3671
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3085.219 ; gain = 0.000 ; free physical = 353 ; free virtual = 3680
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8900482a ConstDB: 0 ShapeSum: 676f7d87 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 117de63fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3138.496 ; gain = 53.277 ; free physical = 203 ; free virtual = 3531
Post Restoration Checksum: NetGraph: c292a833 NumContArr: 554bbbc9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 117de63fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3138.496 ; gain = 53.277 ; free physical = 205 ; free virtual = 3533

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 117de63fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3145.492 ; gain = 60.273 ; free physical = 187 ; free virtual = 3516

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 117de63fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3145.492 ; gain = 60.273 ; free physical = 187 ; free virtual = 3516
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dc21d616

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 175 ; free virtual = 3505
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.931  | TNS=0.000  | WHS=-0.190 | THS=-30.094|

Phase 2 Router Initialization | Checksum: 120ede1db

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 173 ; free virtual = 3503

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2461
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2461
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 120ede1db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 171 ; free virtual = 3501
Phase 3 Initial Routing | Checksum: 1a1bce1ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 173 ; free virtual = 3502

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1047bc5d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d81db318

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500
Phase 4 Rip-up And Reroute | Checksum: 1d81db318

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d81db318

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d81db318

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500
Phase 5 Delay and Skew Optimization | Checksum: 1d81db318

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb3d1c6e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.197  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21248c3bd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500
Phase 6 Post Hold Fix | Checksum: 21248c3bd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.558041 %
  Global Horizontal Routing Utilization  = 0.602772 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17cdbab48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 170 ; free virtual = 3500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17cdbab48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 169 ; free virtual = 3499

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17b3d9de7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 169 ; free virtual = 3498

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.197  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17b3d9de7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 169 ; free virtual = 3498
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 188 ; free virtual = 3518

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3174.375 ; gain = 89.156 ; free physical = 188 ; free virtual = 3518
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3182.379 ; gain = 0.000 ; free physical = 173 ; free virtual = 3509
INFO: [Common 17-1381] The checkpoint '/home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mogren18/Documents/Accumulator_Software/NewAMSSoftware/AMS/AMS2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3544.738 ; gain = 292.680 ; free physical = 478 ; free virtual = 3487
INFO: [Common 17-206] Exiting Vivado at Mon Feb 22 17:57:49 2021...
