// Seed: 1220330917
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6,
    output tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd4,
    parameter id_2  = 32'd79,
    parameter id_8  = 32'd69
) (
    input uwire id_0,
    output supply0 id_1,
    input supply0 _id_2,
    input supply1 id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri _id_8,
    output wor id_9,
    input uwire _id_10,
    input wor id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4,
      id_9,
      id_5,
      id_9,
      id_1,
      id_1,
      id_11,
      id_6,
      id_7
  );
  integer [id_10  ==  id_2  &&  -1 : id_8] id_14;
endmodule
