// Seed: 3384525442
module module_0 (
    output tri id_0
);
  logic id_2, id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    input uwire id_7,
    output wor id_8,
    output tri0 id_9,
    input wor id_10,
    output uwire id_11,
    input wire id_12,
    output wor id_13,
    input wor id_14,
    input tri id_15,
    input tri1 id_16,
    input tri id_17,
    input tri1 id_18,
    input tri id_19,
    input wand id_20
    , id_32,
    input wor id_21,
    input uwire id_22,
    input tri0 id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri0 id_26,
    input uwire id_27,
    input supply1 id_28,
    input supply0 id_29,
    output tri1 id_30
);
  assign id_8 = id_1;
  xor primCall (
      id_4,
      id_22,
      id_14,
      id_19,
      id_0,
      id_12,
      id_17,
      id_27,
      id_24,
      id_21,
      id_29,
      id_10,
      id_1,
      id_26,
      id_25,
      id_18,
      id_32,
      id_15,
      id_23,
      id_20,
      id_5,
      id_28,
      id_16,
      id_7
  );
  module_0 modCall_1 (id_4);
endmodule
