#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].cout[0] (adder)                         0.010    16.530
diffeq_paj_convert^MIN~47-26[0].cin[0] (adder)                          0.000    16.530
diffeq_paj_convert^MIN~47-26[0].cout[0] (adder)                         0.010    16.540
diffeq_paj_convert^MIN~47-27[0].cin[0] (adder)                          0.000    16.540
diffeq_paj_convert^MIN~47-27[0].cout[0] (adder)                         0.010    16.550
diffeq_paj_convert^MIN~47-28[0].cin[0] (adder)                          0.000    16.550
diffeq_paj_convert^MIN~47-28[0].sumout[0] (adder)                       0.300    16.850
n1556.in[0] (.names)                                                    0.473    17.324
n1556.out[0] (.names)                                                   0.261    17.585
diffeq_paj_convert^u_var~27_FF.D[0] (.latch)                            0.000    17.585
data arrival time                                                                17.585

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~27_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.585
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.608


#Path 2
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].sumout[0] (adder)                       0.300    16.810
n1576.in[0] (.names)                                                    0.456    17.266
n1576.out[0] (.names)                                                   0.261    17.527
diffeq_paj_convert^u_var~23_FF.D[0] (.latch)                            0.000    17.527
data arrival time                                                                17.527

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~23_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.527
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.551


#Path 3
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~20_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].cout[0] (adder)                         0.010    16.286
diffeq_paj_convert^MIN~47-18[0].cin[0] (adder)                          0.000    16.286
diffeq_paj_convert^MIN~47-18[0].cout[0] (adder)                         0.010    16.296
diffeq_paj_convert^MIN~47-19[0].cin[0] (adder)                          0.000    16.296
diffeq_paj_convert^MIN~47-19[0].cout[0] (adder)                         0.010    16.306
diffeq_paj_convert^MIN~47-20[0].cin[0] (adder)                          0.160    16.466
diffeq_paj_convert^MIN~47-20[0].cout[0] (adder)                         0.010    16.476
diffeq_paj_convert^MIN~47-21[0].cin[0] (adder)                          0.000    16.476
diffeq_paj_convert^MIN~47-21[0].sumout[0] (adder)                       0.300    16.776
n1591.in[0] (.names)                                                    0.457    17.233
n1591.out[0] (.names)                                                   0.261    17.494
diffeq_paj_convert^u_var~20_FF.D[0] (.latch)                            0.000    17.494
data arrival time                                                                17.494

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~20_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.494
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.517


#Path 4
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].cout[0] (adder)                         0.010    16.530
diffeq_paj_convert^MIN~47-26[0].cin[0] (adder)                          0.000    16.530
diffeq_paj_convert^MIN~47-26[0].cout[0] (adder)                         0.010    16.540
diffeq_paj_convert^MIN~47-27[0].cin[0] (adder)                          0.000    16.540
diffeq_paj_convert^MIN~47-27[0].cout[0] (adder)                         0.010    16.550
diffeq_paj_convert^MIN~47-28[0].cin[0] (adder)                          0.000    16.550
diffeq_paj_convert^MIN~47-28[0].cout[0] (adder)                         0.010    16.560
diffeq_paj_convert^MIN~47-29[0].cin[0] (adder)                          0.000    16.560
diffeq_paj_convert^MIN~47-29[0].sumout[0] (adder)                       0.300    16.860
n1551.in[0] (.names)                                                    0.334    17.194
n1551.out[0] (.names)                                                   0.261    17.455
diffeq_paj_convert^u_var~28_FF.D[0] (.latch)                            0.000    17.455
data arrival time                                                                17.455

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~28_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.455
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.478


#Path 5
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].cout[0] (adder)                         0.010    16.530
diffeq_paj_convert^MIN~47-26[0].cin[0] (adder)                          0.000    16.530
diffeq_paj_convert^MIN~47-26[0].cout[0] (adder)                         0.010    16.540
diffeq_paj_convert^MIN~47-27[0].cin[0] (adder)                          0.000    16.540
diffeq_paj_convert^MIN~47-27[0].sumout[0] (adder)                       0.300    16.840
n1561.in[0] (.names)                                                    0.335    17.175
n1561.out[0] (.names)                                                   0.261    17.436
diffeq_paj_convert^u_var~26_FF.D[0] (.latch)                            0.000    17.436
data arrival time                                                                17.436

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~26_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.436
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.459


#Path 6
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].sumout[0] (adder)                       0.300    16.820
n1571.in[0] (.names)                                                    0.340    17.160
n1571.out[0] (.names)                                                   0.261    17.421
diffeq_paj_convert^u_var~24_FF.D[0] (.latch)                            0.000    17.421
data arrival time                                                                17.421

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~24_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.421
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.445


#Path 7
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].cout[0] (adder)                         0.010    15.107
diffeq_paj_convert^MIN~44-24[0].cin[0] (adder)                          0.000    15.107
diffeq_paj_convert^MIN~44-24[0].cout[0] (adder)                         0.010    15.117
diffeq_paj_convert^MIN~44-25[0].cin[0] (adder)                          0.000    15.117
diffeq_paj_convert^MIN~44-25[0].cout[0] (adder)                         0.010    15.127
diffeq_paj_convert^MIN~44-26[0].cin[0] (adder)                          0.000    15.127
diffeq_paj_convert^MIN~44-26[0].cout[0] (adder)                         0.010    15.137
diffeq_paj_convert^MIN~44-27[0].cin[0] (adder)                          0.000    15.137
diffeq_paj_convert^MIN~44-27[0].cout[0] (adder)                         0.010    15.147
diffeq_paj_convert^MIN~44-28[0].cin[0] (adder)                          0.000    15.147
diffeq_paj_convert^MIN~44-28[0].cout[0] (adder)                         0.010    15.157
diffeq_paj_convert^MIN~44-29[0].cin[0] (adder)                          0.000    15.157
diffeq_paj_convert^MIN~44-29[0].cout[0] (adder)                         0.010    15.167
diffeq_paj_convert^MIN~44-30[0].cin[0] (adder)                          0.000    15.167
diffeq_paj_convert^MIN~44-30[0].cout[0] (adder)                         0.010    15.177
diffeq_paj_convert^MIN~44-31[0].cin[0] (adder)                          0.000    15.177
diffeq_paj_convert^MIN~44-31[0].sumout[0] (adder)                       0.300    15.477
diffeq_paj_convert^MIN~47-31[0].a[0] (adder)                            0.964    16.441
diffeq_paj_convert^MIN~47-31[0].cout[0] (adder)                         0.300    16.741
diffeq_paj_convert^MIN~47-32[0].cin[0] (adder)                          0.000    16.741
diffeq_paj_convert^MIN~47-32[0].sumout[0] (adder)                       0.300    17.041
n1536.in[0] (.names)                                                    0.100    17.141
n1536.out[0] (.names)                                                   0.261    17.402
diffeq_paj_convert^u_var~31_FF.D[0] (.latch)                            0.000    17.402
data arrival time                                                                17.402

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~31_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.402
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.426


#Path 8
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].cout[0] (adder)                         0.010    16.530
diffeq_paj_convert^MIN~47-26[0].cin[0] (adder)                          0.000    16.530
diffeq_paj_convert^MIN~47-26[0].sumout[0] (adder)                       0.300    16.830
n1566.in[0] (.names)                                                    0.309    17.139
n1566.out[0] (.names)                                                   0.261    17.400
diffeq_paj_convert^u_var~25_FF.D[0] (.latch)                            0.000    17.400
data arrival time                                                                17.400

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~25_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.400
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.423


#Path 9
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].cout[0] (adder)                         0.010    16.286
diffeq_paj_convert^MIN~47-18[0].cin[0] (adder)                          0.000    16.286
diffeq_paj_convert^MIN~47-18[0].cout[0] (adder)                         0.010    16.296
diffeq_paj_convert^MIN~47-19[0].cin[0] (adder)                          0.000    16.296
diffeq_paj_convert^MIN~47-19[0].cout[0] (adder)                         0.010    16.306
diffeq_paj_convert^MIN~47-20[0].cin[0] (adder)                          0.160    16.466
diffeq_paj_convert^MIN~47-20[0].cout[0] (adder)                         0.010    16.476
diffeq_paj_convert^MIN~47-21[0].cin[0] (adder)                          0.000    16.476
diffeq_paj_convert^MIN~47-21[0].cout[0] (adder)                         0.010    16.486
diffeq_paj_convert^MIN~47-22[0].cin[0] (adder)                          0.000    16.486
diffeq_paj_convert^MIN~47-22[0].cout[0] (adder)                         0.010    16.496
diffeq_paj_convert^MIN~47-23[0].cin[0] (adder)                          0.000    16.496
diffeq_paj_convert^MIN~47-23[0].sumout[0] (adder)                       0.300    16.796
n1581.in[0] (.names)                                                    0.309    17.104
n1581.out[0] (.names)                                                   0.261    17.365
diffeq_paj_convert^u_var~22_FF.D[0] (.latch)                            0.000    17.365
data arrival time                                                                17.365

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~22_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.365
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.389


#Path 10
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].cout[0] (adder)                         0.010    16.286
diffeq_paj_convert^MIN~47-18[0].cin[0] (adder)                          0.000    16.286
diffeq_paj_convert^MIN~47-18[0].cout[0] (adder)                         0.010    16.296
diffeq_paj_convert^MIN~47-19[0].cin[0] (adder)                          0.000    16.296
diffeq_paj_convert^MIN~47-19[0].cout[0] (adder)                         0.010    16.306
diffeq_paj_convert^MIN~47-20[0].cin[0] (adder)                          0.160    16.466
diffeq_paj_convert^MIN~47-20[0].sumout[0] (adder)                       0.300    16.766
n1596.in[0] (.names)                                                    0.336    17.101
n1596.out[0] (.names)                                                   0.261    17.362
diffeq_paj_convert^u_var~19_FF.D[0] (.latch)                            0.000    17.362
data arrival time                                                                17.362

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~19_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.362
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.386


#Path 11
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].cout[0] (adder)                         0.010    16.286
diffeq_paj_convert^MIN~47-18[0].cin[0] (adder)                          0.000    16.286
diffeq_paj_convert^MIN~47-18[0].cout[0] (adder)                         0.010    16.296
diffeq_paj_convert^MIN~47-19[0].cin[0] (adder)                          0.000    16.296
diffeq_paj_convert^MIN~47-19[0].cout[0] (adder)                         0.010    16.306
diffeq_paj_convert^MIN~47-20[0].cin[0] (adder)                          0.160    16.466
diffeq_paj_convert^MIN~47-20[0].cout[0] (adder)                         0.010    16.476
diffeq_paj_convert^MIN~47-21[0].cin[0] (adder)                          0.000    16.476
diffeq_paj_convert^MIN~47-21[0].cout[0] (adder)                         0.010    16.486
diffeq_paj_convert^MIN~47-22[0].cin[0] (adder)                          0.000    16.486
diffeq_paj_convert^MIN~47-22[0].sumout[0] (adder)                       0.300    16.786
n1586.in[0] (.names)                                                    0.310    17.095
n1586.out[0] (.names)                                                   0.261    17.356
diffeq_paj_convert^u_var~21_FF.D[0] (.latch)                            0.000    17.356
data arrival time                                                                17.356

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~21_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.356
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.380


#Path 12
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].cout[0] (adder)                         0.010    16.286
diffeq_paj_convert^MIN~47-18[0].cin[0] (adder)                          0.000    16.286
diffeq_paj_convert^MIN~47-18[0].sumout[0] (adder)                       0.300    16.586
n1606.in[0] (.names)                                                    0.477    17.063
n1606.out[0] (.names)                                                   0.261    17.324
diffeq_paj_convert^u_var~17_FF.D[0] (.latch)                            0.000    17.324
data arrival time                                                                17.324

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~17_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.324
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.347


#Path 13
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~14_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].sumout[0] (adder)                       0.300    16.556
n1621.in[0] (.names)                                                    0.478    17.034
n1621.out[0] (.names)                                                   0.261    17.295
diffeq_paj_convert^u_var~14_FF.D[0] (.latch)                            0.000    17.295
data arrival time                                                                17.295

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~14_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.295
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.318


#Path 14
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~13_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].sumout[0] (adder)                       0.300    16.546
n1626.in[0] (.names)                                                    0.475    17.020
n1626.out[0] (.names)                                                   0.261    17.281
diffeq_paj_convert^u_var~13_FF.D[0] (.latch)                            0.000    17.281
data arrival time                                                                17.281

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~13_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.281
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.305


#Path 15
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].cout[0] (adder)                         0.010    16.530
diffeq_paj_convert^MIN~47-26[0].cin[0] (adder)                          0.000    16.530
diffeq_paj_convert^MIN~47-26[0].cout[0] (adder)                         0.010    16.540
diffeq_paj_convert^MIN~47-27[0].cin[0] (adder)                          0.000    16.540
diffeq_paj_convert^MIN~47-27[0].cout[0] (adder)                         0.010    16.550
diffeq_paj_convert^MIN~47-28[0].cin[0] (adder)                          0.000    16.550
diffeq_paj_convert^MIN~47-28[0].cout[0] (adder)                         0.010    16.560
diffeq_paj_convert^MIN~47-29[0].cin[0] (adder)                          0.000    16.560
diffeq_paj_convert^MIN~47-29[0].cout[0] (adder)                         0.010    16.570
diffeq_paj_convert^MIN~47-30[0].cin[0] (adder)                          0.000    16.570
diffeq_paj_convert^MIN~47-30[0].cout[0] (adder)                         0.010    16.580
diffeq_paj_convert^MIN~47-31[0].cin[0] (adder)                          0.000    16.580
diffeq_paj_convert^MIN~47-31[0].sumout[0] (adder)                       0.300    16.880
n1541.in[0] (.names)                                                    0.100    16.980
n1541.out[0] (.names)                                                   0.261    17.241
diffeq_paj_convert^u_var~30_FF.D[0] (.latch)                            0.000    17.241
data arrival time                                                                17.241

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~30_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.241
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.265


#Path 16
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].cout[0] (adder)                         0.010    14.837
diffeq_paj_convert^MIN~44-13[0].cin[0] (adder)                          0.000    14.837
diffeq_paj_convert^MIN~44-13[0].cout[0] (adder)                         0.010    14.847
diffeq_paj_convert^MIN~44-14[0].cin[0] (adder)                          0.000    14.847
diffeq_paj_convert^MIN~44-14[0].cout[0] (adder)                         0.010    14.857
diffeq_paj_convert^MIN~44-15[0].cin[0] (adder)                          0.000    14.857
diffeq_paj_convert^MIN~44-15[0].cout[0] (adder)                         0.010    14.867
diffeq_paj_convert^MIN~44-16[0].cin[0] (adder)                          0.000    14.867
diffeq_paj_convert^MIN~44-16[0].cout[0] (adder)                         0.010    14.877
diffeq_paj_convert^MIN~44-17[0].cin[0] (adder)                          0.000    14.877
diffeq_paj_convert^MIN~44-17[0].cout[0] (adder)                         0.010    14.887
diffeq_paj_convert^MIN~44-18[0].cin[0] (adder)                          0.000    14.887
diffeq_paj_convert^MIN~44-18[0].cout[0] (adder)                         0.010    14.897
diffeq_paj_convert^MIN~44-19[0].cin[0] (adder)                          0.000    14.897
diffeq_paj_convert^MIN~44-19[0].cout[0] (adder)                         0.010    14.907
diffeq_paj_convert^MIN~44-20[0].cin[0] (adder)                          0.160    15.067
diffeq_paj_convert^MIN~44-20[0].cout[0] (adder)                         0.010    15.077
diffeq_paj_convert^MIN~44-21[0].cin[0] (adder)                          0.000    15.077
diffeq_paj_convert^MIN~44-21[0].cout[0] (adder)                         0.010    15.087
diffeq_paj_convert^MIN~44-22[0].cin[0] (adder)                          0.000    15.087
diffeq_paj_convert^MIN~44-22[0].cout[0] (adder)                         0.010    15.097
diffeq_paj_convert^MIN~44-23[0].cin[0] (adder)                          0.000    15.097
diffeq_paj_convert^MIN~44-23[0].sumout[0] (adder)                       0.300    15.397
diffeq_paj_convert^MIN~47-23[0].a[0] (adder)                            0.813    16.210
diffeq_paj_convert^MIN~47-23[0].cout[0] (adder)                         0.300    16.510
diffeq_paj_convert^MIN~47-24[0].cin[0] (adder)                          0.000    16.510
diffeq_paj_convert^MIN~47-24[0].cout[0] (adder)                         0.010    16.520
diffeq_paj_convert^MIN~47-25[0].cin[0] (adder)                          0.000    16.520
diffeq_paj_convert^MIN~47-25[0].cout[0] (adder)                         0.010    16.530
diffeq_paj_convert^MIN~47-26[0].cin[0] (adder)                          0.000    16.530
diffeq_paj_convert^MIN~47-26[0].cout[0] (adder)                         0.010    16.540
diffeq_paj_convert^MIN~47-27[0].cin[0] (adder)                          0.000    16.540
diffeq_paj_convert^MIN~47-27[0].cout[0] (adder)                         0.010    16.550
diffeq_paj_convert^MIN~47-28[0].cin[0] (adder)                          0.000    16.550
diffeq_paj_convert^MIN~47-28[0].cout[0] (adder)                         0.010    16.560
diffeq_paj_convert^MIN~47-29[0].cin[0] (adder)                          0.000    16.560
diffeq_paj_convert^MIN~47-29[0].cout[0] (adder)                         0.010    16.570
diffeq_paj_convert^MIN~47-30[0].cin[0] (adder)                          0.000    16.570
diffeq_paj_convert^MIN~47-30[0].sumout[0] (adder)                       0.300    16.870
n1546.in[0] (.names)                                                    0.100    16.970
n1546.out[0] (.names)                                                   0.261    17.231
diffeq_paj_convert^u_var~29_FF.D[0] (.latch)                            0.000    17.231
data arrival time                                                                17.231

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~29_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.231
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.255


#Path 17
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~16_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].sumout[0] (adder)                       0.300    16.576
n1611.in[0] (.names)                                                    0.339    16.915
n1611.out[0] (.names)                                                   0.261    17.176
diffeq_paj_convert^u_var~16_FF.D[0] (.latch)                            0.000    17.176
data arrival time                                                                17.176

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~16_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.176
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.199


#Path 18
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].cout[0] (adder)                         0.010    16.276
diffeq_paj_convert^MIN~47-17[0].cin[0] (adder)                          0.000    16.276
diffeq_paj_convert^MIN~47-17[0].cout[0] (adder)                         0.010    16.286
diffeq_paj_convert^MIN~47-18[0].cin[0] (adder)                          0.000    16.286
diffeq_paj_convert^MIN~47-18[0].cout[0] (adder)                         0.010    16.296
diffeq_paj_convert^MIN~47-19[0].cin[0] (adder)                          0.000    16.296
diffeq_paj_convert^MIN~47-19[0].sumout[0] (adder)                       0.300    16.596
n1601.in[0] (.names)                                                    0.310    16.905
n1601.out[0] (.names)                                                   0.261    17.166
diffeq_paj_convert^u_var~18_FF.D[0] (.latch)                            0.000    17.166
data arrival time                                                                17.166

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~18_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.166
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.190


#Path 19
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~15_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].cout[0] (adder)                         0.010    16.246
diffeq_paj_convert^MIN~47-14[0].cin[0] (adder)                          0.000    16.246
diffeq_paj_convert^MIN~47-14[0].cout[0] (adder)                         0.010    16.256
diffeq_paj_convert^MIN~47-15[0].cin[0] (adder)                          0.000    16.256
diffeq_paj_convert^MIN~47-15[0].cout[0] (adder)                         0.010    16.266
diffeq_paj_convert^MIN~47-16[0].cin[0] (adder)                          0.000    16.266
diffeq_paj_convert^MIN~47-16[0].sumout[0] (adder)                       0.300    16.566
n1616.in[0] (.names)                                                    0.337    16.903
n1616.out[0] (.names)                                                   0.261    17.164
diffeq_paj_convert^u_var~15_FF.D[0] (.latch)                            0.000    17.164
data arrival time                                                                17.164

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~15_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.164
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.187


#Path 20
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[5] (multiply)                        1.523    11.609
lNOT~151.in[0] (.names)                                                 2.673    14.282
lNOT~151.out[0] (.names)                                                0.195    14.477
diffeq_paj_convert^MIN~44-6[0].b[0] (adder)                             0.000    14.477
diffeq_paj_convert^MIN~44-6[0].cout[0] (adder)                          0.300    14.777
diffeq_paj_convert^MIN~44-7[0].cin[0] (adder)                           0.000    14.777
diffeq_paj_convert^MIN~44-7[0].cout[0] (adder)                          0.010    14.787
diffeq_paj_convert^MIN~44-8[0].cin[0] (adder)                           0.000    14.787
diffeq_paj_convert^MIN~44-8[0].cout[0] (adder)                          0.010    14.797
diffeq_paj_convert^MIN~44-9[0].cin[0] (adder)                           0.000    14.797
diffeq_paj_convert^MIN~44-9[0].cout[0] (adder)                          0.010    14.807
diffeq_paj_convert^MIN~44-10[0].cin[0] (adder)                          0.000    14.807
diffeq_paj_convert^MIN~44-10[0].cout[0] (adder)                         0.010    14.817
diffeq_paj_convert^MIN~44-11[0].cin[0] (adder)                          0.000    14.817
diffeq_paj_convert^MIN~44-11[0].cout[0] (adder)                         0.010    14.827
diffeq_paj_convert^MIN~44-12[0].cin[0] (adder)                          0.000    14.827
diffeq_paj_convert^MIN~44-12[0].sumout[0] (adder)                       0.300    15.127
diffeq_paj_convert^MIN~47-12[0].a[0] (adder)                            0.808    15.936
diffeq_paj_convert^MIN~47-12[0].cout[0] (adder)                         0.300    16.236
diffeq_paj_convert^MIN~47-13[0].cin[0] (adder)                          0.000    16.236
diffeq_paj_convert^MIN~47-13[0].sumout[0] (adder)                       0.300    16.536
n1631.in[0] (.names)                                                    0.334    16.869
n1631.out[0] (.names)                                                   0.261    17.130
diffeq_paj_convert^u_var~12_FF.D[0] (.latch)                            0.000    17.130
data arrival time                                                                17.130

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~12_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.130
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.154


#Path 21
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~9_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                        1.523    11.609
lNOT~146.in[0] (.names)                                                 2.525    14.135
lNOT~146.out[0] (.names)                                                0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                             0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                        0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                             1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                          0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                           0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                          0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                           0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                          0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                           0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                          0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                           0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                          0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                           0.000    16.070
diffeq_paj_convert^MIN~47-6[0].cout[0] (adder)                          0.010    16.080
diffeq_paj_convert^MIN~47-7[0].cin[0] (adder)                           0.000    16.080
diffeq_paj_convert^MIN~47-7[0].cout[0] (adder)                          0.010    16.090
diffeq_paj_convert^MIN~47-8[0].cin[0] (adder)                           0.000    16.090
diffeq_paj_convert^MIN~47-8[0].cout[0] (adder)                          0.010    16.100
diffeq_paj_convert^MIN~47-9[0].cin[0] (adder)                           0.000    16.100
diffeq_paj_convert^MIN~47-9[0].cout[0] (adder)                          0.010    16.110
diffeq_paj_convert^MIN~47-10[0].cin[0] (adder)                          0.000    16.110
diffeq_paj_convert^MIN~47-10[0].sumout[0] (adder)                       0.300    16.410
n1646.in[0] (.names)                                                    0.451    16.861
n1646.out[0] (.names)                                                   0.261    17.122
diffeq_paj_convert^u_var~9_FF.D[0] (.latch)                             0.000    17.122
data arrival time                                                                17.122

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~9_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.122
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.145


#Path 22
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~8_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                         0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                          0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                         0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                          0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                         0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                          0.000    16.070
diffeq_paj_convert^MIN~47-6[0].cout[0] (adder)                         0.010    16.080
diffeq_paj_convert^MIN~47-7[0].cin[0] (adder)                          0.000    16.080
diffeq_paj_convert^MIN~47-7[0].cout[0] (adder)                         0.010    16.090
diffeq_paj_convert^MIN~47-8[0].cin[0] (adder)                          0.000    16.090
diffeq_paj_convert^MIN~47-8[0].cout[0] (adder)                         0.010    16.100
diffeq_paj_convert^MIN~47-9[0].cin[0] (adder)                          0.000    16.100
diffeq_paj_convert^MIN~47-9[0].sumout[0] (adder)                       0.300    16.400
n1651.in[0] (.names)                                                   0.456    16.856
n1651.out[0] (.names)                                                  0.261    17.117
diffeq_paj_convert^u_var~8_FF.D[0] (.latch)                            0.000    17.117
data arrival time                                                               17.117

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~8_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -17.117
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -17.141


#Path 23
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~6_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                         0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                          0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                         0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                          0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                         0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                          0.000    16.070
diffeq_paj_convert^MIN~47-6[0].cout[0] (adder)                         0.010    16.080
diffeq_paj_convert^MIN~47-7[0].cin[0] (adder)                          0.000    16.080
diffeq_paj_convert^MIN~47-7[0].sumout[0] (adder)                       0.300    16.380
n1661.in[0] (.names)                                                   0.453    16.833
n1661.out[0] (.names)                                                  0.261    17.094
diffeq_paj_convert^u_var~6_FF.D[0] (.latch)                            0.000    17.094
data arrival time                                                               17.094

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~6_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -17.094
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -17.117


#Path 24
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~2_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].sumout[0] (adder)                       0.300    16.340
n1681.in[0] (.names)                                                   0.454    16.794
n1681.out[0] (.names)                                                  0.261    17.055
diffeq_paj_convert^u_var~2_FF.D[0] (.latch)                            0.000    17.055
data arrival time                                                               17.055

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~2_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -17.055
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -17.079


#Path 25
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~11_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                        1.523    11.609
lNOT~146.in[0] (.names)                                                 2.525    14.135
lNOT~146.out[0] (.names)                                                0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                             0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                        0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                             1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                          0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                           0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                          0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                           0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                          0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                           0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                          0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                           0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                          0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                           0.000    16.070
diffeq_paj_convert^MIN~47-6[0].cout[0] (adder)                          0.010    16.080
diffeq_paj_convert^MIN~47-7[0].cin[0] (adder)                           0.000    16.080
diffeq_paj_convert^MIN~47-7[0].cout[0] (adder)                          0.010    16.090
diffeq_paj_convert^MIN~47-8[0].cin[0] (adder)                           0.000    16.090
diffeq_paj_convert^MIN~47-8[0].cout[0] (adder)                          0.010    16.100
diffeq_paj_convert^MIN~47-9[0].cin[0] (adder)                           0.000    16.100
diffeq_paj_convert^MIN~47-9[0].cout[0] (adder)                          0.010    16.110
diffeq_paj_convert^MIN~47-10[0].cin[0] (adder)                          0.000    16.110
diffeq_paj_convert^MIN~47-10[0].cout[0] (adder)                         0.010    16.120
diffeq_paj_convert^MIN~47-11[0].cin[0] (adder)                          0.000    16.120
diffeq_paj_convert^MIN~47-11[0].cout[0] (adder)                         0.010    16.130
diffeq_paj_convert^MIN~47-12[0].cin[0] (adder)                          0.000    16.130
diffeq_paj_convert^MIN~47-12[0].sumout[0] (adder)                       0.300    16.430
n1636.in[0] (.names)                                                    0.336    16.766
n1636.out[0] (.names)                                                   0.261    17.027
diffeq_paj_convert^u_var~11_FF.D[0] (.latch)                            0.000    17.027
data arrival time                                                                17.027

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~11_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -17.027
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.050


#Path 26
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~10_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                          1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                           2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                          1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                          2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                        1.523    11.609
lNOT~146.in[0] (.names)                                                 2.525    14.135
lNOT~146.out[0] (.names)                                                0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                             0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                        0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                             1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                          0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                           0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                          0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                           0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                          0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                           0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                          0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                           0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                          0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                           0.000    16.070
diffeq_paj_convert^MIN~47-6[0].cout[0] (adder)                          0.010    16.080
diffeq_paj_convert^MIN~47-7[0].cin[0] (adder)                           0.000    16.080
diffeq_paj_convert^MIN~47-7[0].cout[0] (adder)                          0.010    16.090
diffeq_paj_convert^MIN~47-8[0].cin[0] (adder)                           0.000    16.090
diffeq_paj_convert^MIN~47-8[0].cout[0] (adder)                          0.010    16.100
diffeq_paj_convert^MIN~47-9[0].cin[0] (adder)                           0.000    16.100
diffeq_paj_convert^MIN~47-9[0].cout[0] (adder)                          0.010    16.110
diffeq_paj_convert^MIN~47-10[0].cin[0] (adder)                          0.000    16.110
diffeq_paj_convert^MIN~47-10[0].cout[0] (adder)                         0.010    16.120
diffeq_paj_convert^MIN~47-11[0].cin[0] (adder)                          0.000    16.120
diffeq_paj_convert^MIN~47-11[0].sumout[0] (adder)                       0.300    16.420
n1641.in[0] (.names)                                                    0.313    16.733
n1641.out[0] (.names)                                                   0.261    16.994
diffeq_paj_convert^u_var~10_FF.D[0] (.latch)                            0.000    16.994
data arrival time                                                                16.994

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^u_var~10_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                               -16.994
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.017


#Path 27
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~7_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                         0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                          0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                         0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                          0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                         0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                          0.000    16.070
diffeq_paj_convert^MIN~47-6[0].cout[0] (adder)                         0.010    16.080
diffeq_paj_convert^MIN~47-7[0].cin[0] (adder)                          0.000    16.080
diffeq_paj_convert^MIN~47-7[0].cout[0] (adder)                         0.010    16.090
diffeq_paj_convert^MIN~47-8[0].cin[0] (adder)                          0.000    16.090
diffeq_paj_convert^MIN~47-8[0].sumout[0] (adder)                       0.300    16.390
n1656.in[0] (.names)                                                   0.338    16.728
n1656.out[0] (.names)                                                  0.261    16.989
diffeq_paj_convert^u_var~7_FF.D[0] (.latch)                            0.000    16.989
data arrival time                                                               16.989

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~7_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -16.989
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -17.013


#Path 28
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~4_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                         0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                          0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                         0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                          0.000    16.060
diffeq_paj_convert^MIN~47-5[0].sumout[0] (adder)                       0.300    16.360
n1671.in[0] (.names)                                                   0.340    16.700
n1671.out[0] (.names)                                                  0.261    16.961
diffeq_paj_convert^u_var~4_FF.D[0] (.latch)                            0.000    16.961
data arrival time                                                               16.961

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~4_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -16.961
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -16.985


#Path 29
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~3_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                         0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                          0.000    16.050
diffeq_paj_convert^MIN~47-4[0].sumout[0] (adder)                       0.300    16.350
n1676.in[0] (.names)                                                   0.337    16.687
n1676.out[0] (.names)                                                  0.261    16.948
diffeq_paj_convert^u_var~3_FF.D[0] (.latch)                            0.000    16.948
data arrival time                                                               16.948

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~3_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -16.948
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -16.972


#Path 30
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~5_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].cout[0] (adder)                         0.010    16.040
diffeq_paj_convert^MIN~47-3[0].cin[0] (adder)                          0.000    16.040
diffeq_paj_convert^MIN~47-3[0].cout[0] (adder)                         0.010    16.050
diffeq_paj_convert^MIN~47-4[0].cin[0] (adder)                          0.000    16.050
diffeq_paj_convert^MIN~47-4[0].cout[0] (adder)                         0.010    16.060
diffeq_paj_convert^MIN~47-5[0].cin[0] (adder)                          0.000    16.060
diffeq_paj_convert^MIN~47-5[0].cout[0] (adder)                         0.010    16.070
diffeq_paj_convert^MIN~47-6[0].cin[0] (adder)                          0.000    16.070
diffeq_paj_convert^MIN~47-6[0].sumout[0] (adder)                       0.300    16.370
n1666.in[0] (.names)                                                   0.309    16.679
n1666.out[0] (.names)                                                  0.261    16.940
diffeq_paj_convert^u_var~5_FF.D[0] (.latch)                            0.000    16.940
data arrival time                                                               16.940

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~5_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -16.940
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -16.963


#Path 31
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~1_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].cout[0] (adder)                         0.300    16.030
diffeq_paj_convert^MIN~47-2[0].cin[0] (adder)                          0.000    16.030
diffeq_paj_convert^MIN~47-2[0].sumout[0] (adder)                       0.300    16.330
n1686.in[0] (.names)                                                   0.307    16.638
n1686.out[0] (.names)                                                  0.261    16.899
diffeq_paj_convert^u_var~1_FF.D[0] (.latch)                            0.000    16.899
data arrival time                                                               16.899

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~1_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -16.899
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -16.922


#Path 32
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~0_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[12] (multiply)                         1.523     2.752
diffeq_paj_convert^MUL~42[0].a[12] (multiply)                          2.962     5.714
diffeq_paj_convert^MUL~42[0].out[7] (multiply)                         1.523     7.237
diffeq_paj_convert^MUL~43-0[0].a[7] (multiply)                         2.850    10.086
diffeq_paj_convert^MUL~43-0[0].out[0] (multiply)                       1.523    11.609
lNOT~146.in[0] (.names)                                                2.525    14.135
lNOT~146.out[0] (.names)                                               0.195    14.330
diffeq_paj_convert^MIN~44-1[0].b[0] (adder)                            0.000    14.330
diffeq_paj_convert^MIN~44-1[0].sumout[0] (adder)                       0.300    14.630
diffeq_paj_convert^MIN~47-1[0].a[0] (adder)                            1.101    15.730
diffeq_paj_convert^MIN~47-1[0].sumout[0] (adder)                       0.300    16.030
n1531.in[0] (.names)                                                   0.334    16.364
n1531.out[0] (.names)                                                  0.261    16.625
diffeq_paj_convert^u_var~0_FF.D[0] (.latch)                            0.000    16.625
data arrival time                                                               16.625

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -16.625
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -16.648


#Path 33
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].sumout[0] (adder)                       0.300     6.836
n1736.in[0] (.names)                                                    1.140     7.976
n1736.out[0] (.names)                                                   0.261     8.237
diffeq_paj_convert^y_var~22_FF.D[0] (.latch)                            0.000     8.237
data arrival time                                                                 8.237

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~22_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -8.237
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -8.261


#Path 34
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].sumout[0] (adder)                       0.300     6.806
n1751.in[0] (.names)                                                    0.618     7.424
n1751.out[0] (.names)                                                   0.261     7.685
diffeq_paj_convert^y_var~19_FF.D[0] (.latch)                            0.000     7.685
data arrival time                                                                 7.685

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~19_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.685
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.708


#Path 35
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].sumout[0] (adder)                       0.300     6.866
n1721.in[0] (.names)                                                    0.482     7.348
n1721.out[0] (.names)                                                   0.261     7.609
diffeq_paj_convert^y_var~25_FF.D[0] (.latch)                            0.000     7.609
data arrival time                                                                 7.609

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~25_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.609
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.633


#Path 36
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].sumout[0] (adder)                       0.300     6.636
n1756.in[0] (.names)                                                    0.615     7.250
n1756.out[0] (.names)                                                   0.261     7.511
diffeq_paj_convert^y_var~18_FF.D[0] (.latch)                            0.000     7.511
data arrival time                                                                 7.511

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~18_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.511
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.535


#Path 37
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].cout[0] (adder)                         0.010     6.576
diffeq_paj_convert^ADD~48-27[0].cin[0] (adder)                          0.000     6.576
diffeq_paj_convert^ADD~48-27[0].cout[0] (adder)                         0.010     6.586
diffeq_paj_convert^ADD~48-28[0].cin[0] (adder)                          0.000     6.586
diffeq_paj_convert^ADD~48-28[0].cout[0] (adder)                         0.010     6.596
diffeq_paj_convert^ADD~48-29[0].cin[0] (adder)                          0.000     6.596
diffeq_paj_convert^ADD~48-29[0].sumout[0] (adder)                       0.300     6.896
n1706.in[0] (.names)                                                    0.340     7.236
n1706.out[0] (.names)                                                   0.261     7.497
diffeq_paj_convert^y_var~28_FF.D[0] (.latch)                            0.000     7.497
data arrival time                                                                 7.497

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~28_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.497
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.521


#Path 38
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].cout[0] (adder)                         0.010     6.576
diffeq_paj_convert^ADD~48-27[0].cin[0] (adder)                          0.000     6.576
diffeq_paj_convert^ADD~48-27[0].cout[0] (adder)                         0.010     6.586
diffeq_paj_convert^ADD~48-28[0].cin[0] (adder)                          0.000     6.586
diffeq_paj_convert^ADD~48-28[0].sumout[0] (adder)                       0.300     6.886
n1711.in[0] (.names)                                                    0.334     7.219
n1711.out[0] (.names)                                                   0.261     7.480
diffeq_paj_convert^y_var~27_FF.D[0] (.latch)                            0.000     7.480
data arrival time                                                                 7.480

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~27_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.480
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.504


#Path 39
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~1_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-1[0].b[0] (adder)                            3.101     5.853
diffeq_paj_convert^ADD~48-1[0].cout[0] (adder)                         0.300     6.153
diffeq_paj_convert^ADD~48-2[0].cin[0] (adder)                          0.000     6.153
diffeq_paj_convert^ADD~48-2[0].sumout[0] (adder)                       0.300     6.453
n1841.in[0] (.names)                                                   0.761     7.214
n1841.out[0] (.names)                                                  0.261     7.475
diffeq_paj_convert^y_var~1_FF.D[0] (.latch)                            0.000     7.475
data arrival time                                                                7.475

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~1_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.475
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.498


#Path 40
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].cout[0] (adder)                         0.010     6.576
diffeq_paj_convert^ADD~48-27[0].cin[0] (adder)                          0.000     6.576
diffeq_paj_convert^ADD~48-27[0].sumout[0] (adder)                       0.300     6.876
n1716.in[0] (.names)                                                    0.336     7.212
n1716.out[0] (.names)                                                   0.261     7.473
diffeq_paj_convert^y_var~26_FF.D[0] (.latch)                            0.000     7.473
data arrival time                                                                 7.473

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~26_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.473
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.496


#Path 41
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].sumout[0] (adder)                       0.300     6.856
n1726.in[0] (.names)                                                    0.335     7.190
n1726.out[0] (.names)                                                   0.261     7.451
diffeq_paj_convert^y_var~24_FF.D[0] (.latch)                            0.000     7.451
data arrival time                                                                 7.451

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~24_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.451
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.475


#Path 42
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].sumout[0] (adder)                       0.300     6.576
n1786.in[0] (.names)                                                    0.611     7.187
n1786.out[0] (.names)                                                   0.261     7.448
diffeq_paj_convert^y_var~12_FF.D[0] (.latch)                            0.000     7.448
data arrival time                                                                 7.448

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~12_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.448
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.472


#Path 43
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].sumout[0] (adder)                       0.300     6.846
n1731.in[0] (.names)                                                    0.338     7.184
n1731.out[0] (.names)                                                   0.261     7.445
diffeq_paj_convert^y_var~23_FF.D[0] (.latch)                            0.000     7.445
data arrival time                                                                 7.445

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~23_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.445
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.468


#Path 44
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].sumout[0] (adder)                       0.300     6.826
n1741.in[0] (.names)                                                    0.331     7.157
n1741.out[0] (.names)                                                   0.261     7.418
diffeq_paj_convert^y_var~21_FF.D[0] (.latch)                            0.000     7.418
data arrival time                                                                 7.418

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~21_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.418
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.442


#Path 45
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~20_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].sumout[0] (adder)                       0.300     6.816
n1746.in[0] (.names)                                                    0.332     7.148
n1746.out[0] (.names)                                                   0.261     7.409
diffeq_paj_convert^y_var~20_FF.D[0] (.latch)                            0.000     7.409
data arrival time                                                                 7.409

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~20_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.409
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.433


#Path 46
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~6_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                            3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                         0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                          0.000     6.216
diffeq_paj_convert^ADD~48-7[0].sumout[0] (adder)                       0.300     6.516
n1816.in[0] (.names)                                                   0.622     7.138
n1816.out[0] (.names)                                                  0.261     7.399
diffeq_paj_convert^y_var~6_FF.D[0] (.latch)                            0.000     7.399
data arrival time                                                                7.399

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~6_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.399
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.423


#Path 47
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~15_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].sumout[0] (adder)                       0.300     6.606
n1771.in[0] (.names)                                                    0.471     7.077
n1771.out[0] (.names)                                                   0.261     7.338
diffeq_paj_convert^y_var~15_FF.D[0] (.latch)                            0.000     7.338
data arrival time                                                                 7.338

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~15_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.338
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.362


#Path 48
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].sumout[0] (adder)                       0.300     6.626
n1761.in[0] (.names)                                                    0.426     7.052
n1761.out[0] (.names)                                                   0.261     7.313
diffeq_paj_convert^y_var~17_FF.D[0] (.latch)                            0.000     7.313
data arrival time                                                                 7.313

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~17_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.313
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.337


#Path 49
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].cout[0] (adder)                         0.010     6.576
diffeq_paj_convert^ADD~48-27[0].cin[0] (adder)                          0.000     6.576
diffeq_paj_convert^ADD~48-27[0].cout[0] (adder)                         0.010     6.586
diffeq_paj_convert^ADD~48-28[0].cin[0] (adder)                          0.000     6.586
diffeq_paj_convert^ADD~48-28[0].cout[0] (adder)                         0.010     6.596
diffeq_paj_convert^ADD~48-29[0].cin[0] (adder)                          0.000     6.596
diffeq_paj_convert^ADD~48-29[0].cout[0] (adder)                         0.010     6.606
diffeq_paj_convert^ADD~48-30[0].cin[0] (adder)                          0.000     6.606
diffeq_paj_convert^ADD~48-30[0].cout[0] (adder)                         0.010     6.616
diffeq_paj_convert^ADD~48-31[0].cin[0] (adder)                          0.000     6.616
diffeq_paj_convert^ADD~48-31[0].cout[0] (adder)                         0.010     6.626
diffeq_paj_convert^ADD~48-32[0].cin[0] (adder)                          0.000     6.626
diffeq_paj_convert^ADD~48-32[0].sumout[0] (adder)                       0.300     6.926
n1691.in[0] (.names)                                                    0.100     7.026
n1691.out[0] (.names)                                                   0.261     7.287
diffeq_paj_convert^y_var~31_FF.D[0] (.latch)                            0.000     7.287
data arrival time                                                                 7.287

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~31_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.287
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.310


#Path 50
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].cout[0] (adder)                         0.010     6.576
diffeq_paj_convert^ADD~48-27[0].cin[0] (adder)                          0.000     6.576
diffeq_paj_convert^ADD~48-27[0].cout[0] (adder)                         0.010     6.586
diffeq_paj_convert^ADD~48-28[0].cin[0] (adder)                          0.000     6.586
diffeq_paj_convert^ADD~48-28[0].cout[0] (adder)                         0.010     6.596
diffeq_paj_convert^ADD~48-29[0].cin[0] (adder)                          0.000     6.596
diffeq_paj_convert^ADD~48-29[0].cout[0] (adder)                         0.010     6.606
diffeq_paj_convert^ADD~48-30[0].cin[0] (adder)                          0.000     6.606
diffeq_paj_convert^ADD~48-30[0].cout[0] (adder)                         0.010     6.616
diffeq_paj_convert^ADD~48-31[0].cin[0] (adder)                          0.000     6.616
diffeq_paj_convert^ADD~48-31[0].sumout[0] (adder)                       0.300     6.916
n1696.in[0] (.names)                                                    0.100     7.016
n1696.out[0] (.names)                                                   0.261     7.277
diffeq_paj_convert^y_var~30_FF.D[0] (.latch)                            0.000     7.277
data arrival time                                                                 7.277

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~30_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.277
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.300


#Path 51
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].cout[0] (adder)                         0.010     6.326
diffeq_paj_convert^ADD~48-18[0].cin[0] (adder)                          0.000     6.326
diffeq_paj_convert^ADD~48-18[0].cout[0] (adder)                         0.010     6.336
diffeq_paj_convert^ADD~48-19[0].cin[0] (adder)                          0.000     6.336
diffeq_paj_convert^ADD~48-19[0].cout[0] (adder)                         0.010     6.346
diffeq_paj_convert^ADD~48-20[0].cin[0] (adder)                          0.160     6.506
diffeq_paj_convert^ADD~48-20[0].cout[0] (adder)                         0.010     6.516
diffeq_paj_convert^ADD~48-21[0].cin[0] (adder)                          0.000     6.516
diffeq_paj_convert^ADD~48-21[0].cout[0] (adder)                         0.010     6.526
diffeq_paj_convert^ADD~48-22[0].cin[0] (adder)                          0.000     6.526
diffeq_paj_convert^ADD~48-22[0].cout[0] (adder)                         0.010     6.536
diffeq_paj_convert^ADD~48-23[0].cin[0] (adder)                          0.000     6.536
diffeq_paj_convert^ADD~48-23[0].cout[0] (adder)                         0.010     6.546
diffeq_paj_convert^ADD~48-24[0].cin[0] (adder)                          0.000     6.546
diffeq_paj_convert^ADD~48-24[0].cout[0] (adder)                         0.010     6.556
diffeq_paj_convert^ADD~48-25[0].cin[0] (adder)                          0.000     6.556
diffeq_paj_convert^ADD~48-25[0].cout[0] (adder)                         0.010     6.566
diffeq_paj_convert^ADD~48-26[0].cin[0] (adder)                          0.000     6.566
diffeq_paj_convert^ADD~48-26[0].cout[0] (adder)                         0.010     6.576
diffeq_paj_convert^ADD~48-27[0].cin[0] (adder)                          0.000     6.576
diffeq_paj_convert^ADD~48-27[0].cout[0] (adder)                         0.010     6.586
diffeq_paj_convert^ADD~48-28[0].cin[0] (adder)                          0.000     6.586
diffeq_paj_convert^ADD~48-28[0].cout[0] (adder)                         0.010     6.596
diffeq_paj_convert^ADD~48-29[0].cin[0] (adder)                          0.000     6.596
diffeq_paj_convert^ADD~48-29[0].cout[0] (adder)                         0.010     6.606
diffeq_paj_convert^ADD~48-30[0].cin[0] (adder)                          0.000     6.606
diffeq_paj_convert^ADD~48-30[0].sumout[0] (adder)                       0.300     6.906
n1701.in[0] (.names)                                                    0.100     7.006
n1701.out[0] (.names)                                                   0.261     7.267
diffeq_paj_convert^y_var~29_FF.D[0] (.latch)                            0.000     7.267
data arrival time                                                                 7.267

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~29_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.267
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.290


#Path 52
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~10_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].sumout[0] (adder)                       0.300     6.556
n1796.in[0] (.names)                                                    0.423     6.979
n1796.out[0] (.names)                                                   0.261     7.240
diffeq_paj_convert^y_var~10_FF.D[0] (.latch)                            0.000     7.240
data arrival time                                                                 7.240

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~10_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.240
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.263


#Path 53
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~9_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].sumout[0] (adder)                       0.300     6.546
n1801.in[0] (.names)                                                    0.428     6.974
n1801.out[0] (.names)                                                   0.261     7.235
diffeq_paj_convert^y_var~9_FF.D[0] (.latch)                             0.000     7.235
data arrival time                                                                 7.235

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~9_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.235
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.259


#Path 54
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~16_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].cout[0] (adder)                         0.010     6.306
diffeq_paj_convert^ADD~48-16[0].cin[0] (adder)                          0.000     6.306
diffeq_paj_convert^ADD~48-16[0].cout[0] (adder)                         0.010     6.316
diffeq_paj_convert^ADD~48-17[0].cin[0] (adder)                          0.000     6.316
diffeq_paj_convert^ADD~48-17[0].sumout[0] (adder)                       0.300     6.616
n1766.in[0] (.names)                                                    0.334     6.949
n1766.out[0] (.names)                                                   0.261     7.210
diffeq_paj_convert^y_var~16_FF.D[0] (.latch)                            0.000     7.210
data arrival time                                                                 7.210

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~16_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.210
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.234


#Path 55
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~14_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].cout[0] (adder)                         0.010     6.296
diffeq_paj_convert^ADD~48-15[0].cin[0] (adder)                          0.000     6.296
diffeq_paj_convert^ADD~48-15[0].sumout[0] (adder)                       0.300     6.596
n1776.in[0] (.names)                                                    0.338     6.934
n1776.out[0] (.names)                                                   0.261     7.195
diffeq_paj_convert^y_var~14_FF.D[0] (.latch)                            0.000     7.195
data arrival time                                                                 7.195

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~14_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.195
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.218


#Path 56
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~13_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].cout[0] (adder)                         0.010     6.276
diffeq_paj_convert^ADD~48-13[0].cin[0] (adder)                          0.000     6.276
diffeq_paj_convert^ADD~48-13[0].cout[0] (adder)                         0.010     6.286
diffeq_paj_convert^ADD~48-14[0].cin[0] (adder)                          0.000     6.286
diffeq_paj_convert^ADD~48-14[0].sumout[0] (adder)                       0.300     6.586
n1781.in[0] (.names)                                                    0.336     6.922
n1781.out[0] (.names)                                                   0.261     7.183
diffeq_paj_convert^y_var~13_FF.D[0] (.latch)                            0.000     7.183
data arrival time                                                                 7.183

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~13_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.183
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.206


#Path 57
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~11_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                          0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                            1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                           1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                             3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                          0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                           0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                          0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                           0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                          0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                           0.000     6.236
diffeq_paj_convert^ADD~48-9[0].cout[0] (adder)                          0.010     6.246
diffeq_paj_convert^ADD~48-10[0].cin[0] (adder)                          0.000     6.246
diffeq_paj_convert^ADD~48-10[0].cout[0] (adder)                         0.010     6.256
diffeq_paj_convert^ADD~48-11[0].cin[0] (adder)                          0.000     6.256
diffeq_paj_convert^ADD~48-11[0].cout[0] (adder)                         0.010     6.266
diffeq_paj_convert^ADD~48-12[0].cin[0] (adder)                          0.000     6.266
diffeq_paj_convert^ADD~48-12[0].sumout[0] (adder)                       0.300     6.566
n1791.in[0] (.names)                                                    0.338     6.904
n1791.out[0] (.names)                                                   0.261     7.165
diffeq_paj_convert^y_var~11_FF.D[0] (.latch)                            0.000     7.165
data arrival time                                                                 7.165

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^y_var~11_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -7.165
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.188


#Path 58
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~2_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-1[0].b[0] (adder)                            3.101     5.853
diffeq_paj_convert^ADD~48-1[0].cout[0] (adder)                         0.300     6.153
diffeq_paj_convert^ADD~48-2[0].cin[0] (adder)                          0.000     6.153
diffeq_paj_convert^ADD~48-2[0].cout[0] (adder)                         0.010     6.163
diffeq_paj_convert^ADD~48-3[0].cin[0] (adder)                          0.000     6.163
diffeq_paj_convert^ADD~48-3[0].sumout[0] (adder)                       0.300     6.463
n1836.in[0] (.names)                                                   0.426     6.889
n1836.out[0] (.names)                                                  0.261     7.150
diffeq_paj_convert^y_var~2_FF.D[0] (.latch)                            0.000     7.150
data arrival time                                                                7.150

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~2_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.150
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.173


#Path 59
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~8_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                            3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                         0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                          0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                         0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                          0.000     6.226
diffeq_paj_convert^ADD~48-8[0].cout[0] (adder)                         0.010     6.236
diffeq_paj_convert^ADD~48-9[0].cin[0] (adder)                          0.000     6.236
diffeq_paj_convert^ADD~48-9[0].sumout[0] (adder)                       0.300     6.536
n1806.in[0] (.names)                                                   0.340     6.876
n1806.out[0] (.names)                                                  0.261     7.137
diffeq_paj_convert^y_var~8_FF.D[0] (.latch)                            0.000     7.137
data arrival time                                                                7.137

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~8_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.137
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.161


#Path 60
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~7_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[5] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-6[0].b[0] (adder)                            3.164     5.916
diffeq_paj_convert^ADD~48-6[0].cout[0] (adder)                         0.300     6.216
diffeq_paj_convert^ADD~48-7[0].cin[0] (adder)                          0.000     6.216
diffeq_paj_convert^ADD~48-7[0].cout[0] (adder)                         0.010     6.226
diffeq_paj_convert^ADD~48-8[0].cin[0] (adder)                          0.000     6.226
diffeq_paj_convert^ADD~48-8[0].sumout[0] (adder)                       0.300     6.526
n1811.in[0] (.names)                                                   0.334     6.859
n1811.out[0] (.names)                                                  0.261     7.120
diffeq_paj_convert^y_var~7_FF.D[0] (.latch)                            0.000     7.120
data arrival time                                                                7.120

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~7_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.120
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.144


#Path 61
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~5_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-1[0].b[0] (adder)                            3.101     5.853
diffeq_paj_convert^ADD~48-1[0].cout[0] (adder)                         0.300     6.153
diffeq_paj_convert^ADD~48-2[0].cin[0] (adder)                          0.000     6.153
diffeq_paj_convert^ADD~48-2[0].cout[0] (adder)                         0.010     6.163
diffeq_paj_convert^ADD~48-3[0].cin[0] (adder)                          0.000     6.163
diffeq_paj_convert^ADD~48-3[0].cout[0] (adder)                         0.010     6.173
diffeq_paj_convert^ADD~48-4[0].cin[0] (adder)                          0.000     6.173
diffeq_paj_convert^ADD~48-4[0].cout[0] (adder)                         0.010     6.183
diffeq_paj_convert^ADD~48-5[0].cin[0] (adder)                          0.000     6.183
diffeq_paj_convert^ADD~48-5[0].cout[0] (adder)                         0.010     6.193
diffeq_paj_convert^ADD~48-6[0].cin[0] (adder)                          0.000     6.193
diffeq_paj_convert^ADD~48-6[0].sumout[0] (adder)                       0.300     6.493
n1821.in[0] (.names)                                                   0.336     6.828
n1821.out[0] (.names)                                                  0.261     7.089
diffeq_paj_convert^y_var~5_FF.D[0] (.latch)                            0.000     7.089
data arrival time                                                                7.089

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~5_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.089
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.113


#Path 62
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~4_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-1[0].b[0] (adder)                            3.101     5.853
diffeq_paj_convert^ADD~48-1[0].cout[0] (adder)                         0.300     6.153
diffeq_paj_convert^ADD~48-2[0].cin[0] (adder)                          0.000     6.153
diffeq_paj_convert^ADD~48-2[0].cout[0] (adder)                         0.010     6.163
diffeq_paj_convert^ADD~48-3[0].cin[0] (adder)                          0.000     6.163
diffeq_paj_convert^ADD~48-3[0].cout[0] (adder)                         0.010     6.173
diffeq_paj_convert^ADD~48-4[0].cin[0] (adder)                          0.000     6.173
diffeq_paj_convert^ADD~48-4[0].cout[0] (adder)                         0.010     6.183
diffeq_paj_convert^ADD~48-5[0].cin[0] (adder)                          0.000     6.183
diffeq_paj_convert^ADD~48-5[0].sumout[0] (adder)                       0.300     6.483
n1826.in[0] (.names)                                                   0.335     6.817
n1826.out[0] (.names)                                                  0.261     7.078
diffeq_paj_convert^y_var~4_FF.D[0] (.latch)                            0.000     7.078
data arrival time                                                                7.078

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~4_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.078
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.102


#Path 63
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~3_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-1[0].b[0] (adder)                            3.101     5.853
diffeq_paj_convert^ADD~48-1[0].cout[0] (adder)                         0.300     6.153
diffeq_paj_convert^ADD~48-2[0].cin[0] (adder)                          0.000     6.153
diffeq_paj_convert^ADD~48-2[0].cout[0] (adder)                         0.010     6.163
diffeq_paj_convert^ADD~48-3[0].cin[0] (adder)                          0.000     6.163
diffeq_paj_convert^ADD~48-3[0].cout[0] (adder)                         0.010     6.173
diffeq_paj_convert^ADD~48-4[0].cin[0] (adder)                          0.000     6.173
diffeq_paj_convert^ADD~48-4[0].sumout[0] (adder)                       0.300     6.473
n1831.in[0] (.names)                                                   0.337     6.810
n1831.out[0] (.names)                                                  0.261     7.071
diffeq_paj_convert^y_var~3_FF.D[0] (.latch)                            0.000     7.071
data arrival time                                                                7.071

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~3_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -7.071
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -7.094


#Path 64
Startpoint: diffeq_paj_convert^DXport~24.inpad[0] (.input clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~0_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
diffeq_paj_convert^DXport~24.inpad[0] (.input)                         0.000     0.000
diffeq_paj_convert^MUL~0[0].b[24] (multiply)                           1.229     1.229
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     2.752
diffeq_paj_convert^ADD~48-1[0].b[0] (adder)                            3.101     5.853
diffeq_paj_convert^ADD~48-1[0].sumout[0] (adder)                       0.300     6.153
n1846.in[0] (.names)                                                   0.332     6.485
n1846.out[0] (.names)                                                  0.261     6.746
diffeq_paj_convert^y_var~0_FF.D[0] (.latch)                            0.000     6.746
data arrival time                                                                6.746

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^y_var~0_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -6.746
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -6.770


#Path 65
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1101.in[2] (.names)                                                    1.182     4.825
n1101.out[0] (.names)                                                   0.235     5.060
diffeq_paj_convert^Uoutport~18_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                 5.060

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~18_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -5.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.084


#Path 66
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1471.in[2] (.names)                                                    1.182     4.825
n1471.out[0] (.names)                                                   0.235     5.060
diffeq_paj_convert^Youtport~27_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                 5.060

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~27_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -5.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.084


#Path 67
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~5_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1186.in[2] (.names)                                                   1.182     4.825
n1186.out[0] (.names)                                                  0.235     5.060
diffeq_paj_convert^Uoutport~5_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                5.060

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~5_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -5.060
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -5.084


#Path 68
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~6_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1191.in[2] (.names)                                                   1.182     4.825
n1191.out[0] (.names)                                                  0.235     5.060
diffeq_paj_convert^Uoutport~6_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                5.060

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~6_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -5.060
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -5.084


#Path 69
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~7_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1196.in[2] (.names)                                                   1.182     4.825
n1196.out[0] (.names)                                                  0.235     5.060
diffeq_paj_convert^Uoutport~7_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                5.060

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~7_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -5.060
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -5.084


#Path 70
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~8_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1201.in[2] (.names)                                                   1.182     4.825
n1201.out[0] (.names)                                                  0.235     5.060
diffeq_paj_convert^Uoutport~8_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                5.060

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~8_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -5.060
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -5.084


#Path 71
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1461.in[2] (.names)                                                    1.182     4.825
n1461.out[0] (.names)                                                   0.235     5.060
diffeq_paj_convert^Youtport~25_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                 5.060

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~25_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -5.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.084


#Path 72
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1456.in[2] (.names)                                                    1.182     4.825
n1456.out[0] (.names)                                                   0.235     5.060
diffeq_paj_convert^Youtport~24_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                 5.060

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~24_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -5.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.084


#Path 73
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1451.in[2] (.names)                                                    1.182     4.825
n1451.out[0] (.names)                                                   0.235     5.060
diffeq_paj_convert^Youtport~23_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                 5.060

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~23_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -5.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.084


#Path 74
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1446.in[2] (.names)                                                    1.182     4.825
n1446.out[0] (.names)                                                   0.235     5.060
diffeq_paj_convert^Youtport~22_FF.D[0] (.latch)                         0.000     5.060
data arrival time                                                                 5.060

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~22_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -5.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.084


#Path 75
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                       0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]       0.124     0.166
n1945.in[5] (.names)                                                 0.641     0.808
n1945.out[0] (.names)                                                0.261     1.069
n1944.in[0] (.names)                                                 0.481     1.550
n1944.out[0] (.names)                                                0.261     1.811
n1943.in[0] (.names)                                                 0.472     2.283
n1943.out[0] (.names)                                                0.261     2.544
n1942_1.in[5] (.names)                                               0.100     2.644
n1942_1.out[0] (.names)                                              0.261     2.905
n1924.in[4] (.names)                                                 0.477     3.382
n1924.out[0] (.names)                                                0.261     3.643
n1956.in[3] (.names)                                                 1.047     4.690
n1956.out[0] (.names)                                                0.261     4.951
diffeq_paj_convert^x_var~12_FF.D[0] (.latch)                         0.000     4.951
data arrival time                                                              4.951

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~12_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.951
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.974


#Path 76
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1231.in[2] (.names)                                                    1.047     4.690
n1231.out[0] (.names)                                                   0.235     4.925
diffeq_paj_convert^Xoutport~12_FF.D[0] (.latch)                         0.000     4.925
data arrival time                                                                 4.925

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~12_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.925
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.948


#Path 77
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~15_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1406.in[2] (.names)                                                    1.047     4.690
n1406.out[0] (.names)                                                   0.235     4.925
diffeq_paj_convert^Youtport~15_FF.D[0] (.latch)                         0.000     4.925
data arrival time                                                                 4.925

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~15_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.925
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.948


#Path 78
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~14_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1401.in[2] (.names)                                                    1.047     4.690
n1401.out[0] (.names)                                                   0.235     4.925
diffeq_paj_convert^Youtport~14_FF.D[0] (.latch)                         0.000     4.925
data arrival time                                                                 4.925

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~14_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.925
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.948


#Path 79
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~13_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1396.in[2] (.names)                                                    1.047     4.690
n1396.out[0] (.names)                                                   0.235     4.925
diffeq_paj_convert^Youtport~13_FF.D[0] (.latch)                         0.000     4.925
data arrival time                                                                 4.925

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~13_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.925
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.948


#Path 80
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1391.in[2] (.names)                                                    1.047     4.690
n1391.out[0] (.names)                                                   0.235     4.925
diffeq_paj_convert^Youtport~12_FF.D[0] (.latch)                         0.000     4.925
data arrival time                                                                 4.925

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~12_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.925
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.948


#Path 81
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~20_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1436.in[2] (.names)                                                    1.025     4.668
n1436.out[0] (.names)                                                   0.235     4.903
diffeq_paj_convert^Youtport~20_FF.D[0] (.latch)                         0.000     4.903
data arrival time                                                                 4.903

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~20_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.903
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.926


#Path 82
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1426.in[2] (.names)                                                    1.025     4.668
n1426.out[0] (.names)                                                   0.235     4.903
diffeq_paj_convert^Youtport~19_FF.D[0] (.latch)                         0.000     4.903
data arrival time                                                                 4.903

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~19_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.903
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.926


#Path 83
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1476.in[2] (.names)                                                    1.025     4.668
n1476.out[0] (.names)                                                   0.235     4.903
diffeq_paj_convert^Youtport~28_FF.D[0] (.latch)                         0.000     4.903
data arrival time                                                                 4.903

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~28_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.903
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.926


#Path 84
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1481.in[2] (.names)                                                    1.025     4.668
n1481.out[0] (.names)                                                   0.235     4.903
diffeq_paj_convert^Youtport~29_FF.D[0] (.latch)                         0.000     4.903
data arrival time                                                                 4.903

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~29_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.903
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.926


#Path 85
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1491.in[2] (.names)                                                    1.025     4.668
n1491.out[0] (.names)                                                   0.235     4.903
diffeq_paj_convert^Youtport~30_FF.D[0] (.latch)                         0.000     4.903
data arrival time                                                                 4.903

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~30_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.903
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.926


#Path 86
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1496.in[2] (.names)                                                    1.025     4.668
n1496.out[0] (.names)                                                   0.235     4.903
diffeq_paj_convert^Youtport~31_FF.D[0] (.latch)                         0.000     4.903
data arrival time                                                                 4.903

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~31_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.903
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.926


#Path 87
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~2_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1431.in[2] (.names)                                                   1.024     4.667
n1431.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~2_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~2_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 88
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~0_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1371.in[2] (.names)                                                   1.024     4.667
n1371.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~0_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~0_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 89
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~1_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1376.in[2] (.names)                                                   1.024     4.667
n1376.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~1_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~1_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 90
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~3_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1486.in[2] (.names)                                                   1.024     4.667
n1486.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~3_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~3_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 91
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~4_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1501.in[2] (.names)                                                   1.024     4.667
n1501.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~4_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~4_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 92
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~5_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1506.in[2] (.names)                                                   1.024     4.667
n1506.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~5_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~5_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 93
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~6_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1511.in[2] (.names)                                                   1.024     4.667
n1511.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~6_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~6_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 94
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~7_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                         0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]         0.124     0.166
n1945.in[5] (.names)                                                   0.641     0.808
n1945.out[0] (.names)                                                  0.261     1.069
n1944.in[0] (.names)                                                   0.481     1.550
n1944.out[0] (.names)                                                  0.261     1.811
n1943.in[0] (.names)                                                   0.472     2.283
n1943.out[0] (.names)                                                  0.261     2.544
n1942_1.in[5] (.names)                                                 0.100     2.644
n1942_1.out[0] (.names)                                                0.261     2.905
n1924.in[4] (.names)                                                   0.477     3.382
n1924.out[0] (.names)                                                  0.261     3.643
n1516.in[2] (.names)                                                   1.024     4.667
n1516.out[0] (.names)                                                  0.235     4.902
diffeq_paj_convert^Youtport~7_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                4.902

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~7_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -4.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -4.925


#Path 95
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1416.in[2] (.names)                                                    1.024     4.667
n1416.out[0] (.names)                                                   0.235     4.902
diffeq_paj_convert^Youtport~17_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                 4.902

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~17_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.902
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.925


#Path 96
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1421.in[2] (.names)                                                    1.024     4.667
n1421.out[0] (.names)                                                   0.235     4.902
diffeq_paj_convert^Youtport~18_FF.D[0] (.latch)                         0.000     4.902
data arrival time                                                                 4.902

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~18_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.902
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.925


#Path 97
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1156.in[2] (.names)                                                    0.906     4.549
n1156.out[0] (.names)                                                   0.235     4.784
diffeq_paj_convert^Uoutport~28_FF.D[0] (.latch)                         0.000     4.784
data arrival time                                                                 4.784

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~28_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.784
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.807


#Path 98
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1151.in[2] (.names)                                                    0.906     4.549
n1151.out[0] (.names)                                                   0.235     4.784
diffeq_paj_convert^Uoutport~27_FF.D[0] (.latch)                         0.000     4.784
data arrival time                                                                 4.784

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~27_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.784
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.807


#Path 99
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                          0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]          0.124     0.166
n1945.in[5] (.names)                                                    0.641     0.808
n1945.out[0] (.names)                                                   0.261     1.069
n1944.in[0] (.names)                                                    0.481     1.550
n1944.out[0] (.names)                                                   0.261     1.811
n1943.in[0] (.names)                                                    0.472     2.283
n1943.out[0] (.names)                                                   0.261     2.544
n1942_1.in[5] (.names)                                                  0.100     2.644
n1942_1.out[0] (.names)                                                 0.261     2.905
n1924.in[4] (.names)                                                    0.477     3.382
n1924.out[0] (.names)                                                   0.261     3.643
n1146.in[2] (.names)                                                    0.906     4.549
n1146.out[0] (.names)                                                   0.235     4.784
diffeq_paj_convert^Uoutport~26_FF.D[0] (.latch)                         0.000     4.784
data arrival time                                                                 4.784

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~26_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -4.784
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.807


#Path 100
Startpoint: diffeq_paj_convert^x_var~31_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~10_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                       0.042     0.042
diffeq_paj_convert^x_var~31_FF.Q[0] (.latch) [clock-to-output]       0.124     0.166
n1945.in[5] (.names)                                                 0.641     0.808
n1945.out[0] (.names)                                                0.261     1.069
n1944.in[0] (.names)                                                 0.481     1.550
n1944.out[0] (.names)                                                0.261     1.811
n1943.in[0] (.names)                                                 0.472     2.283
n1943.out[0] (.names)                                                0.261     2.544
n1942_1.in[5] (.names)                                               0.100     2.644
n1942_1.out[0] (.names)                                              0.261     2.905
n1924.in[4] (.names)                                                 0.477     3.382
n1924.out[0] (.names)                                                0.261     3.643
n1966.in[3] (.names)                                                 0.770     4.413
n1966.out[0] (.names)                                                0.261     4.674
diffeq_paj_convert^x_var~10_FF.D[0] (.latch)                         0.000     4.674
data arrival time                                                              4.674

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~10_FF.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.674
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.698


#End of timing report
