#A64 instruction set encoding
2 10
31 31
25 28
0 0000 Reserved
1 0000 SME encodings
- 0001 Unallocated.
- 0010 SVE encodings
- 0011 Unallocated.
- 100x Data Processing -- Immediate
- 101x Branches, Exception Generating and System instructions
- x1x0 Loads and Stores
- x101 Data Processing -- Register
- x111 Data Processing -- Scalar Floating-Point and Advanced SIMD
#Reserved
2 3
29 30
16 24
00 000000000 UDF
- !=000000000 Unallocated.
!=00 - Unallocated.
#SME encodings
3 44
29 30
10 24
2 4
0x x11xxxxxxxxxxxx x0x SME Outer Product - 64 bit
0x x11xxxxxxxxxxxx x1x Unallocated.
00 x0xxxxxxxxxxxxx - Unallocated.
00 x10xxxxxxxxxxxx x00 SME FP Outer Product - 32 bit
00 010xxxxxxxxxxxx xx1 Unallocated.
00 010xxxxxxxxxxxx x10 SME2 Binary Outer Product - 32 bit
00 110xxxxxxxxxxxx x01 Unallocated.
01 x10xxxxxxxxxxxx xx0 SME Integer Outer Product - 32 bit
01 x10xxxxxxxxxxxx xx1 Unallocated.
01 00xxxxxxxxxxxxx - SME2 Multi-vector - Memory (Contiguous)
01 10xxxxxxxxxxxxx - SME2 Multi-vector - Memory (Strided)
10 0xx000x0xxxxxxx 0xx SME Move into Array
10 0xx000x0xxxxxxx 1xx Unallocated.
10 0xx000x1xxxxxxx - SME Move from Array
10 0xx010xxxxxxxxx x0x SME Add Vector to Array
10 0xx010xxxxxxxxx x1x Unallocated.
10 0xx011xxxxxxxxx - Unallocated.
10 0xx1xxxxxxxxxxx - Unallocated.
10 0000010xxxxxxxx - SME Zero
10 0000011xxxxxxxx - Unallocated.
10 0010010xxxxxxxx - SME2 Zero Lookup Table
10 0010011xxxxxxxx - SME2 Move Lookup Table
10 01x001xxxxxxxxx - SME2 Expand Lookup Table (Contiguous)
10 1xx00xxxxxxxxxx - SME2 Multi-vector - Indexed (One register)
10 1xx01xxxx0xxxxx - SME2 Multi-vector - Indexed (Two registers)
10 1xx01xxxx1xxxxx - SME2 Multi-vector - Indexed (Four registers)
10 1xx1xxxxx100xxx - SME2 Multi-vector - SVE Select
10 1xx1xxxxx110xxx - SME2 Multi-vector - SVE Constructive Binary
10 1xx1xxxxx111000 - SME2 Multi-vector - SVE Constructive Unary
10 1xx1xxxxx111001 - Unallocated.
10 1xx1xxxxx11101x - Unallocated.
10 1xx1xxxx010110x - SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)
10 1xx1xxxx010111x - SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)
10 1xx10xxxx10100x - SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)
10 1xx10xxxx10101x - SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)
10 1xx10xxx01111xx - Unallocated.
10 1xx10xxx11x11xx - Unallocated.
10 1xx11xxxx1111xx - Unallocated.
10 1xx11xxx01010xx - Unallocated.
10 1xx11xxx1101xxx - Unallocated.
10 10x1xxxxx0xxxxx - SME2 Multi-vector - Multiple and Single Array Vectors
10 11x1xxxx00xxxxx - SME2 Multi-vector - Multiple Array Vectors (Two registers)
10 11x1xxxx10xxxxx - SME2 Multi-vector - Multiple Array Vectors (Four registers)
11 - - SME Memory
#SME Outer Product - 64 bit
3 4
29 29
24 24
21 21
0 0 0 SME FP64 outer product
0 0 1 Unallocated.
0 1 - Unallocated.
1 - - SME Int16 outer product
#SME FP64 outer product
1 2
4 4
0 FMOPA (non-widening) FEAT_SME_F64F64
1 FMOPS (non-widening) FEAT_SME_F64F64
#SME Int16 outer product
3 8
24 24
21 21
4 4
0 0 0 SMOPA (4-way) FEAT_SME_I16I64
0 0 1 SMOPS (4-way) FEAT_SME_I16I64
0 1 0 SUMOPA FEAT_SME_I16I64
0 1 1 SUMOPS FEAT_SME_I16I64
1 0 0 USMOPA FEAT_SME_I16I64
1 0 1 USMOPS FEAT_SME_I16I64
1 1 0 UMOPA (4-way) FEAT_SME_I16I64
1 1 1 UMOPS (4-way) FEAT_SME_I16I64
#SME FP Outer Product - 32 bit
2 3
24 24
21 21
0 0 SME FP32 outer product
1 0 SME widening BF16 outer product
1 1 SME FP16 widening outer product
#SME FP32 outer product
1 2
4 4
0 FMOPA (non-widening) FEAT_SME
1 FMOPS (non-widening) FEAT_SME
#SME widening BF16 outer product
1 2
4 4
0 BFMOPA FEAT_SME
1 BFMOPS FEAT_SME
#SME FP16 widening outer product
1 2
4 4
0 FMOPA (widening) FEAT_SME
1 FMOPS (widening) FEAT_SME
#SME2 Binary Outer Product - 32 bit
1 2
21 21
0 SME2 32-bit binary outer product
1 Unallocated.
#SME2 32-bit binary outer product
1 2
4 4
0 BMOPA FEAT_SME2
1 BMOPS FEAT_SME2
#SME Integer Outer Product - 32 bit
2 3
21 21
3 3
0 1 SME2 Int16 two-way outer product
1 1 Unallocated.
- 0 SME Int8 outer product
#SME2 Int16 two-way outer product
2 4
24 24
4 4
0 0 SMOPA (2-way) FEAT_SME2
0 1 SMOPS (2-way) FEAT_SME2
1 0 UMOPA (2-way) FEAT_SME2
1 1 UMOPS (2-way) FEAT_SME2
#SME Int8 outer product
3 8
24 24
21 21
4 4
0 0 0 SMOPA (4-way) FEAT_SME
0 0 1 SMOPS (4-way) FEAT_SME
0 1 0 SUMOPA FEAT_SME
0 1 1 SUMOPS FEAT_SME
1 0 0 USMOPA FEAT_SME
1 0 1 USMOPS FEAT_SME
1 1 0 UMOPA (4-way) FEAT_SME
1 1 1 UMOPS (4-way) FEAT_SME
#SME2 Multi-vector - Memory (Contiguous)
3 11
20 22
15 15
1 1
00x 0 - SME2 multi-vec contiguous load (scalar plus scalar, two registers)
00x 1 0 SME2 multi-vec contiguous load (scalar plus scalar, four registers)
01x 0 - SME2 multi-vec contiguous store (scalar plus scalar, two registers)
01x 1 0 SME2 multi-vec contiguous store (scalar plus scalar, four registers)
0xx 1 1 Unallocated.
100 0 - SME2 multi-vec contiguous load (scalar plus immediate, two registers)
100 1 0 SME2 multi-vec contiguous load (scalar plus immediate, four registers)
110 0 - SME2 multi-vec contiguous store (scalar plus immediate, two registers)
110 1 0 SME2 multi-vec contiguous store (scalar plus immediate, four registers)
1x0 1 1 Unallocated.
1x1 - - Unallocated.
#SME2 multi-vec contiguous load (scalar plus scalar, two registers)
2 8
13 14
0 0
00 0 LD1B (scalar plus scalar, consecutive registers) FEAT_SME2
00 1 LDNT1B (scalar plus scalar, consecutive registers) FEAT_SME2
01 0 LD1H (scalar plus scalar, consecutive registers) FEAT_SME2
01 1 LDNT1H (scalar plus scalar, consecutive registers) FEAT_SME2
10 0 LD1W (scalar plus scalar, consecutive registers) FEAT_SME2
10 1 LDNT1W (scalar plus scalar, consecutive registers) FEAT_SME2
11 0 LD1D (scalar plus scalar, consecutive registers) FEAT_SME2
11 1 LDNT1D (scalar plus scalar, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous load (scalar plus scalar, four registers)
2 8
13 14
0 0
00 0 LD1B (scalar plus scalar, consecutive registers) FEAT_SME2
00 1 LDNT1B (scalar plus scalar, consecutive registers) FEAT_SME2
01 0 LD1H (scalar plus scalar, consecutive registers) FEAT_SME2
01 1 LDNT1H (scalar plus scalar, consecutive registers) FEAT_SME2
10 0 LD1W (scalar plus scalar, consecutive registers) FEAT_SME2
10 1 LDNT1W (scalar plus scalar, consecutive registers) FEAT_SME2
11 0 LD1D (scalar plus scalar, consecutive registers) FEAT_SME2
11 1 LDNT1D (scalar plus scalar, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous store (scalar plus scalar, two registers)
2 8
13 14
0 0
00 0 ST1B (scalar plus scalar, consecutive registers) FEAT_SME2
00 1 STNT1B (scalar plus scalar, consecutive registers) FEAT_SME2
01 0 ST1H (scalar plus scalar, consecutive registers) FEAT_SME2
01 1 STNT1H (scalar plus scalar, consecutive registers) FEAT_SME2
10 0 ST1W (scalar plus scalar, consecutive registers) FEAT_SME2
10 1 STNT1W (scalar plus scalar, consecutive registers) FEAT_SME2
11 0 ST1D (scalar plus scalar, consecutive registers) FEAT_SME2
11 1 STNT1D (scalar plus scalar, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous store (scalar plus scalar, four registers)
2 8
13 14
0 0
00 0 ST1B (scalar plus scalar, consecutive registers) FEAT_SME2
00 1 STNT1B (scalar plus scalar, consecutive registers) FEAT_SME2
01 0 ST1H (scalar plus scalar, consecutive registers) FEAT_SME2
01 1 STNT1H (scalar plus scalar, consecutive registers) FEAT_SME2
10 0 ST1W (scalar plus scalar, consecutive registers) FEAT_SME2
10 1 STNT1W (scalar plus scalar, consecutive registers) FEAT_SME2
11 0 ST1D (scalar plus scalar, consecutive registers) FEAT_SME2
11 1 STNT1D (scalar plus scalar, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous load (scalar plus immediate, two registers)
2 8
13 14
0 0
00 0 LD1B (scalar plus immediate, consecutive registers) FEAT_SME2
00 1 LDNT1B (scalar plus immediate, consecutive registers) FEAT_SME2
01 0 LD1H (scalar plus immediate, consecutive registers) FEAT_SME2
01 1 LDNT1H (scalar plus immediate, consecutive registers) FEAT_SME2
10 0 LD1W (scalar plus immediate, consecutive registers) FEAT_SME2
10 1 LDNT1W (scalar plus immediate, consecutive registers) FEAT_SME2
11 0 LD1D (scalar plus immediate, consecutive registers) FEAT_SME2
11 1 LDNT1D (scalar plus immediate, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous load (scalar plus immediate, four registers)
2 8
13 14
0 0
00 0 LD1B (scalar plus immediate, consecutive registers) FEAT_SME2
00 1 LDNT1B (scalar plus immediate, consecutive registers) FEAT_SME2
01 0 LD1H (scalar plus immediate, consecutive registers) FEAT_SME2
01 1 LDNT1H (scalar plus immediate, consecutive registers) FEAT_SME2
10 0 LD1W (scalar plus immediate, consecutive registers) FEAT_SME2
10 1 LDNT1W (scalar plus immediate, consecutive registers) FEAT_SME2
11 0 LD1D (scalar plus immediate, consecutive registers) FEAT_SME2
11 1 LDNT1D (scalar plus immediate, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous store (scalar plus immediate, two registers)
2 8
13 14
0 0
00 0 ST1B (scalar plus immediate, consecutive registers) FEAT_SME2
00 1 STNT1B (scalar plus immediate, consecutive registers) FEAT_SME2
01 0 ST1H (scalar plus immediate, consecutive registers) FEAT_SME2
01 1 STNT1H (scalar plus immediate, consecutive registers) FEAT_SME2
10 0 ST1W (scalar plus immediate, consecutive registers) FEAT_SME2
10 1 STNT1W (scalar plus immediate, consecutive registers) FEAT_SME2
11 0 ST1D (scalar plus immediate, consecutive registers) FEAT_SME2
11 1 STNT1D (scalar plus immediate, consecutive registers) FEAT_SME2
#SME2 multi-vec contiguous store (scalar plus immediate, four registers)
2 8
13 14
0 0
00 0 ST1B (scalar plus immediate, consecutive registers) FEAT_SME2
00 1 STNT1B (scalar plus immediate, consecutive registers) FEAT_SME2
01 0 ST1H (scalar plus immediate, consecutive registers) FEAT_SME2
01 1 STNT1H (scalar plus immediate, consecutive registers) FEAT_SME2
10 0 ST1W (scalar plus immediate, consecutive registers) FEAT_SME2
10 1 STNT1W (scalar plus immediate, consecutive registers) FEAT_SME2
11 0 ST1D (scalar plus immediate, consecutive registers) FEAT_SME2
11 1 STNT1D (scalar plus immediate, consecutive registers) FEAT_SME2
#SME2 Multi-vector - Memory (Strided)
3 11
20 22
15 15
2 2
00x 0 - SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)
00x 1 0 SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)
01x 0 - SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)
01x 1 0 SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)
0xx 1 1 Unallocated.
100 0 - SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)
100 1 0 SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)
110 0 - SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)
110 1 0 SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)
1x0 1 1 Unallocated.
1x1 - - Unallocated.
#SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)
2 8
13 14
3 3
00 0 LD1B (scalar plus scalar, strided registers) FEAT_SME2
00 1 LDNT1B (scalar plus scalar, strided registers) FEAT_SME2
01 0 LD1H (scalar plus scalar, strided registers) FEAT_SME2
01 1 LDNT1H (scalar plus scalar, strided registers) FEAT_SME2
10 0 LD1W (scalar plus scalar, strided registers) FEAT_SME2
10 1 LDNT1W (scalar plus scalar, strided registers) FEAT_SME2
11 0 LD1D (scalar plus scalar, strided registers) FEAT_SME2
11 1 LDNT1D (scalar plus scalar, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)
2 8
13 14
3 3
00 0 LD1B (scalar plus scalar, strided registers) FEAT_SME2
00 1 LDNT1B (scalar plus scalar, strided registers) FEAT_SME2
01 0 LD1H (scalar plus scalar, strided registers) FEAT_SME2
01 1 LDNT1H (scalar plus scalar, strided registers) FEAT_SME2
10 0 LD1W (scalar plus scalar, strided registers) FEAT_SME2
10 1 LDNT1W (scalar plus scalar, strided registers) FEAT_SME2
11 0 LD1D (scalar plus scalar, strided registers) FEAT_SME2
11 1 LDNT1D (scalar plus scalar, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)
2 8
13 14
3 3
00 0 ST1B (scalar plus scalar, strided registers) FEAT_SME2
00 1 STNT1B (scalar plus scalar, strided registers) FEAT_SME2
01 0 ST1H (scalar plus scalar, strided registers) FEAT_SME2
01 1 STNT1H (scalar plus scalar, strided registers) FEAT_SME2
10 0 ST1W (scalar plus scalar, strided registers) FEAT_SME2
10 1 STNT1W (scalar plus scalar, strided registers) FEAT_SME2
11 0 ST1D (scalar plus scalar, strided registers) FEAT_SME2
11 1 STNT1D (scalar plus scalar, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)
2 8
13 14
3 3
00 0 ST1B (scalar plus scalar, strided registers) FEAT_SME2
00 1 STNT1B (scalar plus scalar, strided registers) FEAT_SME2
01 0 ST1H (scalar plus scalar, strided registers) FEAT_SME2
01 1 STNT1H (scalar plus scalar, strided registers) FEAT_SME2
10 0 ST1W (scalar plus scalar, strided registers) FEAT_SME2
10 1 STNT1W (scalar plus scalar, strided registers) FEAT_SME2
11 0 ST1D (scalar plus scalar, strided registers) FEAT_SME2
11 1 STNT1D (scalar plus scalar, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)
2 8
13 14
3 3
00 0 LD1B (scalar plus immediate, strided registers) FEAT_SME2
00 1 LDNT1B (scalar plus immediate, strided registers) FEAT_SME2
01 0 LD1H (scalar plus immediate, strided registers) FEAT_SME2
01 1 LDNT1H (scalar plus immediate, strided registers) FEAT_SME2
10 0 LD1W (scalar plus immediate, strided registers) FEAT_SME2
10 1 LDNT1W (scalar plus immediate, strided registers) FEAT_SME2
11 0 LD1D (scalar plus immediate, strided registers) FEAT_SME2
11 1 LDNT1D (scalar plus immediate, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)
2 8
13 14
3 3
00 0 LD1B (scalar plus immediate, strided registers) FEAT_SME2
00 1 LDNT1B (scalar plus immediate, strided registers) FEAT_SME2
01 0 LD1H (scalar plus immediate, strided registers) FEAT_SME2
01 1 LDNT1H (scalar plus immediate, strided registers) FEAT_SME2
10 0 LD1W (scalar plus immediate, strided registers) FEAT_SME2
10 1 LDNT1W (scalar plus immediate, strided registers) FEAT_SME2
11 0 LD1D (scalar plus immediate, strided registers) FEAT_SME2
11 1 LDNT1D (scalar plus immediate, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)
2 8
13 14
3 3
00 0 ST1B (scalar plus immediate, strided registers) FEAT_SME2
00 1 STNT1B (scalar plus immediate, strided registers) FEAT_SME2
01 0 ST1H (scalar plus immediate, strided registers) FEAT_SME2
01 1 STNT1H (scalar plus immediate, strided registers) FEAT_SME2
10 0 ST1W (scalar plus immediate, strided registers) FEAT_SME2
10 1 STNT1W (scalar plus immediate, strided registers) FEAT_SME2
11 0 ST1D (scalar plus immediate, strided registers) FEAT_SME2
11 1 STNT1D (scalar plus immediate, strided registers) FEAT_SME2
#SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)
2 8
13 14
3 3
00 0 ST1B (scalar plus immediate, strided registers) FEAT_SME2
00 1 STNT1B (scalar plus immediate, strided registers) FEAT_SME2
01 0 ST1H (scalar plus immediate, strided registers) FEAT_SME2
01 1 STNT1H (scalar plus immediate, strided registers) FEAT_SME2
10 0 ST1W (scalar plus immediate, strided registers) FEAT_SME2
10 1 STNT1W (scalar plus immediate, strided registers) FEAT_SME2
11 0 ST1D (scalar plus immediate, strided registers) FEAT_SME2
11 1 STNT1D (scalar plus immediate, strided registers) FEAT_SME2
#SME Move into Array
6 22
22 23
18 18
15 16
10 12
5 6
3 3
00 1 00 010 x0 0 MOVA (vector to array, two registers) FEAT_SME2
00 1 00 011 00 0 MOVA (vector to array, four registers) FEAT_SME2
00 1 00 0x0 x0 1 Unallocated. -
00 1 00 0x0 x1 - Unallocated. -
00 1 00 0x1 00 1 Unallocated. -
00 1 00 0x1 != 00 - Unallocated. -
00 1 01 000 x0 1 Unallocated. -
00 1 01 000 x1 - Unallocated. -
00 1 01 001 00 1 Unallocated. -
00 1 01 001 != 00 - Unallocated. -
00 1 01 01x - - Unallocated. -
!=00 1 0x 000 x0 1 Unallocated. -
!=00 1 0x 000 x1 - Unallocated. -
!=00 1 0x 001 00 1 Unallocated. -
!=00 1 0x 001 01 - Unallocated. -
!=00 1 0x 001 1x - Unallocated. -
!=00 1 0x 01x - - Unallocated. -
- 0 - - - - SME move vector to array -
- 1 0x 000 x0 0 SME2 move vector to tile, two registers -
- 1 0x 001 00 0 SME2 move vector to tile, four registers -
- 1 0x 1xx - - Unallocated. -
- 1 1x - - - Unallocated. -
#SME move vector to array
2 7
22 23
16 16
0x 1 Unallocated. -
00 0 MOVA (vector to tile, single) - Encoding FEAT_SME
01 0 MOVA (vector to tile, single) - Encoding FEAT_SME
10 0 MOVA (vector to tile, single) - Encoding FEAT_SME
10 1 Unallocated. -
11 0 MOVA (vector to tile, single) - Encoding FEAT_SME
11 1 MOVA (vector to tile, single) - Encoding FEAT_SME
#SME2 move vector to tile, two registers
1 4
22 23
00 MOVA (vector to tile, two registers) - Encoding FEAT_SME2
01 MOVA (vector to tile, two registers) - Encoding FEAT_SME2
10 MOVA (vector to tile, two registers) - Encoding FEAT_SME2
11 MOVA (vector to tile, two registers) - Encoding FEAT_SME2
#SME2 move vector to tile, four registers
22 23
0 2
0x 1xx Unallocated. -
00 0xx MOVA (vector to tile, four registers) - Encoding FEAT_SME2
01 0xx MOVA (vector to tile, four registers) - Encoding FEAT_SME2
10 0xx MOVA (vector to tile, four registers) - Encoding FEAT_SME2
10 1xx Unallocated. -
11 - MOVA (vector to tile, four registers) - Encoding FEAT_SME2
#SME Move from Array
6 21
22 23
18 18
15 16
10 12
8 9
0 1
00 1 00 010 00 x0 MOVA (array to vector, two registers) FEAT_SME2
00 1 00 011 00 00 MOVA (array to vector, four registers) FEAT_SME2
00 1 00 0x0 00 x1 Unallocated. -
00 1 00 0x1 00 !=00 Unallocated. -
00 1 00 0xx !=00 - Unallocated. -
00 1 01 000 00 x1 Unallocated. -
00 1 01 001 00 !=00 Unallocated. -
00 1 01 00x !=00 - Unallocated. -
00 1 01 01x - - Unallocated. -
!=00 1 0x 000 00 x1 Unallocated. -
!=00 1 0x 001 00 01 Unallocated. -
!=00 1 0x 001 00 1x Unallocated. -
!=00 1 0x 00x 01 - Unallocated. -
!=00 1 0x 00x 1x - Unallocated. -
!=00 1 0x 01x - - Unallocated. -
- 0 - - 0x - SME move array to vector -
- 0 - - 1x - Unallocated. -
- 1 0x 000 00 x0 SME2 move tile to vector, two registers -
- 1 0x 001 00 00 SME2 move tile to vector, four registers -
- 1 0x 1xx - - Unallocated. -
- 1 1x - - - Unallocated. -
#SME Add Vector to Array
3 4
23 23
17 18
4 4
0 - - Unallocated.
1 00 0 SME add vector to array
1 00 1 Unallocated.
1 !=00 - Unallocated.
#SME Zero
1 2
8 17
0000000000 ZERO (tile) FEAT_SME
!= 0000000000 Unallocated. -
#SME2 Zero Lookup Table
1 2
4 17
00000000000000 SME2 zero lookup table
!=00000000000000 Unallocated.
#SME2 Move Lookup Table
2 3
17 17
15 16
0 00 SME2 move from lookup table
1 00 SME2 move into lookup table
- !=00 Unallocated.
#SME2 move from lookup table
1 8
5 11
000xxxx Unallocated. -
0010xxx Unallocated. -
00110xx Unallocated. -
001110x Unallocated. -
0011110 Unallocated. -
0011111 MOVT (ZT0 to scalar) FEAT_SME2
01xxxxx Unallocated. -
1xxxxxx Unallocated. -
#SME2 move into lookup table
1 8
5 11
000xxxx Unallocated. -
0010xxx Unallocated. -
00110xx Unallocated. -
001110x Unallocated. -
0011110 Unallocated. -
0011111 MOVT (scalar to ZT0) FEAT_SME2
01xxxxx Unallocated. -
1xxxxxx Unallocated. -
#SME2 Expand Lookup Table (Contiguous)
3 6
22 22
14 15
0 1
0 00 - Unallocated.
0 10 00 SME2 lookup table expand four contiguous registers
0 10 != 00 Unallocated.
0 x1 x0 SME2 lookup table expand two contiguous registers
0 x1 x1 Unallocated.
1 - - SME2 lookup table expand one register
#SME2 lookup table expand four contiguous registers
2 7
16 18
10 11
00x - Unallocated. -
01x 00 LUTI4 (four registers) FEAT_SME2
01x 01 Unallocated. -
01x 1x Unallocated. -
1xx 00 LUTI2 (four registers) FEAT_SME2
1xx 01 Unallocated. -
1xx 1x Unallocated. -
#SME2 lookup table expand two contiguous registers
2 7
15 18
10 11
00xx - Unallocated. -
01xx 00 LUTI4 (two registers) FEAT_SME2
01xx 01 Unallocated. -
01xx 1x Unallocated. -
1xxx 00 LUTI2 (two registers) FEAT_SME2
1xxx 01 Unallocated. -
1xxx 1x Unallocated. -
#SME2 lookup table expand one register
2 7
14 18
10 11
00xxx - Unallocated. -
01xxx 00 LUTI4 (single) FEAT_SME2
01xxx 01 Unallocated. -
01xxx 1x Unallocated. -
1xxxx 00 LUTI2 (single) FEAT_SME2
1xxxx 01 Unallocated. -
1xxxx 1x Unallocated. -
#SME2 Multi-vector - Indexed (One register)
3 7
22 23
20 21
12 12
2 2
00 - - SME2 multi-vec indexed long long MLA one source 32-bit
01 - - Unallocated.
10 0 0 SME2 multi-vec indexed long long MLA one source 64-bit
10 0 1 Unallocated.
10 1 - SME2 multi-vec indexed long FMA one source
11 0 - Unallocated.
11 1 - SME2 multi-vec indexed long MLA one source
#SME2 multi-vec indexed long long MLA one source 32-bit
3 7
4 4
3 3
2 2
- 1 1 Unallocated. -
0 0 0 SMLALL (multiple and indexed vector) FEAT_SME2
0 0 1 USMLALL (multiple and indexed vector) FEAT_SME2
0 1 0 SMLSLL (multiple and indexed vector) FEAT_SME2
1 0 0 UMLALL (multiple and indexed vector) FEAT_SME2
1 0 1 SUMLALL (multiple and indexed vector) FEAT_SME2
1 1 0 UMLSLL (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec indexed long long MLA one source 64-bit
2 4
4 4
3 3
0 0 SMLALL (multiple and indexed vector) FEAT_SME_I16I64
0 1 SMLSLL (multiple and indexed vector) FEAT_SME_I16I64
1 0 UMLALL (multiple and indexed vector) FEAT_SME_I16I64
1 1 UMLSLL (multiple and indexed vector) FEAT_SME_I16I64
#SME2 multi-vec indexed long FMA one source
2 4
4 4
3 3
0 0 FMLAL (multiple and indexed vector) FEAT_SME2
0 1 FMLSL (multiple and indexed vector) FEAT_SME2
1 0 BFMLAL (multiple and indexed vector) FEAT_SME2
1 1 BFMLSL (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec indexed long MLA one source
2 4
4 4
3 3
0 0 SMLAL (multiple and indexed vector) FEAT_SME2
0 1 SMLSL (multiple and indexed vector) FEAT_SME2
1 0 UMLAL (multiple and indexed vector) FEAT_SME2
1 1 UMLSL (multiple and indexed vector) FEAT_SME2
#SME2 Multi-vector - Indexed (Two registers)
3 11
22 23
11 12
5 5
00 0x - SME2 multi-vec indexed long long MLA two sources 32-bit
00 1x - Unallocated.
01 - - SME2 multi-vec ternary indexed two registers 32-bit
10 00 0 SME2 multi-vec indexed long long MLA two sources 64-bit
10 00 1 Unallocated.
10 01 - Unallocated.
10 1x 0 SME2 multi-vec indexed long FMA two sources
10 1x 1 Unallocated.
11 00 0 SME2 multi-vec ternary indexed two registers 64-bit
11 01 0 Unallocated.
11 1x 0 SME2 multi-vec indexed long MLA two sources
#SME2 multi-vec indexed long long MLA two sources 32-bit
3 7
5 5
4 4
3 3
0 0 0 SMLALL (multiple and indexed vector) FEAT_SME2
0 0 1 SMLSLL (multiple and indexed vector) FEAT_SME2
0 1 0 UMLALL (multiple and indexed vector) FEAT_SME2
0 1 1 UMLSLL (multiple and indexed vector) FEAT_SME2
1 - 1 Unallocated. -
1 0 0 USMLALL (multiple and indexed vector) FEAT_SME2
1 1 0 SUMLALL (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec ternary indexed two registers 32-bit
2 15
12 12
3 5
0 000 FMLA (multiple and indexed vector) FEAT_SME2
0 001 FVDOT FEAT_SME2
0 010 FMLS (multiple and indexed vector) FEAT_SME2
0 011 BFVDOT FEAT_SME2
0 100 SVDOT (2-way) FEAT_SME2
0 101 Unallocated. -
0 110 UVDOT (2-way) FEAT_SME2
1 000 SDOT (2-way, multiple and indexed vector) FEAT_SME2
1 001 FDOT (multiple and indexed vector) FEAT_SME2
1 010 UDOT (2-way, multiple and indexed vector) FEAT_SME2
1 011 BFDOT (multiple and indexed vector) FEAT_SME2
1 100 SDOT (4-way, multiple and indexed vector) FEAT_SME2
1 101 USDOT (multiple and indexed vector) FEAT_SME2
1 110 UDOT (4-way, multiple and indexed vector) FEAT_SME2
1 111 SUDOT (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec indexed long long MLA two sources 64-bit
2 4
4 4
3 3
0 0 SMLALL (multiple and indexed vector) FEAT_SME_I16I64
0 1 SMLSLL (multiple and indexed vector) FEAT_SME_I16I64
1 0 UMLALL (multiple and indexed vector) FEAT_SME_I16I64
1 1 UMLSLL (multiple and indexed vector) FEAT_SME_I16I64
#SME2 multi-vec indexed long FMA two sources
2 4
4 4
3 3
0 0 FMLAL (multiple and indexed vector) FEAT_SME2
0 1 FMLSL (multiple and indexed vector) FEAT_SME2
1 0 BFMLAL (multiple and indexed vector) FEAT_SME2
1 1 BFMLSL (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec ternary indexed two registers 64-bit
1 4
3 4
00 FMLA (multiple and indexed vector) FEAT_SME_F64F64
01 SDOT (4-way, multiple and indexed vector) FEAT_SME_I16I64
10 FMLS (multiple and indexed vector) FEAT_SME_F64F64
11 UDOT (4-way, multiple and indexed vector) FEAT_SME_I16I64
#SME2 multi-vec indexed long MLA two sources
2 4
4 4
3 3
0 0 SMLAL (multiple and indexed vector) FEAT_SME2
0 1 SMLSL (multiple and indexed vector) FEAT_SME2
1 0 UMLAL (multiple and indexed vector) FEAT_SME2
1 1 UMLSL (multiple and indexed vector) FEAT_SME2
#SME2 Multi-vector - Indexed (Four registers)
3 13
22 23
11 12
5 6
00 0x 0x SME2 multi-vec indexed long long MLA four sources 32-bit
00 0x 1x Unallocated.
00 1x - Unallocated.
01 - 0x SME2 multi-vec ternary indexed four registers 32-bit
10 00 00 SME2 multi-vec indexed long long MLA four sources 64-bit
10 00 != 00 Unallocated.
10 01 - Unallocated.
10 1x 00 SME2 multi-vec indexed long FMA four sources
10 1x != 00 Unallocated.
11 0x 00 SME2 multi-vec ternary indexed four registers 64-bit
11 0x 01 Unallocated.
11 1x 00 SME2 multi-vec indexed long MLA four sources
x1 - 1x Unallocated.
#SME2 multi-vec indexed long long MLA four sources 32-bit
3 7
5 5
4 4
3 3
0 0 0 SMLALL (multiple and indexed vector) FEAT_SME2
0 0 1 SMLSLL (multiple and indexed vector) FEAT_SME2
0 1 0 UMLALL (multiple and indexed vector) FEAT_SME2
0 1 1 UMLSLL (multiple and indexed vector) FEAT_SME2
1 - 1 Unallocated. -
1 0 0 USMLALL (multiple and indexed vector) FEAT_SME2
1 1 0 SUMLALL (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec ternary indexed four registers 32-bit
2 14
12 12
3 5
0 000 FMLA (multiple and indexed vector) FEAT_SME2
0 010 FMLS (multiple and indexed vector) FEAT_SME2
0 100 SVDOT (4-way) FEAT_SME2
0 101 USVDOT FEAT_SME2
0 110 UVDOT (4-way) FEAT_SME2
0 111 SUVDOT FEAT_SME2
1 000 SDOT (2-way, multiple and indexed vector) FEAT_SME2
1 001 FDOT (multiple and indexed vector) FEAT_SME2
1 010 UDOT (2-way, multiple and indexed vector) FEAT_SME2
1 011 BFDOT (multiple and indexed vector) FEAT_SME2
1 100 SDOT (4-way, multiple and indexed vector) FEAT_SME2
1 101 USDOT (multiple and indexed vector) FEAT_SME2
1 110 UDOT (4-way, multiple and indexed vector) FEAT_SME2
1 111 SUDOT (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec indexed long long MLA four sources 64-bit
2 4
4 4
3 3
0 0 SMLALL (multiple and indexed vector) FEAT_SME_I16I64
0 1 SMLSLL (multiple and indexed vector) FEAT_SME_I16I64
1 0 UMLALL (multiple and indexed vector) FEAT_SME_I16I64
1 1 UMLSLL (multiple and indexed vector) FEAT_SME_I16I64
#SME2 multi-vec indexed long FMA four sources
2 4
4 4
3 3
0 0 FMLAL (multiple and indexed vector) FEAT_SME2
0 1 FMLSL (multiple and indexed vector) FEAT_SME2
1 0 BFMLAL (multiple and indexed vector) FEAT_SME2
1 1 BFMLSL (multiple and indexed vector) FEAT_SME2
#SME2 multi-vec ternary indexed four registers 64-bit
2 7
11 11
3 4
0 00 FMLA (multiple and indexed vector) FEAT_SME_F64F64
0 01 SDOT (4-way, multiple and indexed vector) FEAT_SME_I16I64
0 10 FMLS (multiple and indexed vector) FEAT_SME_F64F64
0 11 UDOT (4-way, multiple and indexed vector) FEAT_SME_I16I64
1 x0 Unallocated. -
1 01 SVDOT (4-way) FEAT_SME_I16I64
1 11 UVDOT (4-way) FEAT_SME_I16I64
#SME2 multi-vec indexed long MLA four sources
2 4
4 4
3 3
0 0 SMLAL (multiple and indexed vector) FEAT_SME2
0 1 SMLSL (multiple and indexed vector) FEAT_SME2
1 0 UMLAL (multiple and indexed vector) FEAT_SME2
1 1 UMLSL (multiple and indexed vector) FEAT_SME2
#SME2 Multi-vector - SVE Select
3 7
5 6
0 1
01 00 00 SEL - Encoding FEAT_SME2
01 00 !=00 Unallocated. -
01 !=00 - Unallocated. -
11 - - Unallocated. -
x0 x0 x0 SEL - Encoding FEAT_SME2
x0 x0 x1 Unallocated. -
x0 x1 - Unallocated. -
#SME2 Multi-vector - SVE Constructive Binary
3 13
22 23
10 12
0 1
00 101 - SME2 multi-vec quadwords ZIP two registers -
01 101 - Unallocated. -
10 101 - Unallocated. -
11 101 - SME2 multi-vec saturating shift right narrow two registers -
- 000 x0 FCLAMP - Encoding FEAT_SME2
- 000 x1 Unallocated. -
- 001 - SME2 multi-vec CLAMP two registers -
- 010 00 FCLAMP - Encoding FEAT_SME2
- 010 01 Unallocated. -
- 011 0x SME2 multi-vec CLAMP four registers -
- 1x Unallocated. -
- 100 - SME2 multi-vec ZIP two registers -
- 11x - SME2 multi-vec saturating shift right narrow four registers -
#SME2 multi-vec quadwords ZIP two registers -
1 2
0 0
0 ZIP (two registers) FEAT_SME2
1 UZP (two registers) FEAT_SME2
#SME2 multi-vec saturating shift right narrow two registers -
2 4
20 20
5 5
0 0 SQRSHR (two registers) FEAT_SME2
0 1 UQRSHR (two registers) FEAT_SME2
1 0 SQRSHRU (two registers) FEAT_SME2
1 1 Unallocated. -
#SME2 multi-vec CLAMP two registers -
1 2
0 0
0 SCLAMP FEAT_SME2
1 UCLAMP FEAT_SME2
#SME2 multi-vec CLAMP four registers -
1 2
0 0
0 SCLAMP FEAT_SME2
1 UCLAMP FEAT_SME2
#SME2 multi-vec ZIP two registers -
1 2
0 0
0 ZIP (two registers) FEAT_SME2
1 UZP (two registers) FEAT_SME2
#SME2 multi-vec saturating shift right narrow four registers -
3 8
10 10
6 6
5 5
- 1 1 Unallocated. -
0 0 0 SQRSHR (four registers) FEAT_SME2
0 0 1 UQRSHR (four registers) FEAT_SME2
0 1 0 SQRSHRU (four registers) FEAT_SME2
1 0 0 SQRSHRN FEAT_SME2
1 0 1 UQRSHRN FEAT_SME2
1 1 0 SQRSHRUN FEAT_SME2
#SME2 Multi-vector - SVE Constructive Unary
4 40
22 23
16 20
5 6
0 1
00 00001 - x0 SME2 multi-vec FP to int convert two registers
00 00001 - x1 Unallocated.
00 00010 - x0 SME2 multi-vec int to FP two registers
00 00010 - x1 Unallocated.
00 00111 - - Unallocated.
00 10001 0x 00 SME2 multi-vec FP to int convert four registers
00 10001 0x != 00 Unallocated.
00 1000x 1x - Unallocated.
00 10010 0x 00 SME2 multi-vec int to FP four registers
00 10010 0x != 00 Unallocated.
00 10010 1x - Unallocated.
00 10111 00 x0 SME2 multi-vec quadwords ZIP four registers
00 1011x 00 x1 Unallocated.
00 1011x != 00 - Unallocated.
01 00001 - - Unallocated.
01 x0010 - - Unallocated.
0x 00000 - - SME2 multi-vec FP down convert two registers
0x 00011 - - SME2 multi-vec int down convert two registers
0x 00100 x1 - Unallocated.
0x 10100 - - Unallocated.
1x 000xx - - Unallocated.
1x 10010 - - Unallocated.
1x x0100 - - Unallocated.
!= 00 1000x - - Unallocated.
!= 00 10110 00 x1 Unallocated.
!= 00 10110 01 - Unallocated.
!= 00 10110 1x - Unallocated.
!= 00 x0111 - - Unallocated.
- 00101 - - SME2 multi-vec unpack two registers
- 01xxx x0 x0 SME2 multi-vec FRINT two registers
- 01xxx x0 x1 Unallocated.
- 01xxx x1 - Unallocated.
- 10011 - - SME2 multi-vec int down convert four registers
- 10101 x0 0x SME2 multi-vec unpack four registers
- 10101 x0 1x Unallocated.
- 10101 x1 - Unallocated.
- 10110 00 x0 SME2 multi-vec ZIP four registers
- 11xxx 00 00 SME2 multi-vec FRINT four registers
- 11xxx 00 != 00 Unallocated.
- 11xxx != 00 - Unallocated.

#SME2 multi-vec FP to int convert two registers
1 2
5 5
0 FCVTZS FEAT_SME2
1 FCVTZU FEAT_SME2
#SME2 multi-vec int to FP two registers
1 2
5 5
0 SCVTF FEAT_SME2
1 UCVTF FEAT_SME2
#SME2 multi-vec FP to int convert four registers
1 2
5 5
0 FCVTZS FEAT_SME2
1 FCVTZU FEAT_SME2
#SME2 multi-vec int to FP four registers
1 2
5 5
0 SCVTF FEAT_SME2
1 UCVTF FEAT_SME2
#SME2 multi-vec quadwords ZIP four registers
1 2
1 1
0 ZIP (four registers) FEAT_SME2
1 UZP (four registers) FEAT_SME2
#SME2 multi-vec FP down convert two registers
2 4
22 22
5 5
0 0 FCVT FEAT_SME2
0 1 FCVTN FEAT_SME2
1 0 BFCVT FEAT_SME2
1 1 BFCVTN FEAT_SME2
#SME2 multi-vec int down convert two registers
2 4
22 22
5 5
0 0 SQCVT (two registers) FEAT_SME2
0 1 UQCVT (two registers) FEAT_SME2
1 0 SQCVTU (two registers) FEAT_SME2
1 1 Unallocated. -
#SME2 multi-vec unpack two registers
1 2
0 0
0 SUNPK FEAT_SME2
1 UUNPK FEAT_SME2
#SME2 multi-vec FRINT two registers
2 9
22 23
16 18
0x - Unallocated. -
10 000 FRINTN FEAT_SME2
10 001 FRINTP FEAT_SME2
10 010 FRINTM FEAT_SME2
10 011 Unallocated. -
10 100 FRINTA FEAT_SME2
10 101 Unallocated. -
10 11x Unallocated. -
11 - Unallocated. -
#SME2 multi-vec int down convert four registers
3 7
22 22
6 6
5 5
0 0 0 SQCVT (four registers) FEAT_SME2
0 0 1 UQCVT (four registers) FEAT_SME2
0 1 0 SQCVTN FEAT_SME2
0 1 1 UQCVTN FEAT_SME2
1 - 1 Unallocated. -
1 0 0 SQCVTU (four registers) FEAT_SME2
1 1 0 SQCVTUN FEAT_SME2
#SME2 multi-vec unpack four registers
1 2
0 0
0 SUNPK FEAT_SME2
1 UUNPK FEAT_SME2
#SME2 multi-vec ZIP four registers
1 2
1 1
0 ZIP (four registers) FEAT_SME2
1 UZP (four registers) FEAT_SME2
#SME2 multi-vec FRINT four registers
2 9
22 23
16 18
0x - Unallocated. -
10 000 FRINTN FEAT_SME2
10 001 FRINTP FEAT_SME2
10 010 FRINTM FEAT_SME2
10 011 Unallocated. -
10 100 FRINTA FEAT_SME2
10 101 Unallocated. -
10 11x Unallocated. -
11 - Unallocated. -

#SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)
3 8
10 10
5 9
0 0
0 0000x - SME2 multiple vectors int min/max two registers -
0 0100x - SME2 multiple vectors FP min/max two registers -
0 0x!=00x - Unallocated. -
0 10xxx - SME2 multiple vectors shift two registers -
0 11xxx - Unallocated. -
1 00000 0 SQDMULH (multiple vectors) - Encoding FEAT_SME2
1 00000 1 Unallocated. -
1 != 00000 - Unallocated. -
#SME2 multiple vectors int min/max two registers -
2 4
5 5
0 0
0 0 SMAX (multiple vectors) FEAT_SME2
0 1 UMAX (multiple vectors) FEAT_SME2
1 0 SMIN (multiple vectors) FEAT_SME2
1 1 UMIN (multiple vectors) FEAT_SME2
#SME2 multiple vectors FP min/max two registers -
2 4
5 5
0 0
0 0 FMAX (multiple vectors) FEAT_SME2
0 1 FMIN (multiple vectors) FEAT_SME2
1 0 FMAXNM (multiple vectors) FEAT_SME2
1 1 FMINNM (multiple vectors) FEAT_SME2
#SME2 multiple vectors shift two registers -
2 5
5 7
0 0
000 - Unallocated. -
001 0 SRSHL (multiple vectors) FEAT_SME2
001 1 URSHL (multiple vectors) FEAT_SME2
01x - Unallocated. -
1xx - Unallocated. -
#SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)
4 11
17 17
10 10
5 9
0 1
0 0 0000x 0x SME2 multiple vectors int min/max four registers -
0 0 0100x 0x SME2 multiple vectors FP min/max four registers -
0 0 0x00x 1x Unallocated. -
0 0 0x!= 00x - Unallocated. -
0 0 10xxx 0x SME2 multiple vectors shift four registers -
0 0 10xxx 1x Unallocated. -
0 0 11xxx - Unallocated. -
0 1 00000 00 SQDMULH (multiple vectors) - Encoding FEAT_SME2
0 1 00000 != 00 Unallocated. -
0 1 != 00000 - Unallocated. -
1 - - - Unallocated. -
#SME2 multiple vectors int min/max four registers -
2 4
5 5
0 0
0 0 SMAX (multiple vectors) FEAT_SME2
0 1 UMAX (multiple vectors) FEAT_SME2
1 0 SMIN (multiple vectors) FEAT_SME2
1 1 UMIN (multiple vectors) FEAT_SME2
#SME2 multiple vectors FP min/max four registers -
2 4
5 5
0 0
0 0 FMAX (multiple vectors) FEAT_SME2
0 1 FMIN (multiple vectors) FEAT_SME2
1 0 FMAXNM (multiple vectors) FEAT_SME2
1 1 FMINNM (multiple vectors) FEAT_SME2
#SME2 multiple vectors shift four registers -
2 5
5 7
0 0
000 - Unallocated. -
001 0 SRSHL (multiple vectors) FEAT_SME2
001 1 URSHL (multiple vectors) FEAT_SME2
01x - Unallocated. -
1xx - Unallocated. -
#SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)
3 10
10 10
5 9
0 0
0 0000x - SME2 single-multi int min/max two registers -
0 0100x - SME2 single-multi FP min/max two registers -
0 0x!= 00x - Unallocated. -
0 10xxx - SME2 single-multi shift two registers -
0 11000 0 ADD (to vector) - Encoding FEAT_SME2
0 11000 1 Unallocated. -
0 11!= 000 - Unallocated. -
1 00000 0 SQDMULH (multiple and single vector) - Encoding FEAT_SME2
1 00000 1 Unallocated. -
1 != 00000 - Unallocated. -
#SME2 single-multi int min/max two registers -
2 4
5 5
0 0
0 0 SMAX (multiple and single vector) FEAT_SME2
0 1 UMAX (multiple and single vector) FEAT_SME2
1 0 SMIN (multiple and single vector) FEAT_SME2
1 1 UMIN (multiple and single vector) FEAT_SME2
#SME2 single-multi FP min/max two registers -
2 4
5 5
0 0
0 0 FMAX (multiple and single vector) FEAT_SME2
0 1 FMIN (multiple and single vector) FEAT_SME2
1 0 FMAXNM (multiple and single vector) FEAT_SME2
1 1 FMINNM (multiple and single vector) FEAT_SME2
#SME2 single-multi shift two registers -
2 5
5 7
0 0
000 - Unallocated. -
001 0 SRSHL (multiple and single vector) FEAT_SME2
001 1 URSHL (multiple and single vector) FEAT_SME2
01x - Unallocated. -
1xx - Unallocated. -
#SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)
3 12
10 10
5 9
0 1
0 0000x 0x SME2 single-multi int min/max four registers -
0 0100x 0x SME2 single-multi FP min/max four registers -
0 0x00x 1x Unallocated. -
0 0x!= 00x - Unallocated. -
0 10xxx 0x SME2 single-multi shift four registers -
0 10xxx 1x Unallocated. -
0 11000 00 ADD (to vector) - Encoding FEAT_SME2
0 11000 != 00 Unallocated. -
0 11!= 000 - Unallocated. -
1 00000 00 SQDMULH (multiple and single vector) - Encoding FEAT_SME2
1 00000 != 00 Unallocated. -
1 != 00000 - Unallocated. -
#SME2 single-multi int min/max four registers -
2 4
5 5
0 0
0 SMAX (multiple and single vector) FEAT_SME2
0 1 UMAX (multiple and single vector) FEAT_SME2
1 0 SMIN (multiple and single vector) FEAT_SME2
1 1 UMIN (multiple and single vector) FEAT_SME2
#SME2 single-multi FP min/max four registers -
2 4
5 5
0 0
0 0 FMAX (multiple and single vector) FEAT_SME2
0 1 FMIN (multiple and single vector) FEAT_SME2
1 0 FMAXNM (multiple and single vector) FEAT_SME2
1 1 FMINNM (multiple and single vector) FEAT_SME2
#SME2 single-multi shift four registers -
2 5
5 7
0 0
000 - Unallocated. -
001 0 SRSHL (multiple and single vector) FEAT_SME2
001 1 URSHL (multiple and single vector) FEAT_SME2
01x - Unallocated. -
1xx - Unallocated. -
#SME2 Multi-vector - Multiple and Single Array Vectors
4 25
22 22
20 20
10 12
1 4
0 0 010 xx0x SME2 single-multi long FMA two sources
0 0 011 - SME2 multiple and single vector long FMA one source
0 0 101 x1xx SME2 single-multi mixed dot product two registers
0 1 010 xx0x SME2 single-multi long FMA four sources
0 1 101 x1xx SME2 single-multi mixed dot product four registers
1 0 010 xx0x SME2 single-multi long MLA two sources
1 0 011 - SME2 multiple and single vector long MLA one source
1 0 101 x1xx SME2 single-multi two-way dot product two registers
1 1 010 xx0x SME2 single-multi long MLA four sources
1 1 101 x1xx SME2 single-multi two-way dot product four registers
- 0 000 xxx0 SME2 single-multi long long MLA two sources
- 0 001 - SME2 multiple and single vector long long FMA one source
- 0 100 - SME2 single-multi FP dot product two registers
- 0 101 x0xx SME2 single-multi four-way dot product two registers
- 0 110 0xxx SME2 single-multi ternary FP two registers
- 0 110 1xxx SME2 single-multi ternary int two registers
- 1 000 xxx0 SME2 single-multi long long MLA four sources
- 1 0x1 - Unallocated.
- 1 100 - SME2 single-multi FP dot product four registers
- 1 101 x0xx SME2 single-multi four-way dot product four registers
- 1 110 0xxx SME2 single-multi ternary FP four registers
- 1 110 1xxx SME2 single-multi ternary int four registers
- - 000 xxx1 Unallocated.
- - 010 xx1x Unallocated.
- - 111 - Unallocated.
#SME2 single-multi long FMA two sources
2 4
4 4
3 3
0 0 FMLAL (multiple and single vector) FEAT_SME2
0 1 FMLSL (multiple and single vector) FEAT_SME2
1 0 BFMLAL (multiple and single vector) FEAT_SME2
1 1 BFMLSL (multiple and single vector) FEAT_SME2
#SME2 multiple and single vector long FMA one source
2 4
4 4
3 3
0 0 FMLAL (multiple and single vector) FEAT_SME2
0 1 FMLSL (multiple and single vector) FEAT_SME2
1 0 BFMLAL (multiple and single vector) FEAT_SME2
1 1 BFMLSL (multiple and single vector) FEAT_SME2
#SME2 single-multi mixed dot product two registers
1 2
4 4
0 USDOT (multiple and single vector) FEAT_SME2
1 SUDOT (multiple and single vector) FEAT_SME2
#SME2 single-multi long FMA four sources
2 4
4 4
3 3
0 0 FMLAL (multiple and single vector) FEAT_SME2
0 1 FMLSL (multiple and single vector) FEAT_SME2
1 0 BFMLAL (multiple and single vector) FEAT_SME2
1 1 BFMLSL (multiple and single vector) FEAT_SME2
#SME2 single-multi mixed dot product four registers
1 2
4 4
0 USDOT (multiple and single vector) FEAT_SME2
1 SUDOT (multiple and single vector) FEAT_SME2
#SME2 single-multi long MLA two sources
2 4
4 4
3 3
0 0 SMLAL (multiple and single vector) FEAT_SME2
0 1 SMLSL (multiple and single vector) FEAT_SME2
1 0 UMLAL (multiple and single vector) FEAT_SME2
1 1 UMLSL (multiple and single vector) FEAT_SME2
#SME2 multiple and single vector long MLA one source
2 4
4 4
3 3
0 0 SMLAL (multiple and single vector) FEAT_SME2
0 1 SMLSL (multiple and single vector) FEAT_SME2
1 0 UMLAL (multiple and single vector) FEAT_SME2
1 1 UMLSL (multiple and single vector) FEAT_SME2
#SME2 single-multi two-way dot product two registers
1 2
4 4
0 SDOT (2-way, multiple and single vector) FEAT_SME2
1 UDOT (2-way, multiple and single vector) FEAT_SME2
#SME2 single-multi long MLA four sources
2 4
4 4
3 3
0 0 SMLAL (multiple and single vector) FEAT_SME2
0 1 SMLSL (multiple and single vector) FEAT_SME2
1 0 UMLAL (multiple and single vector) FEAT_SME2
1 1 UMLSL (multiple and single vector) FEAT_SME2
#SME2 single-multi two-way dot product four registers
1 2
4 4
0 SDOT (2-way, multiple and single vector) FEAT_SME2
1 UDOT (2-way, multiple and single vector) FEAT_SME2
#SME2 single-multi long long MLA two sources
4 8
22 22
4 4
3 3
2 2
- 0 0 0 SMLALL (multiple and single vector) FEAT_SME2
- 0 1 0 SMLSLL (multiple and single vector) FEAT_SME2
- 1 1 0 0 UMLALL (multiple and single vector) FEAT_SME2
- 1 1 0 UMLSLL (multiple and single vector) FEAT_SME2
0 - 1 1 Unallocated. -
0 0 0 1 USMLALL (multiple and single vector) FEAT_SME2
0 1 0 1 SUMLALL (multiple and single vector) FEAT_SME2
1 - - 1 Unallocated. -
#SME2 multiple and single vector long long FMA one source
4 8
22 22
4 4
3 3
2 2
- 0 0 0 SMLALL (multiple and single vector) FEAT_SME2
- 0 1 0 SMLSLL (multiple and single vector) FEAT_SME2
- 1 0 0 UMLALL (multiple and single vector) FEAT_SME2
- 1 1 0 UMLSLL (multiple and single vector) FEAT_SME2
0 0 0 1 USMLALL (multiple and single vector) FEAT_SME2
0 0 1 1 Unallocated. -
0 1 - 1 Unallocated. -
1 - - 1 Unallocated. -
#SME2 single-multi FP dot product two registers
2 4
22 22
3 4
0 00 FDOT (multiple and single vector) FEAT_SME2
0 10 BFDOT (multiple and single vector) FEAT_SME2
1 01 Unallocated. -
1 1x Unallocated. -
#SME2 single-multi four-way dot product two registers
1 2
4 4
0 SDOT (4-way, multiple and single vector) FEAT_SME2
1 UDOT (4-way, multiple and single vector) FEAT_SME2
#SME2 single-multi ternary FP two registers
1 2
3 3
0 FMLA (multiple and single vector) FEAT_SME2
1 FMLS (multiple and single vector) FEAT_SME2
#SME2 single-multi ternary int two registers
1 2
3 3
0 ADD (array results, multiple and single vector) FEAT_SME2
1 SUB (array results, multiple and single vector) FEAT_SME2
#SME2 single-multi long long MLA four sources
4 8
22 22
4 4
3 3
2 2
- 0 0 0 SMLALL (multiple and single vector) FEAT_SME2
- 0 1 0 SMLSLL (multiple and single vector) FEAT_SME2
- 1 0 0 UMLALL (multiple and single vector) FEAT_SME2
- 1 1 0 UMLSLL (multiple and single vector) FEAT_SME2
0 - 1 1 Unallocated. -
0 0 0 1 USMLALL (multiple and single vector) FEAT_SME2
0 1 0 1 SUMLALL (multiple and single vector) FEAT_SME2
1 - - 1 Unallocated. -
#SME2 single-multi FP dot product four registers
2 4
22 22
3 4
0 00 FDOT (multiple and single vector) FEAT_SME2
0 10 BFDOT (multiple and single vector) FEAT_SME2
1 01 Unallocated. -
1 1x Unallocated. -
#SME2 single-multi four-way dot product four registers
1 2
4 4
0 SDOT (4-way, multiple and single vector) FEAT_SME2
1 UDOT (4-way, multiple and single vector) FEAT_SME2
#SME2 single-multi ternary FP four registers
1 2
3 3
0 FMLA (multiple and single vector) FEAT_SME2
1 FMLS (multiple and single vector) FEAT_SME2
#SME2 single-multi ternary int four registers
1 2
3 3
0 ADD (array results, multiple and single vector) FEAT_SME2
1 SUB (array results, multiple and single vector) FEAT_SME2
#SME2 Multi-vector - Multiple Array Vectors (Two registers)
4 21
22 22
17 20
10 12
1 5
0 - 010 0xx0x SME2 multiple vectors long FMA two sources -
0 - 101 001xx USDOT (multiple vectors) - Encoding FEAT_SME2
0 - 101 011xx Unallocated. -
1 - 010 0xx0x SME2 multiple vectors long MLA two sources -
1 - 101 0x1xx SME2 multiple vectors two-way dot product two registers -
- 0000 111 00xxx SME2 multiple vectors binary FP two registers -
- 0000 111 01xxx SME2 multiple vectors binary int two registers -
- 0000 11x 1xxxx Unallocated. -
- != 0000 110 1xxxx Unallocated. -
- != 0000 111 - Unallocated. -
- - 000 0xxx0 SME2 multiple vectors long long MLA two sources -
- - 000 0xxx1 Unallocated. -
- - 010 0xx1x Unallocated. -
- - 0x0 1xxxx Unallocated. -
- - 0x1 - Unallocated. -
- - 100 xx0xx SME2 multiple vectors FP dot product two registers -
- - 100 xx1xx Unallocated. -
- - 101 0x0xx SME2 multiple vectors four-way dot product two registers -
- - 101 1xxxx Unallocated. -
- - 110 00xxx SME2 multiple vectors ternary FP two registers -
- - 110 01xxx SME2 multiple vectors ternary int two registers -
#SME2 multiple vectors long FMA two sources -
2 4
4 4
3 3
0 0 FMLAL (multiple vectors) FEAT_SME2
0 1 FMLSL (multiple vectors) FEAT_SME2
1 0 BFMLAL (multiple vectors) FEAT_SME2
1 1 BFMLSL (multiple vectors) FEAT_SME2
#SME2 multiple vectors long MLA two sources -
2 4
4 4
3 3
0 0 SMLAL (multiple vectors) FEAT_SME2
0 1 SMLSL (multiple vectors) FEAT_SME2
1 0 UMLAL (multiple vectors) FEAT_SME2
1 1 UMLSL (multiple vectors) FEAT_SME2
#SME2 multiple vectors two-way dot product two registers -
1 2
4 4
0 SDOT (2-way, multiple vectors) FEAT_SME2
1 UDOT (2-way, multiple vectors) FEAT_SME2
#SME2 multiple vectors binary FP two registers -
1 2
3 3
0 FADD FEAT_SME2
1 FSUB FEAT_SME2
#SME2 multiple vectors binary int two registers -
1 2
3 3
0 ADD (array accumulators) FEAT_SME2
1 SUB (array accumulators) FEAT_SME2
#SME2 multiple vectors long long MLA two sources -
4 8
22 22
4 4
3 3
2 2
- 0 0 0 SMLALL (multiple vectors) FEAT_SME2
- 0 1 0 SMLSLL (multiple vectors) FEAT_SME2
- 1 0 0 UMLALL (multiple vectors) FEAT_SME2
- 1 1 0 UMLSLL (multiple vectors) FEAT_SME2
0 0 0 1 USMLALL (multiple vectors) FEAT_SME2
0 0 1 1 Unallocated. -
0 1 - 1 Unallocated. -
1 - - 1 Unallocated. -
#SME2 multiple vectors FP dot product two registers -
2 4
22 22
4 5
0 00 FDOT (multiple vectors) FEAT_SME2
0 01 BFDOT (multiple vectors) FEAT_SME2
1 01 Unallocated. -
1 1x Unallocated. -
#SME2 multiple vectors four-way dot product two registers -
1 2
4 4
0 SDOT (4-way, multiple vectors) FEAT_SME2
1 UDOT (4-way, multiple vectors) FEAT_SME2
#SME2 multiple vectors ternary FP two registers -
1 2
3 3
0 FMLA (multiple vectors) FEAT_SME2
1 FMLS (multiple vectors) FEAT_SME2
#SME2 multiple vectors ternary int two registers -
1 2
3 3
0 ADD (array results, multiple vectors) FEAT_SME2
1 SUB (array results, multiple vectors) FEAT_SME2
#SME2 Multi-vector - Multiple Array Vectors (Four registers)
6 25
22 22
18 20
17 17
10 12
5 6
1 4
0 - 0 010 00 xx0x SME2 multiple vectors long FMA four sources -
0 - 0 101 00 01xx USDOT (multiple vectors) - Encoding
0 - 0 101 00 11xx Unallocated. -
1 - 0 010 00 xx0x SME2 multiple vectors long MLA four sources -
1 - 0 101 00 x1xx SME2 multiple vectors two-way dot product four registers -
- 000 0 111 00 0xxx SME2 multiple vectors binary FP four registers -
- 000 0 111 00 1xxx SME2 multiple vectors binary int four registers -
- 000 0 11x 01 - Unallocated. -
- 000 0 1xx 1x - Unallocated. -
- != 000 0 10x 1x - Unallocated. -
- != 000 0 110 01 - Unallocated. -
- != 000 0 110 1x - Unallocated. -
- != 000 0 111 - - Unallocated. -
- - 0 000 00 xxx0 SME2 multiple vectors long long MLA four sources
- - 0 000 00 xxx1 Unallocated. - 
- - 0 010 00 xx1x Unallocated. -
- - 0 0x0 !=00 - Unallocated. -
- - 0 0x1 - - Unallocated. -
- - 0 100 0x x0xx SME2 multiple vectors FP dot product four registers
- - 0 100 0x x1xx Unallocated. -
- - 0 101 00 x0xx SME2 multiple vectors four-way dot product four registers
- - 0 101 01 - Unallocated. -
- - 0 110 00 0xxx SME2 multiple vectors ternary FP four registers
- - 0 110 00 1xxx SME2 multiple vectors ternary int four registers
- - 1 - - - Unallocated. -
#SME2 multiple vectors long FMA four sources -
2 4
4 4
3 3
0 0 FMLAL (multiple vectors) FEAT_SME2
0 1 FMLSL (multiple vectors) FEAT_SME2
1 0 BFMLAL (multiple vectors) FEAT_SME2
1 1 BFMLSL (multiple vectors) FEAT_SME2
#SME2 multiple vectors long MLA four sources -
2 4
4 4
3 3
0 0 SMLAL (multiple vectors) FEAT_SME2
0 1 SMLSL (multiple vectors) FEAT_SME2
1 0 UMLAL (multiple vectors) FEAT_SME2
1 1 UMLSL (multiple vectors) FEAT_SME2
#SME2 multiple vectors two-way dot product four registers -
1 2
4 4
0 SDOT (2-way, multiple vectors) FEAT_SME2
1 UDOT (2-way, multiple vectors) FEAT_SME2
#SME2 multiple vectors binary FP four registers -
1 2
3 3
0 FADD FEAT_SME2
1 FSUB FEAT_SME2
#SME2 multiple vectors binary int four registers -
1 2
3 3
0 ADD (array accumulators) FEAT_SME2
1 SUB (array accumulators) FEAT_SME2
#SME2 multiple vectors long long MLA four sources
4 8
22 22
4 4
3 3
2 2
- 0 0 0 SMLALL (multiple vectors) FEAT_SME2
- 0 1 0 SMLSLL (multiple vectors) FEAT_SME2
- 1 0 0 UMLALL (multiple vectors) FEAT_SME2
- 1 1 0 UMLSLL (multiple vectors) FEAT_SME2
0 0 0 1 USMLALL (multiple vectors) FEAT_SME2
0 0 1 1 Unallocated. -
0 1 - 1 Unallocated. -
1 - - 1 Unallocated. -
#SME2 multiple vectors FP dot product four registers
2 4
22 22
4 5
0 00 FDOT (multiple vectors) FEAT_SME2
0 01 BFDOT (multiple vectors) FEAT_SME2
1 01 Unallocated. -
1 1x Unallocated. -
#SME2 multiple vectors four-way dot product four registers
1 2
4 4
0 SDOT (4-way, multiple vectors) FEAT_SME2
1 UDOT (4-way, multiple vectors) FEAT_SME2
#SME2 multiple vectors ternary FP four registers
1 2
3 3
0 FMLA (multiple vectors) FEAT_SME2
1 FMLS (multiple vectors) FEAT_SME2
#SME2 multiple vectors ternary int four registers
1 2
3 3
0 ADD (array results, multiple vectors) FEAT_SME2
1 SUB (array results, multiple vectors) FEAT_SME2
#SME Memory
5 15
21 24
16 20
15 15
10 14
2 4
0xx0 - - - 0xx SME load array vector (elements) -
0xx1 - - - 0xx SME store array vector (elements) -
0xxx - - - 1xx Unallocated. -
100x 00000 0 xx000 0xx SME save and restore array -
100x 00000 0 xx000 1xx Unallocated. -
100x 00000 0 xx!= 000 - Unallocated. -
100x != 00000 0 - - Unallocated. -
100x - 1 00000 000 SME2 lookup table load/store -
100x - 1 00000 != 000 Unallocated. -
100x - 1 != 00000 - Unallocated. -
101x - - - - Unallocated. -
110x - - - - Unallocated. -
1110 - - - 0xx LD1Q FEAT_SME
1111 - - - 0xx ST1Q FEAT_SME
111x - - - 1xx Unallocated. -
#SME load array vector (elements) -
1 2
22 23
00 LD1B (scalar plus scalar, tile slice) FEAT_SME
01 LD1H (scalar plus scalar, tile slice) FEAT_SME
10 LD1W (scalar plus scalar, tile slice) FEAT_SME
11 LD1D (scalar plus scalar, tile slice) FEAT_SME
#SME store array vector (elements) -
1 2
22 23
00 ST1B (scalar plus scalar, tile slice) FEAT_SME
01 ST1H (scalar plus scalar, tile slice) FEAT_SME
10 ST1W (scalar plus scalar, tile slice) FEAT_SME
11 ST1D (scalar plus scalar, tile slice) FEAT_SME
#SME save and restore array -
1 2
0 LDR (vector) FEAT_SME
1 STR (vector) FEAT_SME
#SME2 lookup table load/store -
2 9
16 21
0 1
x0xxxx - Unallocated. -
x10xxx - Unallocated. -
x110xx - Unallocated. -
x1110x - Unallocated. -
x11110 - Unallocated. -
x11111 01 Unallocated. -
x11111 1x Unallocated. -
011111 00 LDR (ZT0) FEAT_SME2
111111 00 STR (ZT0) FEAT_SME2
#SVE encodings
3 113
29 31
10 24
4 4
000 0xx0xxxxxx1xxxx - SVE Integer Multiply-Add - Predicated -
000 0xx0xxxxx000xxx - SVE Integer Binary Arithmetic - Predicated -
000 0xx0xxxxx001xxx - SVE Integer Reduction -
000 0xx0xxxxx100xxx - SVE Bitwise Shift - Predicated -
000 0xx0xxxxx101xxx - SVE Integer Unary Arithmetic - Predicated -
000 0xx1xxxxx000xxx - SVE integer add/subtract vectors (unpredicated) -
000 0xx1xxxxx001xxx - SVE Bitwise Logical - Unpredicated -
000 0xx1xxxxx0100xx - SVE Index Generation -
000 0xx1xxxxx0101xx - SVE Stack Allocation -
000 0xx1xxxxx011xxx - SVE2 Integer Multiply - Unpredicated -
000 0xx1xxxxx100xxx - SVE Bitwise Shift - Unpredicated -
000 0xx1xxxxx1010xx - SVE address generation -
000 0xx1xxxxx1011xx - SVE Integer Misc - Unpredicated -
000 0xx1xxxxx11xxxx - SVE Element Count -
000 1xx00xxxxxxxxxx - SVE Bitwise Immediate -
000 1xx01xxxxxxxxxx - SVE Integer Wide Immediate - Predicated -
000 1xx1xxxxx001000 - DUP (indexed) -
000 1xx1xxxxx001001 - Unallocated. -
000 1xx1xxxxx00101x - SVE table lookup (three sources) -
000 1xx1xxxxx0011x1 - Unallocated. -
000 1xx1xxxxx001100 - TBL - Encoding -
000 1xx1xxxxx001110 - SVE Permute Vector - Unpredicated -
000 1xx1xxxxx010xxx - SVE Permute Predicate -
000 1xx1xxxxx011xxx - SVE permute vector elements -
000 1xx1xxxxx10xxxx - SVE Permute Vector - Predicated -
000 1xx1xxxxx11xxxx - SEL (vectors) -
000 10x1xxxxx000xxx - SVE Permute Vector - Extract -
000 11x1xxxxx000xxx - SVE Permute Vector - Segments -
001 0xx0xxxxxxxxxxx - SVE Integer Compare - Vectors -
001 0xx1xxxxxxxxxxx - SVE integer compare with unsigned immediate -
001 1xx0xxxxxx0xxxx - SVE integer compare with signed immediate -
001 1xx00xxxx01xxxx - SVE predicate logical operations -
001 1xx00xxxx11xxxx - SVE Propagate Break -
001 1xx01xxxx01xxxx - SVE Partition Break -
001 1xx01xxxx11xxxx - SVE Predicate Misc -
001 1xx1xxxxx00xxxx - SVE Integer Compare - Scalars -
001 1xx1xxxxx01xxxx 0 SVE broadcast predicate element -
001 1xx1xxxxx01xxxx 1 SVE Scalar Integer Compare - Predicate-as-counter -
001 1xx1xxxxx11xxxx - SVE Integer Wide Immediate - Unpredicated -
001 1xx100xxx10xxxx - SVE Predicate Count -
001 1xx101xxx1000xx - SVE Inc/Dec by Predicate Count -
001 1xx101xxx1001xx - SVE Write FFR -
001 1xx101xxx101xxx - Unallocated. -
001 1xx11xxxx10xxxx - Unallocated. -
010 0xx0xxxxx0xxxxx - SVE Integer Multiply-Add - Unpredicated -
010 0xx0xxxxx10xxxx - SVE2 Integer - Predicated -
010 0xx0xxxxx11000x - SVE integer clamp -
010 0xx0xxxxx1101xx - Unallocated. -
010 0xx0xxxxx111xxx - Unallocated. -
010 0xx1xxxxxxxxxxx - SVE Multiply - Indexed -
010 0x10xxxxx11001x - Unallocated. -
010 0000xxxxx11001x - SVE two-way dot product -
010 0100xxxxx11001x - SVE two-way dot product (indexed) -
010 1xx0xxxxx0xxxxx - SVE2 Widening Integer Arithmetic -
010 1xx0xxxxx10xxxx - SVE Misc -
010 1xx0xxxxx11xxxx - SVE2 Accumulate -
010 1xx1xxxxx0xxxxx - SVE2 Narrowing -
010 1xx1xxxxx100xxx - SVE2 character match -
010 1xx1xxxxx101xxx - SVE2 Histogram Computation - Segment -
010 1xx1xxxxx110xxx - HISTCNT -
010 1xx1xxxxx111xxx - SVE2 Crypto Extensions -
011 0xx0xxxxx0xxxxx - FCMLA (vectors) -
011 0xx00000x100xxx - FCADD -
011 0xx00000x101xxx - Unallocated. -
011 0xx00000x11xxxx - Unallocated. -
011 0xx00001x1xxxxx - Unallocated. -
011 0xx0001xx1xxxxx - Unallocated. -
011 0xx0010xx100xxx - Unallocated. -
011 0xx0010xx101xxx - SVE floating-point convert precision odd elements -
011 0xx0010xx11xxxx - Unallocated. -
011 0xx001100100xxx - Unallocated. -
011 0xx00110011xxxx - Unallocated. -
011 0xx0011011xxxxx - Unallocated. -
011 0xx00111x1xxxxx - Unallocated. -
011 0xx010xxx100xxx - SVE2 floating-point pairwise operations -
011 0xx010xxx101xxx - Unallocated. -
011 0xx010xxx11xxxx - Unallocated. -
011 0xx011xxx1xxxxx - Unallocated. -
011 0xx1xxxxx0000xx - SVE floating-point multiply-add (indexed) -
011 0xx1xxxxx0001xx - SVE floating-point complex multiply-add (indexed) -
011 0xx1xxxxx0010x0 - SVE floating-point multiply (indexed) -
011 0xx1xxxxx001001 - FCLAMP FEAT_SME2
011 0xx1xxxxx001011 - Unallocated. -
011 0xx1xxxxx0011xx - Unallocated. -
011 0xx1xxxxx01x0xx - SVE Floating Point Widening Multiply-Add - Indexed -
011 0xx1xxxxx01x1xx - Unallocated. -
011 0xx1xxxxx10x00x - SVE Floating Point Widening Multiply-Add -
011 0xx1xxxxx10x01x - Unallocated. -
011 0xx1xxxxx10x1xx - Unallocated. -
011 0xx1xxxxx110xxx - Unallocated. -
011 0xx1xxxxx111000 - Unallocated. -
011 0xx1xxxxx111001 - SVE floating point matrix multiply accumulate -
011 0xx1xxxxx11101x - Unallocated. -
011 0xx1xxxxx1111xx - Unallocated. -
011 1xx0xxxxxx1xxxx - SVE floating-point compare vectors -
011 1xx0xxxxx000xxx - SVE floating-point arithmetic (unpredicated) -
011 1xx0xxxxx100xxx - SVE Floating Point Arithmetic - Predicated -
011 1xx0xxxxx101xxx - SVE Floating Point Unary Operations - Predicated -
011 1xx000xxx001xxx - SVE floating-point recursive reduction -
011 1xx001xxx0010xx - Unallocated. -
011 1xx001xxx0011xx - SVE Floating Point Unary Operations - Unpredicated -
011 1xx010xxx001xxx - SVE Floating Point Compare - with Zero -
011 1xx011xxx001xxx - SVE Floating Point Accumulating Reduction -
011 1xx1xxxxxxxxxxx - SVE Floating Point Multiply-Add -
100 - - SVE Memory - 32-bit Gather and Unsized Contiguous -
101 - - SVE Memory - Contiguous Load -
110 - - SVE Memory - 64-bit Gather -
111 xxxxxxxxx0x0xxx - SVE Memory - Contiguous Store and Unsized Contiguous -
111 xxxxxxxxx001xxx - SVE Memory - Non-temporal and Quadword Scatter Store -
111 xxxxxxxxx011xxx - SVE Memory - Non-temporal and Multi-register Contiguous Store -
111 xxxxxxxxx1x0xxx - SVE Memory - Scatter with Optional Sign Extend -
111 xxxxxxxxx101xxx - SVE Memory - Scatter -
111 xxxxxxxxx111xxx - SVE Memory - Contiguous Store with Immediate Offset -

#SVE Integer Multiply-Add - Predicated -
1 2
15 15
0 SVE integer multiply-accumulate writing addend (predicated)
1 SVE integer multiply-add writing multiplicand (predicated)
#SVE integer multiply-accumulate writing addend (predicated)
1 2
13 13
0 MLA (vectors)
1 MLS (vectors)
#SVE integer multiply-add writing multiplicand (predicated)
1 2
13 13
0 MAD
1 MSB
#SVE Integer Binary Arithmetic - Predicated -
1 8
18 20
00x SVE integer add/subtract vectors (predicated)
01x SVE integer min/max/difference (predicated)
100 SVE integer multiply vectors (predicated)
101 SVE integer divide vectors (predicated)
11x SVE bitwise logical operations (predicated)
#SVE integer add/subtract vectors (predicated)
1 5
16 18
000 ADD (vectors, predicated)
001 SUB (vectors, predicated)
010 Unallocated.
011 SUBR (vectors)
1xx Unallocated.
#SVE integer min/max/difference (predicated)
2 7
17 18
16 16
00 0 SMAX (vectors)
00 1 UMAX (vectors)
01 0 SMIN (vectors)
01 1 UMIN (vectors)
10 0 SABD
10 1 UABD
11 - Unallocated.
#SVE integer multiply vectors (predicated)
2 4
17 17
16 16
0 0 MUL (vectors, predicated)
0 1 Unallocated.
1 0 SMULH (predicated)
1 1 UMULH (predicated)
#SVE integer divide vectors (predicated)
2 4
17 17
16 16
0 0 SDIV
0 1 UDIV
1 0 SDIVR
1 1 UDIVR
#SVE bitwise logical operations (predicated)
1 5
16 18
000 ORR (vectors, predicated)
001 EOR (vectors, predicated)
010 AND (vectors, predicated)
011 BIC (vectors, predicated)
1xx Unallocated.
#SVE Integer Reduction -
1 6
18 20
13 15
000 SVE integer add reduction (predicated)
010 SVE integer min/max reduction (predicated)
0x1 Unallocated.
10x SVE constructive prefix (predicated)
110 SVE bitwise logical reduction (predicated)
111 Unallocated.
#SVE integer add reduction (predicated)
2 3
17 17
16 16
0 0 SADDV
0 1 UADDV
1 - Unallocated.
#SVE integer min/max reduction (predicated)
2 4
17 17
16 16
0 0 SMAXV
0 1 UMAXV
1 0 SMINV
1 1 UMINV
#SVE constructive prefix (predicated)
1 3
17 18
00 MOVPRFX (predicated)
01 Unallocated.
1x Unallocated.
#SVE bitwise logical reduction (predicated)
1 4
16 17
00 ORV
01 EORV
10 ANDV
11 Unallocated.
#SVE Bitwise Shift - Predicated -
1 3
19 20
0x SVE bitwise shift by immediate (predicated)
10 SVE bitwise shift by vector (predicated)
11 SVE bitwise shift by wide elements (predicated)
#SVE bitwise shift by immediate (predicated)
3 13
18 19
17 17
16 16
00 0 0 ASR (immediate, predicated)
00 0 1 LSR (immediate, predicated)
00 1 0 Unallocated.
00 1 1 LSL (immediate, predicated)
01 0 0 ASRD
01 0 1 Unallocated.
01 1 0 SQSHL (immediate)
01 1 1 UQSHL (immediate)
10 - - Unallocated.
11 0 0 SRSHR
11 0 1 URSHR
11 1 0 Unallocated.
11 1 1 SQSHLU
#SVE bitwise shift by vector (predicated)
3 7
18 18
17 17
16 16
- 1 0 Unallocated.
0 0 0 ASR (vectors)
0 0 1 LSR (vectors)
0 1 1 LSL (vectors)
1 0 0 ASRR
1 0 1 LSRR
1 1 1 LSLR
#SVE bitwise shift by wide elements (predicated)
3 5
18 18
17 17
16 16
0 0 0 ASR (wide elements, predicated)
0 0 1 LSR (wide elements, predicated)
0 1 0 Unallocated.
0 1 1 LSL (wide elements, predicated)
1 - - Unallocated.
#SVE Integer Unary Arithmetic - Predicated -
1 3
19 20
0x Unallocated.
10 SVE integer unary operations (predicated)
11 SVE bitwise unary operations (predicated)
#SVE integer unary operations (predicated)
1 8
16 18
000 SXTB, SXTH, SXTW - Encoding
001 UXTB, UXTH, UXTW - Encoding
010 SXTB, SXTH, SXTW - Encoding
011 UXTB, UXTH, UXTW - Encoding
100 SXTB, SXTH, SXTW - Encoding
101 UXTB, UXTH, UXTW - Encoding
110 ABS
111 NEG
#SVE bitwise unary operations (predicated)
1 8
16 18
000 CLS
001 CLZ
010 CNT
011 CNOT
100 FABS
101 FNEG
110 NOT (vector)
111 Unallocated.
#SVE integer add/subtract vectors (unpredicated) -
1 7
10 12
000 ADD (vectors, unpredicated)
001 SUB (vectors, unpredicated)
01x Unallocated.
100 SQADD (vectors, unpredicated)
101 UQADD (vectors, unpredicated)
110 SQSUB (vectors, unpredicated)
111 UQSUB (vectors, unpredicated)
#SVE Bitwise Logical - Unpredicated -
1 4
10 12
0xx Unallocated.
100 SVE bitwise logical operations (unpredicated)
101 XAR
11x SVE2 bitwise ternary operations
#SVE bitwise logical operations (unpredicated)
1 4
22 23
00 AND (vectors, unpredicated)
01 ORR (vectors, unpredicated)
10 EOR (vectors, unpredicated)
11 BIC (vectors, unpredicated)
#SVE2 bitwise ternary operations
2 7
22 23
10 10
00 0 EOR3
00 1 BSL
01 0 BCAX
01 1 BSL1N
1x 0 Unallocated.
10 1 BSL2N
11 1 NBSL
#SVE Index Generation -
1 4
10 11
00 INDEX (immediates)
01 INDEX (scalar, immediate)
10 INDEX (immediate, scalar)
11 INDEX (scalars)
#SVE Stack Allocation -
2 4
23 23
11 11
0 0 SVE stack frame adjustment
0 1 Streaming SVE stack frame adjustment
1 0 SVE stack frame size
1 1 Streaming SVE stack frame size
#SVE stack frame adjustment
1 2
22 22
0 ADDVL
1 ADDPL
#Streaming SVE stack frame adjustment
1 2
22 22
0 ADDSVL FEAT_SME
1 ADDSPL FEAT_SME
#SVE stack frame size
2 7
22 22
16 20
0 0xxxx Unallocated.
0 10xxx Unallocated.
0 110xx Unallocated.
0 1110x Unallocated.
0 11110 Unallocated.
0 11111 RDVL
1 - Unallocated.
#Streaming SVE stack frame size
2 7
22 22
16 20
0 0xxxx Unallocated. -
0 10xxx Unallocated. -
0 110xx Unallocated. -
0 1110x Unallocated. -
0 11110 Unallocated. -
0 11111 RDSVL FEAT_SME
1 - Unallocated. -
#SVE2 Integer Multiply - Unpredicated -
1 3
11 12
0x SVE2 integer multiply vectors (unpredicated)
10 SVE2 signed saturating doubling multiply high (unpredicated)
11 Unallocated.
#SVE2 integer multiply vectors (unpredicated)
2 6
22 23
10 11
- 00 MUL (vectors, unpredicated)
- 10 SMULH (unpredicated)
- 11 UMULH (unpredicated)
00 01 PMUL
01 01 Unallocated.
1x 01 Unallocated.
#SVE2 signed saturating doubling multiply high (unpredicated)
1 2
10 10
0 SQDMULH (vectors)
1 SQRDMULH (vectors)
#SVE Bitwise Shift - Unpredicated -
1 2
12 12
0 SVE bitwise shift by wide elements (unpredicated)
1 SVE bitwise shift by immediate (unpredicated)
#SVE bitwise shift by wide elements (unpredicated)
1 4
10 11
00 ASR (wide elements, unpredicated)
01 LSR (wide elements, unpredicated)
10 Unallocated.
11 LSL (wide elements, unpredicated)
#SVE bitwise shift by immediate (unpredicated)
1 4
10 11
00 ASR (immediate, unpredicated)
01 LSR (immediate, unpredicated)
10 Unallocated.
11 LSL (immediate, unpredicated)
#SVE address generation -
1 3
22 23
00 ADR - Encoding
01 ADR - Encoding
1x ADR - Encoding
#SVE Integer Misc - Unpredicated -
1 3
10 11
0x SVE floating-point trig select coefficient
10 SVE floating-point exponential accelerator
11 SVE constructive prefix (unpredicated)
#SVE floating-point trig select coefficient
1 2
10 10
0 FTSSEL
1 Unallocated.
#SVE floating-point exponential accelerator
1 6
16 20
00000 FEXPA
00001 Unallocated.
0001x Unallocated.
001xx Unallocated.
01xxx Unallocated.
1xxxx Unallocated.
#SVE constructive prefix (unpredicated)
2 8
22 23
16 20
00 00000 MOVPRFX (unpredicated)
00 00001 Unallocated.
00 0001x Unallocated.
00 001xx Unallocated.
00 01xxx Unallocated.
00 1xxxx Unallocated.
01 - Unallocated.
1x - Unallocated.
#SVE Element Count -
2 8
20 20
11 13
0 00x SVE saturating inc/dec vector by element count
0 100 SVE element count
0 101 Unallocated.
1 000 SVE inc/dec vector by element count
1 100 SVE inc/dec register by element count
1 x01 Unallocated.
- 01x Unallocated.
- 11x SVE saturating inc/dec register by element count
#SVE saturating inc/dec vector by element count
3 13
22 23
11 11
10 10
00 - - Unallocated.
01 0 0 SQINCH (vector)
01 0 1 UQINCH (vector)
01 1 0 SQDECH (vector)
01 1 1 UQDECH (vector)
10 0 0 SQINCW (vector)
10 0 1 UQINCW (vector)
10 1 0 SQDECW (vector)
10 1 1 UQDECW (vector)
11 0 0 SQINCD (vector)
11 0 1 UQINCD (vector)
11 1 0 SQDECD (vector)
11 1 1 UQDECD (vector)
#SVE element count
2 5
22 23
10 10
- 1 Unallocated.
00 0 CNTB, CNTD, CNTH, CNTW - Encoding
01 0 CNTB, CNTD, CNTH, CNTW - Encoding
10 0 CNTB, CNTD, CNTH, CNTW - Encoding
11 0 CNTB, CNTD, CNTH, CNTW - Encoding
#SVE inc/dec vector by element count
2 7
22 23
10 10
00 - Unallocated.
01 0 INCD, INCH, INCW (vector) - Encoding
01 1 DECD, DECH, DECW (vector) - Encoding
10 0 INCD, INCH, INCW (vector) - Encoding
10 1 DECD, DECH, DECW (vector) - Encoding
11 0 INCD, INCH, INCW (vector) - Encoding
11 1 DECD, DECH, DECW (vector) - Encoding
#SVE inc/dec register by element count
2 8
22 23
10 10
00 0 INCB, INCD, INCH, INCW (scalar) - Encoding
00 1 DECB, DECD, DECH, DECW (scalar) - Encoding
01 0 INCB, INCD, INCH, INCW (scalar) - Encoding
01 1 DECB, DECD, DECH, DECW (scalar) - Encoding
10 0 INCB, INCD, INCH, INCW (scalar) - Encoding
10 1 DECB, DECD, DECH, DECW (scalar) - Encoding
11 0 INCB, INCD, INCH, INCW (scalar) - Encoding
11 1 DECB, DECD, DECH, DECW (scalar) - Encoding
#SVE saturating inc/dec register by element count
4 32
22 23
20 20
11 11
10 10
00 0 0 0 SQINCB - Encoding
00 0 0 1 UQINCB - Encoding
00 0 1 0 SQDECB - Encoding
00 0 1 1 UQDECB - Encoding
00 1 0 0 SQINCB - Encoding
00 1 0 1 UQINCB - Encoding
00 1 1 0 SQDECB - Encoding
00 1 1 1 UQDECB - Encoding
01 0 0 0 SQINCH (scalar) - Encoding
01 0 0 1 UQINCH (scalar) - Encoding
01 0 1 0 SQDECH (scalar) - Encoding
01 0 1 1 UQDECH (scalar) - Encoding
01 1 0 0 SQINCH (scalar) - Encoding
01 1 0 1 UQINCH (scalar) - Encoding
01 1 1 0 SQDECH (scalar) - Encoding
01 1 1 1 UQDECH (scalar) - Encoding
10 0 0 0 SQINCW (scalar) - Encoding
10 0 0 1 UQINCW (scalar) - Encoding
10 0 1 0 SQDECW (scalar) - Encoding
10 0 1 1 UQDECW (scalar) - Encoding
10 1 0 0 SQINCW (scalar) - Encoding
10 1 0 1 UQINCW (scalar) - Encoding
10 1 1 0 SQDECW (scalar) - Encoding
10 1 1 1 UQDECW (scalar) - Encoding
11 0 0 0 SQINCD (scalar) - Encoding
11 0 0 1 UQINCD (scalar) - Encoding
11 0 1 0 SQDECD (scalar) - Encoding
11 0 1 1 UQDECD (scalar) - Encoding
11 1 0 0 SQINCD (scalar) - Encoding
11 1 0 1 UQINCD (scalar) - Encoding
11 1 1 0 SQDECD (scalar) - Encoding
11 1 1 1 UQDECD (scalar) - Encoding
#SVE Bitwise Immediate -
2 3
22 23
18 19
11 00 DUPM
!=11 00 SVE bitwise logical with immediate (unpredicated)
- !=00 Unallocated.
#SVE bitwise logical with immediate (unpredicated)
1 3
22 23
00 ORR (immediate)
01 EOR (immediate)
10 AND (immediate)
#SVE Integer Wide Immediate - Predicated -
1 4
13 15
0xx SVE copy integer immediate (predicated)
10x Unallocated.
110 FCPY
111 Unallocated.
#SVE copy integer immediate (predicated)
1 2
14 14
0 CPY (immediate, zeroing)
1 CPY (immediate, merging)
#SVE table lookup (three sources) -
1 2
10 10
0 TBL
1 TBX
#SVE Permute Vector - Unpredicated -
2 11
19 20
16 18
00 000 DUP (scalar)
00 100 INSR (scalar)
00 x10 Unallocated.
00 xx1 Unallocated.
01 - Unallocated.
10 0xx SVE unpack vector elements
10 100 INSR (SIMD&FP scalar)
10 110 Unallocated.
10 1x1 Unallocated.
11 000 REV (vector)
11 != 000 Unallocated.
#SVE unpack vector elements
17 17
16 16
0 0 SUNPKHI, SUNPKLO - Encoding
0 1 SUNPKHI, SUNPKLO - Encoding
1 0 UUNPKHI, UUNPKLO - Encoding
1 1 UUNPKHI, UUNPKLO - Encoding
#SVE Permute Predicate -
4 15
22 23
16 20
9 12
4 4
00 1000x 0000 0 SVE unpack predicate elements
01 1000x 0000 0 Unallocated.
10 1000x 0000 0 Unallocated.
11 1000x 0000 0 Unallocated.
- 0xxxx xxx0 0 SVE permute predicate elements
- 0xxxx xxx1 0 Unallocated.
- 10100 0000 0 REV (predicate)
- 10101 0000 0 Unallocated.
- 10x0x 1000 0 Unallocated.
- 10x0x x100 0 Unallocated.
- 10x0x xx10 0 Unallocated.
- 10x0x xxx1 0 Unallocated.
- 10x1x - 0 Unallocated.
- 11xxx - 0 Unallocated.
- - - 1 Unallocated.
#SVE unpack predicate elements
1 2
16 16
0 PUNPKHI, PUNPKLO - Encoding
1 PUNPKHI, PUNPKLO - Encoding
#SVE permute predicate elements
2 7
11 12
10 10
00 0 ZIP1, ZIP2 (predicates) - Encoding
00 1 ZIP1, ZIP2 (predicates) - Encoding
01 0 UZP1, UZP2 (predicates) - Encoding
01 1 UZP1, UZP2 (predicates) - Encoding
10 0 TRN1, TRN2 (predicates) - Encoding
10 1 TRN1, TRN2 (predicates) - Encoding
11 - Unallocated.
#SVE permute vector elements -
4 20
20 20
17 19
16 16
13 13
0 000 0 0 CPY (SIMD&FP scalar)
0 000 1 0 COMPACT
0 000 - 1 SVE extract element to general register
0 001 - 0 SVE extract element to SIMD&FP scalar register
0 01x - 0 SVE reverse within elements
0 01x - 1 Unallocated.
0 100 0 1 CPY (scalar)
0 100 1 1 Unallocated.
0 100 - 0 SVE conditionally broadcast element to vector
0 101 - 0 SVE conditionally extract element to SIMD&FP scalar
0 110 0 0 SPLICE - Encoding
0 110 1 0 SPLICE - Encoding
0 110 - 1 Unallocated.
0 111 0 0 SVE reverse doublewords
0 111 0 1 Unallocated.
0 111 1 - Unallocated.
0 x01 - 1 Unallocated.
1 000 - 0 Unallocated.
1 000 - 1 SVE conditionally extract element to general register
1 != 000 - - Unallocated.
#SVE extract element to general register
1 2
16 16
0 LASTA (scalar)
1 LASTB (scalar)
#SVE extract element to SIMD&FP scalar register
1 2
16 16
0 LASTA (SIMD&FP scalar)
1 LASTB (SIMD&FP scalar)
#SVE reverse within elements
1 4
16 17
00 REVB, REVH, REVW - Encoding
01 REVB, REVH, REVW - Encoding
10 REVB, REVH, REVW - Encoding
11 RBIT
#SVE conditionally broadcast element to vector
1 2
16 16
0 CLASTA (vectors)
1 CLASTB (vectors)
#SVE conditionally extract element to SIMD&FP scalar
1 2
16 16
0 CLASTA (SIMD&FP scalar)
1 CLASTB (SIMD&FP scalar)
#SVE reverse doublewords
1 3
22 23
00 REVD FEAT_SME
01 Unallocated. -
1x Unallocated. -
#SVE conditionally extract element to general register
1 2
16 16
0 CLASTA (scalar)
1 CLASTB (scalar)
#SVE Permute Vector - Predicated -
#SVE Permute Vector - Extract -
#SVE Permute Vector - Segments -
#SVE Integer Compare - Vectors -
#SVE integer compare with unsigned immediate -
#SVE integer compare with signed immediate -
#SVE predicate logical operations -
#SVE Propagate Break -
#SVE Partition Break -
#SVE Predicate Misc -
#SVE Integer Compare - Scalars -
#SVE broadcast predicate element -
#SVE Scalar Integer Compare - Predicate-as-counter -
#SVE Integer Wide Immediate - Unpredicated -
#SVE Predicate Count -
#SVE Inc/Dec by Predicate Count -
#SVE Write FFR -
#SVE Integer Multiply-Add - Unpredicated -
#SVE2 Integer - Predicated -
#SVE integer clamp -
#SVE Multiply - Indexed -
#SVE two-way dot product -
#SVE two-way dot product (indexed) -
#SVE2 Widening Integer Arithmetic -
#SVE Misc -
#SVE2 Accumulate -
#SVE2 Narrowing -
#SVE2 character match -
#SVE2 Histogram Computation - Segment -
#SVE2 Crypto Extensions -
#SVE floating-point convert precision odd elements -
#SVE2 floating-point pairwise operations -
#SVE floating-point multiply-add (indexed) -
#SVE floating-point complex multiply-add (indexed) -
#SVE floating-point multiply (indexed) -
#SVE Floating Point Widening Multiply-Add - Indexed -
#SVE Floating Point Widening Multiply-Add -
#SVE floating point matrix multiply accumulate -
#SVE floating-point compare vectors -
#SVE floating-point arithmetic (unpredicated) -
#SVE Floating Point Arithmetic - Predicated -
#SVE Floating Point Unary Operations - Predicated -
#SVE floating-point recursive reduction -
#SVE Floating Point Unary Operations - Unpredicated -
#SVE Floating Point Compare - with Zero -
#SVE Floating Point Accumulating Reduction -
#SVE Floating Point Multiply-Add -
#SVE Memory - 32-bit Gather and Unsized Contiguous -
#SVE Memory - Contiguous Load -
#SVE Memory - 64-bit Gather -
#SVE Memory - Contiguous Store and Unsized Contiguous -
#SVE Memory - Non-temporal and Quadword Scatter Store -
#SVE Memory - Non-temporal and Multi-register Contiguous Store -
#SVE Memory - Scatter with Optional Sign Extend -
#SVE Memory - Scatter -
#SVE Memory - Contiguous Store with Immediate Offset -

#Data Processing -- Immediate
#Branches, Exception Generating and System instructions
#Loads and Stores
#Data Processing -- Register
#Data Processing -- Scalar Floating-Point and Advanced SIMD
