
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  aritmetico.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b aritmetico.vhd -u Sumarit.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Sat Jun 06 14:35:24 2020

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_gen.vif'.
aritmetico.vhd (line 11, col 13):  Note: Substituting module 'add_vv_ss' for '+'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Sat Jun 06 14:35:25 2020

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_gen.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\madd_sub.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Sat Jun 06 14:35:25 2020

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_gen.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\madd_sub.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MODULE_1:g1:a0:g0:u0:ei_4\
	\MODULE_1:g1:a0:g0:u0:ri_4\
	\MODULE_1:g1:a0:g0:u0:ci_4\
	\MODULE_1:g1:a0:g0:u0:ga:t1:ga0(1):gas:u1\
	\MODULE_1:g1:a0:g0:u0:ga:t1:ga0(1):gas:u2\
	\MODULE_1:g1:a0:g0:u0:ga:t1:ga0(1):u3\
	\MODULE_1:g1:a0:g0:u0:cout\
	\MODULE_1:g1:a0:g0:u0:overflow\


Deleted 8 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 38 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (14:35:29)

Input File(s): aritmetico.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : aritmetico.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (14:35:29)

Messages:
  Information: Process virtual '\MODULE_1:g1:a0:g0:u0:c_2\'\MODULE_1:g1:a0:g0:u0:c_2\ ... expanded.
  Information: Process virtual '\MODULE_1:g1:a0:g0:u0:c_0\'\MODULE_1:g1:a0:g0:u0:c_0\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ suma(0) suma(1) suma(2) suma(3)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (14:35:30)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (14:35:30)
</CYPRESSTAG>

    \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ =
          a(3) * b(2) * b(3) 
        + a(2) * a(3) * b(3) 
        + a(2) * b(2) 

    suma(0) =
          a(0) * a(1) * b(0) * b(1) 
        + \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * a(0) * b(0) * b(1) 
        + \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * a(0) * a(1) * b(0) 
        + /\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * /a(0) * /a(1) * b(0) 
        + /a(0) * a(1) * /b(0) * b(1) 
        + \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * /a(0) * /b(0) * b(1) 
        + \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * /a(0) * a(1) * /b(0) 
        + /\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * a(0) * /a(1) * /b(0) 
        + /\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * /a(0) * b(0) * /b(1) 
        + /a(0) * /a(1) * b(0) * /b(1) 
        + /\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * a(0) * /b(0) * /b(1) 
        + a(0) * /a(1) * /b(0) * /b(1) 

    suma(1) =
          \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * a(1) * b(1) 
        + /\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * /a(1) * b(1) 
        + /\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * a(1) * /b(1) 
        + \MODULE_1:g1:a0:g0:u0:ga:g1:ua0\ * /a(1) * /b(1) 

    suma(2) =
          a(2) * a(3) * b(2) * b(3) 
        + /a(2) * a(3) * /b(2) * b(3) 
        + /a(2) * /a(3) * b(2) 
        + a(2) * /a(3) * /b(2) 
        + /a(2) * b(2) * /b(3) 
        + a(2) * /b(2) * /b(3) 

    suma(3) =
          /a(3) * b(3) 
        + a(3) * /b(3) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (14:35:30)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (14:35:30)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
           b(3) =| 1|                                  |24|* not used       
           b(2) =| 2|                                  |23|= suma(1)        
           b(1) =| 3|                                  |22|= suma(3)        
           b(0) =| 4|                                  |21|* not used       
           a(3) =| 5|                                  |20|* not used       
           a(2) =| 6|                                  |19|* not used       
           a(1) =| 7|                                  |18|* not used       
           a(0) =| 8|                                  |17|* not used       
       not used *| 9|                                  |16|= suma(0)        
       not used *|10|                                  |15|= (\MODULE_1:g.. 
       not used *|11|                                  |14|= suma(2)        
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (14:35:30)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    7  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    5  |   10  |
                 ______________________________________
                                          13  /   22   = 59  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  suma(2)         |   6  |   8  |
                 | 15  |  \MODULE_1:g1..  |   3  |  10  |
                 | 16  |  suma(0)         |  12  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  suma(3)         |   2  |  10  |
                 | 23  |  suma(1)         |   4  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             27  / 121   = 22  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (14:35:30)

Messages:
  Information: Output file 'aritmetico.pin' created.
  Information: Output file 'aritmetico.jed' created.

  Usercode:    
  Checksum:    A900



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 14:35:30
