$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:14:13 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 * clock $end
  $var wire  1 + reset $end
  $scope module AnalogIntegrationTester $end
   $var wire  1 * clock $end
   $var wire  2 ( cycle [1:0] $end
   $var wire 32 , dut_io_ports_0_in_bits [31:0] $end
   $var wire  1 # dut_io_ports_0_in_valid $end
   $var wire 32 $ dut_io_ports_0_out [31:0] $end
   $var wire 32 , dut_io_ports_1_in_bits [31:0] $end
   $var wire  1 % dut_io_ports_1_in_valid $end
   $var wire 32 $ dut_io_ports_1_out [31:0] $end
   $var wire 32 , dut_io_ports_2_in_bits [31:0] $end
   $var wire  1 & dut_io_ports_2_in_valid $end
   $var wire 32 $ dut_io_ports_2_out [31:0] $end
   $var wire 32 , dut_io_ports_3_in_bits [31:0] $end
   $var wire  1 ' dut_io_ports_3_in_valid $end
   $var wire 32 $ dut_io_ports_3_out [31:0] $end
   $var wire 32 ) expectedValue [31:0] $end
   $var wire  1 + reset $end
   $var wire  1 ' wrap_wrap $end
   $scope module dut $end
    $var wire 32 , io_ports_0_in_bits [31:0] $end
    $var wire  1 # io_ports_0_in_valid $end
    $var wire 32 $ io_ports_0_out [31:0] $end
    $var wire 32 , io_ports_1_in_bits [31:0] $end
    $var wire  1 % io_ports_1_in_valid $end
    $var wire 32 $ io_ports_1_out [31:0] $end
    $var wire 32 , io_ports_2_in_bits [31:0] $end
    $var wire  1 & io_ports_2_in_valid $end
    $var wire 32 $ io_ports_2_out [31:0] $end
    $var wire 32 , io_ports_3_in_bits [31:0] $end
    $var wire  1 ' io_ports_3_in_valid $end
    $var wire 32 $ io_ports_3_out [31:0] $end
    $var wire  1 # mods_0_io_port_0_in_valid $end
    $var wire 32 $ mods_0_io_port_0_out [31:0] $end
    $var wire  1 % mods_1_io_port_0_in_valid $end
    $var wire 32 $ mods_1_io_port_0_out [31:0] $end
    $var wire  1 & mods_2_io_port_0_in_valid $end
    $var wire 32 $ mods_2_io_port_0_out [31:0] $end
    $var wire  1 ' mods_2_io_port_1_in_valid $end
    $var wire 32 $ mods_2_io_port_1_out [31:0] $end
    $scope module mods_0 $end
     $var wire  1 # bbs_0_io_port_0_in_valid $end
     $var wire 32 $ bbs_0_io_port_0_out [31:0] $end
     $var wire 32 $ io_bus [31:0] $end
     $var wire  1 # io_port_0_in_valid $end
     $var wire 32 $ io_port_0_out [31:0] $end
     $scope module bbs_0 $end
      $var wire 32 , impl_port_0_in_bits [31:0] $end
      $var wire  1 # impl_port_0_in_valid $end
      $var wire 32 $ impl_port_0_out [31:0] $end
      $var wire 32 $ io_bus [31:0] $end
      $var wire  1 # io_port_0_in_valid $end
      $var wire 32 $ io_port_0_out [31:0] $end
      $scope module impl $end
       $var wire 32 $ bus [31:0] $end
       $var wire 32 - index [31:0] $end
       $var wire 32 , port_0_in_bits [31:0] $end
       $var wire  1 # port_0_in_valid $end
       $var wire 32 $ port_0_out [31:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module mods_1 $end
     $var wire 32 , impl_port_0_in_bits [31:0] $end
     $var wire  1 % impl_port_0_in_valid $end
     $var wire 32 $ impl_port_0_out [31:0] $end
     $var wire 32 $ io_bus [31:0] $end
     $var wire  1 % io_port_0_in_valid $end
     $var wire 32 $ io_port_0_out [31:0] $end
     $scope module impl $end
      $var wire 32 $ bus [31:0] $end
      $var wire 32 . index [31:0] $end
      $var wire 32 , port_0_in_bits [31:0] $end
      $var wire  1 % port_0_in_valid $end
      $var wire 32 $ port_0_out [31:0] $end
     $upscope $end
    $upscope $end
    $scope module mods_2 $end
     $var wire  1 & bbs_0_io_port_0_in_valid $end
     $var wire 32 $ bbs_0_io_port_0_out [31:0] $end
     $var wire  1 ' bbs_1_io_port_0_in_valid $end
     $var wire 32 $ bbs_1_io_port_0_out [31:0] $end
     $var wire 32 $ io_bus [31:0] $end
     $var wire  1 & io_port_0_in_valid $end
     $var wire 32 $ io_port_0_out [31:0] $end
     $var wire  1 ' io_port_1_in_valid $end
     $var wire 32 $ io_port_1_out [31:0] $end
     $scope module bbs_0 $end
      $var wire 32 , impl_port_0_in_bits [31:0] $end
      $var wire  1 & impl_port_0_in_valid $end
      $var wire 32 $ impl_port_0_out [31:0] $end
      $var wire 32 $ io_bus [31:0] $end
      $var wire  1 & io_port_0_in_valid $end
      $var wire 32 $ io_port_0_out [31:0] $end
      $scope module impl $end
       $var wire 32 $ bus [31:0] $end
       $var wire 32 / index [31:0] $end
       $var wire 32 , port_0_in_bits [31:0] $end
       $var wire  1 & port_0_in_valid $end
       $var wire 32 $ port_0_out [31:0] $end
      $upscope $end
     $upscope $end
     $scope module bbs_1 $end
      $var wire 32 , impl_port_0_in_bits [31:0] $end
      $var wire  1 ' impl_port_0_in_valid $end
      $var wire 32 $ impl_port_0_out [31:0] $end
      $var wire 32 $ io_bus [31:0] $end
      $var wire  1 ' io_port_0_in_valid $end
      $var wire 32 $ io_port_0_out [31:0] $end
      $scope module impl $end
       $var wire 32 $ bus [31:0] $end
       $var wire 32 0 index [31:0] $end
       $var wire 32 , port_0_in_bits [31:0] $end
       $var wire  1 ' port_0_in_valid $end
       $var wire 32 $ port_0_out [31:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000000000000000000000000000010 $
0%
0&
0'
b00 (
b00000000000000000000000000000010 )
0*
1+
b00000000000000000000000000000010 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000001 .
b00000000000000000000000000000010 /
b00000000000000000000000000000011 0
#1
1*
#2
#3
#4
#5
#6
0*
#7
#8
#9
#10
0+
#11
0#
b00000000000000000000000000000011 $
1%
b01 (
b00000000000000000000000000000011 )
1*
#12
#13
#14
#15
#16
0*
#17
#18
#19
#20
#21
b00000000000000000000000000000100 $
0%
1&
b10 (
b00000000000000000000000000000100 )
1*
#22
#23
#24
#25
#26
0*
#27
#28
#29
#30
#31
b00000000000000000000000000000101 $
0&
1'
b11 (
b00000000000000000000000000000101 )
1*
#32
#33
#34
#35
#36
0*
#37
#38
#39
#40
