==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 242.879 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:161:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:162:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:82:34)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:82:47)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:82:60)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:82:78)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:82:96)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:82:114)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:82:130)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:95:32)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:95:45)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:95:58)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:95:76)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:95:94)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:95:112)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:95:128)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:108:67)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:108:80)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:108:93)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:108:111)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:108:129)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:108:147)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:108:163)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:127:65)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:127:78)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:127:91)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:127:109)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:127:127)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:127:145)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:127:161)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:146:74)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:146:92)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:146:110)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:146:128)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:146:144)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.5 seconds. CPU system time: 0.71 seconds. Elapsed time: 32.97 seconds; current allocated memory: 246.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,615 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,149 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,196 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,126 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 279,886 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,610 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,612 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,684 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,197 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,707 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,442 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,442 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,442 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,465 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gesummv_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:151:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:134:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:115:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:116:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:100:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:87:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_3' (code_generated.cpp:151:20) in function 'task4' completely with a factor of 125 (code_generated.cpp:146:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_4' (code_generated.cpp:134:20) in function 'task3' completely with a factor of 250 (code_generated.cpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_5' (code_generated.cpp:135:35) in function 'task3' completely with a factor of 1 (code_generated.cpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_4' (code_generated.cpp:115:20) in function 'task2' completely with a factor of 250 (code_generated.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_5' (code_generated.cpp:116:39) in function 'task2' completely with a factor of 1 (code_generated.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_3' (code_generated.cpp:100:20) in function 'task1' completely with a factor of 125 (code_generated.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_3' (code_generated.cpp:87:19) in function 'task0' completely with a factor of 125 (code_generated.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_tmp(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_y(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_A(float (*) [250], hls::vector<float, 2ul>*)' (code_generated.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_x(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_B(float (*) [250], hls::vector<float, 2ul>*)' (code_generated.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_tmp(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_y(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:71:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:177:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:178:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 1. (code_generated.cpp:179:11)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (code_generated.cpp:180:11)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 2 on dimension 1. (code_generated.cpp:181:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vtmp' with compact=none mode in 64-bits (code_generated.cpp:159:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx' with compact=none mode in 64-bits (code_generated.cpp:159:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy' with compact=none mode in 64-bits (code_generated.cpp:159:0)
INFO: [HLS 214-115] Multiple burst reads of length 125 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 125 and bit width 64 in loop 'VITIS_LOOP_23_1'(code_generated.cpp:23:19) has been inferred on bundle 'kernel_y'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of length 31250 and bit width 64 in loop 'VITIS_LOOP_32_1'(code_generated.cpp:32:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 125 and bit width 64 in loop 'VITIS_LOOP_43_1'(code_generated.cpp:43:19) has been inferred on bundle 'kernel_x'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:43:19)
INFO: [HLS 214-115] Multiple burst reads of length 31250 and bit width 64 in loop 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:52:19)
INFO: [HLS 214-115] Multiple burst writes of length 125 and bit width 64 in loop 'VITIS_LOOP_63_1'(code_generated.cpp:63:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:63:19)
INFO: [HLS 214-115] Multiple burst writes of length 125 and bit width 64 in loop 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) has been inferred on bundle 'kernel_y'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 24.56 seconds. CPU system time: 1.05 seconds. Elapsed time: 31.66 seconds; current allocated memory: 254.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.68 seconds; current allocated memory: 270.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.67 seconds; current allocated memory: 296.074 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.03 seconds; current allocated memory: 344.598 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (code_generated.cpp:52:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (code_generated.cpp:32:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11.69 seconds. CPU system time: 0.13 seconds. Elapsed time: 17.13 seconds; current allocated memory: 701.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.86 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.45 seconds; current allocated memory: 710.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.2 seconds; current allocated memory: 723.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 10.48 seconds; current allocated memory: 723.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 723.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.48 seconds; current allocated memory: 723.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.57 seconds; current allocated memory: 739.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.47 seconds; current allocated memory: 739.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 739.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.52 seconds; current allocated memory: 748.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.44 seconds; current allocated memory: 748.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 748.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 748.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.43 seconds; current allocated memory: 748.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 748.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 748.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 4.05 seconds; current allocated memory: 748.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.69 seconds; current allocated memory: 762.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 5.76 seconds; current allocated memory: 762.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.18 seconds; current allocated memory: 762.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 4.02 seconds; current allocated memory: 762.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_85_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.05 seconds; current allocated memory: 762.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 8.44 seconds; current allocated memory: 762.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_98_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.09 seconds; current allocated memory: 762.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.65 seconds; current allocated memory: 762.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_3'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_113_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln119', code_generated.cpp:119) of variable 'add', code_generated.cpp:119 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:119) on local variable 'tmp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_113_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln119', code_generated.cpp:119) of variable 'add', code_generated.cpp:119 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:119) on local variable 'tmp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_113_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln119', code_generated.cpp:119) of variable 'add', code_generated.cpp:119 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:119) on local variable 'tmp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_113_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln119', code_generated.cpp:119) of variable 'add', code_generated.cpp:119 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:119) on local variable 'tmp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_113_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln119', code_generated.cpp:119) of variable 'add', code_generated.cpp:119 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:119) on local variable 'tmp_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_113_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 30.71 seconds; current allocated memory: 805.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.56 seconds; current allocated memory: 805.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('y_0_0_write_ln138', code_generated.cpp:138) of variable 'add', code_generated.cpp:138 on local variable 'y_0_0' and 'load' operation 32 bit ('y_0_0_load', code_generated.cpp:138) on local variable 'y_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('y_0_0_write_ln138', code_generated.cpp:138) of variable 'add', code_generated.cpp:138 on local variable 'y_0_0' and 'load' operation 32 bit ('y_0_0_load', code_generated.cpp:138) on local variable 'y_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('y_0_0_write_ln138', code_generated.cpp:138) of variable 'add', code_generated.cpp:138 on local variable 'y_0_0' and 'load' operation 32 bit ('y_0_0_load', code_generated.cpp:138) on local variable 'y_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('y_0_0_write_ln138', code_generated.cpp:138) of variable 'add', code_generated.cpp:138 on local variable 'y_0_0' and 'load' operation 32 bit ('y_0_0_load', code_generated.cpp:138) on local variable 'y_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('y_0_0_write_ln138', code_generated.cpp:138) of variable 'add', code_generated.cpp:138 on local variable 'y_0_0' and 'load' operation 32 bit ('y_0_0_load', code_generated.cpp:138) on local variable 'y_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 30.45 seconds; current allocated memory: 838.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.7 seconds; current allocated memory: 838.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'task4' (loop 'VITIS_LOOP_149_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between wire write operation ('y_0_write_ln153', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153) and wire read operation ('y_0_read', code_generated.cpp:153) on port 'y_0' (code_generated.cpp:153).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 21, loop 'VITIS_LOOP_149_2'
WARNING: [HLS 200-871] Estimated clock period (2.936 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'task4' consists of the following:
	'store' operation 0 bit ('i1_write_ln149', code_generated.cpp:149) of constant 0 on local variable 'i1', code_generated.cpp:149 [756]  (0.387 ns)
	'load' operation 2 bit ('i1', code_generated.cpp:149) on local variable 'i1', code_generated.cpp:149 [759]  (0.000 ns)
	'select' operation 32 bit ('select_ln153', code_generated.cpp:153) [768]  (0.227 ns)
	'fmul' operation 32 bit ('mul', code_generated.cpp:153) [769]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 25.36 seconds; current allocated memory: 841.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 5.23 seconds; current allocated memory: 841.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.27 seconds; current allocated memory: 844.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.6 seconds; current allocated memory: 844.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 8.12 seconds; current allocated memory: 845.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.29 seconds; current allocated memory: 846.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_y_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 9.43 seconds; current allocated memory: 849.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.75 seconds; current allocated memory: 849.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.75 seconds; current allocated memory: 850.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.85 seconds; current allocated memory: 852.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.89 seconds; current allocated memory: 882.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 882.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_tmp_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_tmp_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.61 seconds; current allocated memory: 884.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.78 seconds; current allocated memory: 896.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_y_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.65 seconds; current allocated memory: 902.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.32 seconds; current allocated memory: 914.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' is 19500 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.26 seconds; current allocated memory: 931.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 20500 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.18 seconds; current allocated memory: 973.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 10 seconds; current allocated memory: 977.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.76 seconds; current allocated memory: 979.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' is 19500 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.89 seconds; current allocated memory: 994.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 20500 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.42 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.23 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.94 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_113_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 8032 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.36 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.02 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 8032 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.31 seconds. CPU system time: 0.22 seconds. Elapsed time: 11.3 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task4' pipeline 'VITIS_LOOP_149_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.13 seconds. Elapsed time: 9.84 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_tmp_Pipeline_VITIS_LOOP_63_1' pipeline 'VITIS_LOOP_63_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_63_1/m_axi_kernel_tmp_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_251_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp_Pipeline_VITIS_LOOP_63_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.06 seconds; current allocated memory: 1.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.23 seconds; current allocated memory: 1.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_y_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_y_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_73_1/m_axi_kernel_y_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_251_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_y_Pipeline_VITIS_LOOP_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.28 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.51 seconds; current allocated memory: 1.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_tmp' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtmp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vA', 'vB', 'vtmp', 'vx', 'vy' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 9476, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.22 seconds. CPU system time: 0.28 seconds. Elapsed time: 61.51 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.8 seconds. CPU system time: 0.3 seconds. Elapsed time: 14.97 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.911 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 313.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 150.38 seconds. CPU system time: 4.37 seconds. Elapsed time: 768.51 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 38.67 seconds. CPU system time: 1.65 seconds. Elapsed time: 59.4 seconds; current allocated memory: 8.566 MB.
INFO: [HLS 200-1510] Running: close_project 
