{"sha": "717415adaf2c79665b540000ca3203abaddc7629", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzE3NDE1YWRhZjJjNzk2NjViNTQwMDAwY2EzMjAzYWJhZGRjNzYyOQ==", "commit": {"author": {"name": "Serge Belyshev", "email": "1319@bot.ru", "date": "2004-04-01T22:45:25Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2004-04-01T22:45:25Z"}, "message": "re PR target/14702 (wrong definitions of instructions mmx_pshufw, sse2_pshufd, sse2_pshuflw, sse2_pshufhw)\n\n        PR target/14702\n        * config/i386/i386.md: fix source operand constraints in\n        mmx_pshufw, sse2_pshufd, sse2_pshuflw, sse2_pshufhw\n\nFrom-SVN: r80330", "tree": {"sha": "8d8e835d84592ae3d9df9802e5e148ab5e48b776", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8d8e835d84592ae3d9df9802e5e148ab5e48b776"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/717415adaf2c79665b540000ca3203abaddc7629", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/717415adaf2c79665b540000ca3203abaddc7629", "html_url": "https://github.com/Rust-GCC/gccrs/commit/717415adaf2c79665b540000ca3203abaddc7629", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/717415adaf2c79665b540000ca3203abaddc7629/comments", "author": null, "committer": null, "parents": [{"sha": "af5bdf6ad76dec71b64412212300e7eb1033c829", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/af5bdf6ad76dec71b64412212300e7eb1033c829", "html_url": "https://github.com/Rust-GCC/gccrs/commit/af5bdf6ad76dec71b64412212300e7eb1033c829"}], "stats": {"total": 14, "additions": 10, "deletions": 4}, "files": [{"sha": "5f47077d39533351e7856fcfa4bcb146baabf8b6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/717415adaf2c79665b540000ca3203abaddc7629/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/717415adaf2c79665b540000ca3203abaddc7629/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=717415adaf2c79665b540000ca3203abaddc7629", "patch": "@@ -1,3 +1,9 @@\n+2004-04-01  Serge Belyshev  <1319@bot.ru>\n+\n+        PR target/14702\n+        * config/i386/i386.md: fix source operand constraints in\n+        mmx_pshufw, sse2_pshufd, sse2_pshuflw, sse2_pshufhw\n+\n 2004-04-01  Waldek Hebisch  <hebisch@math.uni.wroc.pl>\n \n \t* fold-const.c (folda): Preserve types of comparisons."}, {"sha": "47482a97a63239d3f0bc685a5cd5d71a5675393d", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/717415adaf2c79665b540000ca3203abaddc7629/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/717415adaf2c79665b540000ca3203abaddc7629/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=717415adaf2c79665b540000ca3203abaddc7629", "patch": "@@ -20624,7 +20624,7 @@\n \n (define_insn \"mmx_pshufw\"\n   [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n-        (unspec:V4HI [(match_operand:V4HI 1 \"register_operand\" \"0\")\n+        (unspec:V4HI [(match_operand:V4HI 1 \"nonimmediate_operand\" \"ym\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"i\")]\n \t\t     UNSPEC_SHUFFLE))]\n   \"TARGET_SSE || TARGET_3DNOW_A\"\n@@ -22321,7 +22321,7 @@\n \n (define_insn \"sse2_pshufd\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=x\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"0\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"nonimmediate_operand\" \"xm\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"i\")]\n \t\t     UNSPEC_SHUFFLE))]\n   \"TARGET_SSE2\"\n@@ -22331,7 +22331,7 @@\n \n (define_insn \"sse2_pshuflw\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=x\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"0\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"nonimmediate_operand\" \"xm\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"i\")]\n \t\t     UNSPEC_PSHUFLW))]\n   \"TARGET_SSE2\"\n@@ -22341,7 +22341,7 @@\n \n (define_insn \"sse2_pshufhw\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=x\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"0\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"nonimmediate_operand\" \"xm\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"i\")]\n \t\t     UNSPEC_PSHUFHW))]\n   \"TARGET_SSE2\""}]}