$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 8 ' result [7:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 8 , result [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01011110 #
b01100011 $
1%
1&
b00000000 '
b01011110 (
b01100011 )
1*
1+
b00000000 ,
#1000
0&
0+
#2000
b00110101 #
b01010110 $
1&
b11000001 '
b00110101 (
b01010110 )
1+
b11000001 ,
#3000
0&
0+
#4000
b01100010 #
b01010011 $
1&
b10001011 '
b01100010 (
b01010011 )
1+
b10001011 ,
#5000
0&
0+
#6000
b00111110 #
b00010010 $
1&
b10110101 '
b00111110 (
b00010010 )
1+
b10110101 ,
#7000
0&
0+
#8000
b00101010 #
b00001000 $
1&
b01010000 '
b00101010 (
b00001000 )
1+
b01010000 ,
#9000
0&
0+
#10000
b00100111 #
b01011001 $
1&
b00110010 '
b00100111 (
b01011001 )
1+
b00110010 ,
#11000
0&
0+
#12000
b01011000 #
b01100011 $
1&
b10000000 '
b01011000 (
b01100011 )
1+
b10000000 ,
#13000
0&
0+
#14000
b00101101 #
b00010001 $
1&
b10111011 '
b00101101 (
b00010001 )
1+
b10111011 ,
#15000
0&
0+
#16000
b00100110 #
b00101011 $
1&
b00111110 '
b00100110 (
b00101011 )
1+
b00111110 ,
#17000
0&
0+
#18000
1&
b01010001 '
1+
b01010001 ,
#18001
