// Seed: 3540029478
`resetall
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input id_6
);
  logic id_7;
  always @(posedge 1 or posedge id_5 - id_3) id_4 = id_6;
  assign id_7 = id_6;
endmodule
