###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID en4192789rl)
#  Generated on:      Sat Mar 30 18:30:15 2024
#  Design:            adder32
#  Command:           report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

-------------------------------------------------------------------------
Skew Group            Sources    Constrained Sinks    Unconstrained Sinks
-------------------------------------------------------------------------
adder16_clk/common       1              33                     0
-------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    adder16_clk/common        -         22.4      28.2      26.7         1.3        ignored                  -         5.8               -
delayCorner_slow:setup.late     adder16_clk/common    none          23.8      30.8      29.0         1.5        auto computed        28.5          7.0     100% {23.8, 30.8}
delayCorner_fast:hold.early     adder16_clk/common        -         22.4      28.2      26.7         1.3        ignored                  -         5.8               -
delayCorner_fast:hold.late      adder16_clk/common        -         23.8      30.8      29.0         1.5        ignored                  -         7.0               -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

------------------------------------------------------------------------------------------
Timing Corner                   Skew Group            Min ID    PathID    Max ID    PathID
------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    adder16_clk/common     22.4       1        28.2       2
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
delayCorner_slow:setup.late     adder16_clk/common     23.8       3        30.8       4
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
delayCorner_fast:hold.early     adder16_clk/common     22.4       5        28.2       6
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
delayCorner_fast:hold.late      adder16_clk/common     23.8       7        30.8       8
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, min clock_path:
======================================================================

PathID    :  1
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 22.4

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    5.7    5.7    19.0  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.1   20.8    13.8  15.984  (58.896,51.516)    1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    1.6   22.4    14.6  -       (86.184,98.532)   74.304   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, max clock_path:
======================================================================

PathID    :  2
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_6_0/CLK
Delay     : 28.2

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    5.7    5.7    19.0  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.1   20.8    13.8  15.984  (58.896,51.516)    1.152     33    
Z_reg_6_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    7.4   28.2    21.6  -       (77.760,21.420)   48.960   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, min clock_path:
=====================================================================

PathID    :  3
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 23.8

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.4    6.4    21.2  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.7   22.1    15.7  15.984  (58.896,51.516)    1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    1.7   23.8    16.5  -       (86.184,98.532)   74.304   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, max clock_path:
=====================================================================

PathID    :  4
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_6_0/CLK
Delay     : 30.8

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.4    6.4    21.2  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.7   22.1    15.7  15.984  (58.896,51.516)    1.152     33    
Z_reg_6_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    8.7   30.8    25.2  -       (77.760,21.420)   48.960   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, min clock_path:
=====================================================================

PathID    :  5
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 22.4

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    5.7    5.7    19.0  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.1   20.8    13.8  15.984  (58.896,51.516)    1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    1.6   22.4    14.6  -       (86.184,98.532)   74.304   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, max clock_path:
=====================================================================

PathID    :  6
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_6_0/CLK
Delay     : 28.2

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    5.7    5.7    19.0  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.1   20.8    13.8  15.984  (58.896,51.516)    1.152     33    
Z_reg_6_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    7.4   28.2    21.6  -       (77.760,21.420)   48.960   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, min clock_path:
====================================================================

PathID    :  7
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 23.8

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.4    6.4    21.2  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.7   22.1    15.7  15.984  (58.896,51.516)    1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    1.7   23.8    16.5  -       (86.184,98.532)   74.304   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, max clock_path:
====================================================================

PathID    :  8
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_6_0/CLK
Delay     : 30.8

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.385  (0.144,118.944)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.4    6.4    21.2  -       (57.744,51.516)  125.028   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.7   22.1    15.7  15.984  (58.896,51.516)    1.152     33    
Z_reg_6_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    8.7   30.8    25.2  -       (77.760,21.420)   48.960   -       
---------------------------------------------------------------------------------------------------------

