<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>a question about Intel 82945 - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=30173" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=32">Electronics</a> &raquo; <a href="../?id=30173">a question about Intel 82945</a></p>
   <div class="post" id="post-212787">
    <div class="subject"><a href="#post-212787">a question about Intel 82945</a></div>
    <div class="body">10.1<br />10.1.1<br />Host Interface<br />FSB Source Synchronous Transfers<br />The (G)MCH supports the Intel Core Duo and Intel Core Solo processor subset of the<br />Enhanced Mode Scaleable Bus. The cache line size is 64 bytes. Source synchronous<br />transfer is used for the address and data signals.<br />10.1.2<br />FSB IOQ Depth<br />The Scalable Bus supports up to 12 simultaneous outstanding transactions.<br />-------------------------------------------------------------------------------------<br />does anybody know about Northbridge IC of Intel, 82945 and its FSB (front side bus) interface and Enhanced Mode Scaleable Bus? It supports 12 simultaneous outstanding transactions. What does it mean by these simultaneous transactions? <br /><br /></div>
    <div class="meta">Posted on 2010-08-18 06:33:28 by logicman112</div>
   </div>
  </div>
 </body>
</html>