Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:39:55 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   243 |
|    Minimum number of control sets                        |   243 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   243 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             121 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           94 |
| Yes          | No                    | No                     |            6928 |         1653 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+------------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+------------------------+------------------+----------------+
|  clk         | fsm0/fsm0_write_en                 |                        |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__5_n_0             |                        |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                        |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                 |                        |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                 |                        |                1 |              3 |
|  clk         | fsm/out[2]_i_1__5_n_0              |                        |                2 |              3 |
|  clk         | fsm5/out[2]_i_1__8_n_0             |                        |                1 |              3 |
|  clk         | fsm10/fsm10_write_en               |                        |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                 |                        |                1 |              3 |
|  clk         | fsm3/fsm3_write_en                 |                        |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                        |                1 |              3 |
|  clk         | fsm7/out[2]_i_1__6_n_0             |                        |                2 |              3 |
|  clk         | fsm7/out_reg[2]_0[0]               |                        |                1 |              4 |
|  clk         | fsm7/E[0]                          |                        |                1 |              4 |
|  clk         | fsm8/done_reg[0]                   |                        |                2 |              4 |
|  clk         | i0/out[3]_i_2__6_n_0               | i0/out[3]_i_1__10_n_0  |                2 |              4 |
|  clk         | i01/out[3]_i_2__7_n_0              | i01/out[3]_i_1__11_n_0 |                2 |              4 |
|  clk         | k0/out[3]_i_1__9_n_0               |                        |                2 |              4 |
|  clk         | fsm5/out_reg[1]_35                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_41                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_40                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[1]_6                  |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_39                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_38                 |                        |               25 |             32 |
|  clk         | fsm5/out_reg[1]_37                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_36                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_31                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_34                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_33                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[1]_32                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[1]_21                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[1]_7                  |                        |               31 |             32 |
|  clk         | fsm5/out_reg[1]_8                  |                        |               30 |             32 |
|  clk         | fsm5/out_reg[1]_9                  |                        |               31 |             32 |
|  clk         | fsm5/out_reg[2]_10                 |                        |               32 |             32 |
|  clk         | fsm5/out_reg[2]_11                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[2]_12                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[2]_13                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[2]_14                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[2]_15                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[2]_16                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[2]_17                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[2]_18                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[2]_19                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[2]_20                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[1]_17                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_94                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_95                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_96                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_97                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_98                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_99                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_10                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[1]_11                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_12                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_13                 |                        |               32 |             32 |
|  clk         | fsm5/out_reg[1]_14                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_15                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[1]_16                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_30                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_18                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_19                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[1]_20                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[2]_6                  |                        |               31 |             32 |
|  clk         | fsm5/out_reg[1]_22                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[1]_23                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_24                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_25                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[1]_26                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[1]_27                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[1]_28                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[1]_29                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[3]_36                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[3]_24                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_25                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_26                 |                        |               25 |             32 |
|  clk         | fsm5/out_reg[3]_27                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_28                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[3]_29                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[3]_3                  |                        |               26 |             32 |
|  clk         | fsm5/out_reg[3]_30                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_31                 |                        |               32 |             32 |
|  clk         | fsm5/out_reg[3]_32                 |                        |               24 |             32 |
|  clk         | fsm5/out_reg[3]_33                 |                        |               25 |             32 |
|  clk         | fsm5/out_reg[3]_34                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_35                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[3]_23                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_37                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_4                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_5                  |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_6                  |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_7                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_8                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_9                  |                        |               29 |             32 |
|  clk         | fsm5/E[0]                          |                        |               13 |             32 |
|  clk         | fsm8/E[0]                          |                        |               13 |             32 |
|  clk         | fsm8/out_reg[0]_14[0]              |                        |                8 |             32 |
|  clk         | par_done_reg13/A_read0_00_write_en |                        |               14 |             32 |
|  clk         | par_done_reg14/A_read0_10_write_en |                        |               12 |             32 |
|  clk         | fsm5/out_reg[3]_11                 |                        |               25 |             32 |
|  clk         | fsm5/out_reg[2]_22                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[2]_23                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[2]_24                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[2]_25                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[2]_26                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[2]_3                  |                        |               31 |             32 |
|  clk         | fsm5/out_reg[2]_4                  |                        |               30 |             32 |
|  clk         | fsm5/out_reg[2]_5                  |                        |               26 |             32 |
|  clk         | fsm5/out_reg[0]_9                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[2]_7                  |                        |               31 |             32 |
|  clk         | fsm5/out_reg[2]_8                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[2]_9                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_10                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[2]_21                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_12                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[3]_13                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_14                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_15                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_16                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_17                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_18                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_19                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[3]_2                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_20                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[3]_21                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[3]_22                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_22                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_106                |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_11                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_12                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_13                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[0]_14                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_15                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_16                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_17                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_18                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_19                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_2                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_20                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_21                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_105                |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_23                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_24                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_25                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_26                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_27                 |                        |               32 |             32 |
|  clk         | fsm5/out_reg[0]_28                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_29                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_3                  |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_30                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_31                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_32                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_33                 |                        |               29 |             32 |
|  clk         | fsm4/t_10_write_en                 |                        |                4 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                        |               12 |             32 |
|  clk         | mult_pipe1/E[0]                    |                        |                6 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                        |               10 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                        |               11 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                        |                8 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en    |                        |                8 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                        |                9 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                        |               11 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                        |                8 |             32 |
|  clk         | fsm/E[0]                           |                        |               13 |             32 |
|  clk         | fsm10/alpha__0_write_en            |                        |               12 |             32 |
|  clk         | fsm10/beta__0_write_en             |                        |               12 |             32 |
|  clk         | fsm3/t_00_write_en                 |                        |                4 |             32 |
|  clk         | fsm5/out_reg[0]_92                 |                        |               28 |             32 |
|  clk         | fsm5/B_i_k_00_write_en             |                        |               10 |             32 |
|  clk         | fsm5/B_i_k_10_write_en             |                        |               15 |             32 |
|  clk         | fsm5/B_read0_00_write_en           |                        |               13 |             32 |
|  clk         | fsm5/B_read0_10_write_en           |                        |               10 |             32 |
|  clk         | fsm5/out_reg[0]_0                  |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_1                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_10                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_100                |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_101                |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_102                |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_103                |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_104                |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_80                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_69                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_7                  |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_70                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_71                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_72                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_73                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[0]_74                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_75                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_76                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_77                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_78                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_79                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_8                  |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_35                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_81                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_82                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_83                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_84                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_85                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_86                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_87                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_88                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_89                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_90                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_91                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_93                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_67                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_34                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_36                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_37                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_38                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_39                 |                        |               28 |             32 |
|  clk         | fsm5/out_reg[0]_4                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_40                 |                        |               25 |             32 |
|  clk         | fsm5/out_reg[0]_41                 |                        |               24 |             32 |
|  clk         | fsm5/out_reg[0]_42                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[0]_43                 |                        |               26 |             32 |
|  clk         | fsm5/out_reg[0]_44                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_45                 |                        |               25 |             32 |
|  clk         | fsm5/out_reg[0]_47                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_68                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_66                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_65                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_64                 |                        |               32 |             32 |
|  clk         | fsm5/out_reg[0]_63                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_62                 |                        |               30 |             32 |
|  clk         | fsm5/out_reg[0]_61                 |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_60                 |                        |               31 |             32 |
|  clk         | fsm5/out_reg[0]_6                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_59                 |                        |               27 |             32 |
|  clk         | fsm5/out_reg[0]_5                  |                        |               29 |             32 |
|  clk         | fsm5/out_reg[0]_46                 |                        |               25 |             32 |
|  clk         |                                    | mult_pipe8/p_0_in      |               10 |             51 |
|  clk         |                                    | mult_pipe7/p_0_in      |                8 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in      |               11 |             51 |
|  clk         |                                    | mult_pipe5/p_0_in      |               10 |             51 |
|  clk         |                                    | mult_pipe4/p_0_in      |                7 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in      |               14 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in      |               11 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in      |               11 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in      |               12 |             51 |
|  clk         |                                    |                        |               53 |            121 |
+--------------+------------------------------------+------------------------+------------------+----------------+


