START_RING:

PC_0_AN    0x08_0000_0000
PUT1_RING  0x10_0000_0000
PUT2_RING  0x18_0000_0000
PUT3_RING  0x20_0000_0000
PUT4_RING  0x28_0000_0000
PUT5_RING  0x30_0000_0000
PUT6_RING  0x38_0000_0000
PUT7_RING  0x40_0000_0000
CC_0_AN   0x48_0000_0000
NU_0_AN   0x50_0000_0000
NU_1_AN   0x58_0000_0000
HSU_0_AN   0x60_0000_0000
HSU_1_AN   0x68_0000_0000
HSU_2_AN   0x70_0000_0000
HSU_3_AN  0x78_0000_0000
HNU_0_AN 0x80_0000_0000
HNU_1_AN  0x88_0000_0000
MUH_0_AN 0x90_0000_0000
MUH_1_AN  0x98_0000_0000
MUD_0_AN  0xA0_0000_0000
MUD_1_AN  0xA8_0000_0000
MIO_0_AN   0xB0_0000_0000
MIO2_0_AN  0xB8_0000_0000

END_RING

  ActSize:MIO_AN         :0x0000034000. New SA:0xB000000000
    mio_timeout_thresh_cfg                :0xB000000000
    mio_timedout_sta                      :0xB000000008
    mio_timeout_clr                       :0xB000000010
    mio_fatal_intr_cause                  :0xB000000018
    mio_fatal_intr_stat                   :0xB000000020
    mio_fatal_intr_mask                   :0xB000000028
    mio_fatal_intr_bset                   :0xB000000030
    mio_fatal_intr_bclr                   :0xB000000038
    mio_non_fatal_intr_cause              :0xB000000040
    mio_non_fatal_intr_stat               :0xB000000048
    mio_non_fatal_intr_mask               :0xB000000050
    mio_non_fatal_intr_bset               :0xB000000058
    mio_non_fatal_intr_bclr               :0xB000000060
    mio_grp0_features                     :0xB000000068
    mio_grp0_spare_pio                    :0xB000000070
    mio_grp0_scratchpad                   :0xB000000078
    f1_subsystem_cpc_reg                  :0xB000000080
    mio_cpc_reg                           :0xB000000088
    f1_pll_reset_n                        :0xB000000090
    gpio_cic_interrupt                    :0xB000000098
    gpio_non_fatal_interrupt_enable       :0xB0000000A0
    gpio_non_fatal_interrupt_polarity     :0xB0000000A8
    gpio_non_fatal_interrupt_type         :0xB0000000B0
    gpio_pin_non_fatal_interrupt_remap    :0xB0000000B8
    gpio_non_fatal_interrupts             :0xB0000000C0
    gpio_fatal_interrupt_enable           :0xB0000000C8
    gpio_fatal_interrupt_polarity         :0xB0000000D0
    gpio_fatal_interrupt_type             :0xB0000000D8
    gpio_pin_fatal_interrupt_remap        :0xB0000000E0
    gpio_fatal_interrupts                 :0xB0000000E8
    gpio_data_out                         :0xB0000000F0
    gpio_data_oe                          :0xB0000000F8
    gpio_data_in                          :0xB000000100
    emmc_control                          :0xB000000108
    emmc_pad_cfg_0                        :0xB000000110
    emmc_pad_cfg_1                        :0xB000000118
    emmc_pad_cfg_2                        :0xB000000120
    emmc_pad_cfg_3                        :0xB000000128
    emmc_pad_cfg_4                        :0xB000000130
    emmc_pad_cfg_5                        :0xB000000138
    emmc_pad_cfg_6                        :0xB000000140
    emmc_pad_cfg_7                        :0xB000000148
    emmc_pad_cfg_8                        :0xB000000150
    emmc_pad_cfg_9                        :0xB000000158
    emmc_pad_cfg_10                       :0xB000000160
    emmc_pad_cfg_11                       :0xB000000168
    nvdimm_pad_cfg_0                      :0xB000000170
    nvdimm_pad_cfg_1                      :0xB000000178
    nvdimm_pad_cfg_2                      :0xB000000180
    nvdimm_pad_cfg_3                      :0xB000000188
    nvdimm_pad_cfg_4                      :0xB000000190
    nvdimm_pad_cfg_5                      :0xB000000198
    nvdimm_hw_fail_int_l_cfg              :0xB0000001A0
    gpio_pad_cfg_0                        :0xB0000001A8
    gpio_pad_cfg_1                        :0xB0000001B0
    gpio_pad_cfg_2                        :0xB0000001B8
    gpio_pad_cfg_3                        :0xB0000001C0
    gpio_pad_cfg_4                        :0xB0000001C8
    gpio_pad_cfg_5                        :0xB0000001D0
    gpio_pad_cfg_6                        :0xB0000001D8
    gpio_pad_cfg_7                        :0xB0000001E0
    gpio_pad_cfg_8                        :0xB0000001E8
    gpio_pad_cfg_9                        :0xB0000001F0
    gpio_pad_cfg_10                       :0xB0000001F8
    gpio_pad_cfg_11                       :0xB000000200
    gpio_pad_cfg_12                       :0xB000000208
    gpio_pad_cfg_13                       :0xB000000210
    gpio_pad_cfg_14                       :0xB000000218
    gpio_pad_cfg_15                       :0xB000000220
    soc_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB000000228
    soc_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB000000230
    soc_pll_cfg_pll_receiver_if_pll_refcnt:0xB000000238
    soc_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB000000240
    soc_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB000000248
    soc_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB000000250
    soc_pll_cfg_pll_receiver_if_pll_enable:0xB000000258
    soc_pll_cfg_pll_receiver_if_divn_en   :0xB000000260
    soc_pll_cfg_pll_receiver_if_divn_prog :0xB000000268
    soc_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000270
    soc_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000278
    soc_pll_cfg_pll_receiver_if_disable_abs:0xB000000280
    soc_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000288
    soc_pll_cfg_pll_receiver_if_ccb0_halt :0xB000000290
    soc_pll_cfg_pll_receiver_if_ccb1_halt :0xB000000298
    soc_pll_cfg_pll_receiver_if_ccb2_halt :0xB0000002A0
    soc_pll_cfg_pll_receiver_if_ccb3_halt :0xB0000002A8
    soc_pll_cfg_pll_receiver_if_ccb4_halt :0xB0000002B0
    soc_pll_cfg_pll_receiver_if_ck_obs_div:0xB0000002B8
    soc_pll_cfg_pll_receiver_if_ck_obs_sel:0xB0000002C0
    soc_pll_cfg_pll_lock_status           :0xB0000002C8
    soc_pll_cfg_pll_receiver_if_dll_enable:0xB0000002D0
    soc_pll_cfg_pll_receiver_if_dll_refcnt:0xB0000002D8
    soc_pll_cfg_pll_receiver_if_dll_fbcnt :0xB0000002E0
    soc_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB0000002E8
    soc_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB0000002F0
    soc_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB0000002F8
    soc_pll_cfg_dll_lock_status           :0xB000000300
    soc_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB000000308
    soc_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB000000310
    pc_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB000000318
    pc_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB000000320
    pc_pll_cfg_pll_receiver_if_pll_refcnt :0xB000000328
    pc_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB000000330
    pc_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB000000338
    pc_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB000000340
    pc_pll_cfg_pll_receiver_if_pll_enable :0xB000000348
    pc_pll_cfg_pll_receiver_if_divn_en    :0xB000000350
    pc_pll_cfg_pll_receiver_if_divn_prog  :0xB000000358
    pc_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000360
    pc_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000368
    pc_pll_cfg_pll_receiver_if_disable_abs:0xB000000370
    pc_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000378
    pc_pll_cfg_pll_receiver_if_ccb0_halt  :0xB000000380
    pc_pll_cfg_pll_receiver_if_ccb1_halt  :0xB000000388
    pc_pll_cfg_pll_receiver_if_ccb2_halt  :0xB000000390
    pc_pll_cfg_pll_receiver_if_ccb3_halt  :0xB000000398
    pc_pll_cfg_pll_receiver_if_ccb4_halt  :0xB0000003A0
    pc_pll_cfg_pll_receiver_if_ck_obs_div :0xB0000003A8
    pc_pll_cfg_pll_receiver_if_ck_obs_sel :0xB0000003B0
    pc_pll_cfg_pll_lock_status            :0xB0000003B8
    pc_pll_cfg_pll_receiver_if_dll_enable :0xB0000003C0
    pc_pll_cfg_pll_receiver_if_dll_refcnt :0xB0000003C8
    pc_pll_cfg_pll_receiver_if_dll_fbcnt  :0xB0000003D0
    pc_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB0000003D8
    pc_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB0000003E0
    pc_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB0000003E8
    pc_pll_cfg_dll_lock_status            :0xB0000003F0
    pc_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB0000003F8
    pc_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB000000400
    ddr0_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB000000408
    ddr0_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB000000410
    ddr0_pll_cfg_pll_receiver_if_pll_refcnt:0xB000000418
    ddr0_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB000000420
    ddr0_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB000000428
    ddr0_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB000000430
    ddr0_pll_cfg_pll_receiver_if_pll_enable:0xB000000438
    ddr0_pll_cfg_pll_receiver_if_divn_en  :0xB000000440
    ddr0_pll_cfg_pll_receiver_if_divn_prog:0xB000000448
    ddr0_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000450
    ddr0_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000458
    ddr0_pll_cfg_pll_receiver_if_disable_abs:0xB000000460
    ddr0_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000468
    ddr0_pll_cfg_pll_receiver_if_ccb0_halt:0xB000000470
    ddr0_pll_cfg_pll_receiver_if_ccb1_halt:0xB000000478
    ddr0_pll_cfg_pll_receiver_if_ccb2_halt:0xB000000480
    ddr0_pll_cfg_pll_receiver_if_ccb3_halt:0xB000000488
    ddr0_pll_cfg_pll_receiver_if_ccb4_halt:0xB000000490
    ddr0_pll_cfg_pll_receiver_if_ck_obs_div:0xB000000498
    ddr0_pll_cfg_pll_receiver_if_ck_obs_sel:0xB0000004A0
    ddr0_pll_cfg_pll_lock_status          :0xB0000004A8
    ddr0_pll_cfg_pll_receiver_if_dll_enable:0xB0000004B0
    ddr0_pll_cfg_pll_receiver_if_dll_refcnt:0xB0000004B8
    ddr0_pll_cfg_pll_receiver_if_dll_fbcnt:0xB0000004C0
    ddr0_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB0000004C8
    ddr0_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB0000004D0
    ddr0_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB0000004D8
    ddr0_pll_cfg_dll_lock_status          :0xB0000004E0
    ddr0_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB0000004E8
    ddr0_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB0000004F0
    ddr1_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB0000004F8
    ddr1_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB000000500
    ddr1_pll_cfg_pll_receiver_if_pll_refcnt:0xB000000508
    ddr1_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB000000510
    ddr1_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB000000518
    ddr1_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB000000520
    ddr1_pll_cfg_pll_receiver_if_pll_enable:0xB000000528
    ddr1_pll_cfg_pll_receiver_if_divn_en  :0xB000000530
    ddr1_pll_cfg_pll_receiver_if_divn_prog:0xB000000538
    ddr1_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000540
    ddr1_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000548
    ddr1_pll_cfg_pll_receiver_if_disable_abs:0xB000000550
    ddr1_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000558
    ddr1_pll_cfg_pll_receiver_if_ccb0_halt:0xB000000560
    ddr1_pll_cfg_pll_receiver_if_ccb1_halt:0xB000000568
    ddr1_pll_cfg_pll_receiver_if_ccb2_halt:0xB000000570
    ddr1_pll_cfg_pll_receiver_if_ccb3_halt:0xB000000578
    ddr1_pll_cfg_pll_receiver_if_ccb4_halt:0xB000000580
    ddr1_pll_cfg_pll_receiver_if_ck_obs_div:0xB000000588
    ddr1_pll_cfg_pll_receiver_if_ck_obs_sel:0xB000000590
    ddr1_pll_cfg_pll_lock_status          :0xB000000598
    ddr1_pll_cfg_pll_receiver_if_dll_enable:0xB0000005A0
    ddr1_pll_cfg_pll_receiver_if_dll_refcnt:0xB0000005A8
    ddr1_pll_cfg_pll_receiver_if_dll_fbcnt:0xB0000005B0
    ddr1_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB0000005B8
    ddr1_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB0000005C0
    ddr1_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB0000005C8
    ddr1_pll_cfg_dll_lock_status          :0xB0000005D0
    ddr1_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB0000005D8
    ddr1_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB0000005E0
    hbm0_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB0000005E8
    hbm0_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB0000005F0
    hbm0_pll_cfg_pll_receiver_if_pll_refcnt:0xB0000005F8
    hbm0_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB000000600
    hbm0_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB000000608
    hbm0_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB000000610
    hbm0_pll_cfg_pll_receiver_if_pll_enable:0xB000000618
    hbm0_pll_cfg_pll_receiver_if_divn_en  :0xB000000620
    hbm0_pll_cfg_pll_receiver_if_divn_prog:0xB000000628
    hbm0_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000630
    hbm0_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000638
    hbm0_pll_cfg_pll_receiver_if_disable_abs:0xB000000640
    hbm0_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000648
    hbm0_pll_cfg_pll_receiver_if_ccb0_halt:0xB000000650
    hbm0_pll_cfg_pll_receiver_if_ccb1_halt:0xB000000658
    hbm0_pll_cfg_pll_receiver_if_ccb2_halt:0xB000000660
    hbm0_pll_cfg_pll_receiver_if_ccb3_halt:0xB000000668
    hbm0_pll_cfg_pll_receiver_if_ccb4_halt:0xB000000670
    hbm0_pll_cfg_pll_receiver_if_ck_obs_div:0xB000000678
    hbm0_pll_cfg_pll_receiver_if_ck_obs_sel:0xB000000680
    hbm0_pll_cfg_pll_lock_status          :0xB000000688
    hbm0_pll_cfg_pll_receiver_if_dll_enable:0xB000000690
    hbm0_pll_cfg_pll_receiver_if_dll_refcnt:0xB000000698
    hbm0_pll_cfg_pll_receiver_if_dll_fbcnt:0xB0000006A0
    hbm0_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB0000006A8
    hbm0_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB0000006B0
    hbm0_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB0000006B8
    hbm0_pll_cfg_dll_lock_status          :0xB0000006C0
    hbm0_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB0000006C8
    hbm0_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB0000006D0
    hbm1_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB0000006D8
    hbm1_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB0000006E0
    hbm1_pll_cfg_pll_receiver_if_pll_refcnt:0xB0000006E8
    hbm1_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB0000006F0
    hbm1_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB0000006F8
    hbm1_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB000000700
    hbm1_pll_cfg_pll_receiver_if_pll_enable:0xB000000708
    hbm1_pll_cfg_pll_receiver_if_divn_en  :0xB000000710
    hbm1_pll_cfg_pll_receiver_if_divn_prog:0xB000000718
    hbm1_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000720
    hbm1_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000728
    hbm1_pll_cfg_pll_receiver_if_disable_abs:0xB000000730
    hbm1_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000738
    hbm1_pll_cfg_pll_receiver_if_ccb0_halt:0xB000000740
    hbm1_pll_cfg_pll_receiver_if_ccb1_halt:0xB000000748
    hbm1_pll_cfg_pll_receiver_if_ccb2_halt:0xB000000750
    hbm1_pll_cfg_pll_receiver_if_ccb3_halt:0xB000000758
    hbm1_pll_cfg_pll_receiver_if_ccb4_halt:0xB000000760
    hbm1_pll_cfg_pll_receiver_if_ck_obs_div:0xB000000768
    hbm1_pll_cfg_pll_receiver_if_ck_obs_sel:0xB000000770
    hbm1_pll_cfg_pll_lock_status          :0xB000000778
    hbm1_pll_cfg_pll_receiver_if_dll_enable:0xB000000780
    hbm1_pll_cfg_pll_receiver_if_dll_refcnt:0xB000000788
    hbm1_pll_cfg_pll_receiver_if_dll_fbcnt:0xB000000790
    hbm1_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB000000798
    hbm1_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB0000007A0
    hbm1_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB0000007A8
    hbm1_pll_cfg_dll_lock_status          :0xB0000007B0
    hbm1_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB0000007B8
    hbm1_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB0000007C0
    hut0_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB0000007C8
    hut0_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB0000007D0
    hut0_pll_cfg_pll_receiver_if_pll_refcnt:0xB0000007D8
    hut0_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB0000007E0
    hut0_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB0000007E8
    hut0_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB0000007F0
    hut0_pll_cfg_pll_receiver_if_pll_enable:0xB0000007F8
    hut0_pll_cfg_pll_receiver_if_divn_en  :0xB000000800
    hut0_pll_cfg_pll_receiver_if_divn_prog:0xB000000808
    hut0_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000810
    hut0_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000818
    hut0_pll_cfg_pll_receiver_if_disable_abs:0xB000000820
    hut0_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000828
    hut0_pll_cfg_pll_receiver_if_ccb0_halt:0xB000000830
    hut0_pll_cfg_pll_receiver_if_ccb1_halt:0xB000000838
    hut0_pll_cfg_pll_receiver_if_ccb2_halt:0xB000000840
    hut0_pll_cfg_pll_receiver_if_ccb3_halt:0xB000000848
    hut0_pll_cfg_pll_receiver_if_ccb4_halt:0xB000000850
    hut0_pll_cfg_pll_receiver_if_ck_obs_div:0xB000000858
    hut0_pll_cfg_pll_receiver_if_ck_obs_sel:0xB000000860
    hut0_pll_cfg_pll_lock_status          :0xB000000868
    hut0_pll_cfg_pll_receiver_if_dll_enable:0xB000000870
    hut0_pll_cfg_pll_receiver_if_dll_refcnt:0xB000000878
    hut0_pll_cfg_pll_receiver_if_dll_fbcnt:0xB000000880
    hut0_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB000000888
    hut0_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB000000890
    hut0_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB000000898
    hut0_pll_cfg_dll_lock_status          :0xB0000008A0
    hut0_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB0000008A8
    hut0_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB0000008B0
    hut1_pll_cfg_pll_receiver_if_prog_fbdiv_23:0xB0000008B8
    hut1_pll_cfg_pll_receiver_if_prog_fbdiv255:0xB0000008C0
    hut1_pll_cfg_pll_receiver_if_pll_refcnt:0xB0000008C8
    hut1_pll_cfg_pll_receiver_if_pll_out_divcnt:0xB0000008D0
    hut1_pll_cfg_pll_receiver_if_pll_out_divcnt_load:0xB0000008D8
    hut1_pll_cfg_pll_receiver_if_pll_disable_output_clk:0xB0000008E0
    hut1_pll_cfg_pll_receiver_if_pll_enable:0xB0000008E8
    hut1_pll_cfg_pll_receiver_if_divn_en  :0xB0000008F0
    hut1_pll_cfg_pll_receiver_if_divn_prog:0xB0000008F8
    hut1_pll_cfg_pll_receiver_if_divn_ref_byp:0xB000000900
    hut1_pll_cfg_pll_receiver_if_slow_cal_en:0xB000000908
    hut1_pll_cfg_pll_receiver_if_disable_abs:0xB000000910
    hut1_pll_cfg_pll_receiver_if_refclk_bypass:0xB000000918
    hut1_pll_cfg_pll_receiver_if_ccb0_halt:0xB000000920
    hut1_pll_cfg_pll_receiver_if_ccb1_halt:0xB000000928
    hut1_pll_cfg_pll_receiver_if_ccb2_halt:0xB000000930
    hut1_pll_cfg_pll_receiver_if_ccb3_halt:0xB000000938
    hut1_pll_cfg_pll_receiver_if_ccb4_halt:0xB000000940
    hut1_pll_cfg_pll_receiver_if_ck_obs_div:0xB000000948
    hut1_pll_cfg_pll_receiver_if_ck_obs_sel:0xB000000950
    hut1_pll_cfg_pll_lock_status          :0xB000000958
    hut1_pll_cfg_pll_receiver_if_dll_enable:0xB000000960
    hut1_pll_cfg_pll_receiver_if_dll_refcnt:0xB000000968
    hut1_pll_cfg_pll_receiver_if_dll_fbcnt:0xB000000970
    hut1_pll_cfg_pll_receiver_if_dll_out_divcnt:0xB000000978
    hut1_pll_cfg_pll_receiver_if_dll_out_divcnt_load:0xB000000980
    hut1_pll_cfg_pll_receiver_if_dll_disable_output_clk:0xB000000988
    hut1_pll_cfg_dll_lock_status          :0xB000000990
    hut1_pll_cfg_pll_receiver_if_dll_ccb0_halt:0xB000000998
    hut1_pll_cfg_pll_receiver_if_dll_ccb4_halt:0xB0000009A0
    emmc_bridge                           :0xB000004000 0x4000
    emmc_transfer_buffer                  :0xB000024000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MIO_0_AN_MIO_AN          :0xB000000000 - 0xB000040000:0x0000034000:0x0000040000
AN: MIO_0_AN              :0xB000040000

  ActSize:MIO2_AN        :0x000002E000. New SA:0xB800000000
    mio2_timeout_thresh_cfg               :0xB800000000
    mio2_timedout_sta                     :0xB800000008
    mio2_timeout_clr                      :0xB800000010
    mio2_fatal_intr_cause                 :0xB800000018
    mio2_fatal_intr_stat                  :0xB800000020
    mio2_fatal_intr_mask                  :0xB800000028
    mio2_fatal_intr_bset                  :0xB800000030
    mio2_fatal_intr_bclr                  :0xB800000038
    mio2_non_fatal_intr_cause             :0xB800000040
    mio2_non_fatal_intr_stat              :0xB800000048
    mio2_non_fatal_intr_mask              :0xB800000050
    mio2_non_fatal_intr_bset              :0xB800000058
    mio2_non_fatal_intr_bclr              :0xB800000060
    mio2_grp0_features                    :0xB800000068
    mio2_grp0_spare_pio                   :0xB800000070
    mio2_grp0_scratchpad                  :0xB800000078
    mio2_cpc_reg                          :0xB800000080
    mio2_interrupt                        :0xB800000088
    mio2_test_fuse_bin_low                :0xB800000090
    mio2_test_fuse_bin_high               :0xB800000098
    mio2_test_status                      :0xB8000000A0
    i2c_m0_pad_cfg                        :0xB8000000A8
    i2c_m1_pad_cfg                        :0xB8000000B0
    i2c_m2_pad_cfg                        :0xB8000000B8
    i2c_sl_pad_cfg                        :0xB8000000C0
    uart_pad_in_cfg                       :0xB8000000C8
    uart_pad_out_cfg                      :0xB8000000D0
    nor_pad_cfg                           :0xB8000000D8
    apb0_bridge_uart0                     :0xB800002000 0x2000
    apb1_bridge_uart1                     :0xB800012000 0x2000
    apb2_bridge_i2c0                      :0xB800022000 0x800
    apb3_bridge_i2c1                      :0xB800026000 0x800
    apb4_bridge_i2c2                      :0xB80002A000 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MIO2_0_AN_MIO2_AN        :0xB800000000 - 0xB800040000:0x000002E000:0x0000040000
AN: MIO2_0_AN             :0xB800040000

  ActSize:SSE_AN         :0x000003A400. New SA:0x5800000000
    sse_timeout_thresh_cfg                :0x5800000000
    sse_timedout_sta                      :0x5800000008
    sse_timeout_clr                       :0x5800000010
    sse_fatal_intr_cause                  :0x5800000018
    sse_fatal_intr_stat                   :0x5800000020
    sse_fatal_intr_mask                   :0x5800000028
    sse_fatal_intr_bset                   :0x5800000030
    sse_fatal_intr_bclr                   :0x5800000038
    sse_non_fatal_intr_cause              :0x5800000040
    sse_non_fatal_intr_stat               :0x5800000048
    sse_non_fatal_intr_mask               :0x5800000050
    sse_non_fatal_intr_bset               :0x5800000058
    sse_non_fatal_intr_bclr               :0x5800000060
    sse_features                          :0x5800000068
    sse_spare_pio                         :0x5800000070
    sse_scratchpad                        :0x5800000078
    sse_rng_cfg                           :0x5800000080
    sse_fpg_inp_dly                       :0x5800000088
    sse_get_prv_en                        :0x5800000090
    sse_wrr_wt                            :0x5800000098
    sse_min_dist                          :0x58000000A0
    sse_sram_log_err                      :0x58000000A8
    sse_sram_log_syndrome                 :0x58000000B0
    sse_sram_log_addr                     :0x58000000B8
    sse_mem_err_inj_cfg                   :0x58000000C0
    sse_fla_ring_module_id_cfg            :0x58000000C8
    sse_snpsht_cfg                        :0x58000000D0
    sse_snpsht_mask_0                     :0x58000000D8
    sse_snpsht_mask_1                     :0x58000000E0
    sse_snpsht_mask_2                     :0x58000000E8
    sse_snpsht_mask_3                     :0x58000000F0
    sse_snpsht_mask_4                     :0x58000000F8
    sse_snpsht_val_0                      :0x5800000100
    sse_snpsht_val_1                      :0x5800000108
    sse_snpsht_val_2                      :0x5800000110
    sse_snpsht_val_3                      :0x5800000118
    sse_snpsht_val_4                      :0x5800000120
    sse_sta_cnt_fpg0_prv_start            :0x5800000128
    sse_sta_cnt_fpg1_prv_start            :0x5800000130
    sse_sta_cnt_fpg2_prv_start            :0x5800000138
    sse_sta_cnt_fpg3_prv_start            :0x5800000140
    sse_sta_cnt_fpg4_prv_start            :0x5800000148
    sse_sta_cnt_fpg5_prv_start            :0x5800000150
    sse_sta_cnt_efp_prv_start             :0x5800000158
    sse_sta_cnt_fae_prv_start             :0x5800000160
    sse_sta_cnt_sse_ffe_vld               :0x5800000168
    sse_sta_cnt_mdi_perr_cnt              :0x5800000170
    sse_rng_cam                           :0x5800000200 0x200
    sse_mdi_mem_dhs                       :0x5800002000 0x1000
    sse_dbg_probe0_cnt                    :0x580003A000 0x40
    sse_dbg_probe1_cnt                    :0x580003A200 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_SSE_AN           :0x5800000000 - 0x5800040000:0x000003A400:0x0000040000
  ActSize:stg0_ffe_an    :0x0002D20000. New SA:0x5804000000
    ffe_timeout_thresh_cfg                :0x5804000000
    ffe_timedout_sta                      :0x5804000008
    ffe_timeout_clr                       :0x5804000010
    ffe_fatal_intr_cause                  :0x5804000018
    ffe_fatal_intr_stat                   :0x5804000020
    ffe_fatal_intr_mask                   :0x5804000028
    ffe_fatal_intr_bset                   :0x5804000030
    ffe_fatal_intr_bclr                   :0x5804000038
    ffe_non_fatal_intr_cause              :0x5804000040
    ffe_non_fatal_intr_stat               :0x5804000048
    ffe_non_fatal_intr_mask               :0x5804000050
    ffe_non_fatal_intr_bset               :0x5804000058
    ffe_non_fatal_intr_bclr               :0x5804000060
    ffe_features                          :0x5804000068
    ffe_spare_pio                         :0x5804000070
    ffe_scratchpad                        :0x5804000078
    static_cfg                            :0x5804000080
    ffe_sram_err_inj                      :0x5804000088
    ffe_sram_log_err                      :0x5804000090
    ffe_sram_log_addr                     :0x5804000098
    hash_seed_cfg                         :0x58040000A0
    smac_cam_hd_pop                       :0x58040000A8
    ffe_fla_ring_module_id_cfg            :0x58040000B0
    smac_cam_hd                           :0x5804000400 0x400
    tmp_tcam_m_key                        :0x5804004400 0x200
    tmp_tcam_mask                         :0x5804005400 0x200
    snap_shot                             :0x5804006400 0x40
    ref_vec_l1_mem                        :0x5804007000 0x1000
    ref_vec_l2_mem                        :0x580400F000 0x1000
    ref_vec_sm_mem                        :0x5804017000 0x200
    key_ucode_mem                         :0x5804018000 0x1000
    lt_attributes_mem                     :0x5804058000 0x100
    hash_mem_vld_0                        :0x580405A000 0x2000
    hash_mem_vld_1                        :0x580406A000 0x2000
    hash_mem_vld_2                        :0x580407A000 0x2000
    hash_mem_vld_3                        :0x580408A000 0x2000
    hash_mem_vld_4                        :0x580409A000 0x2000
    hash_mem_vld_5                        :0x58040AA000 0x2000
    hash_mem_vld_6                        :0x58040BA000 0x2000
    hash_mem_vld_7                        :0x58040CA000 0x2000
    hash_mem_0                            :0x58040E0000 0x8000
    hash_mem_1                            :0x58041E0000 0x8000
    hash_mem_2                            :0x58042E0000 0x8000
    hash_mem_3                            :0x58043E0000 0x8000
    hash_mem_4                            :0x58044E0000 0x8000
    hash_mem_5                            :0x58045E0000 0x8000
    hash_mem_6                            :0x58046E0000 0x8000
    hash_mem_7                            :0x58047E0000 0x8000
    stash_table_vld_0                     :0x58048E0000 0x2000
    stash_table_vld_1                     :0x58048F0000 0x2000
    stash_table_vld_2                     :0x5804900000 0x2000
    stash_table_vld_3                     :0x5804910000 0x2000
    stash_table_0                         :0x5804920000 0x80
    stash_table_1                         :0x5804921000 0x80
    stash_table_2                         :0x5804922000 0x80
    stash_table_3                         :0x5804923000 0x80
    lg_tcam_vld_0                         :0x5804928000 0x8000
    lg_tcam_vld_1                         :0x5804968000 0x8000
    lg_tcam_vld_2                         :0x58049A8000 0x8000
    lg_tcam_vld_3                         :0x58049E8000 0x8000
    lg_tcam_x_0                           :0x5804A40000 0x20000
    lg_tcam_x_1                           :0x5804E40000 0x20000
    lg_tcam_x_2                           :0x5805240000 0x20000
    lg_tcam_x_3                           :0x5805640000 0x20000
    lg_tcam_y_0                           :0x5805A40000 0x20000
    lg_tcam_y_1                           :0x5805E40000 0x20000
    lg_tcam_y_2                           :0x5806240000 0x20000
    lg_tcam_y_3                           :0x5806640000 0x20000
    lg_tcam_at_index_0                    :0x5806A40000 0x8000
    lg_tcam_at_index_1                    :0x5806A80000 0x8000
    lg_tcam_at_index_2                    :0x5806AC0000 0x8000
    lg_tcam_at_index_3                    :0x5806B00000 0x8000
    sm_tcam_vld_0                         :0x5806B40000 0x400
    sm_tcam_vld_1                         :0x5806B42000 0x400
    sm_tcam_vld_2                         :0x5806B44000 0x400
    sm_tcam_vld_3                         :0x5806B46000 0x400
    sm_tcam_x_0                           :0x5806B48000 0x1000
    sm_tcam_x_1                           :0x5806B68000 0x1000
    sm_tcam_x_2                           :0x5806B88000 0x1000
    sm_tcam_x_3                           :0x5806BA8000 0x1000
    sm_tcam_y_0                           :0x5806BC8000 0x1000
    sm_tcam_y_1                           :0x5806BE8000 0x1000
    sm_tcam_y_2                           :0x5806C08000 0x1000
    sm_tcam_y_3                           :0x5806C28000 0x1000
    sm_tcam_at_index_0                    :0x5806C48000 0x400
    sm_tcam_at_index_1                    :0x5806C4A000 0x400
    sm_tcam_at_index_2                    :0x5806C4C000 0x400
    sm_tcam_at_index_3                    :0x5806C4E000 0x400
    sm_dit_mem_0                          :0x5806C50000 0x2000
    sm_dit_mem_1                          :0x5806C60000 0x2000
    act_ucode_mem                         :0x5806C70000 0x800
    act_dmem_0                            :0x5806C80000 0x4000
    act_dmem_1                            :0x5806CA0000 0x4000
    act_dmem_2                            :0x5806CC0000 0x4000
    act_dmem_3                            :0x5806CE0000 0x4000
    act_dmem_4                            :0x5806D00000 0x2000
    act_dmem_5                            :0x5806D10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_stg0_ffe_an      :0x5804000000 - 0x5808000000:0x0002D20000:0x0004000000
  ActSize:stg1_ffe_an    :0x0002D20000. New SA:0x5808000000
    ffe_timeout_thresh_cfg                :0x5808000000
    ffe_timedout_sta                      :0x5808000008
    ffe_timeout_clr                       :0x5808000010
    ffe_fatal_intr_cause                  :0x5808000018
    ffe_fatal_intr_stat                   :0x5808000020
    ffe_fatal_intr_mask                   :0x5808000028
    ffe_fatal_intr_bset                   :0x5808000030
    ffe_fatal_intr_bclr                   :0x5808000038
    ffe_non_fatal_intr_cause              :0x5808000040
    ffe_non_fatal_intr_stat               :0x5808000048
    ffe_non_fatal_intr_mask               :0x5808000050
    ffe_non_fatal_intr_bset               :0x5808000058
    ffe_non_fatal_intr_bclr               :0x5808000060
    ffe_features                          :0x5808000068
    ffe_spare_pio                         :0x5808000070
    ffe_scratchpad                        :0x5808000078
    static_cfg                            :0x5808000080
    ffe_sram_err_inj                      :0x5808000088
    ffe_sram_log_err                      :0x5808000090
    ffe_sram_log_addr                     :0x5808000098
    hash_seed_cfg                         :0x58080000A0
    smac_cam_hd_pop                       :0x58080000A8
    ffe_fla_ring_module_id_cfg            :0x58080000B0
    smac_cam_hd                           :0x5808000400 0x400
    tmp_tcam_m_key                        :0x5808004400 0x200
    tmp_tcam_mask                         :0x5808005400 0x200
    snap_shot                             :0x5808006400 0x40
    ref_vec_l1_mem                        :0x5808007000 0x1000
    ref_vec_l2_mem                        :0x580800F000 0x1000
    ref_vec_sm_mem                        :0x5808017000 0x200
    key_ucode_mem                         :0x5808018000 0x1000
    lt_attributes_mem                     :0x5808058000 0x100
    hash_mem_vld_0                        :0x580805A000 0x2000
    hash_mem_vld_1                        :0x580806A000 0x2000
    hash_mem_vld_2                        :0x580807A000 0x2000
    hash_mem_vld_3                        :0x580808A000 0x2000
    hash_mem_vld_4                        :0x580809A000 0x2000
    hash_mem_vld_5                        :0x58080AA000 0x2000
    hash_mem_vld_6                        :0x58080BA000 0x2000
    hash_mem_vld_7                        :0x58080CA000 0x2000
    hash_mem_0                            :0x58080E0000 0x8000
    hash_mem_1                            :0x58081E0000 0x8000
    hash_mem_2                            :0x58082E0000 0x8000
    hash_mem_3                            :0x58083E0000 0x8000
    hash_mem_4                            :0x58084E0000 0x8000
    hash_mem_5                            :0x58085E0000 0x8000
    hash_mem_6                            :0x58086E0000 0x8000
    hash_mem_7                            :0x58087E0000 0x8000
    stash_table_vld_0                     :0x58088E0000 0x2000
    stash_table_vld_1                     :0x58088F0000 0x2000
    stash_table_vld_2                     :0x5808900000 0x2000
    stash_table_vld_3                     :0x5808910000 0x2000
    stash_table_0                         :0x5808920000 0x80
    stash_table_1                         :0x5808921000 0x80
    stash_table_2                         :0x5808922000 0x80
    stash_table_3                         :0x5808923000 0x80
    lg_tcam_vld_0                         :0x5808928000 0x8000
    lg_tcam_vld_1                         :0x5808968000 0x8000
    lg_tcam_vld_2                         :0x58089A8000 0x8000
    lg_tcam_vld_3                         :0x58089E8000 0x8000
    lg_tcam_x_0                           :0x5808A40000 0x20000
    lg_tcam_x_1                           :0x5808E40000 0x20000
    lg_tcam_x_2                           :0x5809240000 0x20000
    lg_tcam_x_3                           :0x5809640000 0x20000
    lg_tcam_y_0                           :0x5809A40000 0x20000
    lg_tcam_y_1                           :0x5809E40000 0x20000
    lg_tcam_y_2                           :0x580A240000 0x20000
    lg_tcam_y_3                           :0x580A640000 0x20000
    lg_tcam_at_index_0                    :0x580AA40000 0x8000
    lg_tcam_at_index_1                    :0x580AA80000 0x8000
    lg_tcam_at_index_2                    :0x580AAC0000 0x8000
    lg_tcam_at_index_3                    :0x580AB00000 0x8000
    sm_tcam_vld_0                         :0x580AB40000 0x400
    sm_tcam_vld_1                         :0x580AB42000 0x400
    sm_tcam_vld_2                         :0x580AB44000 0x400
    sm_tcam_vld_3                         :0x580AB46000 0x400
    sm_tcam_x_0                           :0x580AB48000 0x1000
    sm_tcam_x_1                           :0x580AB68000 0x1000
    sm_tcam_x_2                           :0x580AB88000 0x1000
    sm_tcam_x_3                           :0x580ABA8000 0x1000
    sm_tcam_y_0                           :0x580ABC8000 0x1000
    sm_tcam_y_1                           :0x580ABE8000 0x1000
    sm_tcam_y_2                           :0x580AC08000 0x1000
    sm_tcam_y_3                           :0x580AC28000 0x1000
    sm_tcam_at_index_0                    :0x580AC48000 0x400
    sm_tcam_at_index_1                    :0x580AC4A000 0x400
    sm_tcam_at_index_2                    :0x580AC4C000 0x400
    sm_tcam_at_index_3                    :0x580AC4E000 0x400
    sm_dit_mem_0                          :0x580AC50000 0x2000
    sm_dit_mem_1                          :0x580AC60000 0x2000
    act_ucode_mem                         :0x580AC70000 0x800
    act_dmem_0                            :0x580AC80000 0x4000
    act_dmem_1                            :0x580ACA0000 0x4000
    act_dmem_2                            :0x580ACC0000 0x4000
    act_dmem_3                            :0x580ACE0000 0x4000
    act_dmem_4                            :0x580AD00000 0x2000
    act_dmem_5                            :0x580AD10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_stg1_ffe_an      :0x5808000000 - 0x580C000000:0x0002D20000:0x0004000000
  ActSize:stg2_ffe_an    :0x0002D20000. New SA:0x580C000000
    ffe_timeout_thresh_cfg                :0x580C000000
    ffe_timedout_sta                      :0x580C000008
    ffe_timeout_clr                       :0x580C000010
    ffe_fatal_intr_cause                  :0x580C000018
    ffe_fatal_intr_stat                   :0x580C000020
    ffe_fatal_intr_mask                   :0x580C000028
    ffe_fatal_intr_bset                   :0x580C000030
    ffe_fatal_intr_bclr                   :0x580C000038
    ffe_non_fatal_intr_cause              :0x580C000040
    ffe_non_fatal_intr_stat               :0x580C000048
    ffe_non_fatal_intr_mask               :0x580C000050
    ffe_non_fatal_intr_bset               :0x580C000058
    ffe_non_fatal_intr_bclr               :0x580C000060
    ffe_features                          :0x580C000068
    ffe_spare_pio                         :0x580C000070
    ffe_scratchpad                        :0x580C000078
    static_cfg                            :0x580C000080
    ffe_sram_err_inj                      :0x580C000088
    ffe_sram_log_err                      :0x580C000090
    ffe_sram_log_addr                     :0x580C000098
    hash_seed_cfg                         :0x580C0000A0
    smac_cam_hd_pop                       :0x580C0000A8
    ffe_fla_ring_module_id_cfg            :0x580C0000B0
    smac_cam_hd                           :0x580C000400 0x400
    tmp_tcam_m_key                        :0x580C004400 0x200
    tmp_tcam_mask                         :0x580C005400 0x200
    snap_shot                             :0x580C006400 0x40
    ref_vec_l1_mem                        :0x580C007000 0x1000
    ref_vec_l2_mem                        :0x580C00F000 0x1000
    ref_vec_sm_mem                        :0x580C017000 0x200
    key_ucode_mem                         :0x580C018000 0x1000
    lt_attributes_mem                     :0x580C058000 0x100
    hash_mem_vld_0                        :0x580C05A000 0x2000
    hash_mem_vld_1                        :0x580C06A000 0x2000
    hash_mem_vld_2                        :0x580C07A000 0x2000
    hash_mem_vld_3                        :0x580C08A000 0x2000
    hash_mem_vld_4                        :0x580C09A000 0x2000
    hash_mem_vld_5                        :0x580C0AA000 0x2000
    hash_mem_vld_6                        :0x580C0BA000 0x2000
    hash_mem_vld_7                        :0x580C0CA000 0x2000
    hash_mem_0                            :0x580C0E0000 0x8000
    hash_mem_1                            :0x580C1E0000 0x8000
    hash_mem_2                            :0x580C2E0000 0x8000
    hash_mem_3                            :0x580C3E0000 0x8000
    hash_mem_4                            :0x580C4E0000 0x8000
    hash_mem_5                            :0x580C5E0000 0x8000
    hash_mem_6                            :0x580C6E0000 0x8000
    hash_mem_7                            :0x580C7E0000 0x8000
    stash_table_vld_0                     :0x580C8E0000 0x2000
    stash_table_vld_1                     :0x580C8F0000 0x2000
    stash_table_vld_2                     :0x580C900000 0x2000
    stash_table_vld_3                     :0x580C910000 0x2000
    stash_table_0                         :0x580C920000 0x80
    stash_table_1                         :0x580C921000 0x80
    stash_table_2                         :0x580C922000 0x80
    stash_table_3                         :0x580C923000 0x80
    lg_tcam_vld_0                         :0x580C928000 0x8000
    lg_tcam_vld_1                         :0x580C968000 0x8000
    lg_tcam_vld_2                         :0x580C9A8000 0x8000
    lg_tcam_vld_3                         :0x580C9E8000 0x8000
    lg_tcam_x_0                           :0x580CA40000 0x20000
    lg_tcam_x_1                           :0x580CE40000 0x20000
    lg_tcam_x_2                           :0x580D240000 0x20000
    lg_tcam_x_3                           :0x580D640000 0x20000
    lg_tcam_y_0                           :0x580DA40000 0x20000
    lg_tcam_y_1                           :0x580DE40000 0x20000
    lg_tcam_y_2                           :0x580E240000 0x20000
    lg_tcam_y_3                           :0x580E640000 0x20000
    lg_tcam_at_index_0                    :0x580EA40000 0x8000
    lg_tcam_at_index_1                    :0x580EA80000 0x8000
    lg_tcam_at_index_2                    :0x580EAC0000 0x8000
    lg_tcam_at_index_3                    :0x580EB00000 0x8000
    sm_tcam_vld_0                         :0x580EB40000 0x400
    sm_tcam_vld_1                         :0x580EB42000 0x400
    sm_tcam_vld_2                         :0x580EB44000 0x400
    sm_tcam_vld_3                         :0x580EB46000 0x400
    sm_tcam_x_0                           :0x580EB48000 0x1000
    sm_tcam_x_1                           :0x580EB68000 0x1000
    sm_tcam_x_2                           :0x580EB88000 0x1000
    sm_tcam_x_3                           :0x580EBA8000 0x1000
    sm_tcam_y_0                           :0x580EBC8000 0x1000
    sm_tcam_y_1                           :0x580EBE8000 0x1000
    sm_tcam_y_2                           :0x580EC08000 0x1000
    sm_tcam_y_3                           :0x580EC28000 0x1000
    sm_tcam_at_index_0                    :0x580EC48000 0x400
    sm_tcam_at_index_1                    :0x580EC4A000 0x400
    sm_tcam_at_index_2                    :0x580EC4C000 0x400
    sm_tcam_at_index_3                    :0x580EC4E000 0x400
    sm_dit_mem_0                          :0x580EC50000 0x2000
    sm_dit_mem_1                          :0x580EC60000 0x2000
    act_ucode_mem                         :0x580EC70000 0x800
    act_dmem_0                            :0x580EC80000 0x4000
    act_dmem_1                            :0x580ECA0000 0x4000
    act_dmem_2                            :0x580ECC0000 0x4000
    act_dmem_3                            :0x580ECE0000 0x4000
    act_dmem_4                            :0x580ED00000 0x2000
    act_dmem_5                            :0x580ED10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_stg2_ffe_an      :0x580C000000 - 0x5810000000:0x0002D20000:0x0004000000
  ActSize:stg3_ffe_an    :0x0002D20000. New SA:0x5810000000
    ffe_timeout_thresh_cfg                :0x5810000000
    ffe_timedout_sta                      :0x5810000008
    ffe_timeout_clr                       :0x5810000010
    ffe_fatal_intr_cause                  :0x5810000018
    ffe_fatal_intr_stat                   :0x5810000020
    ffe_fatal_intr_mask                   :0x5810000028
    ffe_fatal_intr_bset                   :0x5810000030
    ffe_fatal_intr_bclr                   :0x5810000038
    ffe_non_fatal_intr_cause              :0x5810000040
    ffe_non_fatal_intr_stat               :0x5810000048
    ffe_non_fatal_intr_mask               :0x5810000050
    ffe_non_fatal_intr_bset               :0x5810000058
    ffe_non_fatal_intr_bclr               :0x5810000060
    ffe_features                          :0x5810000068
    ffe_spare_pio                         :0x5810000070
    ffe_scratchpad                        :0x5810000078
    static_cfg                            :0x5810000080
    ffe_sram_err_inj                      :0x5810000088
    ffe_sram_log_err                      :0x5810000090
    ffe_sram_log_addr                     :0x5810000098
    hash_seed_cfg                         :0x58100000A0
    smac_cam_hd_pop                       :0x58100000A8
    ffe_fla_ring_module_id_cfg            :0x58100000B0
    smac_cam_hd                           :0x5810000400 0x400
    tmp_tcam_m_key                        :0x5810004400 0x200
    tmp_tcam_mask                         :0x5810005400 0x200
    snap_shot                             :0x5810006400 0x40
    ref_vec_l1_mem                        :0x5810007000 0x1000
    ref_vec_l2_mem                        :0x581000F000 0x1000
    ref_vec_sm_mem                        :0x5810017000 0x200
    key_ucode_mem                         :0x5810018000 0x1000
    lt_attributes_mem                     :0x5810058000 0x100
    hash_mem_vld_0                        :0x581005A000 0x2000
    hash_mem_vld_1                        :0x581006A000 0x2000
    hash_mem_vld_2                        :0x581007A000 0x2000
    hash_mem_vld_3                        :0x581008A000 0x2000
    hash_mem_vld_4                        :0x581009A000 0x2000
    hash_mem_vld_5                        :0x58100AA000 0x2000
    hash_mem_vld_6                        :0x58100BA000 0x2000
    hash_mem_vld_7                        :0x58100CA000 0x2000
    hash_mem_0                            :0x58100E0000 0x8000
    hash_mem_1                            :0x58101E0000 0x8000
    hash_mem_2                            :0x58102E0000 0x8000
    hash_mem_3                            :0x58103E0000 0x8000
    hash_mem_4                            :0x58104E0000 0x8000
    hash_mem_5                            :0x58105E0000 0x8000
    hash_mem_6                            :0x58106E0000 0x8000
    hash_mem_7                            :0x58107E0000 0x8000
    stash_table_vld_0                     :0x58108E0000 0x2000
    stash_table_vld_1                     :0x58108F0000 0x2000
    stash_table_vld_2                     :0x5810900000 0x2000
    stash_table_vld_3                     :0x5810910000 0x2000
    stash_table_0                         :0x5810920000 0x80
    stash_table_1                         :0x5810921000 0x80
    stash_table_2                         :0x5810922000 0x80
    stash_table_3                         :0x5810923000 0x80
    lg_tcam_vld_0                         :0x5810928000 0x8000
    lg_tcam_vld_1                         :0x5810968000 0x8000
    lg_tcam_vld_2                         :0x58109A8000 0x8000
    lg_tcam_vld_3                         :0x58109E8000 0x8000
    lg_tcam_x_0                           :0x5810A40000 0x20000
    lg_tcam_x_1                           :0x5810E40000 0x20000
    lg_tcam_x_2                           :0x5811240000 0x20000
    lg_tcam_x_3                           :0x5811640000 0x20000
    lg_tcam_y_0                           :0x5811A40000 0x20000
    lg_tcam_y_1                           :0x5811E40000 0x20000
    lg_tcam_y_2                           :0x5812240000 0x20000
    lg_tcam_y_3                           :0x5812640000 0x20000
    lg_tcam_at_index_0                    :0x5812A40000 0x8000
    lg_tcam_at_index_1                    :0x5812A80000 0x8000
    lg_tcam_at_index_2                    :0x5812AC0000 0x8000
    lg_tcam_at_index_3                    :0x5812B00000 0x8000
    sm_tcam_vld_0                         :0x5812B40000 0x400
    sm_tcam_vld_1                         :0x5812B42000 0x400
    sm_tcam_vld_2                         :0x5812B44000 0x400
    sm_tcam_vld_3                         :0x5812B46000 0x400
    sm_tcam_x_0                           :0x5812B48000 0x1000
    sm_tcam_x_1                           :0x5812B68000 0x1000
    sm_tcam_x_2                           :0x5812B88000 0x1000
    sm_tcam_x_3                           :0x5812BA8000 0x1000
    sm_tcam_y_0                           :0x5812BC8000 0x1000
    sm_tcam_y_1                           :0x5812BE8000 0x1000
    sm_tcam_y_2                           :0x5812C08000 0x1000
    sm_tcam_y_3                           :0x5812C28000 0x1000
    sm_tcam_at_index_0                    :0x5812C48000 0x400
    sm_tcam_at_index_1                    :0x5812C4A000 0x400
    sm_tcam_at_index_2                    :0x5812C4C000 0x400
    sm_tcam_at_index_3                    :0x5812C4E000 0x400
    sm_dit_mem_0                          :0x5812C50000 0x2000
    sm_dit_mem_1                          :0x5812C60000 0x2000
    act_ucode_mem                         :0x5812C70000 0x800
    act_dmem_0                            :0x5812C80000 0x4000
    act_dmem_1                            :0x5812CA0000 0x4000
    act_dmem_2                            :0x5812CC0000 0x4000
    act_dmem_3                            :0x5812CE0000 0x4000
    act_dmem_4                            :0x5812D00000 0x2000
    act_dmem_5                            :0x5812D10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_stg3_ffe_an      :0x5810000000 - 0x5814000000:0x0002D20000:0x0004000000
  ActSize:stg4_ffe_an    :0x0002D20000. New SA:0x5814000000
    ffe_timeout_thresh_cfg                :0x5814000000
    ffe_timedout_sta                      :0x5814000008
    ffe_timeout_clr                       :0x5814000010
    ffe_fatal_intr_cause                  :0x5814000018
    ffe_fatal_intr_stat                   :0x5814000020
    ffe_fatal_intr_mask                   :0x5814000028
    ffe_fatal_intr_bset                   :0x5814000030
    ffe_fatal_intr_bclr                   :0x5814000038
    ffe_non_fatal_intr_cause              :0x5814000040
    ffe_non_fatal_intr_stat               :0x5814000048
    ffe_non_fatal_intr_mask               :0x5814000050
    ffe_non_fatal_intr_bset               :0x5814000058
    ffe_non_fatal_intr_bclr               :0x5814000060
    ffe_features                          :0x5814000068
    ffe_spare_pio                         :0x5814000070
    ffe_scratchpad                        :0x5814000078
    static_cfg                            :0x5814000080
    ffe_sram_err_inj                      :0x5814000088
    ffe_sram_log_err                      :0x5814000090
    ffe_sram_log_addr                     :0x5814000098
    hash_seed_cfg                         :0x58140000A0
    smac_cam_hd_pop                       :0x58140000A8
    ffe_fla_ring_module_id_cfg            :0x58140000B0
    smac_cam_hd                           :0x5814000400 0x400
    tmp_tcam_m_key                        :0x5814004400 0x200
    tmp_tcam_mask                         :0x5814005400 0x200
    snap_shot                             :0x5814006400 0x40
    ref_vec_l1_mem                        :0x5814007000 0x1000
    ref_vec_l2_mem                        :0x581400F000 0x1000
    ref_vec_sm_mem                        :0x5814017000 0x200
    key_ucode_mem                         :0x5814018000 0x1000
    lt_attributes_mem                     :0x5814058000 0x100
    hash_mem_vld_0                        :0x581405A000 0x2000
    hash_mem_vld_1                        :0x581406A000 0x2000
    hash_mem_vld_2                        :0x581407A000 0x2000
    hash_mem_vld_3                        :0x581408A000 0x2000
    hash_mem_vld_4                        :0x581409A000 0x2000
    hash_mem_vld_5                        :0x58140AA000 0x2000
    hash_mem_vld_6                        :0x58140BA000 0x2000
    hash_mem_vld_7                        :0x58140CA000 0x2000
    hash_mem_0                            :0x58140E0000 0x8000
    hash_mem_1                            :0x58141E0000 0x8000
    hash_mem_2                            :0x58142E0000 0x8000
    hash_mem_3                            :0x58143E0000 0x8000
    hash_mem_4                            :0x58144E0000 0x8000
    hash_mem_5                            :0x58145E0000 0x8000
    hash_mem_6                            :0x58146E0000 0x8000
    hash_mem_7                            :0x58147E0000 0x8000
    stash_table_vld_0                     :0x58148E0000 0x2000
    stash_table_vld_1                     :0x58148F0000 0x2000
    stash_table_vld_2                     :0x5814900000 0x2000
    stash_table_vld_3                     :0x5814910000 0x2000
    stash_table_0                         :0x5814920000 0x80
    stash_table_1                         :0x5814921000 0x80
    stash_table_2                         :0x5814922000 0x80
    stash_table_3                         :0x5814923000 0x80
    lg_tcam_vld_0                         :0x5814928000 0x8000
    lg_tcam_vld_1                         :0x5814968000 0x8000
    lg_tcam_vld_2                         :0x58149A8000 0x8000
    lg_tcam_vld_3                         :0x58149E8000 0x8000
    lg_tcam_x_0                           :0x5814A40000 0x20000
    lg_tcam_x_1                           :0x5814E40000 0x20000
    lg_tcam_x_2                           :0x5815240000 0x20000
    lg_tcam_x_3                           :0x5815640000 0x20000
    lg_tcam_y_0                           :0x5815A40000 0x20000
    lg_tcam_y_1                           :0x5815E40000 0x20000
    lg_tcam_y_2                           :0x5816240000 0x20000
    lg_tcam_y_3                           :0x5816640000 0x20000
    lg_tcam_at_index_0                    :0x5816A40000 0x8000
    lg_tcam_at_index_1                    :0x5816A80000 0x8000
    lg_tcam_at_index_2                    :0x5816AC0000 0x8000
    lg_tcam_at_index_3                    :0x5816B00000 0x8000
    sm_tcam_vld_0                         :0x5816B40000 0x400
    sm_tcam_vld_1                         :0x5816B42000 0x400
    sm_tcam_vld_2                         :0x5816B44000 0x400
    sm_tcam_vld_3                         :0x5816B46000 0x400
    sm_tcam_x_0                           :0x5816B48000 0x1000
    sm_tcam_x_1                           :0x5816B68000 0x1000
    sm_tcam_x_2                           :0x5816B88000 0x1000
    sm_tcam_x_3                           :0x5816BA8000 0x1000
    sm_tcam_y_0                           :0x5816BC8000 0x1000
    sm_tcam_y_1                           :0x5816BE8000 0x1000
    sm_tcam_y_2                           :0x5816C08000 0x1000
    sm_tcam_y_3                           :0x5816C28000 0x1000
    sm_tcam_at_index_0                    :0x5816C48000 0x400
    sm_tcam_at_index_1                    :0x5816C4A000 0x400
    sm_tcam_at_index_2                    :0x5816C4C000 0x400
    sm_tcam_at_index_3                    :0x5816C4E000 0x400
    sm_dit_mem_0                          :0x5816C50000 0x2000
    sm_dit_mem_1                          :0x5816C60000 0x2000
    act_ucode_mem                         :0x5816C70000 0x800
    act_dmem_0                            :0x5816C80000 0x4000
    act_dmem_1                            :0x5816CA0000 0x4000
    act_dmem_2                            :0x5816CC0000 0x4000
    act_dmem_3                            :0x5816CE0000 0x4000
    act_dmem_4                            :0x5816D00000 0x2000
    act_dmem_5                            :0x5816D10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_stg4_ffe_an      :0x5814000000 - 0x5818000000:0x0002D20000:0x0004000000
  ActSize:stg5_ffe_an    :0x0002D20000. New SA:0x5818000000
    ffe_timeout_thresh_cfg                :0x5818000000
    ffe_timedout_sta                      :0x5818000008
    ffe_timeout_clr                       :0x5818000010
    ffe_fatal_intr_cause                  :0x5818000018
    ffe_fatal_intr_stat                   :0x5818000020
    ffe_fatal_intr_mask                   :0x5818000028
    ffe_fatal_intr_bset                   :0x5818000030
    ffe_fatal_intr_bclr                   :0x5818000038
    ffe_non_fatal_intr_cause              :0x5818000040
    ffe_non_fatal_intr_stat               :0x5818000048
    ffe_non_fatal_intr_mask               :0x5818000050
    ffe_non_fatal_intr_bset               :0x5818000058
    ffe_non_fatal_intr_bclr               :0x5818000060
    ffe_features                          :0x5818000068
    ffe_spare_pio                         :0x5818000070
    ffe_scratchpad                        :0x5818000078
    static_cfg                            :0x5818000080
    ffe_sram_err_inj                      :0x5818000088
    ffe_sram_log_err                      :0x5818000090
    ffe_sram_log_addr                     :0x5818000098
    hash_seed_cfg                         :0x58180000A0
    smac_cam_hd_pop                       :0x58180000A8
    ffe_fla_ring_module_id_cfg            :0x58180000B0
    smac_cam_hd                           :0x5818000400 0x400
    tmp_tcam_m_key                        :0x5818004400 0x200
    tmp_tcam_mask                         :0x5818005400 0x200
    snap_shot                             :0x5818006400 0x40
    ref_vec_l1_mem                        :0x5818007000 0x1000
    ref_vec_l2_mem                        :0x581800F000 0x1000
    ref_vec_sm_mem                        :0x5818017000 0x200
    key_ucode_mem                         :0x5818018000 0x1000
    lt_attributes_mem                     :0x5818058000 0x100
    hash_mem_vld_0                        :0x581805A000 0x2000
    hash_mem_vld_1                        :0x581806A000 0x2000
    hash_mem_vld_2                        :0x581807A000 0x2000
    hash_mem_vld_3                        :0x581808A000 0x2000
    hash_mem_vld_4                        :0x581809A000 0x2000
    hash_mem_vld_5                        :0x58180AA000 0x2000
    hash_mem_vld_6                        :0x58180BA000 0x2000
    hash_mem_vld_7                        :0x58180CA000 0x2000
    hash_mem_0                            :0x58180E0000 0x8000
    hash_mem_1                            :0x58181E0000 0x8000
    hash_mem_2                            :0x58182E0000 0x8000
    hash_mem_3                            :0x58183E0000 0x8000
    hash_mem_4                            :0x58184E0000 0x8000
    hash_mem_5                            :0x58185E0000 0x8000
    hash_mem_6                            :0x58186E0000 0x8000
    hash_mem_7                            :0x58187E0000 0x8000
    stash_table_vld_0                     :0x58188E0000 0x2000
    stash_table_vld_1                     :0x58188F0000 0x2000
    stash_table_vld_2                     :0x5818900000 0x2000
    stash_table_vld_3                     :0x5818910000 0x2000
    stash_table_0                         :0x5818920000 0x80
    stash_table_1                         :0x5818921000 0x80
    stash_table_2                         :0x5818922000 0x80
    stash_table_3                         :0x5818923000 0x80
    lg_tcam_vld_0                         :0x5818928000 0x8000
    lg_tcam_vld_1                         :0x5818968000 0x8000
    lg_tcam_vld_2                         :0x58189A8000 0x8000
    lg_tcam_vld_3                         :0x58189E8000 0x8000
    lg_tcam_x_0                           :0x5818A40000 0x20000
    lg_tcam_x_1                           :0x5818E40000 0x20000
    lg_tcam_x_2                           :0x5819240000 0x20000
    lg_tcam_x_3                           :0x5819640000 0x20000
    lg_tcam_y_0                           :0x5819A40000 0x20000
    lg_tcam_y_1                           :0x5819E40000 0x20000
    lg_tcam_y_2                           :0x581A240000 0x20000
    lg_tcam_y_3                           :0x581A640000 0x20000
    lg_tcam_at_index_0                    :0x581AA40000 0x8000
    lg_tcam_at_index_1                    :0x581AA80000 0x8000
    lg_tcam_at_index_2                    :0x581AAC0000 0x8000
    lg_tcam_at_index_3                    :0x581AB00000 0x8000
    sm_tcam_vld_0                         :0x581AB40000 0x400
    sm_tcam_vld_1                         :0x581AB42000 0x400
    sm_tcam_vld_2                         :0x581AB44000 0x400
    sm_tcam_vld_3                         :0x581AB46000 0x400
    sm_tcam_x_0                           :0x581AB48000 0x1000
    sm_tcam_x_1                           :0x581AB68000 0x1000
    sm_tcam_x_2                           :0x581AB88000 0x1000
    sm_tcam_x_3                           :0x581ABA8000 0x1000
    sm_tcam_y_0                           :0x581ABC8000 0x1000
    sm_tcam_y_1                           :0x581ABE8000 0x1000
    sm_tcam_y_2                           :0x581AC08000 0x1000
    sm_tcam_y_3                           :0x581AC28000 0x1000
    sm_tcam_at_index_0                    :0x581AC48000 0x400
    sm_tcam_at_index_1                    :0x581AC4A000 0x400
    sm_tcam_at_index_2                    :0x581AC4C000 0x400
    sm_tcam_at_index_3                    :0x581AC4E000 0x400
    sm_dit_mem_0                          :0x581AC50000 0x2000
    sm_dit_mem_1                          :0x581AC60000 0x2000
    act_ucode_mem                         :0x581AC70000 0x800
    act_dmem_0                            :0x581AC80000 0x4000
    act_dmem_1                            :0x581ACA0000 0x4000
    act_dmem_2                            :0x581ACC0000 0x4000
    act_dmem_3                            :0x581ACE0000 0x4000
    act_dmem_4                            :0x581AD00000 0x2000
    act_dmem_5                            :0x581AD10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_stg5_ffe_an      :0x5818000000 - 0x581C000000:0x0002D20000:0x0004000000
  ActSize:NHP_AN         :0x0000217600. New SA:0x581C000000
    nhp_timeout_thresh_cfg                :0x581C000000
    nhp_timedout_sta                      :0x581C000008
    nhp_timeout_clr                       :0x581C000010
    nhp_non_fatal_intr_cause              :0x581C000018
    nhp_non_fatal_intr_stat               :0x581C000020
    nhp_non_fatal_intr_mask               :0x581C000028
    nhp_non_fatal_intr_bset               :0x581C000030
    nhp_non_fatal_intr_bclr               :0x581C000038
    nhp_features                          :0x581C000040
    nhp_spare_pio                         :0x581C000048
    nhp_scratchpad                        :0x581C000050
    nhp_ofs_cfg_0                         :0x581C000058
    nhp_ofs_cfg_1                         :0x581C000060
    nhp_ofs_cfg_2                         :0x581C000068
    nhp_ofs_cfg_3                         :0x581C000070
    nhp_ofs_cfg_4                         :0x581C000078
    nhp_ofs_cfg_5                         :0x581C000080
    nhp_ofs_cfg_6                         :0x581C000088
    nhp_ofs_cfg_7                         :0x581C000090
    nhp_ofs_cfg_8                         :0x581C000098
    nhp_ofs_cfg_9                         :0x581C0000A0
    nhp_ofs_cfg_10                        :0x581C0000A8
    nhp_ofs_cfg_11                        :0x581C0000B0
    nhp_ofs_cfg_12                        :0x581C0000B8
    nhp_ofs_cfg_13                        :0x581C0000C0
    nhp_ofs_cfg_14                        :0x581C0000C8
    nhp_ofs_cfg_15                        :0x581C0000D0
    nhp_f1_num                            :0x581C0000D8
    lfa_visited_f1_cfg                    :0x581C0000E0
    nhp_lvl0_hash_seed                    :0x581C0000E8
    nhp_lvl1_hash_seed                    :0x581C0000F0
    nhp_lvl0_hash_bypass                  :0x581C0000F8
    nhp_lvl1_hash_bypass                  :0x581C000100
    nhp_gph_cfg                           :0x581C000108
    nhp_remote_gph_prv_ofs                :0x581C000110
    nhp_fcp_spray_pktlen_adj              :0x581C000118
    nhp_fcp_rand_spray_en                 :0x581C000120
    nhp_lvl0_fcp_spray_pktlen_lfsr_cfg    :0x581C000128
    nhp_lvl1_fcp_spray_pktlen_lfsr_cfg    :0x581C000130
    nhp_lvl0_fcp_spray_rrptr_lfsr_cfg     :0x581C000138
    nhp_lvl1_fcp_spray_rrptr_lfsr_cfg     :0x581C000140
    nhp_lvl0_fcp_spray_randspray_lfsr_cfg :0x581C000148
    nhp_lvl1_fcp_spray_randspray_lfsr_cfg :0x581C000150
    nhp_fs_ring_cfg                       :0x581C000158
    nhp_lvl0_pktlen_lfsr_seed_cfg         :0x581C000160
    nhp_lvl1_pktlen_lfsr_seed_cfg         :0x581C000168
    nhp_lvl0_rrptr_lfsr_seed_cfg          :0x581C000170
    nhp_lvl1_rrptr_lfsr_seed_cfg          :0x581C000178
    nhp_lvl0_randspray_lfsr_seed_cfg      :0x581C000180
    nhp_lvl1_randspray_lfsr_seed_cfg      :0x581C000188
    nhp_bypass_cfg                        :0x581C000190
    nhp_lb_crc_cfg                        :0x581C000198
    nhp_sram_log_err                      :0x581C0001A0
    nhp_sram_log_syndrome                 :0x581C0001A8
    nhp_sram_log_addr                     :0x581C0001B0
    nhp_mem_err_inj_cfg                   :0x581C0001B8
    nhp_snpsht_lvl_adr                    :0x581C0001C0
    nhp_fla_ring_module_id_cfg            :0x581C0001C8
    nhp_lfa_drop_cnt                      :0x581C0001D0
    nhp_lvl0_wecmp_drop_cnt               :0x581C0001D8
    nhp_lvl0_fcpe_drop_cnt                :0x581C0001E0
    nhp_lvl1_ecmp_drop_cnt                :0x581C0001E8
    nhp_lvl1_fcpe_drop_cnt                :0x581C0001F0
    nhp_prv_in_cnt                        :0x581C0001F8
    nhp_prv_out_cnt                       :0x581C000200
    nhp_lvl0_descr_fnl_cnt                :0x581C000208
    nhp_lvl0_descr_wecmp_cnt              :0x581C000210
    nhp_lvl0_descr_wecmp_fcp_spray_cnt    :0x581C000218
    nhp_lvl0_descr_rll_cnt                :0x581C000220
    nhp_lvl0_descr_indir_cnt              :0x581C000228
    nhp_lvl1_descr_fnl_cnt                :0x581C000230
    nhp_lvl1_descr_ecmp_cnt               :0x581C000238
    nhp_lvl1_descr_ecmp_fcp_spray_cnt     :0x581C000240
    nhp_lvl1_descr_lfa_cnt                :0x581C000248
    nhp_lvl1_descr_indir_cnt              :0x581C000250
    nhp_lvl2_descr_fnl_cnt                :0x581C000258
    nhp_lvl0_mem_perr_cnt                 :0x581C000260
    nhp_lvl1_mem_perr_cnt                 :0x581C000268
    nhp_lvl2_mem_perr_cnt                 :0x581C000270
    nhp_fcp_spray_8_mem_perr_cnt          :0x581C000278
    nhp_fcp_spray_16_mem_perr_cnt         :0x581C000280
    nhp_local_gph_map_table               :0x581C000400 0x400
    nhp_gph_stream_map_table              :0x581C002400 0x200
    nhp_gph_ls                            :0x581C004400 0x400
    nhp_rll_stream_map_table              :0x581C006400 0x80
    nhp_lvl0_mem                          :0x581C010000 0x10000
    nhp_lvl1_mem                          :0x581C110000 0x8000
    nhp_lvl2_mem                          :0x581C150000 0x8000
    nhp_lb_tcam_lvl0                      :0x581C190000 0x80
    nhp_lb_tcam_lvl1                      :0x581C190400 0x80
    nhp_lb_key_instr_lvl0                 :0x581C190800 0x100
    nhp_lb_key_instr_lvl1                 :0x581C191800 0x100
    nhp_fcp_wght_16                       :0x581C194000 0x4000
    nhp_fcp_wght_8                        :0x581C1F4000 0x2000
    nhp_rw_tcam                           :0x581C214000 0x200
    nhp_rw_tcam_ofs                       :0x581C215000 0x200
    nhp_stream_fs_num                     :0x581C216000 0x100
    nhp_lcl_link_status                   :0x581C216800 0x100
    nhp_dbg_probe0_cnt                    :0x581C217000 0x40
    nhp_dbg_probe1_cnt                    :0x581C217200 0x40
    nhp_dbg_probe2_cnt                    :0x581C217400 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_NHP_AN           :0x581C000000 - 0x581C400000:0x0000217600:0x0000400000
  ActSize:FMS_AN         :0x00000F4000. New SA:0x581C400000
    fms_timeout_thresh_cfg                :0x581C400000
    fms_timedout_sta                      :0x581C400008
    fms_timeout_clr                       :0x581C400010
    fms_fatal_mem_intr_cause              :0x581C400018
    fms_fatal_mem_intr_stat               :0x581C400020
    fms_fatal_mem_intr_mask               :0x581C400028
    fms_fatal_mem_intr_bset               :0x581C400030
    fms_fatal_mem_intr_bclr               :0x581C400038
    fms_non_fatal_mem_intr_cause          :0x581C400040
    fms_non_fatal_mem_intr_stat           :0x581C400048
    fms_non_fatal_mem_intr_mask           :0x581C400050
    fms_non_fatal_mem_intr_bset           :0x581C400058
    fms_non_fatal_mem_intr_bclr           :0x581C400060
    fms_non_fatal_misc_intr_cause         :0x581C400068
    fms_non_fatal_misc_intr_stat          :0x581C400070
    fms_non_fatal_misc_intr_mask          :0x581C400078
    fms_non_fatal_misc_intr_bset          :0x581C400080
    fms_non_fatal_misc_intr_bclr          :0x581C400088
    fms_features                          :0x581C400090
    fms_spare_pio                         :0x581C400098
    fms_scratchpad                        :0x581C4000A0
    fms_mem_init_start_cfg                :0x581C4000A8
    fms_mem_init_done_sta                 :0x581C4000B0
    fms_mem_log_err_sta                   :0x581C4000B8
    fms_mem_log_syndrome_sta              :0x581C4000C0
    fms_mem_log_addr_sta                  :0x581C4000C8
    fms_mem_err_inj_cfg                   :0x581C4000D0
    fms_fla_ring_module_id_cfg            :0x581C4000D8
    fms_timer_ctrl_cfg                    :0x581C4000E0
    fms_misc_cfg                          :0x581C4000E8
    fms_sfg_ctx_mem_dhs                   :0x581C402000 0x2000
    fms_psw_eop_info_fifo_mem_dhs         :0x581C422000 0x1000
    fms_meter0_ctx_mem_dhs                :0x581C42A000 0x1000
    fms_meter0_cfg_mem_dhs                :0x581C43A000 0x800
    fms_meter0_green_cntr_mem_dhs         :0x581C43E000 0x800
    fms_meter0_yellow_cntr_mem_dhs        :0x581C442000 0x800
    fms_meter0_red_cntr_mem_dhs           :0x581C446000 0x800
    fms_meter1_ctx_mem_dhs                :0x581C44A000 0x1000
    fms_meter1_cfg_mem_dhs                :0x581C45A000 0x800
    fms_meter1_green_cntr_mem_dhs         :0x581C45E000 0x800
    fms_meter1_yellow_cntr_mem_dhs        :0x581C462000 0x800
    fms_meter1_red_cntr_mem_dhs           :0x581C466000 0x800
    fms_bank0_stats_cfg_mem_dhs           :0x581C46A000 0x400
    fms_bank1_stats_cfg_mem_dhs           :0x581C46C000 0x400
    fms_bank2_stats_cfg_mem_dhs           :0x581C46E000 0x400
    fms_bank3_stats_cfg_mem_dhs           :0x581C470000 0x400
    fms_stats_cntr_mem_dhs                :0x581C474000 0x4000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_FMS_AN           :0x581C400000 - 0x581C500000:0x00000F4000:0x0000100000
  ActSize:SFG_AN         :0x0000350400. New SA:0x581C800000
    sfg_timeout_thresh_cfg                :0x581C800000
    sfg_timedout_sta                      :0x581C800008
    sfg_timeout_clr                       :0x581C800010
    sfg_fatal_mem_intr_cause              :0x581C800018
    sfg_fatal_mem_intr_stat               :0x581C800020
    sfg_fatal_mem_intr_mask               :0x581C800028
    sfg_fatal_mem_intr_bset               :0x581C800030
    sfg_fatal_mem_intr_bclr               :0x581C800038
    sfg_non_fatal_mem_intr_cause          :0x581C800040
    sfg_non_fatal_mem_intr_stat           :0x581C800048
    sfg_non_fatal_mem_intr_mask           :0x581C800050
    sfg_non_fatal_mem_intr_bset           :0x581C800058
    sfg_non_fatal_mem_intr_bclr           :0x581C800060
    sfg_non_fatal_misc_intr_cause         :0x581C800068
    sfg_non_fatal_misc_intr_stat          :0x581C800070
    sfg_non_fatal_misc_intr_mask          :0x581C800078
    sfg_non_fatal_misc_intr_bset          :0x581C800080
    sfg_non_fatal_misc_intr_bclr          :0x581C800088
    sfg_features                          :0x581C800090
    sfg_spare_pio                         :0x581C800098
    sfg_scratchpad                        :0x581C8000A0
    sfg_mem_init_start_cfg                :0x581C8000A8
    sfg_mem_init_done_sta                 :0x581C8000B0
    sfg_mem_log_err_sta                   :0x581C8000B8
    sfg_mem_log_syndrome_sta              :0x581C8000C0
    sfg_mem_log_addr_sta                  :0x581C8000C8
    sfg_mem_err_inj_cfg                   :0x581C8000D0
    sfg_fla_ring_module_id_cfg            :0x581C8000D8
    sfg_erp_mode_pol_drop_lkup_cfg        :0x581C8000E0
    sfg_meter0_color_lkup_cfg             :0x581C8000E8
    sfg_meter1_color_lkup_cfg             :0x581C8000F0
    sfg_smpler_pps_timer_cfg              :0x581C8000F8
    sfg_pkt_tag_id_fl_cnt_sta             :0x581C800100
    sfg_smpler_lfsr_seed_cfg              :0x581C800108
    sfg_meter0_cfg                        :0x581C800120 0x20
    sfg_meter1_cfg                        :0x581C800220 0x20
    sfg_smpler_attr_cfg                   :0x581C800400 0x200
    sfg_smpler_rwt_instr_cfg              :0x581C801400 0x200
    sfg_smpler_flag_mask_cfg              :0x581C803400 0x40
    sfg_l2_len_chk_cam_dhs                :0x581C803600 0x20
    sfg_eg_str_mtu_cfg_tbl                :0x581C803700 0x100
    sfg_stats_cntr                        :0x581C803F00 0x40
    sfg_smpler_stats_cntrs_dhs            :0x581C804200 0x200
    sfg_snapshot_sym                      :0x581C805200 0x200
    sfg_eg_qos_tbl_mem_dhs                :0x581C808000 0x8000
    sfg_rwt_instr_bank0_mem_dhs           :0x581C850000 0x10000
    sfg_rwt_instr_bank1_mem_dhs           :0x581C9D0000 0x10000
    sfg_meter0_state_mem_cfg              :0x581CB50000 0x40
    sfg_meter1_state_mem_cfg              :0x581CB50200 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_1_AN_SFG_AN           :0x581C800000 - 0x581CC00000:0x0000350400:0x0000400000
AN: NU_1_AN               :0x581CC00000

ROOT:FPG_AN:6:0x0001000000 - 0x5000000000:0x5001000000:0x5002000000:0x5003000000:0x5004000000:0x5005000000
  ActSize:fpg_prs_an     :0x0000540E00. New SA:0x5000000000
    fpg_prs_timeout_thresh_cfg            :0x5000000000
    fpg_prs_timedout_sta                  :0x5000000008
    fpg_prs_timeout_clr                   :0x5000000010
    fpg_prs_fatal_intr_cause              :0x5000000018
    fpg_prs_fatal_intr_stat               :0x5000000020
    fpg_prs_fatal_intr_mask               :0x5000000028
    fpg_prs_fatal_intr_bset               :0x5000000030
    fpg_prs_fatal_intr_bclr               :0x5000000038
    fpg_prs_non_fatal_intr_cause          :0x5000000040
    fpg_prs_non_fatal_intr_stat           :0x5000000048
    fpg_prs_non_fatal_intr_mask           :0x5000000050
    fpg_prs_non_fatal_intr_bset           :0x5000000058
    fpg_prs_non_fatal_intr_bclr           :0x5000000060
    fpg_prs_features                      :0x5000000068
    fpg_prs_spare_pio                     :0x5000000070
    fpg_prs_scratchpad                    :0x5000000078
    prs_sram_log_err                      :0x5000000080
    prs_sram_log_syndrome                 :0x5000000088
    prs_sram_log_addr                     :0x5000000090
    prs_mem_err_inj_cfg                   :0x5000000098
    prs_dsp_dfifo_mem_af_thold            :0x50000000A0
    prs_intf_cfg                          :0x50000000A8
    prs_err_chk_en                        :0x50000000B0
    prs_err_tcode0                        :0x50000000B8
    prs_err_tcode1                        :0x50000000C0
    prs_max_lu_cycle_cfg                  :0x50000000C8
    prs_stream_cfg                        :0x50000000D0
    prs_static_ctx_sel                    :0x50000000D8
    prs_fla_ring_module_id_cfg            :0x50000000E0
    prs_flow_ctrl_sta                     :0x50000000E8
    prs_hdb_fifo_empty                    :0x50000000F0
    prs_sta_cnt_sop_cnt                   :0x50000000F8
    prs_sta_cnt_eop_cnt                   :0x5000000100
    prs_sta_cnt_cam_lkp_cnt               :0x5000000108
    prs_sta_cnt_cam_match_cnt             :0x5000000110
    prs_sta_cnt_num_prv_sent_cnt          :0x5000000118
    prs_sta_cnt_outer_ipv4_checksum_err_cnt:0x5000000120
    prs_sta_cnt_inner_ipv4_checksum_err_cnt:0x5000000128
    prs_sta_cnt_no_tcam_match_err_cnt     :0x5000000130
    prs_sta_cnt_parser_timeout_err_cnt    :0x5000000138
    prs_sta_cnt_prv_oor_err_cnt           :0x5000000140
    prs_sta_cnt_pkt_ptr_oor_err_cnt       :0x5000000148
    prs_sta_cnt_hdr_byte_oor_err_cnt      :0x5000000150
    prs_sta_cnt_gp_byte_oor_err_cnt       :0x5000000158
    prs_sta_cnt_dsp_dfifo_mem0_ecc_sb_err_cnt:0x5000000160
    prs_sta_cnt_dsp_dfifo_mem1_ecc_sb_err_cnt:0x5000000168
    prs_sta_cnt_dsp_dfifo_mem2_ecc_sb_err_cnt:0x5000000170
    prs_sta_cnt_dsp_dfifo_mem3_ecc_sb_err_cnt:0x5000000178
    prs_sta_cnt_dsp_dfifo_mem0_ecc_db_err_cnt:0x5000000180
    prs_sta_cnt_dsp_dfifo_mem1_ecc_db_err_cnt:0x5000000188
    prs_sta_cnt_dsp_dfifo_mem2_ecc_db_err_cnt:0x5000000190
    prs_sta_cnt_dsp_dfifo_mem3_ecc_db_err_cnt:0x5000000198
    prs_sta_cnt_rob_prv_ecc_sb_err_cnt    :0x50000001A0
    prs_sta_cnt_rob_prv_ecc_db_err_cnt    :0x50000001A8
    prs_sta_cnt_action_mem0_perr_cnt      :0x50000001B0
    prs_sta_cnt_action_mem1_perr_cnt      :0x50000001B8
    prs_sta_cnt_action_mem2_perr_cnt      :0x50000001C0
    prs_sta_cnt_action_mem3_perr_cnt      :0x50000001C8
    prs_sta_cnt_action_mem4_perr_cnt      :0x50000001D0
    prs_sta_cnt_action_mem5_perr_cnt      :0x50000001D8
    prs_tcam                              :0x5000001000 0x1000
    prs_seq_mem                           :0x5000011000 0x800
    prs_rob_prv_mem_dhs                   :0x5000015000 0x1000
    prs_action_mem_dhs                    :0x5000040000 0x10000
    prs_dsp_dfifo_mem_dhs_0               :0x5000140000 0x8000
    prs_dsp_dfifo_mem_dhs_1               :0x5000340000 0x8000
    prs_initial_state                     :0x5000540000 0x100
    prs_dsp_dbg_probe                     :0x5000540800 0x40
    prs_ctx_rob_dbg_probe                 :0x5000540A00 0x40
    prs_prv_dbg_probe                     :0x5000540C00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:FPG_AN_fpg_prs_an        :0x5000000000 - 0x5000800000:0x0000540E00:0x0000800000
  ActSize:PRW_AN         :0x0000009100. New SA:0x5000800000
    prw_timeout_thresh_cfg                :0x5000800000
    prw_timedout_sta                      :0x5000800008
    prw_timeout_clr                       :0x5000800010
    prw_fatal_intr_cause                  :0x5000800018
    prw_fatal_intr_stat                   :0x5000800020
    prw_fatal_intr_mask                   :0x5000800028
    prw_fatal_intr_bset                   :0x5000800030
    prw_fatal_intr_bclr                   :0x5000800038
    prw_non_fatal_intr_cause              :0x5000800040
    prw_non_fatal_intr_stat               :0x5000800048
    prw_non_fatal_intr_mask               :0x5000800050
    prw_non_fatal_intr_bset               :0x5000800058
    prw_non_fatal_intr_bclr               :0x5000800060
    prw_features                          :0x5000800068
    prw_spare_pio                         :0x5000800070
    prw_scratchpad                        :0x5000800078
    prw_holdoff_thr                       :0x5000800080
    prw_holdoff_timer                     :0x5000800088
    prw_lfa_ethertype                     :0x5000800090
    prw_vlan_ethertype                    :0x5000800098
    prw_mem_err_inj_cfg                   :0x50008000A0
    prw_fla_ring_module_id_cfg            :0x50008000A8
    prw_exe_capture_fifo_b_0_15           :0x50008000B0
    prw_exe_capture_fifo_b_16_31          :0x50008000C0
    prw_exe_capture_fifo_b_32_47          :0x50008000D0
    prw_exe_capture_fifo_b_48_63          :0x50008000E0
    prw_exe_capture_fifo_empty            :0x50008000F0
    prw_sram_log_err                      :0x50008000F8
    prw_sram_log_syndrome                 :0x5000800100
    prw_sram_log_addr                     :0x5000800108
    prw_fifo_ctrl_debug                   :0x5000800110
    prw_rdm                               :0x5000801000 0x1000
    prw_stats                             :0x5000809000 0x20
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:FPG_AN_PRW_AN            :0x5000800000 - 0x5000810000:0x0000009100:0x0000010000
  ActSize:FPG_MISC_AN    :0x0000001C00. New SA:0x5000810000
    fpg_misc_timeout_thresh_cfg           :0x5000810000
    fpg_misc_timedout_sta                 :0x5000810008
    fpg_misc_timeout_clr                  :0x5000810010
    fpg_misc_fatal_intr_cause             :0x5000810018
    fpg_misc_fatal_intr_stat              :0x5000810020
    fpg_misc_fatal_intr_mask              :0x5000810028
    fpg_misc_fatal_intr_bset              :0x5000810030
    fpg_misc_fatal_intr_bclr              :0x5000810038
    fpg_misc_non_fatal_intr_cause         :0x5000810040
    fpg_misc_non_fatal_intr_stat          :0x5000810048
    fpg_misc_non_fatal_intr_mask          :0x5000810050
    fpg_misc_non_fatal_intr_bset          :0x5000810058
    fpg_misc_non_fatal_intr_bclr          :0x5000810060
    fpg_misc_features                     :0x5000810068
    fpg_misc_spare_pio                    :0x5000810070
    fpg_misc_scratchpad                   :0x5000810078
    fpg_misc_get_flit_tdm_en              :0x5000810080
    fpg_misc_tx_max_pkt_len_0             :0x5000810088
    fpg_misc_tx_max_pkt_len_1             :0x5000810090
    fpg_misc_tx_max_pkt_len_2             :0x5000810098
    fpg_misc_tx_max_pkt_len_3             :0x50008100A0
    fpg_misc_tx_min_pkt_len               :0x50008100A8
    fpg_misc_tx_ptp_cfg                   :0x50008100B0
    fpg_misc_mac0_peer_delay_cfg          :0x50008100B8
    fpg_misc_mac1_peer_delay_cfg          :0x50008100C0
    fpg_misc_mac2_peer_delay_cfg          :0x50008100C8
    fpg_misc_mac3_peer_delay_cfg          :0x50008100D0
    fpg_misc_tx_pfc_ctrl_0                :0x50008100D8
    fpg_misc_tx_pfc_ctrl_1                :0x50008100E0
    fpg_misc_tx_pfc_ctrl_2                :0x50008100E8
    fpg_misc_tx_pfc_ctrl_3                :0x50008100F0
    fpg_misc_tx_failure_bcast_ctrl_0      :0x50008100F8
    fpg_misc_tx_failure_bcast_ctrl_1      :0x5000810100
    fpg_misc_tx_failure_bcast_ctrl_2      :0x5000810108
    fpg_misc_tx_failure_bcast_ctrl_3      :0x5000810110
    fpg_misc_tx_fsf_frame_data_0          :0x5000810118
    fpg_misc_tx_fsf_frame_data_1          :0x5000810120
    fpg_misc_tx_fsf_frame_data_2          :0x5000810128
    fpg_misc_tx_fsf_frame_data_3          :0x5000810130
    fpg_misc_tx_fsf_frame_data_4          :0x5000810138
    fpg_misc_tx_fsf_frame_data_5          :0x5000810140
    fpg_misc_tx_fsf_frame_data_6          :0x5000810148
    fpg_misc_tx_fsf_frame_data_7          :0x5000810150
    fpg_misc_tx_fsf_frame_data_8          :0x5000810158
    fpg_misc_tx_fsf_frame_data_9          :0x5000810160
    fpg_misc_tx_fsf_frame_data_10         :0x5000810168
    fpg_misc_tx_fsf_frame_data_11         :0x5000810170
    fpg_misc_tx_fsf_frame_data_12         :0x5000810178
    fpg_misc_tx_fsf_frame_data_13         :0x5000810180
    fpg_misc_tx_fsf_frame_data_14         :0x5000810188
    fpg_misc_tx_fsf_frame_data_15         :0x5000810190
    fpg_misc_tx_fsf_frame_data_16         :0x5000810198
    fpg_misc_tx_fsf_frame_data_17         :0x50008101A0
    fpg_misc_tx_fsf_frame_data_18         :0x50008101A8
    fpg_misc_tx_fsf_frame_data_19         :0x50008101B0
    fpg_misc_tx_fsf_frame_data_20         :0x50008101B8
    fpg_misc_tx_fsf_frame_data_21         :0x50008101C0
    fpg_misc_tx_fsf_frame_data_22         :0x50008101C8
    fpg_misc_tx_fsf_frame_data_23         :0x50008101D0
    fpg_misc_tx_fsf_xmit_en_0             :0x50008101D8
    fpg_misc_tx_fsf_xmit_en_1             :0x50008101E0
    fpg_misc_tx_fsf_xmit_en_2             :0x50008101E8
    fpg_misc_tx_fsf_xmit_en_3             :0x50008101F0
    fpg_misc_tx_fsf_strm_is_glb_link      :0x50008101F8
    fpg_misc_tx_fsf_frame_opcode          :0x5000810200
    fpg_misc_tx_fsf_frame_dmac            :0x5000810208
    fpg_misc_tx_fsf_frame_ethertype       :0x5000810210
    fpg_misc_tx_fpg_stream_state_0        :0x5000810218
    fpg_misc_tx_fpg_stream_state_1        :0x5000810220
    fpg_misc_tx_fpg_stream_state_2        :0x5000810228
    fpg_misc_tx_fpg_stream_state_3        :0x5000810230
    fpg_misc_tx_fpg_stream_state_4        :0x5000810238
    fpg_misc_tx_fpg_stream_state_5        :0x5000810240
    fpg_misc_tx_fpg_stream_state_6        :0x5000810248
    fpg_misc_tx_fpg_stream_state_7        :0x5000810250
    fpg_misc_tx_fpg_stream_state_8        :0x5000810258
    fpg_misc_tx_fpg_stream_state_9        :0x5000810260
    fpg_misc_tx_fpg_stream_state_10       :0x5000810268
    fpg_misc_tx_fpg_stream_state_11       :0x5000810270
    fpg_misc_tx_fpg_stream_state_12       :0x5000810278
    fpg_misc_tx_fpg_stream_state_13       :0x5000810280
    fpg_misc_tx_fpg_stream_state_14       :0x5000810288
    fpg_misc_tx_fpg_stream_state_15       :0x5000810290
    fpg_misc_tx_fpg_stream_state_16       :0x5000810298
    fpg_misc_tx_fpg_stream_state_17       :0x50008102A0
    fpg_misc_tx_fpg_stream_state_18       :0x50008102A8
    fpg_misc_tx_fpg_stream_state_19       :0x50008102B0
    fpg_misc_tx_fpg_stream_state_20       :0x50008102B8
    fpg_misc_tx_fpg_stream_state_21       :0x50008102C0
    fpg_misc_tx_fpg_stream_state_22       :0x50008102C8
    fpg_misc_tx_fpg_stream_state_23       :0x50008102D0
    fpg_misc_tx_sch_cfg_0                 :0x50008102D8
    fpg_misc_tx_sch_cfg_1                 :0x50008102E0
    fpg_misc_tx_sch_cfg_2                 :0x50008102E8
    fpg_misc_tx_sch_cfg_3                 :0x50008102F0
    fpg_misc_get_flit_tdm_clnd_0          :0x50008102F8
    fpg_misc_get_flit_tdm_clnd_1          :0x5000810300
    fpg_misc_get_flit_tdm_clnd_2          :0x5000810308
    fpg_misc_get_flit_tdm_clnd_3          :0x5000810310
    fpg_misc_stream_speed_0               :0x5000810318
    fpg_misc_stream_speed_1               :0x5000810320
    fpg_misc_stream_speed_2               :0x5000810328
    fpg_misc_stream_speed_3               :0x5000810330
    fpg_misc_psw_tdm_clnd_0               :0x5000810338
    fpg_misc_psw_tdm_clnd_1               :0x5000810340
    fpg_misc_psw_tdm_clnd_2               :0x5000810348
    fpg_misc_psw_tdm_clnd_3               :0x5000810350
    fpg_misc_stream_rate_limit_0          :0x5000810358
    fpg_misc_stream_rate_limit_1          :0x5000810360
    fpg_misc_stream_rate_limit_2          :0x5000810368
    fpg_misc_stream_rate_limit_3          :0x5000810370
    fpg_misc_rx_max_pkt_len_0             :0x5000810378
    fpg_misc_rx_max_pkt_len_1             :0x5000810380
    fpg_misc_rx_max_pkt_len_2             :0x5000810388
    fpg_misc_rx_max_pkt_len_3             :0x5000810390
    fpg_misc_rx_min_pkt_len               :0x5000810398
    fpg_misc_rx_runt_err_en               :0x50008103A0
    fpg_misc_rx_pfc_ctrl_0                :0x50008103A8
    fpg_misc_rx_pfc_ctrl_1                :0x50008103B0
    fpg_misc_rx_pfc_ctrl_2                :0x50008103B8
    fpg_misc_rx_pfc_ctrl_3                :0x50008103C0
    fpg_misc_rx_flink_etype_cfg           :0x50008103C8
    fpg_misc_rx_bb_occ_cnt                :0x50008103D0
    fpg_misc_mem_err_inj_cfg              :0x50008103D8
    fpg_misc_sram_log_err                 :0x50008103E0
    fpg_misc_sram_log_syndrome            :0x50008103E8
    fpg_misc_sram_log_addr                :0x50008103F0
    fpg_misc_fla_ring_module_id_cfg       :0x50008103F8
    fpg_misc_err_stats                    :0x5000810400 0x200
    fpg_misc_stats                        :0x5000811400 0x100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:FPG_AN_FPG_MISC_AN       :0x5000810000 - 0x5000812000:0x0000001C00:0x0000002000
  ActSize:FPG_SDIF_AN    :0x0000000108. New SA:0x5000812000
    fpg_sdif_timeout_thresh_cfg           :0x5000812000
    fpg_sdif_timedout_sta                 :0x5000812008
    fpg_sdif_timeout_clr                  :0x5000812010
    fpg_sdif_fatal_intr_cause             :0x5000812018
    fpg_sdif_fatal_intr_stat              :0x5000812020
    fpg_sdif_fatal_intr_mask              :0x5000812028
    fpg_sdif_fatal_intr_bset              :0x5000812030
    fpg_sdif_fatal_intr_bclr              :0x5000812038
    fpg_sdif_non_fatal_intr_cause         :0x5000812040
    fpg_sdif_non_fatal_intr_stat          :0x5000812048
    fpg_sdif_non_fatal_intr_mask          :0x5000812050
    fpg_sdif_non_fatal_intr_bset          :0x5000812058
    fpg_sdif_non_fatal_intr_bclr          :0x5000812060
    fpg_sdif_features                     :0x5000812068
    fpg_sdif_spare_pio                    :0x5000812070
    fpg_sdif_scratchpad                   :0x5000812078
    fpg_sdif_pcs_tx_clk_ena_msel          :0x5000812080
    fpg_sdif_sd_en                        :0x5000812088
    fpg_sdif_fifo_rst                     :0x5000812090
    fpg_sdif_tx_fifo_start_txmit_thr      :0x5000812098
    fpg_sdif_rx_signal_det                :0x50008120A0
    fpg_sdif_rx_use_energy_det_frm_serdes :0x50008120A8
    fpg_sdif_serdes_rdy_status            :0x50008120B0
    fpg_sdif_serdes_mode_is_50g           :0x50008120B8
    fpg_sdif_spico_intr_cfg               :0x50008120C0
    fpg_sdif_spico_intr_data_out          :0x50008120D8
    fpg_sdif_serdes_status0               :0x50008120E0
    fpg_sdif_serdes_status1               :0x50008120E8
    fpg_sdif_analog_to_core_status        :0x50008120F0
    fpg_sdif_core_to_cntl                 :0x50008120F8
    fpg_sdif_fla_ring_module_id_cfg       :0x5000812100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:FPG_AN_FPG_SDIF_AN       :0x5000812000 - 0x5000812200:0x0000000108:0x0000000200
  ActSize:FPG_MPW_AN     :0x0000078000. New SA:0x5000880000
    fpg_mpw_timeout_thresh_cfg            :0x5000880000
    fpg_mpw_timedout_sta                  :0x5000880008
    fpg_mpw_timeout_clr                   :0x5000880010
    fpg_mpw_fatal_intr_cause              :0x5000880018
    fpg_mpw_fatal_intr_stat               :0x5000880020
    fpg_mpw_fatal_intr_mask               :0x5000880028
    fpg_mpw_fatal_intr_bset               :0x5000880030
    fpg_mpw_fatal_intr_bclr               :0x5000880038
    fpg_mpw_non_fatal_intr_cause          :0x5000880040
    fpg_mpw_non_fatal_intr_stat           :0x5000880048
    fpg_mpw_non_fatal_intr_mask           :0x5000880050
    fpg_mpw_non_fatal_intr_bset           :0x5000880058
    fpg_mpw_non_fatal_intr_bclr           :0x5000880060
    fpg_mpw_mac0_reg                      :0x5000880800 0x800
    fpg_mpw_mac1_reg                      :0x5000884800 0x800
    fpg_mpw_mac2_reg                      :0x5000888800 0x800
    fpg_mpw_mac3_reg                      :0x500088C800 0x800
    fpg_mpw_spare_pio                     :0x5000890800
    fpg_mpw_scratch_0                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_0              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_0                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_0                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_0                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_0                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_0                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_0                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_0                  :XXXXXXXXXX XXXX RM
    fpg_mpw_scratch_1                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_1              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_1                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_1                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_1                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_1                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_1                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_1                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_1                  :XXXXXXXXXX XXXX RM
    fpg_mpw_scratch_2                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_2              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_2                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_2                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_2                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_2                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_2                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_2                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_2                  :XXXXXXXXXX XXXX RM
    fpg_mpw_scratch_3                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_3              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_3                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_3                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_3                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_3                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_3                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_3                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_3                  :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_status                    :0x5000890808
    fpg_mpw_mac_tx_ts_avl                 :0x5000890810
    fpg_mpw_mac0_tx_ts_val                :0x5000890818
    fpg_mpw_mac1_tx_ts_val                :0x5000890820
    fpg_mpw_mac2_tx_ts_val                :0x5000890828
    fpg_mpw_mac3_tx_ts_val                :0x5000890830
    fpg_mpw_mac_tx_fault_cfg              :0x5000890838
    fpg_mpw_mac_lpi_cfg                   :0x5000890840
    fpg_mpw_lpi_tick_cnt_incr_val         :0x5000890848
    fpg_mpw_lpi_status                    :0x5000890850
    fpg_mpw_sw_reset                      :0x5000890858
    fpg_mpw_pcs_cfg                       :0x5000890860
    fpg_mpw_pcs_status                    :0x5000890868
    fpg_mpw_tx_rx_loopback_cfg            :0x5000890870
    fpg_mpw_wct_macro_cfg                 :0x5000890878
    fpg_mpw_mem_err_inj_cfg               :0x5000890888
    fpg_mpw_sram_log_err                  :0x5000890890
    fpg_mpw_sram_log_addr                 :0x5000890898
    fpg_mpw_fla_ring_module_id_cfg        :0x50008908A0
    fpg_mpw_cpcs00_reg                    :0x5000892000 0x2000
    fpg_mpw_gpcs0_reg                     :0x50008A2000 0x100
    fpg_mpw_xpcs0_reg                     :0x50008A4000 0x2000
    fpg_mpw_xpcs1_reg                     :0x50008B4000 0x2000
    fpg_mpw_xpcs2_reg                     :0x50008C4000 0x2000
    fpg_mpw_xpcs3_reg                     :0x50008D4000 0x2000
    fpg_mpw_stat_reg                      :0x50008E4000 0x2000
    fpg_mpw_xpcs_reg91                    :0x50008F4000 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:FPG_AN_FPG_MPW_AN        :0x5000880000 - 0x5000900000:0x0000078000:0x0000080000
        FPG_AN : CNT:  6 0x0001000000. New EA:0x5006000000
AN: FPG_AN                :0x5006000000
 FPG_AN        :0x5006000000
  ActSize:WRO_AN         :0x00005A0000. New SA:0x5006000000
    wro_timeout_thresh_cfg                :0x5006000000
    wro_timedout_sta                      :0x5006000008
    wro_timeout_clr                       :0x5006000010
    wro_fatal_mem_intr_cause              :0x5006000018
    wro_fatal_mem_intr_stat               :0x5006000020
    wro_fatal_mem_intr_mask               :0x5006000028
    wro_fatal_mem_intr_bset               :0x5006000030
    wro_fatal_mem_intr_bclr               :0x5006000038
    wro_fatal_misc_intr_cause             :0x5006000040
    wro_fatal_misc_intr_stat              :0x5006000048
    wro_fatal_misc_intr_mask              :0x5006000050
    wro_fatal_misc_intr_bset              :0x5006000058
    wro_fatal_misc_intr_bclr              :0x5006000060
    wro_non_fatal_mem_intr_cause          :0x5006000068
    wro_non_fatal_mem_intr_stat           :0x5006000070
    wro_non_fatal_mem_intr_mask           :0x5006000078
    wro_non_fatal_mem_intr_bset           :0x5006000080
    wro_non_fatal_mem_intr_bclr           :0x5006000088
    wro_non_fatal_misc_intr_cause         :0x5006000090
    wro_non_fatal_misc_intr_stat          :0x5006000098
    wro_non_fatal_misc_intr_mask          :0x50060000A0
    wro_non_fatal_misc_intr_bset          :0x50060000A8
    wro_non_fatal_misc_intr_bclr          :0x50060000B0
    wro_features                          :0x50060000B8
    wro_spare_pio                         :0x50060000C0
    wro_scratchpad                        :0x50060000C8
    wro_mem_init_start_cfg                :0x50060000D0
    wro_mem_init_done_sta                 :0x50060000D8
    wro_mem_log_err_sta                   :0x50060000E0
    wro_mem_log_syndrome_sta              :0x50060000E8
    wro_mem_log_addr_sta                  :0x50060000F0
    wro_mem_err_inj_cfg                   :0x50060000F8
    wro_timer_ctrl_cfg                    :0x5006000100
    wro_misc_dbg_cfg                      :0x5006000108
    wro_fla_ring_module_id_cfg            :0x5006000110
    wro_cuckoo_hash_seed_cfg              :0x5006000118
    wro_query_tunnel_sta                  :0x5006000120
    wro_tunnel_cmd_fifo                   :0x5006000130
    wro_flush_all_cmd_cfg                 :0x5006000138
    wro_wu_msg_map_cfg                    :0x5006000140
    wro_vp_wu_msg_type_map_cfg            :0x5006000148
    wro_wu_msg_dgid_map_cfg               :0x5006000150
    wro_vpp_wu_msg_cfg                    :0x5006000160
    wro_le_wu_msg_cfg                     :0x5006000168
    wro_nu_wu_msg_cfg                     :0x5006000170
    wro_buffer_address_cfg                :0x5006000178
    wro_sn_msg_map_cfg                    :0x5006000180
    wro_sn_msg_dgid_map_cfg               :0x5006000188
    wro_dispatch_fifo_crdt_init_cfg       :0x5006000190
    wro_wun_fl_cfg                        :0x5006000198
    wro_wun_fl_sta                        :0x50060001A0
    wro_intf_flow_control_sta             :0x50060001A8
    wro_flow_control_sta                  :0x50060001B0
    wro_tunnel_role_cfg                   :0x50060001C0 0x20
    wro_sn_if_crdt_cfg                    :0x50060002C0 0x20
    wro_wun_fl_bitallocate_pio_cfg        :0x5006008000 0x8000
    wro_dbg_probe_dhs                     :0x5006048000 0x40
    wro_stats_cntr                        :0x5006048200 0x100
    wro_stash_cam_dhs                     :0x5006048C00 0x400
    wro_wun_db_mem_dhs                    :0x5006060000 0x20000
    wro_fcb_pkt_ctx_mem_dhs               :0x5006160000 0x20000
    wro_tunnel_ctx_psn_mem_dhs            :0x5006260000 0x20000
    wro_tunnel_ctx_pktcnt_mem_dhs         :0x5006360000 0x20000
    wro_tunnel_cfg_role_tbl_mem_dhs       :0x5006460000 0x4000
    wro_tunnel_seqn_error_event_log_mem_dhs:0x5006480000 0x1000
    wro_tunnel_timeout_event_log_mem_dhs  :0x5006488000 0x1000
    wro_hash_tbl_vldmap_h1_mem_dhs        :0x5006490000 0x800
    wro_hash_tbl_vldmap_h2_mem_dhs        :0x5006494000 0x800
    wro_hash_tbl_vldmap_h3_mem_dhs        :0x5006498000 0x800
    wro_hash_tbl_vldmap_h4_mem_dhs        :0x500649C000 0x800
    wro_hash_tbl_h10_mem_dhs              :0x50064A0000 0x2000
    wro_hash_tbl_h11_mem_dhs              :0x50064B0000 0x2000
    wro_hash_tbl_h12_mem_dhs              :0x50064C0000 0x2000
    wro_hash_tbl_h13_mem_dhs              :0x50064D0000 0x2000
    wro_hash_tbl_h20_mem_dhs              :0x50064E0000 0x2000
    wro_hash_tbl_h21_mem_dhs              :0x50064F0000 0x2000
    wro_hash_tbl_h22_mem_dhs              :0x5006500000 0x2000
    wro_hash_tbl_h23_mem_dhs              :0x5006510000 0x2000
    wro_hash_tbl_h30_mem_dhs              :0x5006520000 0x2000
    wro_hash_tbl_h31_mem_dhs              :0x5006530000 0x2000
    wro_hash_tbl_h32_mem_dhs              :0x5006540000 0x2000
    wro_hash_tbl_h33_mem_dhs              :0x5006550000 0x2000
    wro_hash_tbl_h40_mem_dhs              :0x5006560000 0x2000
    wro_hash_tbl_h41_mem_dhs              :0x5006570000 0x2000
    wro_hash_tbl_h42_mem_dhs              :0x5006580000 0x2000
    wro_hash_tbl_h43_mem_dhs              :0x5006590000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_WRO_AN           :0x5006000000 - 0x5006800000:0x00005A0000:0x0000800000
  ActSize:FCB_AN         :0x0000FA0000. New SA:0x5007000000
    fcb_timeout_thresh_cfg                :0x5007000000
    fcb_timedout_sta                      :0x5007000008
    fcb_timeout_clr                       :0x5007000010
    fcb_fatal_mem_intr_cause              :0x5007000018
    fcb_fatal_mem_intr_stat               :0x5007000020
    fcb_fatal_mem_intr_mask               :0x5007000028
    fcb_fatal_mem_intr_bset               :0x5007000030
    fcb_fatal_mem_intr_bclr               :0x5007000038
    fcb_non_fatal_mem_intr_cause          :0x5007000040
    fcb_non_fatal_mem_intr_stat           :0x5007000048
    fcb_non_fatal_mem_intr_mask           :0x5007000050
    fcb_non_fatal_mem_intr_bset           :0x5007000058
    fcb_non_fatal_mem_intr_bclr           :0x5007000060
    fcb_non_fatal_misc_intr_cause         :0x5007000068
    fcb_non_fatal_misc_intr_stat          :0x5007000070
    fcb_non_fatal_misc_intr_mask          :0x5007000078
    fcb_non_fatal_misc_intr_bset          :0x5007000080
    fcb_non_fatal_misc_intr_bclr          :0x5007000088
    fcb_features                          :0x5007000090
    fcb_spare_pio                         :0x5007000098
    fcb_scratchpad                        :0x50070000A0
    fcb_wct_macro_cfg                     :0x50070000A8
    fcb_mem_init_start_cfg                :0x50070000B8
    fcb_mem_init_done_sta                 :0x50070000C0
    fcb_mem_log_err_sta                   :0x50070000C8
    fcb_mem_log_syndrome_sta              :0x50070000D0
    fcb_mem_log_addr_sta                  :0x50070000D8
    fcb_mem_err_inj_cfg                   :0x50070000E0
    fcb_fla_ring_module_id_cfg            :0x50070000E8
    fcb_gbl_cfg                           :0x50070000F0
    fcb_gph_and_mask_cfg                  :0x50070000F8
    fcb_gph_or_mask_cfg                   :0x5007000108
    fcb_req_sch_qos2grp_map_cfg           :0x5007000118
    fcb_req_sch_grp2str_pri_cfg           :0x5007000120
    fcb_req_sch_qos_group_dwrr_wt_cfg     :0x5007000128
    fcb_req_sch_qos_dwrr_wt_cfg           :0x5007000130
    fcb_req_sch_host_intf_dwrr_wt_cfg     :0x5007000138
    fcb_req_datarate_pacer_cfg            :0x5007000140
    fcb_req_ctlmsg_pacer_cfg              :0x5007000148
    fcb_unsol_datarate_pacer_cfg          :0x5007000150
    fcb_src_gbl_datarate_pacer_cfg        :0x5007000158
    fcb_src_fcp_datarate_pacer_cfg        :0x5007000160
    fcb_src_nfcp_datarate_pacer_cfg       :0x5007000168
    fcb_src_nfcp_pipe_datarate_pacer_cfg  :0x5007000170
    fcb_src_drop_datarate_pacer_cfg       :0x5007000178
    fcb_tdp_lb_cfg                        :0x5007000180
    fcb_gbl_pend_blks_sta                 :0x5007000188
    fcb_fcp_pend_blks_sta                 :0x5007000190
    fcb_nfcp_pend_blks_sta                :0x5007000198
    fcb_tdp_pend_blks_sta                 :0x50070001A0
    fcb_nfcp_pkt_sch_qos2grp_map_cfg      :0x50070001A8
    fcb_nfcp_pkt_sch_grp2str_pri_cfg      :0x50070001B0
    fcb_nfcp_pkt_sch_qos_group_dwrr_wt_cfg:0x50070001B8
    fcb_nfcp_pkt_sch_qos_dwrr_wt_cfg      :0x50070001C0
    fcb_pkt_sch_nfcp_streams_dwrr_wt_cfg  :0x50070001C8
    fcb_pkt_sch_cfg                       :0x50070001D0
    fcb_etp_deq_info_if_crdt_cfg          :0x50070001D8
    fcb_wqm_deq_req_if_crdt_cfg           :0x50070001E0
    fcb_src_timer_ctrl_cfg                :0x50070001E8
    fcb_src_max_req_retry_symptom         :0x50070001F0
    fcb_src_gbl_wu_cnt_sta                :0x50070001F8
    fcb_src_gbl_fcp_enq_blks_sta          :0x5007000200
    fcb_src_gbl_fcp_requested_blks_sta    :0x5007000208
    fcb_fcp_ncv_thresh_role_cfg           :0x5007000210
    fcb_src_gbl_nfcp_enq_blks_sta         :0x5007000218
    fcb_nfcp_ncv_thresh_role_cfg          :0x5007000220
    fcb_bn_sender_if_crdt_cfg             :0x5007000228
    fcb_gnt_sch_qos2grp_map_cfg           :0x5007000230
    fcb_gnt_sch_grp2str_pri_cfg           :0x5007000238
    fcb_gnt_sch_qos_group_dwrr_wt_cfg     :0x5007000240
    fcb_gnt_sch_qos_dwrr_wt_cfg           :0x5007000248
    fcb_gnt_sch_host_intf_dwrr_wt_cfg     :0x5007000250
    fcb_gnt_datarate_pacer_cfg            :0x5007000258
    fcb_gnt_ctlmsg_pacer_cfg              :0x5007000260
    fcb_host_intf0_gnt_datarate_pacer_cfg :0x5007000268
    fcb_host_intf1_gnt_datarate_pacer_cfg :0x5007000270
    fcb_host_intf2_gnt_datarate_pacer_cfg :0x5007000278
    fcb_host_intf3_gnt_datarate_pacer_cfg :0x5007000280
    fcb_host_intf4_gnt_datarate_pacer_cfg :0x5007000288
    fcb_host_intf5_gnt_datarate_pacer_cfg :0x5007000290
    fcb_host_intf6_gnt_datarate_pacer_cfg :0x5007000298
    fcb_host_intf7_gnt_datarate_pacer_cfg :0x50070002A0
    fcb_dst_timer_ctrl_cfg                :0x50070002A8
    fcb_dst_max_gnt_retry_symptom         :0x50070002B0
    fcb_dst_gbl_pbof_blks_thresh_cfg      :0x50070002B8
    fcb_dst_gbl_req_blks_sta              :0x50070002C0
    fcb_dst_gbl_pbof_blks_sta             :0x50070002C8
    fcb_src_queue_cmd_fifo_dhs            :0x50070002D0
    fcb_query_src_queue_sta               :0x50070002E8
    fcb_src_flush_all_cmd_cfg             :0x5007000300
    fcb_dst_queue_cmd_fifo_dhs            :0x5007000308
    fcb_query_dst_queue_sta               :0x5007000320
    fcb_dst_flush_all_cmd_cfg             :0x5007000330
    fcb_gph_cache_sta                     :0x5007000338
    fcb_src_trace_fifo_cfg                :0x5007000340
    fcb_src_trace_fifo_cnt_sta            :0x5007000348
    fcb_src_trace_fifo_sta                :0x5007000350
    fcb_dst_trace_fifo_cfg                :0x5007000368
    fcb_dst_trace_fifo_cnt_sta            :0x5007000370
    fcb_dst_trace_fifo_sta                :0x5007000378
    fcb_src_queue_cfg_tbl                 :0x5007000400 0x80
    fcb_src_fcp_qos_enq_blks_sta          :0x5007000800 0x40
    fcb_src_nfcp_qos_enq_blks_sta         :0x5007000A00 0x40
    fcb_src_nfcp_stream_enq_blks_sta      :0x5007000C00 0x100
    fcb_ncv_thresh_tbl                    :0x5007001400 0x400
    fcb_scale_dn_fact_lkup_tbl            :0x500700B400 0x100
    fcb_dst_queue_cfg_tbl                 :0x500700BC00 0x80
    fcb_dst_qos_req_blks_sta              :0x500700C000 0x40
    fcb_dst_host_intf_req_blks_sta        :0x500700C200 0x40
    fcb_src_pipe_sch_dbg_probe_dhs        :0x500700C400 0x40
    fcb_src_proc_pipe_dbg_probe_dhs       :0x500700C600 0x40
    fcb_src_proc_pipe_stats_cntr          :0x500700C800 0x100
    fcb_dst_pipe_sch_dbg_probe_dhs        :0x500700D000 0x40
    fcb_dst_proc_pipe_dbg_probe_dhs       :0x500700D200 0x40
    fcb_dst_proc_pipe_stats_cntr          :0x500700D400 0x80
    fcb_gph_cache_info_sta                :0x500700E000 0x1000
    fcb_src_cfg_role_tbl_mem_dhs          :0x5007028000 0x8000
    fcb_src_queue_ctx_mem_dhs             :0x50070C0000 0x40000
    fcb_src_flow_wt_tbl_mem_dhs           :0x50074C0000 0x20000
    fcb_scale_dn_fact_tbl_mem_dhs         :0x50075C0000 0x4000
    fcb_src_timer_mem_dhs                 :0x50075E0000 0x8000
    fcb_src_impairment_tbl_mem_dhs        :0x5007660000 0x4000
    fcb_req_sch_llist_mem_dhs             :0x5007680000 0x20000
    fcb_pkt_sch_llist_mem_dhs             :0x5007780000 0x20000
    fcb_ncv_seqncer_mem_dhs               :0x5007880000 0x800
    fcb_ncv_status_tbl_mem_dhs            :0x5007888000 0x4000
    fcb_dst_cfg_role_tbl_mem_dhs          :0x50078A8000 0x4000
    fcb_dst_timer_mem_dhs                 :0x50078C8000 0x8000
    fcb_dst_queue_ctx_mem_dhs             :0x5007960000 0x20000
    fcb_gnt_sch_ctx_mem_dhs               :0x5007A60000 0x20000
    fcb_gnt_sch_llist_mem_dhs             :0x5007B60000 0x20000
    fcb_dst_flow_wt_tbl_mem_dhs           :0x5007C60000 0x4000
    fcb_impairment_fact_tbl_dhs           :0x5007C80000 0x80
    fcb_src_stats_cntr_mem_dhs            :0x5007CA0000 0x20000
    fcb_dst_stats_cntr_mem_dhs            :0x5007DA0000 0x20000
    fcb_gnt_sch_deq_updt_corr_mem_dhs     :0x5007EA0000 0x20000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_FCB_AN           :0x5007000000 - 0x5008000000:0x0000FA0000:0x0001000000
  ActSize:NWQM_AN        :0x0000964400. New SA:0x5008000000
    nwqm_timeout_thresh_cfg               :0x5008000000
    nwqm_timedout_sta                     :0x5008000008
    nwqm_timeout_clr                      :0x5008000010
    nwqm_fatal_intr_cause                 :0x5008000018
    nwqm_fatal_intr_stat                  :0x5008000020
    nwqm_fatal_intr_mask                  :0x5008000028
    nwqm_fatal_intr_bset                  :0x5008000030
    nwqm_fatal_intr_bclr                  :0x5008000038
    nwqm_non_fatal_intr_cause             :0x5008000040
    nwqm_non_fatal_intr_stat              :0x5008000048
    nwqm_non_fatal_intr_mask              :0x5008000050
    nwqm_non_fatal_intr_bset              :0x5008000058
    nwqm_non_fatal_intr_bclr              :0x5008000060
    nwqm_features                         :0x5008000068
    nwqm_spare_pio                        :0x5008000070
    nwqm_scratchpad                       :0x5008000078
    nwqm_cfg                              :0x5008000080
    nwqm_pc_to_if_cfg                     :0x5008000088
    nwqm_sram_init                        :0x5008000090
    nwqm_sram_init_done                   :0x5008000098
    nwqm_wu_crd_cfg                       :0x50080000A0
    nwqm_wu_index_cfg                     :0x50080000A8
    nwqm_wu_crd_cnt_ncv_th_1              :0x50080000B0
    nwqm_wu_crd_cnt_ncv_th_2              :0x50080000B8
    nwqm_wu_crd_cnt_ncv_th_3              :0x50080000C0
    nwqm_wu_crd_cnt_ncv_th_4              :0x50080000C8
    nwqm_wu_crd_cnt_ncv_th_5              :0x50080000D0
    nwqm_wu_crd_cnt_ncv_th_6              :0x50080000D8
    nwqm_wu_crd_cnt_ncv_th_7              :0x50080000E0
    nwqm_wu_crd_cnt_ncv_th_8              :0x50080000E8
    nwqm_wu_crd_cnt_ncv_th_9              :0x50080000F0
    nwqm_wu_crd_cnt_ncv_th_10             :0x50080000F8
    nwqm_wu_crd_cnt_ncv_th_11             :0x5008000100
    nwqm_wu_crd_cnt_ncv_th_12             :0x5008000108
    nwqm_wu_crd_cnt_ncv_th_13             :0x5008000110
    nwqm_wu_crd_cnt_ncv_th_14             :0x5008000118
    nwqm_wu_crd_cnt_ncv_th_15             :0x5008000120
    nwqm_wu_crd_cnt                       :0x5008000128
    nwqm_wu_crd_cnt_min                   :0x5008000130
    nwqm_wu_crd_cnt_adj                   :0x5008000138
    nwqm_wu_index_pf_fifo_info            :0x5008000140
    nwqm_wm_index_cnt_0                   :0x5008000148
    nwqm_wm_index_cnt_1                   :0x5008000150
    nwqm_wm_index_cnt_2                   :0x5008000158
    nwqm_wm_index_cnt_3                   :0x5008000160
    nwqm_wm_index_cnt_4                   :0x5008000168
    nwqm_wm_index_cnt_5                   :0x5008000170
    nwqm_wm_index_cnt_6                   :0x5008000178
    nwqm_wm_index_cnt_7                   :0x5008000180
    nwqm_non_pref_wm_index_cnt            :0x5008000188
    nwqm_wu_crd_index_pf_misc_cfg         :0x5008000190
    nwqm_pbuf_free_cnt                    :0x5008000198
    nwqm_pbuf_free_cnt_min                :0x50080001A0
    nwqm_pbuf_free_cnt_adj                :0x50080001A8
    nwqm_wu_crd_pf_cfg                    :0x50080001B0
    nwqm_wu_index_pf_cfg                  :0x50080001B8
    nwqm_ipf_wu_index_pf_info             :0x50080001C0
    nwqm_ipf_wu_index_pf_cnt_adj          :0x50080001C8
    nwqm_ipf_wu_index_pf_wr_ptr_adj       :0x50080001D0
    nwqm_ipf_wu_index_pf_rd_ptr_adj       :0x50080001D8
    nwqm_wbuf_states                      :0x50080001E0
    nwqm_rord_ptrs                        :0x50080001F8
    nwqm_rord_ack_vecs_0                  :0x5008000200
    nwqm_rord_ack_vecs_1                  :0x5008000208
    nwqm_rord_ack_vecs_2                  :0x5008000210
    nwqm_stat_cnt_cfg                     :0x5008000218
    nwqm_sni_stat_cnt_ena                 :0x5008000220
    nwqm_sni_stat_cnt                     :0x5008000228
    nwqm_sne_stat_cnt_ena                 :0x5008000230
    nwqm_sne_stat_cnt                     :0x5008000238
    nwqm_dne_stat_cnt_ena                 :0x5008000240
    nwqm_dne_stat_cnt                     :0x5008000248
    nwqm_misc_0_stat_cnt_ena              :0x5008000250
    nwqm_misc_0_stat_cnt                  :0x5008000258
    nwqm_misc_1_stat_cnt_ena              :0x5008000260
    nwqm_misc_1_stat_cnt                  :0x5008000268
    nwqm_misc_2_stat_cnt_ena              :0x5008000270
    nwqm_misc_2_stat_cnt                  :0x5008000278
    nwqm_misc_3_stat_cnt_ena              :0x5008000280
    nwqm_misc_3_stat_cnt                  :0x5008000288
    nwqm_wu_crd_inc_stat_cnt_ena          :0x5008000290
    nwqm_wu_crd_inc_stat_cnt              :0x5008000298
    nwqm_wu_crd_dec_stat_cnt_ena          :0x50080002A0
    nwqm_wu_crd_dec_stat_cnt              :0x50080002A8
    nwqm_wu_crd_alloc_req_stat_cnt        :0x50080002B0
    nwqm_wu_index_inc_stat_cnt_ena        :0x50080002B8
    nwqm_wu_index_inc_stat_cnt            :0x50080002C0
    nwqm_wu_index_dec_stat_cnt_ena        :0x50080002C8
    nwqm_wu_index_dec_stat_cnt            :0x50080002D0
    nwqm_wu_index_alloc_req_stat_cnt      :0x50080002D8
    nwqm_crd_cnt                          :0x50080002E0
    nwqm_dq_on_empty_log                  :0x50080002F8
    nwqm_wu_index_ptr_err_log             :0x5008000300
    nwqm_wu_index_ptr_1st_err_log         :0x5008000308
    nwqm_fifo_oflow_err_log               :0x5008000310
    nwqm_fifo_oflow_1st_err_log           :0x5008000318
    nwqm_cnt_oflow_err_log                :0x5008000320
    nwqm_cnt_oflow_1st_err_log            :0x5008000328
    nwqm_sram_err_inj_cfg                 :0x5008000330
    nwqm_sram_log_err                     :0x5008000338
    nwqm_sram_log_syndrome                :0x5008000340
    nwqm_sram_log_addr                    :0x5008000348
    nwqm_fla_cfg                          :0x5008000350
    nwqm_wm_index_free_cnt_min            :0x5008000380 0x40
    nwqm_wm_index_free_cnt_adj            :0x5008000580 0x40
    nwqm_wic_fl_bitalloc_cfg_0            :0x5008008000 0x8000
    nwqm_wic_fl_bitalloc_cfg_1            :0x5008048000 0x8000
    nwqm_wic_fl_bitalloc_cfg_2            :0x5008088000 0x8000
    nwqm_wic_fl_bitalloc_cfg_3            :0x50080C8000 0x8000
    nwqm_wic_fl_bitalloc_cfg_4            :0x5008108000 0x8000
    nwqm_wic_fl_bitalloc_cfg_5            :0x5008148000 0x8000
    nwqm_wic_fl_bitalloc_cfg_6            :0x5008188000 0x8000
    nwqm_wic_fl_bitalloc_cfg_7            :0x50081C8000 0x8000
    nwqm_pbuf_free_bit_set                :0x5008208000 0x80
    nwqm_pbuf_free_bit_clr                :0x5008208400 0x80
    nwqm_pbuf_free_vec                    :0x5008208800 0x80
    nwqm_ipf_wu_index_pf_sram             :0x5008209000 0x800
    nwqm_sts_ptr_sram                     :0x5008220000 0x20000
    nwqm_sts_wm_link_sram                 :0x5008440000 0x40000
    nwqm_sts_pbuf_link_sram               :0x5008840000 0x1000
    nwqm_sts_wm_wu_len_sram               :0x5008860000 0x20000
    nwqm_sts_pbuf_wu_len_sram             :0x5008960000 0x800
    nwqm_fla                              :0x5008964000 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_NWQM_AN          :0x5008000000 - 0x5009000000:0x0000964400:0x0001000000
  ActSize:PSW_PWR_AN     :0x0000094000. New SA:0x5009000000
    psw_pwr_timeout_thresh_cfg            :0x5009000000
    psw_pwr_timedout_sta                  :0x5009000008
    psw_pwr_timeout_clr                   :0x5009000010
    psw_pwr_fatal_intr_cause              :0x5009000018
    psw_pwr_fatal_intr_stat               :0x5009000020
    psw_pwr_fatal_intr_mask               :0x5009000028
    psw_pwr_fatal_intr_bset               :0x5009000030
    psw_pwr_fatal_intr_bclr               :0x5009000038
    psw_pwr_fatal_misc_intr_cause         :0x5009000040
    psw_pwr_fatal_misc_intr_stat          :0x5009000048
    psw_pwr_fatal_misc_intr_mask          :0x5009000050
    psw_pwr_fatal_misc_intr_bset          :0x5009000058
    psw_pwr_fatal_misc_intr_bclr          :0x5009000060
    psw_pwr_non_fatal_intr_cause          :0x5009000068
    psw_pwr_non_fatal_intr_stat           :0x5009000070
    psw_pwr_non_fatal_intr_mask           :0x5009000078
    psw_pwr_non_fatal_intr_bset           :0x5009000080
    psw_pwr_non_fatal_intr_bclr           :0x5009000088
    psw_pwr_non_fatal_misc_intr_cause     :0x5009000090
    psw_pwr_non_fatal_misc_intr_stat      :0x5009000098
    psw_pwr_non_fatal_misc_intr_mask      :0x50090000A0
    psw_pwr_non_fatal_misc_intr_bset      :0x50090000A8
    psw_pwr_non_fatal_misc_intr_bclr      :0x50090000B0
    psw_pwr_features                      :0x50090000B8
    psw_pwr_spare_pio                     :0x50090000C0
    psw_pwr_scratchpad                    :0x50090000C8
    psw_non_fatal_interrupt_status        :0x50090000D0
    psw_fatal_interrupt_status            :0x50090000D8
    psw_pwr_cfg_min_pkt_size              :0x50090000E0
    psw_pwr_cfg_min_pkt_size_after_rewrite:0x50090000E8
    psw_pwr_sta_unexpected_frv_rcvd_error :0x50090000F0
    psw_pwr_mem_init_start_cfg            :0x50090000F8
    psw_pwr_mem_init_done_status          :0x5009000100
    psw_pwr_fla_slave_id                  :0x5009000108
    psw_pwr_cfg_stream_mem_sel_ifpg_0     :0x5009000110
    psw_pwr_cfg_stream_mem_sel_ifpg_1     :0x5009000118
    psw_pwr_cfg_stream_mem_sel_ifpg_2     :0x5009000120
    psw_pwr_cfg_stream_mem_sel_ifpg_3     :0x5009000128
    psw_pwr_cfg_stream_mem_sel_ifpg_4     :0x5009000130
    psw_pwr_cfg_stream_mem_sel_ifpg_5     :0x5009000138
    psw_pwr_cfg_flex_clear_ifpg_0         :0x5009000140
    psw_pwr_cfg_flex_clear_ifpg_1         :0x5009000148
    psw_pwr_cfg_flex_clear_ifpg_2         :0x5009000150
    psw_pwr_cfg_flex_clear_ifpg_3         :0x5009000158
    psw_pwr_cfg_flex_clear_ifpg_4         :0x5009000160
    psw_pwr_cfg_flex_clear_ifpg_5         :0x5009000168
    psw_pwr_cfg_back_pressure_ifpg_0      :0x5009000170
    psw_pwr_cfg_back_pressure_ifpg_1      :0x5009000178
    psw_pwr_cfg_back_pressure_ifpg_2      :0x5009000180
    psw_pwr_cfg_back_pressure_ifpg_3      :0x5009000188
    psw_pwr_cfg_back_pressure_ifpg_4      :0x5009000190
    psw_pwr_cfg_back_pressure_ifpg_5      :0x5009000198
    psw_pwr_cfg_repl_fifo_th              :0x50090001A0
    psw_pwr_cfg_cfp_hysteresis            :0x50090001A8
    psw_pwr_cfg_egress_mirror_ecn         :0x50090001B0
    psw_pwr_cfg_q_drop_stats              :0x50090001B8
    psw_pwr_cfg_spd                       :0x50090001C0
    psw_pwr_cfg_stream_dis                :0x50090001C8
    psw_pwr_cfg_clear_hwm                 :0x50090001D0
    psw_pwr_fpg_stream_mem_cnt_0          :0x50090001D8
    psw_pwr_fpg_stream_mem_cnt_1          :0x50090001E0
    psw_pwr_fpg_stream_mem_cnt_2          :0x50090001E8
    psw_pwr_fpg_stream_mem_cnt_3          :0x50090001F0
    psw_pwr_fpg_stream_mem_cnt_4          :0x50090001F8
    psw_pwr_fpg_stream_mem_cnt_5          :0x5009000200
    psw_pwr_epg_stream_mem_cnt_0          :0x5009000208
    psw_pwr_epg_stream_mem_cnt_1          :0x5009000210
    psw_pwr_epg_stream_mem_cnt_2          :0x5009000218
    psw_pwr_repl_fifo_cnt                 :0x5009000220
    psw_pwr_cpr_cnt                       :0x5009000228
    psw_pwr_sram_err_inj_cfg              :0x5009000230
    psw_pwr_sram_log_cerr_vec             :0x5009000238
    psw_pwr_sram_log_cerr_syndrome        :0x5009000240
    psw_pwr_sram_log_cerr_addr            :0x5009000248
    psw_pwr_sram_log_uerr_vec             :0x5009000250
    psw_pwr_sram_log_uerr_syndrome        :0x5009000258
    psw_pwr_sram_log_uerr_addr            :0x5009000260
    psw_pwr_cfg_pbuf_arb_cln              :0x5009000268
    psw_pwr_cfg_pbuf_arb_fpg0_streams_en  :0x5009000270
    psw_pwr_cfg_pbuf_arb_fpg1_streams_en  :0x5009000278
    psw_pwr_cfg_pbuf_arb_fpg2_streams_en  :0x5009000280
    psw_pwr_cfg_pbuf_arb_fpg3_streams_en  :0x5009000288
    psw_pwr_cfg_pbuf_arb_fpg4_streams_en  :0x5009000290
    psw_pwr_cfg_pbuf_arb_fpg5_streams_en  :0x5009000298
    psw_pwr_cfg_pbuf_arb_fpg0_cln         :0x50090002A0
    psw_pwr_cfg_pbuf_arb_fpg1_cln         :0x50090002A8
    psw_pwr_cfg_pbuf_arb_fpg2_cln         :0x50090002B0
    psw_pwr_cfg_pbuf_arb_fpg3_cln         :0x50090002B8
    psw_pwr_cfg_pbuf_arb_fpg4_cln         :0x50090002C0
    psw_pwr_cfg_pbuf_arb_fpg5_cln         :0x50090002C8
    psw_pwr_cfg_pbuf_arb_wrr_weights      :0x50090002D0
    psw_pwr_cfg_pbuf_arb_min_spacing      :0x50090002D8
    psw_pwr_cfg_pbuf_arb_sync_tdm_delay   :0x50090002E0
    psw_pwr_stats_cntrs                   :0x5009000300 0x100
    psw_pwr_q_drop_cntr                   :0x5009002000 0x2000
    psw_pwr_q_enq_cntr                    :0x5009014000 0x4000
    psw_pwr_src_pri_enq_cntr              :0x5009054000 0x4000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_PWR_AN       :0x5009000000 - 0x5009100000:0x0000094000:0x0000100000
  ActSize:PSW_PRD_AN     :0x0000000600. New SA:0x5009100000
    psw_prd_timeout_thresh_cfg            :0x5009100000
    psw_prd_timedout_sta                  :0x5009100008
    psw_prd_timeout_clr                   :0x5009100010
    psw_prd_fatal_intr_cause              :0x5009100018
    psw_prd_fatal_intr_stat               :0x5009100020
    psw_prd_fatal_intr_mask               :0x5009100028
    psw_prd_fatal_intr_bset               :0x5009100030
    psw_prd_fatal_intr_bclr               :0x5009100038
    psw_prd_non_fatal_intr_cause          :0x5009100040
    psw_prd_non_fatal_intr_stat           :0x5009100048
    psw_prd_non_fatal_intr_mask           :0x5009100050
    psw_prd_non_fatal_intr_bset           :0x5009100058
    psw_prd_non_fatal_intr_bclr           :0x5009100060
    psw_prd_features                      :0x5009100068
    psw_prd_spare_pio                     :0x5009100070
    psw_prd_scratchpad                    :0x5009100078
    psw_prd_cfg_pb_bytes_adj              :0x5009100080
    psw_prd_cfg_min_pkt_size              :0x5009100088
    psw_prd_cfg_mcd_epg_sampled_pkt       :0x5009100090
    psw_prd_cfg_edb_credits_efpg_0        :0x5009100098
    psw_prd_cfg_edb_credits_efpg_1        :0x50091000A0
    psw_prd_cfg_edb_credits_efpg_2        :0x50091000A8
    psw_prd_cfg_edb_credits_efpg_3        :0x50091000B0
    psw_prd_cfg_edb_credits_efpg_4        :0x50091000B8
    psw_prd_cfg_edb_credits_efpg_5        :0x50091000C0
    psw_prd_cfg_stream_drain              :0x50091000C8
    psw_prd_sta_credits_efpg_0            :0x50091000D0
    psw_prd_sta_credits_efpg_1            :0x50091000D8
    psw_prd_sta_credits_efpg_2            :0x50091000E0
    psw_prd_sta_credits_efpg_3            :0x50091000E8
    psw_prd_sta_credits_efpg_4            :0x50091000F0
    psw_prd_sta_credits_efpg_5            :0x50091000F8
    psw_prd_cfg_edb_credits_erp_0         :0x5009100100
    psw_prd_cfg_edb_credits_erp_1         :0x5009100108
    psw_prd_cfg_edb_credits_erp_2         :0x5009100110
    psw_prd_sta_credits_erp_0             :0x5009100118
    psw_prd_sta_credits_erp_1             :0x5009100120
    psw_prd_sta_credits_erp_2             :0x5009100128
    psw_prd_sta_credits_purge_port        :0x5009100130
    psw_prd_cfg_spd                       :0x5009100138
    psw_prd_cfg_spd_scopy_rw_instr_lowerhalf:0x5009100140
    psw_prd_cfg_spd_scopy_rw_instr_upperhalf:0x5009100148
    psw_prd_stats_cfg_deq_cntr            :0x5009100150
    psw_prd_credits_fc_sta                :0x5009100158
    psw_prd_cfg_pbuf_arb_cln              :0x5009100160
    psw_prd_cfg_pbuf_arb_fpg0_streams_en  :0x5009100168
    psw_prd_cfg_pbuf_arb_fpg1_streams_en  :0x5009100170
    psw_prd_cfg_pbuf_arb_fpg2_streams_en  :0x5009100178
    psw_prd_cfg_pbuf_arb_fpg3_streams_en  :0x5009100180
    psw_prd_cfg_pbuf_arb_fpg4_streams_en  :0x5009100188
    psw_prd_cfg_pbuf_arb_fpg5_streams_en  :0x5009100190
    psw_prd_cfg_pbuf_arb_fpg0_cln         :0x5009100198
    psw_prd_cfg_pbuf_arb_fpg1_cln         :0x50091001A0
    psw_prd_cfg_pbuf_arb_fpg2_cln         :0x50091001A8
    psw_prd_cfg_pbuf_arb_fpg3_cln         :0x50091001B0
    psw_prd_cfg_pbuf_arb_fpg4_cln         :0x50091001B8
    psw_prd_cfg_pbuf_arb_fpg5_cln         :0x50091001C0
    psw_prd_cfg_pbuf_arb_wrr_weights      :0x50091001C8
    psw_prd_cfg_pbuf_arb_min_spacing      :0x50091001D0
    psw_prd_cfg_pbuf_arb_sync_tdm_delay   :0x50091001D8
    psw_prd_stats_cntrs                   :0x5009100200 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_PRD_AN       :0x5009100000 - 0x5009100800:0x0000000600:0x0000000800
  ActSize:PSW_SCH_AN     :0x0000047800. New SA:0x5009180000
    psw_sch_timeout_thresh_cfg            :0x5009180000
    psw_sch_timedout_sta                  :0x5009180008
    psw_sch_timeout_clr                   :0x5009180010
    psw_sch_fatal_intr_cause              :0x5009180018
    psw_sch_fatal_intr_stat               :0x5009180020
    psw_sch_fatal_intr_mask               :0x5009180028
    psw_sch_fatal_intr_bset               :0x5009180030
    psw_sch_fatal_intr_bclr               :0x5009180038
    psw_sch_non_fatal_intr_cause          :0x5009180040
    psw_sch_non_fatal_intr_stat           :0x5009180048
    psw_sch_non_fatal_intr_mask           :0x5009180050
    psw_sch_non_fatal_intr_bset           :0x5009180058
    psw_sch_non_fatal_intr_bclr           :0x5009180060
    psw_sch_features                      :0x5009180068
    psw_sch_spare_pio                     :0x5009180070
    psw_sch_scratchpad                    :0x5009180078
    psw_sch_psch_cfg_credits_fp_0         :0x5009180080
    psw_sch_psch_cfg_credits_fp_1         :0x5009180088
    psw_sch_psch_cfg_credits_fp_2         :0x5009180090
    psw_sch_psch_cfg_credits_fp_3         :0x5009180098
    psw_sch_psch_cfg_credits_fp_4         :0x50091800A0
    psw_sch_psch_cfg_credits_fp_5         :0x50091800A8
    psw_sch_psch_cfg_credits_fp_6         :0x50091800B0
    psw_sch_psch_cfg_credits_fp_7         :0x50091800B8
    psw_sch_psch_cfg_credits_fp_8         :0x50091800C0
    psw_sch_psch_cfg_credits_fp_9         :0x50091800C8
    psw_sch_psch_cfg_credits_fp_10        :0x50091800D0
    psw_sch_psch_cfg_credits_fp_11        :0x50091800D8
    psw_sch_psch_cfg_credits_fp_12        :0x50091800E0
    psw_sch_psch_cfg_credits_fp_13        :0x50091800E8
    psw_sch_psch_cfg_credits_fp_14        :0x50091800F0
    psw_sch_psch_cfg_credits_fp_15        :0x50091800F8
    psw_sch_psch_cfg_credits_fp_16        :0x5009180100
    psw_sch_psch_cfg_credits_fp_17        :0x5009180108
    psw_sch_psch_cfg_credits_fp_18        :0x5009180110
    psw_sch_psch_cfg_credits_fp_19        :0x5009180118
    psw_sch_psch_cfg_credits_fp_20        :0x5009180120
    psw_sch_psch_cfg_credits_fp_21        :0x5009180128
    psw_sch_psch_cfg_credits_fp_22        :0x5009180130
    psw_sch_psch_cfg_credits_fp_23        :0x5009180138
    psw_sch_psch_cfg_credits_erp_0        :0x5009180140
    psw_sch_psch_cfg_credits_erp_1        :0x5009180148
    psw_sch_psch_cfg_credits_erp_2        :0x5009180150
    psw_sch_psch_cfg_credits_purge_port   :0x5009180158
    psw_sch_psch_sta_credits_purge_port   :0x5009180160
    psw_sch_psch_sta_credits_erp_0        :0x5009180168
    psw_sch_psch_sta_credits_erp_1        :0x5009180170
    psw_sch_psch_sta_credits_erp_2        :0x5009180178
    psw_sch_psch_cfg_select_credits_fp_stream:0x5009180180
    psw_sch_psch_sta_credits_fp_stream    :0x5009180188
    psw_sch_psch_cfg_arb_sync_tdm_delay   :0x5009180190
    psw_sch_psch_cfg_arb                  :0x5009180198
    psw_sch_psch_cfg_arb_fpg0_streams_en  :0x50091801A0
    psw_sch_psch_cfg_arb_fpg1_streams_en  :0x50091801A8
    psw_sch_psch_cfg_arb_fpg2_streams_en  :0x50091801B0
    psw_sch_psch_cfg_arb_fpg3_streams_en  :0x50091801B8
    psw_sch_psch_cfg_arb_fpg4_streams_en  :0x50091801C0
    psw_sch_psch_cfg_arb_fpg5_streams_en  :0x50091801C8
    psw_sch_psch_cfg_arb_fpg0_cln         :0x50091801D0
    psw_sch_psch_cfg_arb_fpg1_cln         :0x50091801D8
    psw_sch_psch_cfg_arb_fpg2_cln         :0x50091801E0
    psw_sch_psch_cfg_arb_fpg3_cln         :0x50091801E8
    psw_sch_psch_cfg_arb_fpg4_cln         :0x50091801F0
    psw_sch_psch_cfg_arb_fpg5_cln         :0x50091801F8
    psw_sch_psch_cfg_arb_min_spacing      :0x5009180200
    psw_sch_psch_cfg_arb_gr_period        :0x5009180208
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_0:0x5009180210
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_1:0x5009180218
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_2:0x5009180220
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_3:0x5009180228
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_4:0x5009180230
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_5:0x5009180238
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_6:0x5009180240
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_7:0x5009180248
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_8:0x5009180250
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_9:0x5009180258
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_10:0x5009180260
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_11:0x5009180268
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_12:0x5009180270
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_13:0x5009180278
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_14:0x5009180280
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_15:0x5009180288
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_16:0x5009180290
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_17:0x5009180298
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_18:0x50091802A0
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_19:0x50091802A8
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_20:0x50091802B0
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_21:0x50091802B8
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_22:0x50091802C0
    psw_sch_psch_cfg_arb_gr_wt_ep_stream_23:0x50091802C8
    psw_sch_psch_sta_port_active          :0x50091802D0
    psw_sch_qsch_mem_init_start_cfg       :0x50091802D8
    psw_sch_qsch_mem_init_done_status     :0x50091802E0
    psw_sch_qsch_cfg_chnl_q_mapping_fp    :0x50091802E8
    psw_sch_qsch_cfg_cr_sp_queues_fp_0    :0x50091802F0
    psw_sch_qsch_cfg_cr_sp_queues_fp_1    :0x50091802F8
    psw_sch_qsch_cfg_cr_sp_queues_fp_2    :0x5009180300
    psw_sch_qsch_cfg_cr_sp_queues_fp_3    :0x5009180308
    psw_sch_qsch_cfg_cr_sp_queues_fp_4    :0x5009180310
    psw_sch_qsch_cfg_cr_sp_queues_fp_5    :0x5009180318
    psw_sch_qsch_cfg_cr_sp_queues_fp_6    :0x5009180320
    psw_sch_qsch_cfg_cr_sp_queues_fp_7    :0x5009180328
    psw_sch_qsch_cfg_cr_sp_queues_fp_8    :0x5009180330
    psw_sch_qsch_cfg_cr_sp_queues_fp_9    :0x5009180338
    psw_sch_qsch_cfg_cr_sp_queues_fp_10   :0x5009180340
    psw_sch_qsch_cfg_cr_sp_queues_fp_11   :0x5009180348
    psw_sch_qsch_cfg_cr_sp_queues_fp_12   :0x5009180350
    psw_sch_qsch_cfg_cr_sp_queues_fp_13   :0x5009180358
    psw_sch_qsch_cfg_cr_sp_queues_fp_14   :0x5009180360
    psw_sch_qsch_cfg_cr_sp_queues_fp_15   :0x5009180368
    psw_sch_qsch_cfg_cr_sp_queues_fp_16   :0x5009180370
    psw_sch_qsch_cfg_cr_sp_queues_fp_17   :0x5009180378
    psw_sch_qsch_cfg_cr_sp_queues_fp_18   :0x5009180380
    psw_sch_qsch_cfg_cr_sp_queues_fp_19   :0x5009180388
    psw_sch_qsch_cfg_cr_sp_queues_fp_20   :0x5009180390
    psw_sch_qsch_cfg_cr_sp_queues_fp_21   :0x5009180398
    psw_sch_qsch_cfg_cr_sp_queues_fp_22   :0x50091803A0
    psw_sch_qsch_cfg_cr_sp_queues_fp_23   :0x50091803A8
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_0:0x50091803B0
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_1:0x50091803B8
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_2:0x50091803C0
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_3:0x50091803C8
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_4:0x50091803D0
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_5:0x50091803D8
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_6:0x50091803E0
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_7:0x50091803E8
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_8:0x50091803F0
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_9:0x50091803F8
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_10:0x5009180400
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_11:0x5009180408
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_12:0x5009180410
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_13:0x5009180418
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_14:0x5009180420
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_15:0x5009180428
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_16:0x5009180430
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_17:0x5009180438
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_18:0x5009180440
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_19:0x5009180448
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_20:0x5009180450
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_21:0x5009180458
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_22:0x5009180460
    psw_sch_qsch_cfg_extrabw_sp_queues_fp_23:0x5009180468
    psw_sch_qsch_cfg_cr_sp_channels_fp_0  :0x5009180470
    psw_sch_qsch_cfg_cr_sp_channels_fp_1  :0x5009180478
    psw_sch_qsch_cfg_cr_sp_channels_fp_2  :0x5009180480
    psw_sch_qsch_cfg_cr_sp_channels_fp_3  :0x5009180488
    psw_sch_qsch_cfg_cr_sp_channels_fp_4  :0x5009180490
    psw_sch_qsch_cfg_cr_sp_channels_fp_5  :0x5009180498
    psw_sch_qsch_cfg_cr_sp_channels_fp_6  :0x50091804A0
    psw_sch_qsch_cfg_cr_sp_channels_fp_7  :0x50091804A8
    psw_sch_qsch_cfg_cr_sp_channels_fp_8  :0x50091804B0
    psw_sch_qsch_cfg_cr_sp_channels_fp_9  :0x50091804B8
    psw_sch_qsch_cfg_cr_sp_channels_fp_10 :0x50091804C0
    psw_sch_qsch_cfg_cr_sp_channels_fp_11 :0x50091804C8
    psw_sch_qsch_cfg_cr_sp_channels_fp_12 :0x50091804D0
    psw_sch_qsch_cfg_cr_sp_channels_fp_13 :0x50091804D8
    psw_sch_qsch_cfg_cr_sp_channels_fp_14 :0x50091804E0
    psw_sch_qsch_cfg_cr_sp_channels_fp_15 :0x50091804E8
    psw_sch_qsch_cfg_cr_sp_channels_fp_16 :0x50091804F0
    psw_sch_qsch_cfg_cr_sp_channels_fp_17 :0x50091804F8
    psw_sch_qsch_cfg_cr_sp_channels_fp_18 :0x5009180500
    psw_sch_qsch_cfg_cr_sp_channels_fp_19 :0x5009180508
    psw_sch_qsch_cfg_cr_sp_channels_fp_20 :0x5009180510
    psw_sch_qsch_cfg_cr_sp_channels_fp_21 :0x5009180518
    psw_sch_qsch_cfg_cr_sp_channels_fp_22 :0x5009180520
    psw_sch_qsch_cfg_cr_sp_channels_fp_23 :0x5009180528
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_0:0x5009180530
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_1:0x5009180538
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_2:0x5009180540
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_3:0x5009180548
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_4:0x5009180550
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_5:0x5009180558
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_6:0x5009180560
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_7:0x5009180568
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_8:0x5009180570
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_9:0x5009180578
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_10:0x5009180580
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_11:0x5009180588
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_12:0x5009180590
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_13:0x5009180598
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_14:0x50091805A0
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_15:0x50091805A8
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_16:0x50091805B0
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_17:0x50091805B8
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_18:0x50091805C0
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_19:0x50091805C8
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_20:0x50091805D0
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_21:0x50091805D8
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_22:0x50091805E0
    psw_sch_qsch_cfg_extrabw_sp_channels_fp_23:0x50091805E8
    psw_sch_qsch_cfg_cr_sp_queues_ep_0    :0x50091805F0
    psw_sch_qsch_cfg_cr_sp_queues_ep_1    :0x50091805F8
    psw_sch_qsch_cfg_cr_sp_queues_ep_2    :0x5009180600
    psw_sch_qsch_cfg_cr_sp_queues_ep_3    :0x5009180608
    psw_sch_qsch_cfg_cr_sp_queues_ep_4    :0x5009180610
    psw_sch_qsch_cfg_cr_sp_queues_ep_5    :0x5009180618
    psw_sch_qsch_cfg_cr_sp_queues_ep_6    :0x5009180620
    psw_sch_qsch_cfg_cr_sp_queues_ep_7    :0x5009180628
    psw_sch_qsch_cfg_cr_sp_queues_ep_8    :0x5009180630
    psw_sch_qsch_cfg_cr_sp_queues_ep_9    :0x5009180638
    psw_sch_qsch_cfg_cr_sp_queues_ep_10   :0x5009180640
    psw_sch_qsch_cfg_cr_sp_queues_ep_11   :0x5009180648
    psw_sch_qsch_cfg_cr_sp_queues_ep_12   :0x5009180650
    psw_sch_qsch_cfg_cr_sp_queues_ep_13   :0x5009180658
    psw_sch_qsch_cfg_cr_sp_queues_ep_14   :0x5009180660
    psw_sch_qsch_cfg_cr_sp_queues_ep_15   :0x5009180668
    psw_sch_qsch_cfg_cr_sp_queues_ep_16   :0x5009180670
    psw_sch_qsch_cfg_cr_sp_queues_ep_17   :0x5009180678
    psw_sch_qsch_cfg_cr_sp_queues_ep_18   :0x5009180680
    psw_sch_qsch_cfg_cr_sp_queues_ep_19   :0x5009180688
    psw_sch_qsch_cfg_cr_sp_queues_ep_20   :0x5009180690
    psw_sch_qsch_cfg_cr_sp_queues_ep_21   :0x5009180698
    psw_sch_qsch_cfg_cr_sp_queues_ep_22   :0x50091806A0
    psw_sch_qsch_cfg_cr_sp_queues_ep_23   :0x50091806A8
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_0:0x50091806B0
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_1:0x50091806B8
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_2:0x50091806C0
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_3:0x50091806C8
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_4:0x50091806D0
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_5:0x50091806D8
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_6:0x50091806E0
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_7:0x50091806E8
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_8:0x50091806F0
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_9:0x50091806F8
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_10:0x5009180700
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_11:0x5009180708
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_12:0x5009180710
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_13:0x5009180718
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_14:0x5009180720
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_15:0x5009180728
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_16:0x5009180730
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_17:0x5009180738
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_18:0x5009180740
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_19:0x5009180748
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_20:0x5009180750
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_21:0x5009180758
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_22:0x5009180760
    psw_sch_qsch_cfg_extrabw_sp_queues_ep_23:0x5009180768
    psw_sch_qsch_cfg_flush_queues_fp_0    :0x5009180770
    psw_sch_qsch_cfg_flush_queues_fp_1    :0x5009180778
    psw_sch_qsch_cfg_flush_queues_fp_2    :0x5009180780
    psw_sch_qsch_cfg_flush_queues_fp_3    :0x5009180788
    psw_sch_qsch_cfg_flush_queues_fp_4    :0x5009180790
    psw_sch_qsch_cfg_flush_queues_fp_5    :0x5009180798
    psw_sch_qsch_cfg_flush_queues_fp_6    :0x50091807A0
    psw_sch_qsch_cfg_flush_queues_fp_7    :0x50091807A8
    psw_sch_qsch_cfg_flush_queues_fp_8    :0x50091807B0
    psw_sch_qsch_cfg_flush_queues_fp_9    :0x50091807B8
    psw_sch_qsch_cfg_flush_queues_fp_10   :0x50091807C0
    psw_sch_qsch_cfg_flush_queues_fp_11   :0x50091807C8
    psw_sch_qsch_cfg_flush_queues_fp_12   :0x50091807D0
    psw_sch_qsch_cfg_flush_queues_fp_13   :0x50091807D8
    psw_sch_qsch_cfg_flush_queues_fp_14   :0x50091807E0
    psw_sch_qsch_cfg_flush_queues_fp_15   :0x50091807E8
    psw_sch_qsch_cfg_flush_queues_fp_16   :0x50091807F0
    psw_sch_qsch_cfg_flush_queues_fp_17   :0x50091807F8
    psw_sch_qsch_cfg_flush_queues_fp_18   :0x5009180800
    psw_sch_qsch_cfg_flush_queues_fp_19   :0x5009180808
    psw_sch_qsch_cfg_flush_queues_fp_20   :0x5009180810
    psw_sch_qsch_cfg_flush_queues_fp_21   :0x5009180818
    psw_sch_qsch_cfg_flush_queues_fp_22   :0x5009180820
    psw_sch_qsch_cfg_flush_queues_fp_23   :0x5009180828
    psw_sch_qsch_cfg_flush_queues_ep_0    :0x5009180830
    psw_sch_qsch_cfg_flush_queues_ep_1    :0x5009180838
    psw_sch_qsch_cfg_flush_queues_ep_2    :0x5009180840
    psw_sch_qsch_cfg_flush_queues_ep_3    :0x5009180848
    psw_sch_qsch_cfg_flush_queues_ep_4    :0x5009180850
    psw_sch_qsch_cfg_flush_queues_ep_5    :0x5009180858
    psw_sch_qsch_cfg_flush_queues_ep_6    :0x5009180860
    psw_sch_qsch_cfg_flush_queues_ep_7    :0x5009180868
    psw_sch_qsch_cfg_flush_queues_ep_8    :0x5009180870
    psw_sch_qsch_cfg_flush_queues_ep_9    :0x5009180878
    psw_sch_qsch_cfg_flush_queues_ep_10   :0x5009180880
    psw_sch_qsch_cfg_flush_queues_ep_11   :0x5009180888
    psw_sch_qsch_cfg_flush_queues_ep_12   :0x5009180890
    psw_sch_qsch_cfg_flush_queues_ep_13   :0x5009180898
    psw_sch_qsch_cfg_flush_queues_ep_14   :0x50091808A0
    psw_sch_qsch_cfg_flush_queues_ep_15   :0x50091808A8
    psw_sch_qsch_cfg_flush_queues_ep_16   :0x50091808B0
    psw_sch_qsch_cfg_flush_queues_ep_17   :0x50091808B8
    psw_sch_qsch_cfg_flush_queues_ep_18   :0x50091808C0
    psw_sch_qsch_cfg_flush_queues_ep_19   :0x50091808C8
    psw_sch_qsch_cfg_flush_queues_ep_20   :0x50091808D0
    psw_sch_qsch_cfg_flush_queues_ep_21   :0x50091808D8
    psw_sch_qsch_cfg_flush_queues_ep_22   :0x50091808E0
    psw_sch_qsch_cfg_flush_queues_ep_23   :0x50091808E8
    psw_sch_orl_cfg_refresh_period        :0x50091808F0
    psw_sch_orl_cfg_deq_upd               :0x50091808F8
    psw_sch_pfcrx_q_to_pri_fp_0           :0x5009180900
    psw_sch_pfcrx_q_to_pri_fp_1           :0x5009180908
    psw_sch_pfcrx_q_to_pri_fp_2           :0x5009180910
    psw_sch_pfcrx_q_to_pri_fp_3           :0x5009180918
    psw_sch_pfcrx_q_to_pri_fp_4           :0x5009180920
    psw_sch_pfcrx_q_to_pri_fp_5           :0x5009180928
    psw_sch_pfcrx_q_to_pri_fp_6           :0x5009180930
    psw_sch_pfcrx_q_to_pri_fp_7           :0x5009180938
    psw_sch_pfcrx_q_to_pri_fp_8           :0x5009180940
    psw_sch_pfcrx_q_to_pri_fp_9           :0x5009180948
    psw_sch_pfcrx_q_to_pri_fp_10          :0x5009180950
    psw_sch_pfcrx_q_to_pri_fp_11          :0x5009180958
    psw_sch_pfcrx_q_to_pri_fp_12          :0x5009180960
    psw_sch_pfcrx_q_to_pri_fp_13          :0x5009180968
    psw_sch_pfcrx_q_to_pri_fp_14          :0x5009180970
    psw_sch_pfcrx_q_to_pri_fp_15          :0x5009180978
    psw_sch_pfcrx_q_to_pri_fp_16          :0x5009180980
    psw_sch_pfcrx_q_to_pri_fp_17          :0x5009180988
    psw_sch_pfcrx_q_to_pri_fp_18          :0x5009180990
    psw_sch_pfcrx_q_to_pri_fp_19          :0x5009180998
    psw_sch_pfcrx_q_to_pri_fp_20          :0x50091809A0
    psw_sch_pfcrx_q_to_pri_fp_21          :0x50091809A8
    psw_sch_pfcrx_q_to_pri_fp_22          :0x50091809B0
    psw_sch_pfcrx_q_to_pri_fp_23          :0x50091809B8
    psw_sch_pfcrx_q_to_pri_ep_0           :0x50091809C0
    psw_sch_pfcrx_q_to_pri_ep_1           :0x50091809C8
    psw_sch_pfcrx_q_to_pri_ep_2           :0x50091809D0
    psw_sch_pfcrx_q_to_pri_ep_3           :0x50091809D8
    psw_sch_pfcrx_q_to_pri_ep_4           :0x50091809E0
    psw_sch_pfcrx_q_to_pri_ep_5           :0x50091809E8
    psw_sch_pfcrx_q_to_pri_ep_6           :0x50091809F0
    psw_sch_pfcrx_q_to_pri_ep_7           :0x50091809F8
    psw_sch_pfcrx_q_to_pri_ep_8           :0x5009180A00
    psw_sch_pfcrx_q_to_pri_ep_9           :0x5009180A08
    psw_sch_pfcrx_q_to_pri_ep_10          :0x5009180A10
    psw_sch_pfcrx_q_to_pri_ep_11          :0x5009180A18
    psw_sch_pfcrx_q_to_pri_ep_12          :0x5009180A20
    psw_sch_pfcrx_q_to_pri_ep_13          :0x5009180A28
    psw_sch_pfcrx_q_to_pri_ep_14          :0x5009180A30
    psw_sch_pfcrx_q_to_pri_ep_15          :0x5009180A38
    psw_sch_pfcrx_q_to_pri_ep_16          :0x5009180A40
    psw_sch_pfcrx_q_to_pri_ep_17          :0x5009180A48
    psw_sch_pfcrx_q_to_pri_ep_18          :0x5009180A50
    psw_sch_pfcrx_q_to_pri_ep_19          :0x5009180A58
    psw_sch_pfcrx_q_to_pri_ep_20          :0x5009180A60
    psw_sch_pfcrx_q_to_pri_ep_21          :0x5009180A68
    psw_sch_pfcrx_q_to_pri_ep_22          :0x5009180A70
    psw_sch_pfcrx_q_to_pri_ep_23          :0x5009180A78
    psw_sch_pfcrx_xoff_set_fp_0           :0x5009180A80
    psw_sch_pfcrx_xoff_set_fp_1           :0x5009180A88
    psw_sch_pfcrx_xoff_set_fp_2           :0x5009180A90
    psw_sch_pfcrx_xoff_set_fp_3           :0x5009180A98
    psw_sch_pfcrx_xoff_set_fp_4           :0x5009180AA0
    psw_sch_pfcrx_xoff_set_fp_5           :0x5009180AA8
    psw_sch_pfcrx_xoff_set_fp_6           :0x5009180AB0
    psw_sch_pfcrx_xoff_set_fp_7           :0x5009180AB8
    psw_sch_pfcrx_xoff_set_fp_8           :0x5009180AC0
    psw_sch_pfcrx_xoff_set_fp_9           :0x5009180AC8
    psw_sch_pfcrx_xoff_set_fp_10          :0x5009180AD0
    psw_sch_pfcrx_xoff_set_fp_11          :0x5009180AD8
    psw_sch_pfcrx_xoff_set_fp_12          :0x5009180AE0
    psw_sch_pfcrx_xoff_set_fp_13          :0x5009180AE8
    psw_sch_pfcrx_xoff_set_fp_14          :0x5009180AF0
    psw_sch_pfcrx_xoff_set_fp_15          :0x5009180AF8
    psw_sch_pfcrx_xoff_set_fp_16          :0x5009180B00
    psw_sch_pfcrx_xoff_set_fp_17          :0x5009180B08
    psw_sch_pfcrx_xoff_set_fp_18          :0x5009180B10
    psw_sch_pfcrx_xoff_set_fp_19          :0x5009180B18
    psw_sch_pfcrx_xoff_set_fp_20          :0x5009180B20
    psw_sch_pfcrx_xoff_set_fp_21          :0x5009180B28
    psw_sch_pfcrx_xoff_set_fp_22          :0x5009180B30
    psw_sch_pfcrx_xoff_set_fp_23          :0x5009180B38
    psw_sch_pfcrx_xoff_reset_fp_0         :0x5009180B40
    psw_sch_pfcrx_xoff_reset_fp_1         :0x5009180B48
    psw_sch_pfcrx_xoff_reset_fp_2         :0x5009180B50
    psw_sch_pfcrx_xoff_reset_fp_3         :0x5009180B58
    psw_sch_pfcrx_xoff_reset_fp_4         :0x5009180B60
    psw_sch_pfcrx_xoff_reset_fp_5         :0x5009180B68
    psw_sch_pfcrx_xoff_reset_fp_6         :0x5009180B70
    psw_sch_pfcrx_xoff_reset_fp_7         :0x5009180B78
    psw_sch_pfcrx_xoff_reset_fp_8         :0x5009180B80
    psw_sch_pfcrx_xoff_reset_fp_9         :0x5009180B88
    psw_sch_pfcrx_xoff_reset_fp_10        :0x5009180B90
    psw_sch_pfcrx_xoff_reset_fp_11        :0x5009180B98
    psw_sch_pfcrx_xoff_reset_fp_12        :0x5009180BA0
    psw_sch_pfcrx_xoff_reset_fp_13        :0x5009180BA8
    psw_sch_pfcrx_xoff_reset_fp_14        :0x5009180BB0
    psw_sch_pfcrx_xoff_reset_fp_15        :0x5009180BB8
    psw_sch_pfcrx_xoff_reset_fp_16        :0x5009180BC0
    psw_sch_pfcrx_xoff_reset_fp_17        :0x5009180BC8
    psw_sch_pfcrx_xoff_reset_fp_18        :0x5009180BD0
    psw_sch_pfcrx_xoff_reset_fp_19        :0x5009180BD8
    psw_sch_pfcrx_xoff_reset_fp_20        :0x5009180BE0
    psw_sch_pfcrx_xoff_reset_fp_21        :0x5009180BE8
    psw_sch_pfcrx_xoff_reset_fp_22        :0x5009180BF0
    psw_sch_pfcrx_xoff_reset_fp_23        :0x5009180BF8
    psw_sch_pfcrx_xoff_set_ep_0           :0x5009180C00
    psw_sch_pfcrx_xoff_set_ep_1           :0x5009180C08
    psw_sch_pfcrx_xoff_set_ep_2           :0x5009180C10
    psw_sch_pfcrx_xoff_set_ep_3           :0x5009180C18
    psw_sch_pfcrx_xoff_set_ep_4           :0x5009180C20
    psw_sch_pfcrx_xoff_set_ep_5           :0x5009180C28
    psw_sch_pfcrx_xoff_set_ep_6           :0x5009180C30
    psw_sch_pfcrx_xoff_set_ep_7           :0x5009180C38
    psw_sch_pfcrx_xoff_set_ep_8           :0x5009180C40
    psw_sch_pfcrx_xoff_set_ep_9           :0x5009180C48
    psw_sch_pfcrx_xoff_set_ep_10          :0x5009180C50
    psw_sch_pfcrx_xoff_set_ep_11          :0x5009180C58
    psw_sch_pfcrx_xoff_set_ep_12          :0x5009180C60
    psw_sch_pfcrx_xoff_set_ep_13          :0x5009180C68
    psw_sch_pfcrx_xoff_set_ep_14          :0x5009180C70
    psw_sch_pfcrx_xoff_set_ep_15          :0x5009180C78
    psw_sch_pfcrx_xoff_set_ep_16          :0x5009180C80
    psw_sch_pfcrx_xoff_set_ep_17          :0x5009180C88
    psw_sch_pfcrx_xoff_set_ep_18          :0x5009180C90
    psw_sch_pfcrx_xoff_set_ep_19          :0x5009180C98
    psw_sch_pfcrx_xoff_set_ep_20          :0x5009180CA0
    psw_sch_pfcrx_xoff_set_ep_21          :0x5009180CA8
    psw_sch_pfcrx_xoff_set_ep_22          :0x5009180CB0
    psw_sch_pfcrx_xoff_set_ep_23          :0x5009180CB8
    psw_sch_pfcrx_xoff_reset_ep_0         :0x5009180CC0
    psw_sch_pfcrx_xoff_reset_ep_1         :0x5009180CC8
    psw_sch_pfcrx_xoff_reset_ep_2         :0x5009180CD0
    psw_sch_pfcrx_xoff_reset_ep_3         :0x5009180CD8
    psw_sch_pfcrx_xoff_reset_ep_4         :0x5009180CE0
    psw_sch_pfcrx_xoff_reset_ep_5         :0x5009180CE8
    psw_sch_pfcrx_xoff_reset_ep_6         :0x5009180CF0
    psw_sch_pfcrx_xoff_reset_ep_7         :0x5009180CF8
    psw_sch_pfcrx_xoff_reset_ep_8         :0x5009180D00
    psw_sch_pfcrx_xoff_reset_ep_9         :0x5009180D08
    psw_sch_pfcrx_xoff_reset_ep_10        :0x5009180D10
    psw_sch_pfcrx_xoff_reset_ep_11        :0x5009180D18
    psw_sch_pfcrx_xoff_reset_ep_12        :0x5009180D20
    psw_sch_pfcrx_xoff_reset_ep_13        :0x5009180D28
    psw_sch_pfcrx_xoff_reset_ep_14        :0x5009180D30
    psw_sch_pfcrx_xoff_reset_ep_15        :0x5009180D38
    psw_sch_pfcrx_xoff_reset_ep_16        :0x5009180D40
    psw_sch_pfcrx_xoff_reset_ep_17        :0x5009180D48
    psw_sch_pfcrx_xoff_reset_ep_18        :0x5009180D50
    psw_sch_pfcrx_xoff_reset_ep_19        :0x5009180D58
    psw_sch_pfcrx_xoff_reset_ep_20        :0x5009180D60
    psw_sch_pfcrx_xoff_reset_ep_21        :0x5009180D68
    psw_sch_pfcrx_xoff_reset_ep_22        :0x5009180D70
    psw_sch_pfcrx_xoff_reset_ep_23        :0x5009180D78
    psw_sch_pfcrx_xoff_fc_sta             :0x5009180D80
    psw_sch_sram_err_inj_cfg              :0x5009180D88
    psw_sch_sram_log_cerr_vec             :0x5009180D90
    psw_sch_sram_log_cerr_syndrome        :0x5009180D98
    psw_sch_sram_log_cerr_addr            :0x5009180DA0
    psw_sch_sram_log_uerr_vec             :0x5009180DA8
    psw_sch_sram_log_uerr_syndrome        :0x5009180DB0
    psw_sch_sram_log_uerr_addr            :0x5009180DB8
    psw_sch_qsch_mem_q_dwrr_weight        :0x5009181000 0x400
    psw_sch_qsch_mem_q_dwrr_sc            :0x5009183000 0x1000
    psw_sch_qsch_mem_chnl_dwrr_weight     :0x50091A3000 0x100
    psw_sch_qsch_mem_chnl_dwrr_sc         :0x50091A3800 0x200
    psw_sch_orl_fpg_0_to_2_queues_cr      :0x50091A5800 0x800
    psw_sch_orl_fpg_0_to_2_queues_pr      :0x50091A9800 0x800
    psw_sch_orl_fpg_3_to_5_queues_cr      :0x50091AD800 0x800
    psw_sch_orl_fpg_3_to_5_queues_pr      :0x50091B1800 0x800
    psw_sch_orl_fpg_0_to_2_chnl_ep_0_to_95_queues_cr:0x50091B5800 0x800
    psw_sch_orl_fpg_0_to_2_chnl_ep_0_to_95_queues_pr:0x50091B9800 0x800
    psw_sch_orl_fpg_3_to_5_chnl_ep_96_to_191_queues_cr:0x50091BD800 0x800
    psw_sch_orl_fpg_3_to_5_chnl_ep_96_to_191_queues_pr:0x50091C1800 0x800
    psw_sch_orl_fpg_0_to_2_streams_ep_0_to_11_streams_pr:0x50091C5800 0x100
    psw_sch_orl_fpg_3_to_5_streams_ep_12_to_23_streams_pr:0x50091C6000 0x100
    psw_sch_pfcrx_xoff_status_fp          :0x50091C6800 0x100
    psw_sch_pfcrx_xoff_status_ep          :0x50091C7000 0x100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_SCH_AN       :0x5009180000 - 0x5009200000:0x0000047800:0x0000080000
  ActSize:PSW_PRM_AN     :0x0000000600. New SA:0x5009200000
    psw_prm_timeout_thresh_cfg            :0x5009200000
    psw_prm_timedout_sta                  :0x5009200008
    psw_prm_timeout_clr                   :0x5009200010
    psw_prm_fatal_intr_cause              :0x5009200018
    psw_prm_fatal_intr_stat               :0x5009200020
    psw_prm_fatal_intr_mask               :0x5009200028
    psw_prm_fatal_intr_bset               :0x5009200030
    psw_prm_fatal_intr_bclr               :0x5009200038
    psw_prm_non_fatal_intr_cause          :0x5009200040
    psw_prm_non_fatal_intr_stat           :0x5009200048
    psw_prm_non_fatal_intr_mask           :0x5009200050
    psw_prm_non_fatal_intr_bset           :0x5009200058
    psw_prm_non_fatal_intr_bclr           :0x5009200060
    psw_prm_features                      :0x5009200068
    psw_prm_spare_pio                     :0x5009200070
    psw_prm_scratchpad                    :0x5009200078
    psw_prm_mem_init_start_cfg            :0x5009200080
    psw_prm_mem_init_done_status          :0x5009200088
    psw_prm_blk_en                        :0x5009200090
    psw_prm_cfg_spd                       :0x5009200098
    psw_prm_grm_cfg_sampled_copy_thresh   :0x50092000A0
    psw_prm_grm_sta_sampled_copy_cnt      :0x50092000A8
    psw_prm_grm_cfg_sf_thresh             :0x50092000B0
    psw_prm_grm_sta_sf_cnt                :0x50092000B8
    psw_prm_grm_cfg_sx_thresh             :0x50092000C0
    psw_prm_grm_sta_sx_cnt                :0x50092000C8
    psw_prm_grm_cfg_dx_thresh             :0x50092000D0
    psw_prm_grm_sta_dx_cnt                :0x50092000D8
    psw_prm_grm_cfg_df_thresh             :0x50092000E0
    psw_prm_grm_sta_df_cnt                :0x50092000E8
    psw_prm_grm_cfg_fcp_thresh            :0x50092000F0
    psw_prm_grm_sta_fcp_cnt               :0x50092000F8
    psw_prm_grm_cfg_nonfcp_thresh         :0x5009200100
    psw_prm_grm_sta_nonfcp_cnt            :0x5009200108
    psw_prm_ctm_cfg_cfp_th                :0x5009200110
    psw_prm_ctm_cfg_speed_fp_stream_0     :0x5009200118
    psw_prm_ctm_cfg_speed_fp_stream_1     :0x5009200120
    psw_prm_ctm_cfg_speed_fp_stream_2     :0x5009200128
    psw_prm_ctm_cfg_speed_fp_stream_3     :0x5009200130
    psw_prm_ctm_cfg_speed_fp_stream_4     :0x5009200138
    psw_prm_ctm_cfg_speed_fp_stream_5     :0x5009200140
    psw_prm_ctm_cfg_speed_fp_stream_6     :0x5009200148
    psw_prm_ctm_cfg_speed_fp_stream_7     :0x5009200150
    psw_prm_ctm_cfg_speed_fp_stream_8     :0x5009200158
    psw_prm_ctm_cfg_speed_fp_stream_9     :0x5009200160
    psw_prm_ctm_cfg_speed_fp_stream_10    :0x5009200168
    psw_prm_ctm_cfg_speed_fp_stream_11    :0x5009200170
    psw_prm_ctm_cfg_speed_fp_stream_12    :0x5009200178
    psw_prm_ctm_cfg_speed_fp_stream_13    :0x5009200180
    psw_prm_ctm_cfg_speed_fp_stream_14    :0x5009200188
    psw_prm_ctm_cfg_speed_fp_stream_15    :0x5009200190
    psw_prm_ctm_cfg_speed_fp_stream_16    :0x5009200198
    psw_prm_ctm_cfg_speed_fp_stream_17    :0x50092001A0
    psw_prm_ctm_cfg_speed_fp_stream_18    :0x50092001A8
    psw_prm_ctm_cfg_speed_fp_stream_19    :0x50092001B0
    psw_prm_ctm_cfg_speed_fp_stream_20    :0x50092001B8
    psw_prm_ctm_cfg_speed_fp_stream_21    :0x50092001C0
    psw_prm_ctm_cfg_speed_fp_stream_22    :0x50092001C8
    psw_prm_ctm_cfg_speed_fp_stream_23    :0x50092001D0
    psw_prm_ctm_cfg_ct_disable_dest_fp_streams:0x50092001D8
    psw_prm_stats_cntrs                   :0x5009200200 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_PRM_AN       :0x5009200000 - 0x5009200800:0x0000000600:0x0000000800
  ActSize:PSW_ORM_AN     :0x0000078000. New SA:0x5009280000
    psw_orm_timeout_thresh_cfg            :0x5009280000
    psw_orm_timedout_sta                  :0x5009280008
    psw_orm_timeout_clr                   :0x5009280010
    psw_orm_fatal_intr_cause              :0x5009280018
    psw_orm_fatal_intr_stat               :0x5009280020
    psw_orm_fatal_intr_mask               :0x5009280028
    psw_orm_fatal_intr_bset               :0x5009280030
    psw_orm_fatal_intr_bclr               :0x5009280038
    psw_orm_non_fatal_intr_cause          :0x5009280040
    psw_orm_non_fatal_intr_stat           :0x5009280048
    psw_orm_non_fatal_intr_mask           :0x5009280050
    psw_orm_non_fatal_intr_bset           :0x5009280058
    psw_orm_non_fatal_intr_bclr           :0x5009280060
    psw_orm_features                      :0x5009280068
    psw_orm_spare_pio                     :0x5009280070
    psw_orm_scratchpad                    :0x5009280078
    psw_orm_cfg_glb_sh_thr                :0x5009280080
    psw_orm_glb_sh_cnt                    :0x5009280088
    psw_orm_glb_sh_cnt_hwm                :0x5009280090
    psw_orm_glb_sh_pending_cnt            :0x5009280098
    psw_orm_cfg_stats_color_en            :0x50092800A0
    psw_orm_sram_err_inj_cfg              :0x50092800A8
    psw_orm_sram_log_cerr_vec             :0x50092800B0
    psw_orm_sram_log_cerr_syndrome        :0x50092800B8
    psw_orm_sram_log_cerr_addr            :0x50092800C0
    psw_orm_sram_log_uerr_vec             :0x50092800C8
    psw_orm_sram_log_uerr_syndrome        :0x50092800D0
    psw_orm_sram_log_uerr_addr            :0x50092800D8
    psw_orm_mem_q_cfg                     :0x5009284000 0x4000
    psw_orm_mem_q_cnt                     :0x50092C4000 0x2000
    psw_orm_mem_port_cfg                  :0x50092D4000 0x200
    psw_orm_mem_port_cnt                  :0x50092D5000 0x200
    psw_orm_mem_stats_q_drop_cnt          :0x50092D6000 0x2000
    psw_orm_mem_stats_q_peak_cnt          :0x50092E6000 0x2000
    psw_orm_mem_stats_port_sh_drop_cnt    :0x50092F6000 0x200
    psw_orm_mem_stats_port_sh_peak_cnt    :0x50092F7000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_ORM_AN       :0x5009280000 - 0x5009300000:0x0000078000:0x0000080000
  ActSize:PSW_IRM_AN     :0x000005E000. New SA:0x5009300000
    psw_irm_timeout_thresh_cfg            :0x5009300000
    psw_irm_timedout_sta                  :0x5009300008
    psw_irm_timeout_clr                   :0x5009300010
    psw_irm_fatal_intr_cause              :0x5009300018
    psw_irm_fatal_intr_stat               :0x5009300020
    psw_irm_fatal_intr_mask               :0x5009300028
    psw_irm_fatal_intr_bset               :0x5009300030
    psw_irm_fatal_intr_bclr               :0x5009300038
    psw_irm_non_fatal_intr_cause          :0x5009300040
    psw_irm_non_fatal_intr_stat           :0x5009300048
    psw_irm_non_fatal_intr_mask           :0x5009300050
    psw_irm_non_fatal_intr_bset           :0x5009300058
    psw_irm_non_fatal_intr_bclr           :0x5009300060
    psw_irm_features                      :0x5009300068
    psw_irm_spare_pio                     :0x5009300070
    psw_irm_scratchpad                    :0x5009300078
    psw_irm_glb_sh_cnt                    :0x5009300080
    psw_irm_cfg_glb_sh_thr                :0x5009300088
    psw_irm_glb_hdrm_cnt                  :0x5009300090
    psw_irm_cfg_glb_hdrm_thr              :0x5009300098
    psw_irm_cfg_glb_sh_xon_thr            :0x50093000A0
    psw_irm_cfg_pri_to_pg_fp_0            :0x50093000A8
    psw_irm_cfg_pri_to_pg_fp_1            :0x50093000B0
    psw_irm_cfg_pri_to_pg_fp_2            :0x50093000B8
    psw_irm_cfg_pri_to_pg_fp_3            :0x50093000C0
    psw_irm_cfg_pri_to_pg_fp_4            :0x50093000C8
    psw_irm_cfg_pri_to_pg_fp_5            :0x50093000D0
    psw_irm_cfg_pri_to_pg_fp_6            :0x50093000D8
    psw_irm_cfg_pri_to_pg_fp_7            :0x50093000E0
    psw_irm_cfg_pri_to_pg_fp_8            :0x50093000E8
    psw_irm_cfg_pri_to_pg_fp_9            :0x50093000F0
    psw_irm_cfg_pri_to_pg_fp_10           :0x50093000F8
    psw_irm_cfg_pri_to_pg_fp_11           :0x5009300100
    psw_irm_cfg_pri_to_pg_fp_12           :0x5009300108
    psw_irm_cfg_pri_to_pg_fp_13           :0x5009300110
    psw_irm_cfg_pri_to_pg_fp_14           :0x5009300118
    psw_irm_cfg_pri_to_pg_fp_15           :0x5009300120
    psw_irm_cfg_pri_to_pg_fp_16           :0x5009300128
    psw_irm_cfg_pri_to_pg_fp_17           :0x5009300130
    psw_irm_cfg_pri_to_pg_fp_18           :0x5009300138
    psw_irm_cfg_pri_to_pg_fp_19           :0x5009300140
    psw_irm_cfg_pri_to_pg_fp_20           :0x5009300148
    psw_irm_cfg_pri_to_pg_fp_21           :0x5009300150
    psw_irm_cfg_pri_to_pg_fp_22           :0x5009300158
    psw_irm_cfg_pri_to_pg_fp_23           :0x5009300160
    psw_irm_cfg_pri_to_pg_ep_0            :0x5009300168
    psw_irm_cfg_pri_to_pg_ep_1            :0x5009300170
    psw_irm_cfg_pri_to_pg_ep_2            :0x5009300178
    psw_irm_cfg_pri_to_pg_ep_3            :0x5009300180
    psw_irm_cfg_pri_to_pg_ep_4            :0x5009300188
    psw_irm_cfg_pri_to_pg_ep_5            :0x5009300190
    psw_irm_cfg_pri_to_pg_ep_6            :0x5009300198
    psw_irm_cfg_pri_to_pg_ep_7            :0x50093001A0
    psw_irm_cfg_pri_to_pg_ep_8            :0x50093001A8
    psw_irm_cfg_pri_to_pg_ep_9            :0x50093001B0
    psw_irm_cfg_pri_to_pg_ep_10           :0x50093001B8
    psw_irm_cfg_pri_to_pg_ep_11           :0x50093001C0
    psw_irm_cfg_pri_to_pg_ep_12           :0x50093001C8
    psw_irm_cfg_pri_to_pg_ep_13           :0x50093001D0
    psw_irm_cfg_pri_to_pg_ep_14           :0x50093001D8
    psw_irm_cfg_pri_to_pg_ep_15           :0x50093001E0
    psw_irm_cfg_pri_to_pg_ep_16           :0x50093001E8
    psw_irm_cfg_pri_to_pg_ep_17           :0x50093001F0
    psw_irm_cfg_pri_to_pg_ep_18           :0x50093001F8
    psw_irm_cfg_pri_to_pg_ep_19           :0x5009300200
    psw_irm_cfg_pri_to_pg_ep_20           :0x5009300208
    psw_irm_cfg_pri_to_pg_ep_21           :0x5009300210
    psw_irm_cfg_pri_to_pg_ep_22           :0x5009300218
    psw_irm_cfg_pri_to_pg_ep_23           :0x5009300220
    psw_irm_cfg_pfc_en                    :0x5009300228
    psw_irm_sram_err_inj_cfg              :0x5009300230
    psw_irm_sram_log_cerr_vec             :0x5009300238
    psw_irm_sram_log_cerr_syndrome        :0x5009300240
    psw_irm_sram_log_cerr_addr            :0x5009300248
    psw_irm_sram_log_uerr_vec             :0x5009300250
    psw_irm_sram_log_uerr_syndrome        :0x5009300258
    psw_irm_sram_log_uerr_addr            :0x5009300260
    psw_irm_xoff_status_fp_pg             :0x5009301000 0x1000
    psw_irm_xoff_status_ep_pg             :0x5009309000 0x800
    psw_irm_mem_enq_pg_cfg                :0x500930E000 0x2000
    psw_irm_mem_deq_pg_cfg                :0x500931E000 0x2000
    psw_irm_mem_pg_cnt                    :0x500932E000 0x2000
    psw_irm_mem_stats_pg_drop_cnt         :0x500933E000 0x2000
    psw_irm_mem_stats_pg_peak_cnt         :0x500934E000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_IRM_AN       :0x5009300000 - 0x5009380000:0x000005E000:0x0000080000
  ActSize:PSW_WRED_AN    :0x000007A000. New SA:0x5009380000
    psw_wred_timeout_thresh_cfg           :0x5009380000
    psw_wred_timedout_sta                 :0x5009380008
    psw_wred_timeout_clr                  :0x5009380010
    psw_wred_fatal_intr_cause             :0x5009380018
    psw_wred_fatal_intr_stat              :0x5009380020
    psw_wred_fatal_intr_mask              :0x5009380028
    psw_wred_fatal_intr_bset              :0x5009380030
    psw_wred_fatal_intr_bclr              :0x5009380038
    psw_wred_non_fatal_intr_cause         :0x5009380040
    psw_wred_non_fatal_intr_stat          :0x5009380048
    psw_wred_non_fatal_intr_mask          :0x5009380050
    psw_wred_non_fatal_intr_bset          :0x5009380058
    psw_wred_non_fatal_intr_bclr          :0x5009380060
    psw_wred_features                     :0x5009380068
    psw_wred_spare_pio                    :0x5009380070
    psw_wred_scratchpad                   :0x5009380078
    psw_wred_cfg_avg_q                    :0x5009380080
    psw_wred_cfg_ecn_glb_sh_thresh        :0x5009380088
    psw_wred_cfg_stats_color_en           :0x5009380090
    psw_wred_sram_err_inj_cfg             :0x5009380098
    psw_wred_sram_log_cerr_vec            :0x50093800A0
    psw_wred_sram_log_cerr_syndrome       :0x50093800A8
    psw_wred_sram_log_cerr_addr           :0x50093800B0
    psw_wred_sram_log_uerr_vec            :0x50093800B8
    psw_wred_sram_log_uerr_syndrome       :0x50093800C0
    psw_wred_sram_log_uerr_addr           :0x50093800C8
    psw_wred_mem_avg_q_cnt                :0x5009382000 0x2000
    psw_wred_mem_avg_q_cfg                :0x5009392000 0x2000
    psw_wred_mem_enq_q_cnt                :0x50093A2000 0x2000
    psw_wred_mem_enq_q_cfg                :0x50093B2000 0x2000
    psw_wred_mem_enq_profile              :0x50093C2000 0x400
    psw_wred_mem_enq_prob                 :0x50093C4000 0x400
    psw_wred_mem_deq_q_cfg                :0x50093C6000 0x2000
    psw_wred_mem_deq_profile              :0x50093D6000 0x400
    psw_wred_mem_deq_prob                 :0x50093D8000 0x400
    psw_wred_mem_stats_q_drop_cnt         :0x50093DA000 0x2000
    psw_wred_mem_stats_q_ecn_cnt          :0x50093EA000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_WRED_AN      :0x5009380000 - 0x5009400000:0x000007A000:0x0000080000
  ActSize:PSW_CLM_AN     :0x0000120000. New SA:0x5009400000
    psw_clm_timeout_thresh_cfg            :0x5009400000
    psw_clm_timedout_sta                  :0x5009400008
    psw_clm_timeout_clr                   :0x5009400010
    psw_clm_fatal_intr_cause              :0x5009400018
    psw_clm_fatal_intr_stat               :0x5009400020
    psw_clm_fatal_intr_mask               :0x5009400028
    psw_clm_fatal_intr_bset               :0x5009400030
    psw_clm_fatal_intr_bclr               :0x5009400038
    psw_clm_non_fatal_intr_cause          :0x5009400040
    psw_clm_non_fatal_intr_stat           :0x5009400048
    psw_clm_non_fatal_intr_mask           :0x5009400050
    psw_clm_non_fatal_intr_bset           :0x5009400058
    psw_clm_non_fatal_intr_bclr           :0x5009400060
    psw_clm_features                      :0x5009400068
    psw_clm_spare_pio                     :0x5009400070
    psw_clm_scratchpad                    :0x5009400078
    psw_clm_mem_init_start_cfg            :0x5009400080
    psw_clm_mem_init_done_status          :0x5009400088
    psw_clm_sram_err_inj_cfg              :0x5009400090
    psw_clm_sram_log_cerr_vec             :0x5009400098
    psw_clm_sram_log_cerr_syndrome        :0x50094000A0
    psw_clm_sram_log_cerr_addr            :0x50094000A8
    psw_clm_sram_log_uerr_vec             :0x50094000B0
    psw_clm_sram_log_uerr_syndrome        :0x50094000B8
    psw_clm_sram_log_uerr_addr            :0x50094000C0
    psw_clm_mem_link                      :0x5009420000 0x20000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_CLM_AN       :0x5009400000 - 0x5009600000:0x0000120000:0x0000200000
  ActSize:PSW_PQM_AN     :0x0000401080. New SA:0x5009800000
    psw_pqm_timeout_thresh_cfg            :0x5009800000
    psw_pqm_timedout_sta                  :0x5009800008
    psw_pqm_timeout_clr                   :0x5009800010
    psw_pqm_fatal_intr_cause              :0x5009800018
    psw_pqm_fatal_intr_stat               :0x5009800020
    psw_pqm_fatal_intr_mask               :0x5009800028
    psw_pqm_fatal_intr_bset               :0x5009800030
    psw_pqm_fatal_intr_bclr               :0x5009800038
    psw_pqm_non_fatal_intr_cause          :0x5009800040
    psw_pqm_non_fatal_intr_stat           :0x5009800048
    psw_pqm_non_fatal_intr_mask           :0x5009800050
    psw_pqm_non_fatal_intr_bset           :0x5009800058
    psw_pqm_non_fatal_intr_bclr           :0x5009800060
    psw_pqm_features                      :0x5009800068
    psw_pqm_spare_pio                     :0x5009800070
    psw_pqm_scratchpad                    :0x5009800078
    psw_pqm_mem_init_start_cfg            :0x5009800080
    psw_pqm_mem_init_done_status          :0x5009800088
    psw_pqm_sta_q_empty_fpg0              :0x5009800090
    psw_pqm_sta_q_empty_fpg1              :0x5009800098
    psw_pqm_sta_q_empty_fpg2              :0x50098000A0
    psw_pqm_sta_q_empty_fpg3              :0x50098000A8
    psw_pqm_sta_q_empty_fpg4              :0x50098000B0
    psw_pqm_sta_q_empty_fpg5              :0x50098000B8
    psw_pqm_sta_q_empty_epg0              :0x50098000C0
    psw_pqm_sta_q_empty_epg1              :0x50098000C8
    psw_pqm_sta_q_empty_epg2              :0x50098000D0
    psw_pqm_sta_q_empty_purge_port        :0x50098000D8
    psw_pqm_sram_err_inj_cfg              :0x50098000E0
    psw_pqm_sram_log_cerr_vec             :0x50098000E8
    psw_pqm_sram_log_cerr_syndrome        :0x50098000F0
    psw_pqm_sram_log_cerr_addr            :0x50098000F8
    psw_pqm_sram_log_uerr_vec             :0x5009800100
    psw_pqm_sram_log_uerr_syndrome        :0x5009800108
    psw_pqm_sram_log_uerr_addr            :0x5009800110
    psw_pqm_mem_pkt_desc                  :0x5009820000 0x20000
    psw_pqm_mem_link                      :0x5009940000 0x40000
    psw_pqm_mem_head_main                 :0x5009B40000 0x2000
    psw_pqm_mem_head_shd                  :0x5009B50000 0x2000
    psw_pqm_mem_tail_main                 :0x5009B60000 0x2000
    psw_pqm_mem_tail_shd                  :0x5009B70000 0x2000
    psw_pqm_stats_q_deq_cntr              :0x5009B80000 0x4000
    psw_pqm_stats_pg_deq_cntr             :0x5009BC0000 0x4000
    psw_pqm_dbg_probe_enq0                :0x5009C00000 0x40
    psw_pqm_dbg_probe_enq1                :0x5009C00200 0x40
    psw_pqm_dbg_probe_enq2                :0x5009C00400 0x40
    psw_pqm_dbg_probe_enq3                :0x5009C00600 0x40
    psw_pqm_dbg_probe_deq0                :0x5009C00800 0x40
    psw_pqm_dbg_probe_deq1                :0x5009C00A00 0x40
    psw_pqm_dbg_probe_deq2                :0x5009C00C00 0x40
    psw_pqm_dbg_probe_deq3                :0x5009C00E00 0x40
    psw_pqm_stats_cntrs                   :0x5009C01000 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_PQM_AN       :0x5009800000 - 0x500A000000:0x0000401080:0x0000800000
  ActSize:PSW_CFP_AN     :0x0000048000. New SA:0x500A000000
    psw_cfp_timeout_thresh_cfg            :0x500A000000
    psw_cfp_timedout_sta                  :0x500A000008
    psw_cfp_timeout_clr                   :0x500A000010
    psw_cfp_fatal_intr_cause              :0x500A000018
    psw_cfp_fatal_intr_stat               :0x500A000020
    psw_cfp_fatal_intr_mask               :0x500A000028
    psw_cfp_fatal_intr_bset               :0x500A000030
    psw_cfp_fatal_intr_bclr               :0x500A000038
    psw_cfp_fatal_misc_intr_cause         :0x500A000040
    psw_cfp_fatal_misc_intr_stat          :0x500A000048
    psw_cfp_fatal_misc_intr_mask          :0x500A000050
    psw_cfp_fatal_misc_intr_bset          :0x500A000058
    psw_cfp_fatal_misc_intr_bclr          :0x500A000060
    psw_cfp_non_fatal_intr_cause          :0x500A000068
    psw_cfp_non_fatal_intr_stat           :0x500A000070
    psw_cfp_non_fatal_intr_mask           :0x500A000078
    psw_cfp_non_fatal_intr_bset           :0x500A000080
    psw_cfp_non_fatal_intr_bclr           :0x500A000088
    psw_cfp_features                      :0x500A000090
    psw_cfp_spare_pio                     :0x500A000098
    psw_cfp_scratchpad                    :0x500A0000A0
    psw_cfp_mem_init_start_cfg            :0x500A0000A8
    psw_cfp_mem_init_done_status          :0x500A0000B0
    psw_cfp_cnt                           :0x500A0000B8
    psw_cfp_cfg_clear_hwm                 :0x500A0000C0
    psw_cfp_sram_err_inj_cfg              :0x500A0000C8
    psw_cfp_sram_log_cerr_vec             :0x500A0000D0
    psw_cfp_sram_log_cerr_syndrome        :0x500A0000D8
    psw_cfp_sram_log_cerr_addr            :0x500A0000E0
    psw_cfp_sram_log_uerr_vec             :0x500A0000E8
    psw_cfp_sram_log_uerr_syndrome        :0x500A0000F0
    psw_cfp_sram_log_uerr_addr            :0x500A0000F8
    psw_cfp_mem_cct                       :0x500A000800 0x800
    psw_cfp_bitalloc                      :0x500A008000 0x8000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_PSW_CFP_AN       :0x500A000000 - 0x500A080000:0x0000048000:0x0000080000
  ActSize:ETDP_AN        :0x00000008C0. New SA:0x500A080000
ROOT:ETDP_AN:3:0x0000100000 - 0x500A080000:0x500A180000:0x500A280000
    etdp_timeout_thresh_cfg               :0x500A080000
    etdp_timedout_sta                     :0x500A080008
    etdp_timeout_clr                      :0x500A080010
    etdp_fatal_intr_cause                 :0x500A080018
    etdp_fatal_intr_stat                  :0x500A080020
    etdp_fatal_intr_mask                  :0x500A080028
    etdp_fatal_intr_bset                  :0x500A080030
    etdp_fatal_intr_bclr                  :0x500A080038
    etdp_non_fatal_intr_cause             :0x500A080040
    etdp_non_fatal_intr_stat              :0x500A080048
    etdp_non_fatal_intr_mask              :0x500A080050
    etdp_non_fatal_intr_bset              :0x500A080058
    etdp_non_fatal_intr_bclr              :0x500A080060
    etdp_features                         :0x500A080068
    etdp_spare_pio                        :0x500A080070
    etdp_scratchpad                       :0x500A080078
    etdp_cfg                              :0x500A080080
    etdp_instance_number                  :0x500A080088
    etdp_fcp_data_blk_sz_cfg              :0x500A080090
    etdp_pkt_sz_adj                       :0x500A080098
    etdp_fpkt_tcp_flags                   :0x500A0800A0
    etdp_lpkt_tcp_flags                   :0x500A0800A8
    etdp_mpkt_tcp_flags                   :0x500A0800B0
    fcp_cfg                               :0x500A0800B8
    fcp_hdr_dmac                          :0x500A0800C0
    fcp_hdr_smac                          :0x500A0800C8
    fcp_hdr_v4_etype                      :0x500A0800D0
    fcp_hdr_req_dscp_ecn                  :0x500A0800D8
    fcp_hdr_gnt_dscp_ecn                  :0x500A0800E0
    fcp_hdr_data_dscp_ecn_q0              :0x500A0800E8
    fcp_hdr_data_dscp_ecn_q1              :0x500A0800F0
    fcp_hdr_data_dscp_ecn_q2              :0x500A0800F8
    fcp_hdr_data_dscp_ecn_q3              :0x500A080100
    fcp_hdr_data_dscp_ecn_q4              :0x500A080108
    fcp_hdr_data_dscp_ecn_q5              :0x500A080110
    fcp_hdr_data_dscp_ecn_q6              :0x500A080118
    fcp_hdr_data_dscp_ecn_q7              :0x500A080120
    fcp_hdr_ipv4_id                       :0x500A080128
    fcp_hdr_frag_flags_offset             :0x500A080130
    fcp_hdr_ipv4_ttl                      :0x500A080138
    udp_over_ipv4_proto                   :0x500A080140
    fcp_over_ipv4_proto                   :0x500A080148
    fcp_hdr_ipv4_sip                      :0x500A080150
    fcp_hdr_udp_dport                     :0x500A080158
    fcp_hdr_udp_csum                      :0x500A080160
    fcp_hdr_ver                           :0x500A080168
    fcp_hdr_rsvd                          :0x500A080170
    etdp_fla_ring_module_id_cfg           :0x500A080178
    etdp_key_lu_63_0_0                    :0x500A080180
    etdp_key_lu_63_0_1                    :0x500A080188
    etdp_key_lu_63_0_2                    :0x500A080190
    etdp_key_lu_63_0_3                    :0x500A080198
    etdp_key_lu_63_0_4                    :0x500A0801A0
    etdp_key_lu_63_0_5                    :0x500A0801A8
    etdp_key_lu_63_0_6                    :0x500A0801B0
    etdp_key_lu_63_0_7                    :0x500A0801B8
    etdp_key_lu_63_0_8                    :0x500A0801C0
    etdp_key_lu_63_0_9                    :0x500A0801C8
    etdp_key_lu_63_0_10                   :0x500A0801D0
    etdp_key_lu_63_0_11                   :0x500A0801D8
    etdp_key_lu_63_0_12                   :0x500A0801E0
    etdp_key_lu_63_0_13                   :0x500A0801E8
    etdp_key_lu_63_0_14                   :0x500A0801F0
    etdp_key_lu_63_0_15                   :0x500A0801F8
    etdp_key_lu_63_0_16                   :0x500A080200
    etdp_key_lu_127_64_0                  :0x500A080208
    etdp_key_lu_127_64_1                  :0x500A080210
    etdp_key_lu_127_64_2                  :0x500A080218
    etdp_key_lu_127_64_3                  :0x500A080220
    etdp_key_lu_127_64_4                  :0x500A080228
    etdp_key_lu_127_64_5                  :0x500A080230
    etdp_key_lu_127_64_6                  :0x500A080238
    etdp_key_lu_127_64_7                  :0x500A080240
    etdp_key_lu_127_64_8                  :0x500A080248
    etdp_key_lu_127_64_9                  :0x500A080250
    etdp_key_lu_127_64_10                 :0x500A080258
    etdp_key_lu_127_64_11                 :0x500A080260
    etdp_key_lu_127_64_12                 :0x500A080268
    etdp_key_lu_127_64_13                 :0x500A080270
    etdp_key_lu_127_64_14                 :0x500A080278
    etdp_key_lu_127_64_15                 :0x500A080280
    etdp_key_lu_127_64_16                 :0x500A080288
    etdp_key_lu_191_128_0                 :0x500A080290
    etdp_key_lu_191_128_1                 :0x500A080298
    etdp_key_lu_191_128_2                 :0x500A0802A0
    etdp_key_lu_191_128_3                 :0x500A0802A8
    etdp_key_lu_191_128_4                 :0x500A0802B0
    etdp_key_lu_191_128_5                 :0x500A0802B8
    etdp_key_lu_191_128_6                 :0x500A0802C0
    etdp_key_lu_191_128_7                 :0x500A0802C8
    etdp_key_lu_191_128_8                 :0x500A0802D0
    etdp_key_lu_191_128_9                 :0x500A0802D8
    etdp_key_lu_191_128_10                :0x500A0802E0
    etdp_key_lu_191_128_11                :0x500A0802E8
    etdp_key_lu_191_128_12                :0x500A0802F0
    etdp_key_lu_191_128_13                :0x500A0802F8
    etdp_key_lu_191_128_14                :0x500A080300
    etdp_key_lu_191_128_15                :0x500A080308
    etdp_key_lu_191_128_16                :0x500A080310
    etdp_key_lu_255_192_0                 :0x500A080318
    etdp_key_lu_255_192_1                 :0x500A080320
    etdp_key_lu_255_192_2                 :0x500A080328
    etdp_key_lu_255_192_3                 :0x500A080330
    etdp_key_lu_255_192_4                 :0x500A080338
    etdp_key_lu_255_192_5                 :0x500A080340
    etdp_key_lu_255_192_6                 :0x500A080348
    etdp_key_lu_255_192_7                 :0x500A080350
    etdp_key_lu_255_192_8                 :0x500A080358
    etdp_key_lu_255_192_9                 :0x500A080360
    etdp_key_lu_255_192_10                :0x500A080368
    etdp_key_lu_255_192_11                :0x500A080370
    etdp_key_lu_255_192_12                :0x500A080378
    etdp_key_lu_255_192_13                :0x500A080380
    etdp_key_lu_255_192_14                :0x500A080388
    etdp_key_lu_255_192_15                :0x500A080390
    etdp_key_lu_255_192_16                :0x500A080398
    etdp_key_len_lu_0                     :0x500A0803A0
    etdp_key_len_lu_1                     :0x500A0803A8
    etdp_key_len_lu_2                     :0x500A0803B0
    etdp_key_len_lu_3                     :0x500A0803B8
    etdp_key_len_lu_4                     :0x500A0803C0
    etdp_key_len_lu_5                     :0x500A0803C8
    etdp_key_len_lu_6                     :0x500A0803D0
    etdp_key_len_lu_7                     :0x500A0803D8
    etdp_key_len_lu_8                     :0x500A0803E0
    etdp_key_len_lu_9                     :0x500A0803E8
    etdp_key_len_lu_10                    :0x500A0803F0
    etdp_key_len_lu_11                    :0x500A0803F8
    etdp_key_len_lu_12                    :0x500A080400
    etdp_key_len_lu_13                    :0x500A080408
    etdp_key_len_lu_14                    :0x500A080410
    etdp_key_len_lu_15                    :0x500A080418
    etdp_key_len_lu_16                    :0x500A080420
    etdp_fcp_stream_map                   :0x500A080428
    etdp_sram_err_inj_cfg                 :0x500A080430
    etdp_sram_cerr_log_vec                :0x500A080438
    etdp_sram_ucerr_log_vec               :0x500A080440
    etdp_sram_log_syndrome                :0x500A080448
    etdp_sram_log_addr                    :0x500A080450
    etdp_wus_eot                          :0x500A080458
    etdp_lso_eot                          :0x500A080460
    etdp_fcp_eot                          :0x500A080468
    etdp_pswif_eot                        :0x500A080470
    etdp_status                           :0x500A080478
    etdp_flow_ctrl_sta                    :0x500A080480
    etdp_watchdog_timer_period            :0x500A080488
    etdp_dbg_probe_pswif_pcnt_dhs         :0x500A0804C0 0x40
    etdp_dbg_probe_pswif_pbyte_dhs        :0x500A0806C0 0x40
    ETDP_AN         :INST[0]:0x500A080000 - 0x500A080000:0x0000100000
    ETDP_AN         :INST[1]:0x500A180000 - 0x500A180000:0x0000100000
    ETDP_AN         :INST[2]:0x500A280000 - 0x500A280000:0x0000100000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_ETDP_AN          :0x500A080000 - 0x500A380000:0x00000008C0:0x0000001000
  ActSize:DMA_NU_AN      :0x000000B000. New SA:0x500A380000
ROOT:DMA_NU_AN:3:0x0000100000 - 0x500A380000:0x500A480000:0x500A580000
    dma_nu_timeout_thresh_cfg             :0x500A380000
    dma_nu_timedout_sta                   :0x500A380008
    dma_nu_timeout_clr                    :0x500A380010
    dma_nu_fatal_intr_cause               :0x500A380018
    dma_nu_fatal_intr_stat                :0x500A380020
    dma_nu_fatal_intr_mask                :0x500A380028
    dma_nu_fatal_intr_bset                :0x500A380030
    dma_nu_fatal_intr_bclr                :0x500A380038
    dma_nu_non_fatal_intr_cause           :0x500A380040
    dma_nu_non_fatal_intr_stat            :0x500A380048
    dma_nu_non_fatal_intr_mask            :0x500A380050
    dma_nu_non_fatal_intr_bset            :0x500A380058
    dma_nu_non_fatal_intr_bclr            :0x500A380060
    dma_nu_opr_non_fatal_intr_cause       :0x500A380068
    dma_nu_opr_non_fatal_intr_stat        :0x500A380070
    dma_nu_opr_non_fatal_intr_mask        :0x500A380078
    dma_nu_opr_non_fatal_intr_bset        :0x500A380080
    dma_nu_opr_non_fatal_intr_bclr        :0x500A380088
    dma_nu_str_non_fatal0_intr_cause      :0x500A380090
    dma_nu_str_non_fatal0_intr_stat       :0x500A380098
    dma_nu_str_non_fatal0_intr_mask       :0x500A3800A0
    dma_nu_str_non_fatal0_intr_bset       :0x500A3800A8
    dma_nu_str_non_fatal0_intr_bclr       :0x500A3800B0
    dma_nu_str_non_fatal1_intr_cause      :0x500A3800B8
    dma_nu_str_non_fatal1_intr_stat       :0x500A3800C0
    dma_nu_str_non_fatal1_intr_mask       :0x500A3800C8
    dma_nu_str_non_fatal1_intr_bset       :0x500A3800D0
    dma_nu_str_non_fatal1_intr_bclr       :0x500A3800D8
    dma_nu_str_non_fatal2_intr_cause      :0x500A3800E0
    dma_nu_str_non_fatal2_intr_stat       :0x500A3800E8
    dma_nu_str_non_fatal2_intr_mask       :0x500A3800F0
    dma_nu_str_non_fatal2_intr_bset       :0x500A3800F8
    dma_nu_str_non_fatal2_intr_bclr       :0x500A380100
    dma_nu_features                       :0x500A380108
    dma_nu_spare_pio                      :0x500A380110
    dma_nu_scratchpad                     :0x500A380118
    dma_nu_fla_ring_module_id_cfg         :0x500A380120
    dma_nu_f1_rd_tag_cfg                  :0x500A380128
    dma_nu_lid_cfg                        :0x500A380130
    dma_nu_req_limit_cfg                  :0x500A380138
    dma_nu_rate_limit_cfg                 :0x500A380140
    dma_nu_alloc_cfg_done                 :0x500A380148
    dma_nu_init_status                    :0x500A380150
    dma_nu_dph_cmd_buf_cfg                :0x500A380158
    dma_nu_stage_buf_alloc                :0x500A380160
    dma_nu_dph_csr_wu_header              :0x500A380168
    dma_nu_dph_cmd_buf_thd_occy           :0x500A380170
    dma_nu_dph_cmd_buf_occy               :0x500A380178
    dma_nu_gtr_cmd_buf_thd_occy           :0x500A380180
    dma_nu_cmp_cmd_buf_thd_occy           :0x500A380188
    dma_nu_cmp_cmd_buf_occy               :0x500A380190
    dma_nu_dph_enq_wu_cnt                 :0x500A380198
    dma_nu_dph_rord_fifo_head             :0x500A3801A0
    dma_nu_dph_intr_err_wu_log            :0x500A3801A8
    dma_nu_dph_intr_parser_err_log        :0x500A3801C8
    dma_nu_dph_intr_rord_err_log          :0x500A3801D0
    dma_nu_dph_gtr_thd_crd_cnt            :0x500A3801D8
    dma_nu_dph_per_thd_wu_cnt             :0x500A3801E0
    dma_nu_gtr_thd_cfg_tab                :0x500A3801E8
    dma_nu_gtr_f1_tag_alloc               :0x500A3801F0
    dma_nu_gtr_f1_tag_prof_thresh_0       :0x500A3801F8
    dma_nu_gtr_f1_tag_prof_thresh_1       :0x500A380200
    dma_nu_gtr_opr_credit                 :0x500A380208
    dma_nu_gtr_glb_alloc_status           :0x500A380210
    dma_nu_gtr_thd_alloc_status           :0x500A380218
    dma_nu_gtr_per_thd_byte_cnt           :0x500A380220
    dma_nu_gtr_intr_parser_err_log        :0x500A380228
    dma_nu_gtr_rord_fifo_head             :0x500A380230
    dma_nu_cmp_enq_cmd_lst_cnt            :0x500A380238
    dma_nu_cmp_wus_sent_cnt               :0x500A380240
    dma_nu_cmp_err_wus_sent_cnt           :0x500A380248
    dma_nu_dmi_cfg                        :0x500A380250
    dma_nu_dmi_lsn_sent_cnt               :0x500A380258
    dma_nu_dmi_ldn_rcvd_cnt               :0x500A380260
    dma_nu_sram_log_err                   :0x500A380268
    dma_nu_sram_log_syndrome              :0x500A380270
    dma_nu_sram_log_addr                  :0x500A380278
    dma_nu_mem_err_inj_cfg                :0x500A380280
    dma_nu_dph_fla_mux_sel                :0x500A380288
    dma_nu_gtr_fla_mux_sel                :0x500A380290
    dma_nu_cmp_fla_mux_sel                :0x500A380298
    dma_nu_dmi_fla_mux_sel                :0x500A3802A0
    dma_nu_iop_fla_mux_sel                :0x500A3802A8
    dma_nu_opr_fla_mux_sel                :0x500A3802B0
    dma_nu_dph_fla_obus                   :0x500A3802B8
    dma_nu_gtr_fla_obus                   :0x500A3802C0
    dma_nu_cmp_fla_obus                   :0x500A3802C8
    dma_nu_dmi_fla_obus                   :0x500A3802D0
    dma_nu_iop_fla_obus                   :0x500A3802D8
    dma_nu_opr_fla_obus                   :0x500A3802E0
    dma_nu_dph_rord_tag_tab               :0x500A380400 0x400
    dma_nu_gtr_f1_rord_tag_tab            :0x500A383000 0x1000
    DMA_NU_AN       :INST[0]:0x500A380000 - 0x500A380000:0x0000100000
    DMA_NU_AN       :INST[1]:0x500A480000 - 0x500A480000:0x0000100000
    DMA_NU_AN       :INST[2]:0x500A580000 - 0x500A580000:0x0000100000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_DMA_NU_AN        :0x500A380000 - 0x500A680000:0x000000B000:0x0000010000
  ActSize:ETFP_AN        :0x0000420000. New SA:0x500A800000
    etfp_timeout_thresh_cfg               :0x500A800000
    etfp_timedout_sta                     :0x500A800008
    etfp_timeout_clr                      :0x500A800010
    etfp_fatal_intr_cause                 :0x500A800018
    etfp_fatal_intr_stat                  :0x500A800020
    etfp_fatal_intr_mask                  :0x500A800028
    etfp_fatal_intr_bset                  :0x500A800030
    etfp_fatal_intr_bclr                  :0x500A800038
    etfp_non_fatal_intr_cause             :0x500A800040
    etfp_non_fatal_intr_stat              :0x500A800048
    etfp_non_fatal_intr_mask              :0x500A800050
    etfp_non_fatal_intr_bset              :0x500A800058
    etfp_non_fatal_intr_bclr              :0x500A800060
    etfp_features                         :0x500A800068
    etfp_spare_pio                        :0x500A800070
    etfp_scratchpad                       :0x500A800078
    etfp_cfg                              :0x500A800080
    etfp_fla_ring_module_id_cfg           :0x500A800088
    etfp_wct_macro_cfg                    :0x500A800090
    etfp_sec_seq_num                      :0x500A8000A0
    etfp_sram_err_inj_cfg                 :0x500A8000A8
    etfp_sram_cerr_log_vec                :0x500A8000B0
    etfp_sram_ucerr_log_vec               :0x500A8000B8
    etfp_sram_log_syndrome                :0x500A8000C0
    etfp_sram_log_addr                    :0x500A8000C8
    etfp_qst_eot                          :0x500A8000D0
    etfp_prs_eot                          :0x500A8000D8
    fcp_psn_mem                           :0x500A820000 0x20000
    fcp_dtunnel_mem                       :0x500A920000 0x20000
    fcp_dip_mem                           :0x500AA20000 0x20000
    fcp_eainfo_mem                        :0x500AB20000 0x20000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_ETFP_AN          :0x500A800000 - 0x500B000000:0x0000420000:0x0000800000
  ActSize:fae_prs_an     :0x0000540E00. New SA:0x500B000000
    fae_prs_timeout_thresh_cfg            :0x500B000000
    fae_prs_timedout_sta                  :0x500B000008
    fae_prs_timeout_clr                   :0x500B000010
    fae_prs_fatal_intr_cause              :0x500B000018
    fae_prs_fatal_intr_stat               :0x500B000020
    fae_prs_fatal_intr_mask               :0x500B000028
    fae_prs_fatal_intr_bset               :0x500B000030
    fae_prs_fatal_intr_bclr               :0x500B000038
    fae_prs_non_fatal_intr_cause          :0x500B000040
    fae_prs_non_fatal_intr_stat           :0x500B000048
    fae_prs_non_fatal_intr_mask           :0x500B000050
    fae_prs_non_fatal_intr_bset           :0x500B000058
    fae_prs_non_fatal_intr_bclr           :0x500B000060
    fae_prs_features                      :0x500B000068
    fae_prs_spare_pio                     :0x500B000070
    fae_prs_scratchpad                    :0x500B000078
    prs_sram_log_err                      :0x500B000080
    prs_sram_log_syndrome                 :0x500B000088
    prs_sram_log_addr                     :0x500B000090
    prs_mem_err_inj_cfg                   :0x500B000098
    prs_dsp_dfifo_mem_af_thold            :0x500B0000A0
    prs_intf_cfg                          :0x500B0000A8
    prs_err_chk_en                        :0x500B0000B0
    prs_err_tcode0                        :0x500B0000B8
    prs_err_tcode1                        :0x500B0000C0
    prs_max_lu_cycle_cfg                  :0x500B0000C8
    prs_stream_cfg                        :0x500B0000D0
    prs_static_ctx_sel                    :0x500B0000D8
    prs_fla_ring_module_id_cfg            :0x500B0000E0
    prs_flow_ctrl_sta                     :0x500B0000E8
    prs_hdb_fifo_empty                    :0x500B0000F0
    prs_sta_cnt_sop_cnt                   :0x500B0000F8
    prs_sta_cnt_eop_cnt                   :0x500B000100
    prs_sta_cnt_cam_lkp_cnt               :0x500B000108
    prs_sta_cnt_cam_match_cnt             :0x500B000110
    prs_sta_cnt_num_prv_sent_cnt          :0x500B000118
    prs_sta_cnt_outer_ipv4_checksum_err_cnt:0x500B000120
    prs_sta_cnt_inner_ipv4_checksum_err_cnt:0x500B000128
    prs_sta_cnt_no_tcam_match_err_cnt     :0x500B000130
    prs_sta_cnt_parser_timeout_err_cnt    :0x500B000138
    prs_sta_cnt_prv_oor_err_cnt           :0x500B000140
    prs_sta_cnt_pkt_ptr_oor_err_cnt       :0x500B000148
    prs_sta_cnt_hdr_byte_oor_err_cnt      :0x500B000150
    prs_sta_cnt_gp_byte_oor_err_cnt       :0x500B000158
    prs_sta_cnt_dsp_dfifo_mem0_ecc_sb_err_cnt:0x500B000160
    prs_sta_cnt_dsp_dfifo_mem1_ecc_sb_err_cnt:0x500B000168
    prs_sta_cnt_dsp_dfifo_mem2_ecc_sb_err_cnt:0x500B000170
    prs_sta_cnt_dsp_dfifo_mem3_ecc_sb_err_cnt:0x500B000178
    prs_sta_cnt_dsp_dfifo_mem0_ecc_db_err_cnt:0x500B000180
    prs_sta_cnt_dsp_dfifo_mem1_ecc_db_err_cnt:0x500B000188
    prs_sta_cnt_dsp_dfifo_mem2_ecc_db_err_cnt:0x500B000190
    prs_sta_cnt_dsp_dfifo_mem3_ecc_db_err_cnt:0x500B000198
    prs_sta_cnt_rob_prv_ecc_sb_err_cnt    :0x500B0001A0
    prs_sta_cnt_rob_prv_ecc_db_err_cnt    :0x500B0001A8
    prs_sta_cnt_action_mem0_perr_cnt      :0x500B0001B0
    prs_sta_cnt_action_mem1_perr_cnt      :0x500B0001B8
    prs_sta_cnt_action_mem2_perr_cnt      :0x500B0001C0
    prs_sta_cnt_action_mem3_perr_cnt      :0x500B0001C8
    prs_sta_cnt_action_mem4_perr_cnt      :0x500B0001D0
    prs_sta_cnt_action_mem5_perr_cnt      :0x500B0001D8
    prs_tcam                              :0x500B001000 0x1000
    prs_seq_mem                           :0x500B011000 0x800
    prs_rob_prv_mem_dhs                   :0x500B015000 0x1000
    prs_action_mem_dhs                    :0x500B040000 0x10000
    prs_dsp_dfifo_mem_dhs_0               :0x500B140000 0x8000
    prs_dsp_dfifo_mem_dhs_1               :0x500B340000 0x8000
    prs_initial_state                     :0x500B540000 0x100
    prs_dsp_dbg_probe                     :0x500B540800 0x40
    prs_ctx_rob_dbg_probe                 :0x500B540A00 0x40
    prs_prv_dbg_probe                     :0x500B540C00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_fae_prs_an       :0x500B000000 - 0x500B800000:0x0000540E00:0x0000800000
  ActSize:etp_prs_an     :0x0000540E00. New SA:0x500B800000
    etp_prs_timeout_thresh_cfg            :0x500B800000
    etp_prs_timedout_sta                  :0x500B800008
    etp_prs_timeout_clr                   :0x500B800010
    etp_prs_fatal_intr_cause              :0x500B800018
    etp_prs_fatal_intr_stat               :0x500B800020
    etp_prs_fatal_intr_mask               :0x500B800028
    etp_prs_fatal_intr_bset               :0x500B800030
    etp_prs_fatal_intr_bclr               :0x500B800038
    etp_prs_non_fatal_intr_cause          :0x500B800040
    etp_prs_non_fatal_intr_stat           :0x500B800048
    etp_prs_non_fatal_intr_mask           :0x500B800050
    etp_prs_non_fatal_intr_bset           :0x500B800058
    etp_prs_non_fatal_intr_bclr           :0x500B800060
    etp_prs_features                      :0x500B800068
    etp_prs_spare_pio                     :0x500B800070
    etp_prs_scratchpad                    :0x500B800078
    prs_sram_log_err                      :0x500B800080
    prs_sram_log_syndrome                 :0x500B800088
    prs_sram_log_addr                     :0x500B800090
    prs_mem_err_inj_cfg                   :0x500B800098
    prs_dsp_dfifo_mem_af_thold            :0x500B8000A0
    prs_intf_cfg                          :0x500B8000A8
    prs_err_chk_en                        :0x500B8000B0
    prs_err_tcode0                        :0x500B8000B8
    prs_err_tcode1                        :0x500B8000C0
    prs_max_lu_cycle_cfg                  :0x500B8000C8
    prs_stream_cfg                        :0x500B8000D0
    prs_static_ctx_sel                    :0x500B8000D8
    prs_fla_ring_module_id_cfg            :0x500B8000E0
    prs_flow_ctrl_sta                     :0x500B8000E8
    prs_hdb_fifo_empty                    :0x500B8000F0
    prs_sta_cnt_sop_cnt                   :0x500B8000F8
    prs_sta_cnt_eop_cnt                   :0x500B800100
    prs_sta_cnt_cam_lkp_cnt               :0x500B800108
    prs_sta_cnt_cam_match_cnt             :0x500B800110
    prs_sta_cnt_num_prv_sent_cnt          :0x500B800118
    prs_sta_cnt_outer_ipv4_checksum_err_cnt:0x500B800120
    prs_sta_cnt_inner_ipv4_checksum_err_cnt:0x500B800128
    prs_sta_cnt_no_tcam_match_err_cnt     :0x500B800130
    prs_sta_cnt_parser_timeout_err_cnt    :0x500B800138
    prs_sta_cnt_prv_oor_err_cnt           :0x500B800140
    prs_sta_cnt_pkt_ptr_oor_err_cnt       :0x500B800148
    prs_sta_cnt_hdr_byte_oor_err_cnt      :0x500B800150
    prs_sta_cnt_gp_byte_oor_err_cnt       :0x500B800158
    prs_sta_cnt_dsp_dfifo_mem0_ecc_sb_err_cnt:0x500B800160
    prs_sta_cnt_dsp_dfifo_mem1_ecc_sb_err_cnt:0x500B800168
    prs_sta_cnt_dsp_dfifo_mem2_ecc_sb_err_cnt:0x500B800170
    prs_sta_cnt_dsp_dfifo_mem3_ecc_sb_err_cnt:0x500B800178
    prs_sta_cnt_dsp_dfifo_mem0_ecc_db_err_cnt:0x500B800180
    prs_sta_cnt_dsp_dfifo_mem1_ecc_db_err_cnt:0x500B800188
    prs_sta_cnt_dsp_dfifo_mem2_ecc_db_err_cnt:0x500B800190
    prs_sta_cnt_dsp_dfifo_mem3_ecc_db_err_cnt:0x500B800198
    prs_sta_cnt_rob_prv_ecc_sb_err_cnt    :0x500B8001A0
    prs_sta_cnt_rob_prv_ecc_db_err_cnt    :0x500B8001A8
    prs_sta_cnt_action_mem0_perr_cnt      :0x500B8001B0
    prs_sta_cnt_action_mem1_perr_cnt      :0x500B8001B8
    prs_sta_cnt_action_mem2_perr_cnt      :0x500B8001C0
    prs_sta_cnt_action_mem3_perr_cnt      :0x500B8001C8
    prs_sta_cnt_action_mem4_perr_cnt      :0x500B8001D0
    prs_sta_cnt_action_mem5_perr_cnt      :0x500B8001D8
    prs_tcam                              :0x500B801000 0x1000
    prs_seq_mem                           :0x500B811000 0x800
    prs_rob_prv_mem_dhs                   :0x500B815000 0x1000
    prs_action_mem_dhs                    :0x500B840000 0x10000
    prs_dsp_dfifo_mem_dhs_0               :0x500B940000 0x8000
    prs_dsp_dfifo_mem_dhs_1               :0x500BB40000 0x8000
    prs_initial_state                     :0x500BD40000 0x100
    prs_dsp_dbg_probe                     :0x500BD40800 0x40
    prs_ctx_rob_dbg_probe                 :0x500BD40A00 0x40
    prs_prv_dbg_probe                     :0x500BD40C00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_etp_prs_an       :0x500B800000 - 0x500C000000:0x0000540E00:0x0000800000
  ActSize:erp_prs_an     :0x0000540E00. New SA:0x500C000000
    erp_prs_timeout_thresh_cfg            :0x500C000000
    erp_prs_timedout_sta                  :0x500C000008
    erp_prs_timeout_clr                   :0x500C000010
    erp_prs_fatal_intr_cause              :0x500C000018
    erp_prs_fatal_intr_stat               :0x500C000020
    erp_prs_fatal_intr_mask               :0x500C000028
    erp_prs_fatal_intr_bset               :0x500C000030
    erp_prs_fatal_intr_bclr               :0x500C000038
    erp_prs_non_fatal_intr_cause          :0x500C000040
    erp_prs_non_fatal_intr_stat           :0x500C000048
    erp_prs_non_fatal_intr_mask           :0x500C000050
    erp_prs_non_fatal_intr_bset           :0x500C000058
    erp_prs_non_fatal_intr_bclr           :0x500C000060
    erp_prs_features                      :0x500C000068
    erp_prs_spare_pio                     :0x500C000070
    erp_prs_scratchpad                    :0x500C000078
    prs_sram_log_err                      :0x500C000080
    prs_sram_log_syndrome                 :0x500C000088
    prs_sram_log_addr                     :0x500C000090
    prs_mem_err_inj_cfg                   :0x500C000098
    prs_dsp_dfifo_mem_af_thold            :0x500C0000A0
    prs_intf_cfg                          :0x500C0000A8
    prs_err_chk_en                        :0x500C0000B0
    prs_err_tcode0                        :0x500C0000B8
    prs_err_tcode1                        :0x500C0000C0
    prs_max_lu_cycle_cfg                  :0x500C0000C8
    prs_stream_cfg                        :0x500C0000D0
    prs_static_ctx_sel                    :0x500C0000D8
    prs_fla_ring_module_id_cfg            :0x500C0000E0
    prs_flow_ctrl_sta                     :0x500C0000E8
    prs_hdb_fifo_empty                    :0x500C0000F0
    prs_sta_cnt_sop_cnt                   :0x500C0000F8
    prs_sta_cnt_eop_cnt                   :0x500C000100
    prs_sta_cnt_cam_lkp_cnt               :0x500C000108
    prs_sta_cnt_cam_match_cnt             :0x500C000110
    prs_sta_cnt_num_prv_sent_cnt          :0x500C000118
    prs_sta_cnt_outer_ipv4_checksum_err_cnt:0x500C000120
    prs_sta_cnt_inner_ipv4_checksum_err_cnt:0x500C000128
    prs_sta_cnt_no_tcam_match_err_cnt     :0x500C000130
    prs_sta_cnt_parser_timeout_err_cnt    :0x500C000138
    prs_sta_cnt_prv_oor_err_cnt           :0x500C000140
    prs_sta_cnt_pkt_ptr_oor_err_cnt       :0x500C000148
    prs_sta_cnt_hdr_byte_oor_err_cnt      :0x500C000150
    prs_sta_cnt_gp_byte_oor_err_cnt       :0x500C000158
    prs_sta_cnt_dsp_dfifo_mem0_ecc_sb_err_cnt:0x500C000160
    prs_sta_cnt_dsp_dfifo_mem1_ecc_sb_err_cnt:0x500C000168
    prs_sta_cnt_dsp_dfifo_mem2_ecc_sb_err_cnt:0x500C000170
    prs_sta_cnt_dsp_dfifo_mem3_ecc_sb_err_cnt:0x500C000178
    prs_sta_cnt_dsp_dfifo_mem0_ecc_db_err_cnt:0x500C000180
    prs_sta_cnt_dsp_dfifo_mem1_ecc_db_err_cnt:0x500C000188
    prs_sta_cnt_dsp_dfifo_mem2_ecc_db_err_cnt:0x500C000190
    prs_sta_cnt_dsp_dfifo_mem3_ecc_db_err_cnt:0x500C000198
    prs_sta_cnt_rob_prv_ecc_sb_err_cnt    :0x500C0001A0
    prs_sta_cnt_rob_prv_ecc_db_err_cnt    :0x500C0001A8
    prs_sta_cnt_action_mem0_perr_cnt      :0x500C0001B0
    prs_sta_cnt_action_mem1_perr_cnt      :0x500C0001B8
    prs_sta_cnt_action_mem2_perr_cnt      :0x500C0001C0
    prs_sta_cnt_action_mem3_perr_cnt      :0x500C0001C8
    prs_sta_cnt_action_mem4_perr_cnt      :0x500C0001D0
    prs_sta_cnt_action_mem5_perr_cnt      :0x500C0001D8
    prs_tcam                              :0x500C001000 0x1000
    prs_seq_mem                           :0x500C011000 0x800
    prs_rob_prv_mem_dhs                   :0x500C015000 0x1000
    prs_action_mem_dhs                    :0x500C040000 0x10000
    prs_dsp_dfifo_mem_dhs_0               :0x500C140000 0x8000
    prs_dsp_dfifo_mem_dhs_1               :0x500C340000 0x8000
    prs_initial_state                     :0x500C540000 0x100
    prs_dsp_dbg_probe                     :0x500C540800 0x40
    prs_ctx_rob_dbg_probe                 :0x500C540A00 0x40
    prs_prv_dbg_probe                     :0x500C540C00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:EFP_RFP_AN_erp_prs_an    :0x500C000000 - 0x500C800000:0x0000540E00:0x0000800000
  ActSize:SFG_AN         :0x0000350400. New SA:0x500C800000
    sfg_timeout_thresh_cfg                :0x500C800000
    sfg_timedout_sta                      :0x500C800008
    sfg_timeout_clr                       :0x500C800010
    sfg_fatal_mem_intr_cause              :0x500C800018
    sfg_fatal_mem_intr_stat               :0x500C800020
    sfg_fatal_mem_intr_mask               :0x500C800028
    sfg_fatal_mem_intr_bset               :0x500C800030
    sfg_fatal_mem_intr_bclr               :0x500C800038
    sfg_non_fatal_mem_intr_cause          :0x500C800040
    sfg_non_fatal_mem_intr_stat           :0x500C800048
    sfg_non_fatal_mem_intr_mask           :0x500C800050
    sfg_non_fatal_mem_intr_bset           :0x500C800058
    sfg_non_fatal_mem_intr_bclr           :0x500C800060
    sfg_non_fatal_misc_intr_cause         :0x500C800068
    sfg_non_fatal_misc_intr_stat          :0x500C800070
    sfg_non_fatal_misc_intr_mask          :0x500C800078
    sfg_non_fatal_misc_intr_bset          :0x500C800080
    sfg_non_fatal_misc_intr_bclr          :0x500C800088
    sfg_features                          :0x500C800090
    sfg_spare_pio                         :0x500C800098
    sfg_scratchpad                        :0x500C8000A0
    sfg_mem_init_start_cfg                :0x500C8000A8
    sfg_mem_init_done_sta                 :0x500C8000B0
    sfg_mem_log_err_sta                   :0x500C8000B8
    sfg_mem_log_syndrome_sta              :0x500C8000C0
    sfg_mem_log_addr_sta                  :0x500C8000C8
    sfg_mem_err_inj_cfg                   :0x500C8000D0
    sfg_fla_ring_module_id_cfg            :0x500C8000D8
    sfg_erp_mode_pol_drop_lkup_cfg        :0x500C8000E0
    sfg_meter0_color_lkup_cfg             :0x500C8000E8
    sfg_meter1_color_lkup_cfg             :0x500C8000F0
    sfg_smpler_pps_timer_cfg              :0x500C8000F8
    sfg_pkt_tag_id_fl_cnt_sta             :0x500C800100
    sfg_smpler_lfsr_seed_cfg              :0x500C800108
    sfg_meter0_cfg                        :0x500C800120 0x20
    sfg_meter1_cfg                        :0x500C800220 0x20
    sfg_smpler_attr_cfg                   :0x500C800400 0x200
    sfg_smpler_rwt_instr_cfg              :0x500C801400 0x200
    sfg_smpler_flag_mask_cfg              :0x500C803400 0x40
    sfg_l2_len_chk_cam_dhs                :0x500C803600 0x20
    sfg_eg_str_mtu_cfg_tbl                :0x500C803700 0x100
    sfg_stats_cntr                        :0x500C803F00 0x40
    sfg_smpler_stats_cntrs_dhs            :0x500C804200 0x200
    sfg_snapshot_sym                      :0x500C805200 0x200
    sfg_eg_qos_tbl_mem_dhs                :0x500C808000 0x8000
    sfg_rwt_instr_bank0_mem_dhs           :0x500C850000 0x10000
    sfg_rwt_instr_bank1_mem_dhs           :0x500C9D0000 0x10000
    sfg_meter0_state_mem_cfg              :0x500CB50000 0x40
    sfg_meter1_state_mem_cfg              :0x500CB50200 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:EFP_RFP_AN_SFG_AN        :0x500C800000 - 0x500CC00000:0x0000350400:0x0000400000
  ActSize:FMS_AN         :0x00000F4000. New SA:0x500CC00000
    fms_timeout_thresh_cfg                :0x500CC00000
    fms_timedout_sta                      :0x500CC00008
    fms_timeout_clr                       :0x500CC00010
    fms_fatal_mem_intr_cause              :0x500CC00018
    fms_fatal_mem_intr_stat               :0x500CC00020
    fms_fatal_mem_intr_mask               :0x500CC00028
    fms_fatal_mem_intr_bset               :0x500CC00030
    fms_fatal_mem_intr_bclr               :0x500CC00038
    fms_non_fatal_mem_intr_cause          :0x500CC00040
    fms_non_fatal_mem_intr_stat           :0x500CC00048
    fms_non_fatal_mem_intr_mask           :0x500CC00050
    fms_non_fatal_mem_intr_bset           :0x500CC00058
    fms_non_fatal_mem_intr_bclr           :0x500CC00060
    fms_non_fatal_misc_intr_cause         :0x500CC00068
    fms_non_fatal_misc_intr_stat          :0x500CC00070
    fms_non_fatal_misc_intr_mask          :0x500CC00078
    fms_non_fatal_misc_intr_bset          :0x500CC00080
    fms_non_fatal_misc_intr_bclr          :0x500CC00088
    fms_features                          :0x500CC00090
    fms_spare_pio                         :0x500CC00098
    fms_scratchpad                        :0x500CC000A0
    fms_mem_init_start_cfg                :0x500CC000A8
    fms_mem_init_done_sta                 :0x500CC000B0
    fms_mem_log_err_sta                   :0x500CC000B8
    fms_mem_log_syndrome_sta              :0x500CC000C0
    fms_mem_log_addr_sta                  :0x500CC000C8
    fms_mem_err_inj_cfg                   :0x500CC000D0
    fms_fla_ring_module_id_cfg            :0x500CC000D8
    fms_timer_ctrl_cfg                    :0x500CC000E0
    fms_misc_cfg                          :0x500CC000E8
    fms_sfg_ctx_mem_dhs                   :0x500CC02000 0x2000
    fms_psw_eop_info_fifo_mem_dhs         :0x500CC22000 0x1000
    fms_meter0_ctx_mem_dhs                :0x500CC2A000 0x1000
    fms_meter0_cfg_mem_dhs                :0x500CC3A000 0x800
    fms_meter0_green_cntr_mem_dhs         :0x500CC3E000 0x800
    fms_meter0_yellow_cntr_mem_dhs        :0x500CC42000 0x800
    fms_meter0_red_cntr_mem_dhs           :0x500CC46000 0x800
    fms_meter1_ctx_mem_dhs                :0x500CC4A000 0x1000
    fms_meter1_cfg_mem_dhs                :0x500CC5A000 0x800
    fms_meter1_green_cntr_mem_dhs         :0x500CC5E000 0x800
    fms_meter1_yellow_cntr_mem_dhs        :0x500CC62000 0x800
    fms_meter1_red_cntr_mem_dhs           :0x500CC66000 0x800
    fms_bank0_stats_cfg_mem_dhs           :0x500CC6A000 0x400
    fms_bank1_stats_cfg_mem_dhs           :0x500CC6C000 0x400
    fms_bank2_stats_cfg_mem_dhs           :0x500CC6E000 0x400
    fms_bank3_stats_cfg_mem_dhs           :0x500CC70000 0x400
    fms_stats_cntr_mem_dhs                :0x500CC74000 0x4000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:EFP_RFP_AN_FMS_AN        :0x500CC00000 - 0x500CD00000:0x00000F4000:0x0000100000
  ActSize:EFP_RFP_LCL_AN :0x0000140000. New SA:0x500CE00000
    efp_rfp_lcl_timeout_thresh_cfg        :0x500CE00000
    efp_rfp_lcl_timedout_sta              :0x500CE00008
    efp_rfp_lcl_timeout_clr               :0x500CE00010
    efp_rfp_lcl_fatal_intr_cause          :0x500CE00018
    efp_rfp_lcl_fatal_intr_stat           :0x500CE00020
    efp_rfp_lcl_fatal_intr_mask           :0x500CE00028
    efp_rfp_lcl_fatal_intr_bset           :0x500CE00030
    efp_rfp_lcl_fatal_intr_bclr           :0x500CE00038
    efp_rfp_lcl_non_fatal_intr_cause      :0x500CE00040
    efp_rfp_lcl_non_fatal_intr_stat       :0x500CE00048
    efp_rfp_lcl_non_fatal_intr_mask       :0x500CE00050
    efp_rfp_lcl_non_fatal_intr_bset       :0x500CE00058
    efp_rfp_lcl_non_fatal_intr_bclr       :0x500CE00060
    efp_rfp_features                      :0x500CE00068
    efp_rfp_spare_pio                     :0x500CE00070
    efp_rfp_scratchpad                    :0x500CE00078
    efp_rfp_parser_offset                 :0x500CE00080
    efp_rfp_wct_macro_cfg                 :0x500CE00088
    efp_rfp_trfc_prfl_0                   :0x500CE00098
    efp_rfp_trfc_prfl_1                   :0x500CE000A0
    efp_rfp_trfc_prfl_2                   :0x500CE000A8
    efp_rfp_trfc_prfl_3                   :0x500CE000B0
    efp_rfp_trfc_prfl_4                   :0x500CE000B8
    efp_rfp_trfc_prfl_5                   :0x500CE000C0
    efp_rfp_trfc_prfl_6                   :0x500CE000C8
    efp_rfp_trfc_prfl_7                   :0x500CE000D0
    efp_rfp_trfc_prfl_8                   :0x500CE000D8
    efp_rfp_trfc_prfl_9                   :0x500CE000E0
    efp_rfp_trfc_prfl_10                  :0x500CE000E8
    efp_rfp_trfc_prfl_11                  :0x500CE000F0
    efp_rfp_trfc_prfl_12                  :0x500CE000F8
    efp_rfp_trfc_prfl_13                  :0x500CE00100
    efp_rfp_trfc_prfl_14                  :0x500CE00108
    efp_rfp_trfc_prfl_15                  :0x500CE00110
    efp_rfp_trfc_prfl_16                  :0x500CE00118
    efp_rfp_trfc_prfl_17                  :0x500CE00120
    efp_rfp_trfc_prfl_18                  :0x500CE00128
    efp_rfp_trfc_prfl_19                  :0x500CE00130
    efp_rfp_trfc_prfl_20                  :0x500CE00138
    efp_rfp_trfc_prfl_21                  :0x500CE00140
    efp_rfp_trfc_prfl_22                  :0x500CE00148
    efp_rfp_trfc_prfl_23                  :0x500CE00150
    efp_rfp_trfc_prfl_24                  :0x500CE00158
    efp_rfp_trfc_prfl_25                  :0x500CE00160
    efp_rfp_trfc_prfl_26                  :0x500CE00168
    efp_rfp_trfc_prfl_27                  :0x500CE00170
    efp_rfp_trfc_prfl_28                  :0x500CE00178
    efp_rfp_trfc_prfl_29                  :0x500CE00180
    efp_rfp_trfc_prfl_30                  :0x500CE00188
    efp_rfp_trfc_prfl_31                  :0x500CE00190
    efp_rfp_trfc_prfl_32                  :0x500CE00198
    efp_rfp_trfc_prfl_33                  :0x500CE001A0
    efp_rfp_trfc_prfl_34                  :0x500CE001A8
    efp_rfp_trfc_prfl_35                  :0x500CE001B0
    efp_rfp_trfc_prfl_36                  :0x500CE001B8
    efp_rfp_trfc_prfl_37                  :0x500CE001C0
    efp_rfp_trfc_prfl_38                  :0x500CE001C8
    efp_rfp_trfc_prfl_39                  :0x500CE001D0
    efp_rfp_trfc_prfl_40                  :0x500CE001D8
    efp_rfp_trfc_prfl_41                  :0x500CE001E0
    efp_rfp_trfc_prfl_42                  :0x500CE001E8
    efp_rfp_trfc_prfl_43                  :0x500CE001F0
    efp_rfp_trfc_prfl_44                  :0x500CE001F8
    efp_rfp_trfc_prfl_45                  :0x500CE00200
    efp_rfp_trfc_prfl_46                  :0x500CE00208
    efp_rfp_trfc_prfl_47                  :0x500CE00210
    efp_rfp_trfc_prfl_48                  :0x500CE00218
    efp_rfp_trfc_prfl_49                  :0x500CE00220
    efp_rfp_trfc_prfl_50                  :0x500CE00228
    efp_rfp_trfc_prfl_51                  :0x500CE00230
    efp_rfp_trfc_prfl_52                  :0x500CE00238
    efp_rfp_trfc_prfl_53                  :0x500CE00240
    efp_rfp_trfc_prfl_54                  :0x500CE00248
    efp_rfp_trfc_prfl_55                  :0x500CE00250
    efp_rfp_trfc_prfl_56                  :0x500CE00258
    efp_rfp_trfc_prfl_57                  :0x500CE00260
    efp_rfp_trfc_prfl_58                  :0x500CE00268
    efp_rfp_trfc_prfl_59                  :0x500CE00270
    efp_rfp_trfc_prfl_60                  :0x500CE00278
    efp_rfp_trfc_prfl_61                  :0x500CE00280
    efp_rfp_trfc_prfl_62                  :0x500CE00288
    efp_rfp_trfc_prfl_63                  :0x500CE00290
    efp_rfp_rsrc_prf_strt                 :0x500CE00298
    efp_rfp_rsrc_prf_done                 :0x500CE002A0
    efp_rfp_num_bh_prf                    :0x500CE002A8
    efp_rfp_num_au_prf                    :0x500CE002B0
    efp_rfp_bh_req_thr                    :0x500CE002B8
    efp_rfp_au_req_thr                    :0x500CE002C0
    efp_rfp_au_cntr_0                     :0x500CE002C8
    efp_rfp_au_cntr_1                     :0x500CE002D0
    efp_rfp_au_cntr_2                     :0x500CE002D8
    efp_rfp_au_cntr_3                     :0x500CE002E0
    efp_rfp_au_cntr_4                     :0x500CE002E8
    efp_rfp_au_cntr_5                     :0x500CE002F0
    efp_rfp_au_cntr_6                     :0x500CE002F8
    efp_rfp_au_cntr_7                     :0x500CE00300
    efp_rfp_au_cntr_8                     :0x500CE00308
    efp_rfp_bh_sts_0                      :0x500CE00310
    efp_rfp_bh_sts_1                      :0x500CE00318
    efp_rfp_bh_sts_2                      :0x500CE00320
    efp_rfp_bh_sts_3                      :0x500CE00328
    efp_rfp_bh_sts_4                      :0x500CE00330
    efp_rfp_bh_sts_5                      :0x500CE00338
    efp_rfp_bh_sts_6                      :0x500CE00340
    efp_rfp_bh_sts_7                      :0x500CE00348
    efp_rfp_bh_sts_8                      :0x500CE00350
    efp_rfp_pc_cl_opts_0                  :0x500CE00358
    efp_rfp_pc_cl_opts_1                  :0x500CE00360
    efp_rfp_pc_cl_opts_2                  :0x500CE00368
    efp_rfp_pc_cl_opts_3                  :0x500CE00370
    efp_rfp_pc_cl_opts_4                  :0x500CE00378
    efp_rfp_pc_cl_opts_5                  :0x500CE00380
    efp_rfp_pc_cl_opts_6                  :0x500CE00388
    efp_rfp_pc_cl_opts_7                  :0x500CE00390
    efp_rfp_pc_cl_opts_8                  :0x500CE00398
    efp_rfp_max_bh_allc_rq                :0x500CE003A0
    efp_rfp_max_au_allc_rq                :0x500CE003A8
    efp_rfp_max_pend_allc_req             :0x500CE003B0
    efp_rfp_clr_map_indv_pool_0           :0x500CE003B8
    efp_rfp_clr_map_indv_pool_1           :0x500CE003C0
    efp_rfp_clr_map_indv_pool_2           :0x500CE003C8
    efp_rfp_clr_map_indv_pool_3           :0x500CE003D0
    efp_rfp_clr_map_indv_pool_4           :0x500CE003D8
    efp_rfp_clr_map_indv_pool_5           :0x500CE003E0
    efp_rfp_clr_map_indv_pool_6           :0x500CE003E8
    efp_rfp_clr_map_indv_pool_7           :0x500CE003F0
    efp_rfp_clr_map_indv_pool_8           :0x500CE003F8
    efp_rfp_clr_map_indv_pool_9           :0x500CE00400
    efp_rfp_clr_map_indv_pool_10          :0x500CE00408
    efp_rfp_clr_map_indv_pool_11          :0x500CE00410
    efp_rfp_clr_map_indv_pool_12          :0x500CE00418
    efp_rfp_clr_map_indv_pool_13          :0x500CE00420
    efp_rfp_clr_map_indv_pool_14          :0x500CE00428
    efp_rfp_clr_map_indv_pool_15          :0x500CE00430
    efp_rfp_clr_map_tot_pool_0            :0x500CE00438
    efp_rfp_clr_map_tot_pool_1            :0x500CE00440
    efp_rfp_clr_map_tot_pool_2            :0x500CE00448
    efp_rfp_clr_map_tot_pool_3            :0x500CE00450
    efp_rfp_clr_map_tot_pool_4            :0x500CE00458
    efp_rfp_clr_map_tot_pool_5            :0x500CE00460
    efp_rfp_clr_map_tot_pool_6            :0x500CE00468
    efp_rfp_clr_map_tot_pool_7            :0x500CE00470
    efp_rfp_clr_map_tot_pool_8            :0x500CE00478
    efp_rfp_clr_map_tot_pool_9            :0x500CE00480
    efp_rfp_clr_map_tot_pool_10           :0x500CE00488
    efp_rfp_clr_map_tot_pool_11           :0x500CE00490
    efp_rfp_clr_map_tot_pool_12           :0x500CE00498
    efp_rfp_clr_map_tot_pool_13           :0x500CE004A0
    efp_rfp_clr_map_tot_pool_14           :0x500CE004A8
    efp_rfp_clr_map_tot_pool_15           :0x500CE004B0
    efp_rfp_tot_bmpool_xoff               :0x500CE004B8
    efp_rfp_wu_thr_xoff                   :0x500CE004C0
    efp_rfp_psw_nd_st_0                   :0x500CE004C8
    efp_rfp_psw_nd_st_1                   :0x500CE004D0
    efp_rfp_psw_nd_st_2                   :0x500CE004D8
    efp_rfp_psw_nd_st_3                   :0x500CE004E0
    efp_rfp_psw_nd_st_4                   :0x500CE004E8
    efp_rfp_psw_nd_st_5                   :0x500CE004F0
    efp_rfp_psw_nd_st_6                   :0x500CE004F8
    efp_rfp_psw_nd_st_7                   :0x500CE00500
    efp_rfp_psw_nd_st_8                   :0x500CE00508
    efp_rfp_psw_nd_st_9                   :0x500CE00510
    efp_rfp_psw_nd_st_10                  :0x500CE00518
    efp_rfp_psw_nd_st_11                  :0x500CE00520
    efp_rfp_psw_nd_st_12                  :0x500CE00528
    efp_rfp_psw_nd_st_13                  :0x500CE00530
    efp_rfp_psw_nd_st_14                  :0x500CE00538
    efp_rfp_psw_nd_st_15                  :0x500CE00540
    efp_rfp_psw_nd_st_16                  :0x500CE00548
    efp_rfp_psw_nd_st_17                  :0x500CE00550
    efp_rfp_psw_nd_st_18                  :0x500CE00558
    efp_rfp_psw_nd_st_19                  :0x500CE00560
    efp_rfp_psw_nd_st_20                  :0x500CE00568
    efp_rfp_psw_nd_st_21                  :0x500CE00570
    efp_rfp_psw_nd_st_22                  :0x500CE00578
    efp_rfp_psw_nd_st_23                  :0x500CE00580
    efp_rfp_fcb_nd_st_0                   :0x500CE00588
    efp_rfp_fcb_nd_st_1                   :0x500CE00590
    efp_rfp_fcb_nd_st_2                   :0x500CE00598
    efp_rfp_fcb_nd_st_3                   :0x500CE005A0
    efp_rfp_fcb_nd_st_4                   :0x500CE005A8
    efp_rfp_fcb_nd_st_5                   :0x500CE005B0
    efp_rfp_fcb_nd_st_6                   :0x500CE005B8
    efp_rfp_fcb_nd_st_7                   :0x500CE005C0
    efp_rfp_clr_map_tot_wu_occ_0          :0x500CE005C8
    efp_rfp_clr_map_tot_wu_occ_1          :0x500CE005D0
    efp_rfp_clr_map_tot_wu_occ_2          :0x500CE005D8
    efp_rfp_clr_map_tot_wu_occ_3          :0x500CE005E0
    efp_rfp_clr_map_tot_wu_occ_4          :0x500CE005E8
    efp_rfp_clr_map_tot_wu_occ_5          :0x500CE005F0
    efp_rfp_clr_map_tot_wu_occ_6          :0x500CE005F8
    efp_rfp_clr_map_tot_wu_occ_7          :0x500CE00600
    efp_rfp_clr_map_tot_wu_occ_8          :0x500CE00608
    efp_rfp_clr_map_tot_wu_occ_9          :0x500CE00610
    efp_rfp_clr_map_tot_wu_occ_10         :0x500CE00618
    efp_rfp_clr_map_tot_wu_occ_11         :0x500CE00620
    efp_rfp_clr_map_tot_wu_occ_12         :0x500CE00628
    efp_rfp_clr_map_tot_wu_occ_13         :0x500CE00630
    efp_rfp_clr_map_tot_wu_occ_14         :0x500CE00638
    efp_rfp_clr_map_tot_wu_occ_15         :0x500CE00640
    efp_rfp_clr_map_nut_wu_occ_0          :0x500CE00648
    efp_rfp_clr_map_nut_wu_occ_1          :0x500CE00650
    efp_rfp_clr_map_nut_wu_occ_2          :0x500CE00658
    efp_rfp_clr_map_nut_wu_occ_3          :0x500CE00660
    efp_rfp_clr_map_nut_wu_occ_4          :0x500CE00668
    efp_rfp_clr_map_nut_wu_occ_5          :0x500CE00670
    efp_rfp_clr_map_nut_wu_occ_6          :0x500CE00678
    efp_rfp_clr_map_nut_wu_occ_7          :0x500CE00680
    efp_rfp_clr_map_nut_wu_occ_8          :0x500CE00688
    efp_rfp_clr_map_nut_wu_occ_9          :0x500CE00690
    efp_rfp_clr_map_nut_wu_occ_10         :0x500CE00698
    efp_rfp_clr_map_nut_wu_occ_11         :0x500CE006A0
    efp_rfp_clr_map_nut_wu_occ_12         :0x500CE006A8
    efp_rfp_clr_map_nut_wu_occ_13         :0x500CE006B0
    efp_rfp_clr_map_nut_wu_occ_14         :0x500CE006B8
    efp_rfp_clr_map_nut_wu_occ_15         :0x500CE006C0
    efp_rfp_l4cs_kuc_0                    :0x500CE006C8
    efp_rfp_l4cs_kuc_1                    :0x500CE006D0
    efp_rfp_l4cs_kuc_2                    :0x500CE006D8
    efp_rfp_l4cs_kuc_3                    :0x500CE006E0
    efp_rfp_l4cs_kuc_4                    :0x500CE006E8
    efp_rfp_l4cs_kuc_5                    :0x500CE006F0
    efp_rfp_l4cs_kuc_6                    :0x500CE006F8
    efp_rfp_l4cs_kuc_7                    :0x500CE00700
    efp_rfp_l4cs_kuc_8                    :0x500CE00708
    efp_rfp_l4cs_kuc_9                    :0x500CE00710
    efp_rfp_l4cs_kuc_10                   :0x500CE00718
    efp_rfp_l4cs_kuc_11                   :0x500CE00720
    efp_rfp_l4cs_kuc_12                   :0x500CE00728
    efp_rfp_l4cs_kuc_13                   :0x500CE00730
    efp_rfp_l4cs_kuc_14                   :0x500CE00738
    efp_rfp_l4cs_kuc_15                   :0x500CE00740
    efp_rfp_proto_lst                     :0x500CE00748
    efp_rfp_rad_past_thr                  :0x500CE00750
    efp_rfp_rad_futr_thr                  :0x500CE00758
    efp_rfp_rad_enable                    :0x500CE00760
    efp_rfp_estrm_bmpool_map_0            :0x500CE00768
    efp_rfp_estrm_bmpool_map_1            :0x500CE00770
    efp_rfp_estrm_bmpool_map_2            :0x500CE00778
    efp_rfp_estrm_bmpool_map_3            :0x500CE00780
    efp_rfp_estrm_bmpool_map_4            :0x500CE00788
    efp_rfp_estrm_bmpool_map_5            :0x500CE00790
    efp_rfp_estrm_bmpool_map_6            :0x500CE00798
    efp_rfp_estrm_bmpool_map_7            :0x500CE007A0
    efp_rfp_estrm_bmpool_map_8            :0x500CE007A8
    efp_rfp_estrm_bmpool_map_9            :0x500CE007B0
    efp_rfp_estrm_bmpool_map_10           :0x500CE007B8
    efp_rfp_estrm_bmpool_map_11           :0x500CE007C0
    efp_rfp_estrm_bmpool_map_12           :0x500CE007C8
    efp_rfp_estrm_bmpool_map_13           :0x500CE007D0
    efp_rfp_estrm_bmpool_map_14           :0x500CE007D8
    efp_rfp_estrm_bmpool_map_15           :0x500CE007E0
    efp_rfp_estrm_bmpool_map_16           :0x500CE007E8
    efp_rfp_estrm_bmpool_map_17           :0x500CE007F0
    efp_rfp_estrm_bmpool_map_18           :0x500CE007F8
    efp_rfp_estrm_bmpool_map_19           :0x500CE00800
    efp_rfp_estrm_bmpool_map_20           :0x500CE00808
    efp_rfp_estrm_bmpool_map_21           :0x500CE00810
    efp_rfp_estrm_bmpool_map_22           :0x500CE00818
    efp_rfp_estrm_bmpool_map_23           :0x500CE00820
    efp_rfp_fcp_pkt_adj                   :0x500CE00828
    efp_rfp_fcp_block_sz                  :0x500CE00830
    efp_rfp_gph_sz                        :0x500CE00838
    efp_rfp_fcp_qos_slct                  :0x500CE00840
    efp_rfp_fcp_stream_cfg                :0x500CE00848
    efp_rfp_fla_ring_module_id_cfg        :0x500CE00850
    efp_rfp_bm_pool_rid_offset            :0x500CE00858
    efp_rfp_num_bm_pools                  :0x500CE00860
    efp_rfp_nut_wu_occ_offset             :0x500CE00868
    efp_rfp_all_wu_occ_offset             :0x500CE00870
    efp_rfp_bm_master_id                  :0x500CE00878
    efp_rfp_sram_err_inj_cfg              :0x500CE00880
    efp_rfp_sram_cerr_log_vec             :0x500CE00888
    efp_rfp_sram_ucerr_log_vec            :0x500CE00890
    efp_rfp_sram_log_syndrome             :0x500CE00898
    efp_rfp_sram_log_addr                 :0x500CE008A0
    efp_rfp_snapshot_sym                  :0x500CE008A8
    efp_rfp_clbp_mem                      :0x500CE00C00 0x400
    efp_rfp_lb_grp_mem                    :0x500CE08000 0x4000
    efp_rfp_rewr_inst                     :0x500CE28000 0x800
    efp_rfp_bmpool_node_map               :0x500CE34000 0x200
    efp_rfp_l4cs_tcam_key                 :0x500CE35000 0x80
    efp_rfp_l4cs_tcam_mask                :0x500CE35400 0x80
    efp_rfp_rad_init                      :0x500CE40000 0x20000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:EFP_RFP_AN_EFP_RFP_LCL_AN:0x500CE00000 - 0x500D000000:0x0000140000:0x0000200000
AN: EFP_RFP_AN            :0x500D000000
 EFP_RFP_AN    :0x500d000000
  ActSize:stg6_ffe_an    :0x0002D20000. New SA:0x5010000000
    ffe_timeout_thresh_cfg                :0x5010000000
    ffe_timedout_sta                      :0x5010000008
    ffe_timeout_clr                       :0x5010000010
    ffe_fatal_intr_cause                  :0x5010000018
    ffe_fatal_intr_stat                   :0x5010000020
    ffe_fatal_intr_mask                   :0x5010000028
    ffe_fatal_intr_bset                   :0x5010000030
    ffe_fatal_intr_bclr                   :0x5010000038
    ffe_non_fatal_intr_cause              :0x5010000040
    ffe_non_fatal_intr_stat               :0x5010000048
    ffe_non_fatal_intr_mask               :0x5010000050
    ffe_non_fatal_intr_bset               :0x5010000058
    ffe_non_fatal_intr_bclr               :0x5010000060
    ffe_features                          :0x5010000068
    ffe_spare_pio                         :0x5010000070
    ffe_scratchpad                        :0x5010000078
    static_cfg                            :0x5010000080
    ffe_sram_err_inj                      :0x5010000088
    ffe_sram_log_err                      :0x5010000090
    ffe_sram_log_addr                     :0x5010000098
    hash_seed_cfg                         :0x50100000A0
    smac_cam_hd_pop                       :0x50100000A8
    ffe_fla_ring_module_id_cfg            :0x50100000B0
    smac_cam_hd                           :0x5010000400 0x400
    tmp_tcam_m_key                        :0x5010004400 0x200
    tmp_tcam_mask                         :0x5010005400 0x200
    snap_shot                             :0x5010006400 0x40
    ref_vec_l1_mem                        :0x5010007000 0x1000
    ref_vec_l2_mem                        :0x501000F000 0x1000
    ref_vec_sm_mem                        :0x5010017000 0x200
    key_ucode_mem                         :0x5010018000 0x1000
    lt_attributes_mem                     :0x5010058000 0x100
    hash_mem_vld_0                        :0x501005A000 0x2000
    hash_mem_vld_1                        :0x501006A000 0x2000
    hash_mem_vld_2                        :0x501007A000 0x2000
    hash_mem_vld_3                        :0x501008A000 0x2000
    hash_mem_vld_4                        :0x501009A000 0x2000
    hash_mem_vld_5                        :0x50100AA000 0x2000
    hash_mem_vld_6                        :0x50100BA000 0x2000
    hash_mem_vld_7                        :0x50100CA000 0x2000
    hash_mem_0                            :0x50100E0000 0x8000
    hash_mem_1                            :0x50101E0000 0x8000
    hash_mem_2                            :0x50102E0000 0x8000
    hash_mem_3                            :0x50103E0000 0x8000
    hash_mem_4                            :0x50104E0000 0x8000
    hash_mem_5                            :0x50105E0000 0x8000
    hash_mem_6                            :0x50106E0000 0x8000
    hash_mem_7                            :0x50107E0000 0x8000
    stash_table_vld_0                     :0x50108E0000 0x2000
    stash_table_vld_1                     :0x50108F0000 0x2000
    stash_table_vld_2                     :0x5010900000 0x2000
    stash_table_vld_3                     :0x5010910000 0x2000
    stash_table_0                         :0x5010920000 0x80
    stash_table_1                         :0x5010921000 0x80
    stash_table_2                         :0x5010922000 0x80
    stash_table_3                         :0x5010923000 0x80
    lg_tcam_vld_0                         :0x5010928000 0x8000
    lg_tcam_vld_1                         :0x5010968000 0x8000
    lg_tcam_vld_2                         :0x50109A8000 0x8000
    lg_tcam_vld_3                         :0x50109E8000 0x8000
    lg_tcam_x_0                           :0x5010A40000 0x20000
    lg_tcam_x_1                           :0x5010E40000 0x20000
    lg_tcam_x_2                           :0x5011240000 0x20000
    lg_tcam_x_3                           :0x5011640000 0x20000
    lg_tcam_y_0                           :0x5011A40000 0x20000
    lg_tcam_y_1                           :0x5011E40000 0x20000
    lg_tcam_y_2                           :0x5012240000 0x20000
    lg_tcam_y_3                           :0x5012640000 0x20000
    lg_tcam_at_index_0                    :0x5012A40000 0x8000
    lg_tcam_at_index_1                    :0x5012A80000 0x8000
    lg_tcam_at_index_2                    :0x5012AC0000 0x8000
    lg_tcam_at_index_3                    :0x5012B00000 0x8000
    sm_tcam_vld_0                         :0x5012B40000 0x400
    sm_tcam_vld_1                         :0x5012B42000 0x400
    sm_tcam_vld_2                         :0x5012B44000 0x400
    sm_tcam_vld_3                         :0x5012B46000 0x400
    sm_tcam_x_0                           :0x5012B48000 0x1000
    sm_tcam_x_1                           :0x5012B68000 0x1000
    sm_tcam_x_2                           :0x5012B88000 0x1000
    sm_tcam_x_3                           :0x5012BA8000 0x1000
    sm_tcam_y_0                           :0x5012BC8000 0x1000
    sm_tcam_y_1                           :0x5012BE8000 0x1000
    sm_tcam_y_2                           :0x5012C08000 0x1000
    sm_tcam_y_3                           :0x5012C28000 0x1000
    sm_tcam_at_index_0                    :0x5012C48000 0x400
    sm_tcam_at_index_1                    :0x5012C4A000 0x400
    sm_tcam_at_index_2                    :0x5012C4C000 0x400
    sm_tcam_at_index_3                    :0x5012C4E000 0x400
    sm_dit_mem_0                          :0x5012C50000 0x2000
    sm_dit_mem_1                          :0x5012C60000 0x2000
    act_ucode_mem                         :0x5012C70000 0x800
    act_dmem_0                            :0x5012C80000 0x4000
    act_dmem_1                            :0x5012CA0000 0x4000
    act_dmem_2                            :0x5012CC0000 0x4000
    act_dmem_3                            :0x5012CE0000 0x4000
    act_dmem_4                            :0x5012D00000 0x2000
    act_dmem_5                            :0x5012D10000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_stg6_ffe_an      :0x5010000000 - 0x5014000000:0x0002D20000:0x0004000000
  ActSize:EFP_RFP_PART1_AN:0x000001D800. New SA:0x5014000000
    efp_rfp_part1_timeout_thresh_cfg      :0x5014000000
    efp_rfp_part1_timedout_sta            :0x5014000008
    efp_rfp_part1_timeout_clr             :0x5014000010
    efp_rfp_part1_fatal_intr_cause        :0x5014000018
    efp_rfp_part1_fatal_intr_stat         :0x5014000020
    efp_rfp_part1_fatal_intr_mask         :0x5014000028
    efp_rfp_part1_fatal_intr_bset         :0x5014000030
    efp_rfp_part1_fatal_intr_bclr         :0x5014000038
    efp_rfp_part1_non_fatal_intr_cause    :0x5014000040
    efp_rfp_part1_non_fatal_intr_stat     :0x5014000048
    efp_rfp_part1_non_fatal_intr_mask     :0x5014000050
    efp_rfp_part1_non_fatal_intr_bset     :0x5014000058
    efp_rfp_part1_non_fatal_intr_bclr     :0x5014000060
    efp_rfp_part1_features                :0x5014000068
    efp_rfp_part1_spare_pio               :0x5014000070
    efp_rfp_part1_scratchpad              :0x5014000078
    efp_rfp_rng_cfg                       :0x5014000080
    efp_rfp_ffe_icount_cfg                :0x5014000088
    efp_rfp_part1_fla_ring_module_id_cfg  :0x5014000090
    efp_rfp_snpsht_cfg                    :0x5014000098
    efp_rfp_snpsht_mask_0                 :0x50140000A0
    efp_rfp_snpsht_mask_1                 :0x50140000A8
    efp_rfp_snpsht_mask_2                 :0x50140000B0
    efp_rfp_snpsht_mask_3                 :0x50140000B8
    efp_rfp_snpsht_mask_4                 :0x50140000C0
    efp_rfp_snpsht_val_0                  :0x50140000C8
    efp_rfp_snpsht_val_1                  :0x50140000D0
    efp_rfp_snpsht_val_2                  :0x50140000D8
    efp_rfp_snpsht_val_3                  :0x50140000E0
    efp_rfp_snpsht_val_4                  :0x50140000E8
    efp_rfp_part1_sram_err_inj_cfg        :0x50140000F0
    efp_rfp_part1_sram_cerr_log_vec       :0x50140000F8
    efp_rfp_part1_sram_ucerr_log_vec      :0x5014000100
    efp_rfp_part1_sram_log_syndrome       :0x5014000108
    efp_rfp_part1_sram_log_addr           :0x5014000110
    efp_rfp_rng_cam                       :0x5014000200 0x200
    efp_rfp_mdi_mem_dhs                   :0x5014001800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_EFP_RFP_PART1_AN :0x5014000000 - 0x5014020000:0x000001D800:0x0000020000
ROOT:EPG_RDP_AN:3:0x0003000000 - 0x5014020000:0x5017020000:0x501A020000
  ActSize:PRW_AN         :0x0000009100. New SA:0x5014020000
    prw_timeout_thresh_cfg                :0x5014020000
    prw_timedout_sta                      :0x5014020008
    prw_timeout_clr                       :0x5014020010
    prw_fatal_intr_cause                  :0x5014020018
    prw_fatal_intr_stat                   :0x5014020020
    prw_fatal_intr_mask                   :0x5014020028
    prw_fatal_intr_bset                   :0x5014020030
    prw_fatal_intr_bclr                   :0x5014020038
    prw_non_fatal_intr_cause              :0x5014020040
    prw_non_fatal_intr_stat               :0x5014020048
    prw_non_fatal_intr_mask               :0x5014020050
    prw_non_fatal_intr_bset               :0x5014020058
    prw_non_fatal_intr_bclr               :0x5014020060
    prw_features                          :0x5014020068
    prw_spare_pio                         :0x5014020070
    prw_scratchpad                        :0x5014020078
    prw_holdoff_thr                       :0x5014020080
    prw_holdoff_timer                     :0x5014020088
    prw_lfa_ethertype                     :0x5014020090
    prw_vlan_ethertype                    :0x5014020098
    prw_mem_err_inj_cfg                   :0x50140200A0
    prw_fla_ring_module_id_cfg            :0x50140200A8
    prw_exe_capture_fifo_b_0_15           :0x50140200B0
    prw_exe_capture_fifo_b_16_31          :0x50140200C0
    prw_exe_capture_fifo_b_32_47          :0x50140200D0
    prw_exe_capture_fifo_b_48_63          :0x50140200E0
    prw_exe_capture_fifo_empty            :0x50140200F0
    prw_sram_log_err                      :0x50140200F8
    prw_sram_log_syndrome                 :0x5014020100
    prw_sram_log_addr                     :0x5014020108
    prw_fifo_ctrl_debug                   :0x5014020110
    prw_rdm                               :0x5014021000 0x1000
    prw_stats                             :0x5014029000 0x20
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:EPG_RDP_AN_PRW_AN        :0x5014020000 - 0x5014030000:0x0000009100:0x0000010000
  ActSize:EPG_RDP_LCL_AN :0x0000000370. New SA:0x5014030000
    epg_rdp_lcl_timeout_thresh_cfg        :0x5014030000
    epg_rdp_lcl_timedout_sta              :0x5014030008
    epg_rdp_lcl_timeout_clr               :0x5014030010
    epg_rdp_lcl_fatal_intr_cause          :0x5014030018
    epg_rdp_lcl_fatal_intr_stat           :0x5014030020
    epg_rdp_lcl_fatal_intr_mask           :0x5014030028
    epg_rdp_lcl_fatal_intr_bset           :0x5014030030
    epg_rdp_lcl_fatal_intr_bclr           :0x5014030038
    epg_rdp_lcl_non_fatal_intr_cause      :0x5014030040
    epg_rdp_lcl_non_fatal_intr_stat       :0x5014030048
    epg_rdp_lcl_non_fatal_intr_mask       :0x5014030050
    epg_rdp_lcl_non_fatal_intr_bset       :0x5014030058
    epg_rdp_lcl_non_fatal_intr_bclr       :0x5014030060
    epg_rdp_features                      :0x5014030068
    epg_rdp_spare_pio                     :0x5014030070
    epg_rdp_scratchpad                    :0x5014030078
    parser_offset                         :0x5014030080
    erp_key_lu_63_0_0                     :0x5014030088
    erp_key_lu_63_0_1                     :0x5014030090
    erp_key_lu_63_0_2                     :0x5014030098
    erp_key_lu_63_0_3                     :0x50140300A0
    erp_key_lu_63_0_4                     :0x50140300A8
    erp_key_lu_63_0_5                     :0x50140300B0
    erp_key_lu_63_0_6                     :0x50140300B8
    erp_key_lu_63_0_7                     :0x50140300C0
    erp_key_lu_63_0_8                     :0x50140300C8
    erp_key_lu_63_0_9                     :0x50140300D0
    erp_key_lu_63_0_10                    :0x50140300D8
    erp_key_lu_63_0_11                    :0x50140300E0
    erp_key_lu_63_0_12                    :0x50140300E8
    erp_key_lu_63_0_13                    :0x50140300F0
    erp_key_lu_63_0_14                    :0x50140300F8
    erp_key_lu_63_0_15                    :0x5014030100
    erp_key_lu_63_0_16                    :0x5014030108
    erp_key_lu_127_64_0                   :0x5014030110
    erp_key_lu_127_64_1                   :0x5014030118
    erp_key_lu_127_64_2                   :0x5014030120
    erp_key_lu_127_64_3                   :0x5014030128
    erp_key_lu_127_64_4                   :0x5014030130
    erp_key_lu_127_64_5                   :0x5014030138
    erp_key_lu_127_64_6                   :0x5014030140
    erp_key_lu_127_64_7                   :0x5014030148
    erp_key_lu_127_64_8                   :0x5014030150
    erp_key_lu_127_64_9                   :0x5014030158
    erp_key_lu_127_64_10                  :0x5014030160
    erp_key_lu_127_64_11                  :0x5014030168
    erp_key_lu_127_64_12                  :0x5014030170
    erp_key_lu_127_64_13                  :0x5014030178
    erp_key_lu_127_64_14                  :0x5014030180
    erp_key_lu_127_64_15                  :0x5014030188
    erp_key_lu_127_64_16                  :0x5014030190
    erp_key_lu_191_128_0                  :0x5014030198
    erp_key_lu_191_128_1                  :0x50140301A0
    erp_key_lu_191_128_2                  :0x50140301A8
    erp_key_lu_191_128_3                  :0x50140301B0
    erp_key_lu_191_128_4                  :0x50140301B8
    erp_key_lu_191_128_5                  :0x50140301C0
    erp_key_lu_191_128_6                  :0x50140301C8
    erp_key_lu_191_128_7                  :0x50140301D0
    erp_key_lu_191_128_8                  :0x50140301D8
    erp_key_lu_191_128_9                  :0x50140301E0
    erp_key_lu_191_128_10                 :0x50140301E8
    erp_key_lu_191_128_11                 :0x50140301F0
    erp_key_lu_191_128_12                 :0x50140301F8
    erp_key_lu_191_128_13                 :0x5014030200
    erp_key_lu_191_128_14                 :0x5014030208
    erp_key_lu_191_128_15                 :0x5014030210
    erp_key_lu_191_128_16                 :0x5014030218
    erp_key_lu_255_192_0                  :0x5014030220
    erp_key_lu_255_192_1                  :0x5014030228
    erp_key_lu_255_192_2                  :0x5014030230
    erp_key_lu_255_192_3                  :0x5014030238
    erp_key_lu_255_192_4                  :0x5014030240
    erp_key_lu_255_192_5                  :0x5014030248
    erp_key_lu_255_192_6                  :0x5014030250
    erp_key_lu_255_192_7                  :0x5014030258
    erp_key_lu_255_192_8                  :0x5014030260
    erp_key_lu_255_192_9                  :0x5014030268
    erp_key_lu_255_192_10                 :0x5014030270
    erp_key_lu_255_192_11                 :0x5014030278
    erp_key_lu_255_192_12                 :0x5014030280
    erp_key_lu_255_192_13                 :0x5014030288
    erp_key_lu_255_192_14                 :0x5014030290
    erp_key_lu_255_192_15                 :0x5014030298
    erp_key_lu_255_192_16                 :0x50140302A0
    erp_key_len_lu_0                      :0x50140302A8
    erp_key_len_lu_1                      :0x50140302B0
    erp_key_len_lu_2                      :0x50140302B8
    erp_key_len_lu_3                      :0x50140302C0
    erp_key_len_lu_4                      :0x50140302C8
    erp_key_len_lu_5                      :0x50140302D0
    erp_key_len_lu_6                      :0x50140302D8
    erp_key_len_lu_7                      :0x50140302E0
    erp_key_len_lu_8                      :0x50140302E8
    erp_key_len_lu_9                      :0x50140302F0
    erp_key_len_lu_10                     :0x50140302F8
    erp_key_len_lu_11                     :0x5014030300
    erp_key_len_lu_12                     :0x5014030308
    erp_key_len_lu_13                     :0x5014030310
    erp_key_len_lu_14                     :0x5014030318
    erp_key_len_lu_15                     :0x5014030320
    erp_key_len_lu_16                     :0x5014030328
    erp_prw_cfg_min_pkt_len               :0x5014030330
    erp_fcp_stream_map                    :0x5014030338
    erp_fla_ring_module_id_cfg            :0x5014030340
    epg_rdp_sram_err_inj_cfg              :0x5014030348
    epg_rdp_sram_cerr_log_vec             :0x5014030350
    epg_rdp_sram_ucerr_log_vec            :0x5014030358
    epg_rdp_sram_log_syndrome             :0x5014030360
    epg_rdp_sram_log_addr                 :0x5014030368
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:EPG_RDP_AN_EPG_RDP_LCL_AN:0x5014030000 - 0x5014030400:0x0000000370:0x0000000400
    EPG_RDP_AN : CNT:  3 0x0003000000. New EA:0x501D020000
AN: EPG_RDP_AN            :0x501D020000
 EPG_RDP_AN    :0x501d020000
ROOT:FEPW_NU_AN:3:0x0000080000 - 0x5014030400:0x50140B0400:0x5014130400
  ActSize:FEP_NU_AN      :0x0000000290. New SA:0x5014030400
    fep_nu_timeout_thresh_cfg             :0x5014030400
    fep_nu_timedout_sta                   :0x5014030408
    fep_nu_timeout_clr                    :0x5014030410
    fep_nu_fatal_intr_cause               :0x5014030418
    fep_nu_fatal_intr_stat                :0x5014030420
    fep_nu_fatal_intr_mask                :0x5014030428
    fep_nu_fatal_intr_bset                :0x5014030430
    fep_nu_fatal_intr_bclr                :0x5014030438
    fep_nu_non_fatal_intr_cause           :0x5014030440
    fep_nu_non_fatal_intr_stat            :0x5014030448
    fep_nu_non_fatal_intr_mask            :0x5014030450
    fep_nu_non_fatal_intr_bset            :0x5014030458
    fep_nu_non_fatal_intr_bclr            :0x5014030460
    fep_nu_features                       :0x5014030468
    fep_nu_spare_pio                      :0x5014030470
    fep_nu_scratchpad                     :0x5014030478
    fep_nu_misc_cfg                       :0x5014030480
    fep_nu_mem_err_inj_cfg                :0x5014030488
    fep_nu_fla_ring_module_id_cfg         :0x5014030490
    fep_nu_fla_cfg                        :0x5014030498
    fep_nu_fla_sta                        :0x50140304A0
    fep_nu_local_id                       :0x50140304A8
    fep_nu_strict_order                   :0x50140304B0
    fep_nu_erp_snx_cdt_init_val           :0x50140304B8
    fep_nu_nwqm_snx_cdt_init_val          :0x50140304C0
    fep_nu_wro_snx_cdt_init_val           :0x50140304C8
    fep_nu_fae_snx_cdt_init_val           :0x50140304D0
    fep_nu_mpg_snx_cdt_init_val           :0x50140304D8
    fep_nu_erp_sn_filter                  :0x50140304E0
    fep_nu_nwqm_sn_filter                 :0x50140304E8
    fep_nu_fae_sn_filter                  :0x50140304F0
    fep_nu_mpg_sn_filter                  :0x50140304F8
    fep_nu_snx_sn_filter                  :0x5014030500
    fep_nu_nwqm_lsn_arb_cfg               :0x5014030508
    fep_nu_snx_lsn_arb_cfg                :0x5014030510
    fep_nu_dest_cfg_cmd_0                 :0x5014030518
    fep_nu_dest_cfg_cmd_1                 :0x5014030520
    fep_nu_dest_cfg_cmd_2                 :0x5014030528
    fep_nu_dest_cfg_cmd_3                 :0x5014030530
    fep_nu_hbm_ddr_hash                   :0x5014030538
    fep_nu_ddr_hash                       :0x5014030540
    fep_nu_addr_trans_hbm_pc_rsvd0_cfg    :0x5014030548
    fep_nu_addr_trans_nu_mu_cfg           :0x5014030550
    fep_nu_addr_trans_hu_nvram_ddr_cfg    :0x5014030558
    fep_nu_addr_trans_rsvd1_cfg           :0x5014030560
    fep_nu_addr_trans_rsvd2_cfg           :0x5014030568
    fep_nu_addr_trans_default_cfg         :0x5014030570
    fep_nu_sn_sent_cnt                    :0x5014030578
    fep_nu_sn_rcvd_cnt                    :0x5014030580
    fep_nu_lsn_addr_trans_err_cnt         :0x5014030588
    fep_nu_lsn_unknown_dest_err_cnt       :0x5014030590
    fep_nu_lsn_msg_filter_err_cnt         :0x5014030598
    fep_nu_sn_msg_sent_incr_en            :0x50140305A0
    fep_nu_erp_sn_sent_cnt                :0x50140305A8
    fep_nu_etp_sn_sent_cnt                :0x50140305B0
    fep_nu_nwqm_sn_sent_cnt               :0x50140305B8
    fep_nu_wro_sn_sent_cnt                :0x50140305C0
    fep_nu_fae_sn_sent_cnt                :0x50140305C8
    fep_nu_mpg_sn_sent_cnt                :0x50140305D0
    fep_nu_snx_sn_sent_cnt                :0x50140305D8
    fep_nu_dn_ej_cnt                      :0x50140305E0
    fep_nu_dn_inj_cnt                     :0x50140305E8
    fep_nu_ldn_addr_trans_err_cnt         :0x50140305F0
    fep_nu_ldn_unknown_dest_err_cnt       :0x50140305F8
    fep_nu_dn_metadata_merr_cnt           :0x5014030600
    fep_nu_dn_metadata_serr_cnt           :0x5014030608
    fep_nu_dn_data_merr_cnt               :0x5014030610
    fep_nu_dn_data_serr_cnt               :0x5014030618
    fep_nu_lsn_msg_filter_log             :0x5014030620
    fep_nu_lsn_addr_trans_log             :0x5014030638
    fep_nu_lsn_unknown_dest_log           :0x5014030650
    fep_nu_ldn_addr_trans_log             :0x5014030668
    fep_nu_ldn_unknown_dest_log           :0x5014030678
    fep_nu_dn_ecc_err_addr_log            :0x5014030688
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_FEPW_NU_AN_FEP_NU_AN:0x5014030400 - 0x5014030800:0x0000000290:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x5014040000
    dnr_timeout_thresh_cfg                :0x5014040000
    dnr_timedout_sta                      :0x5014040008
    dnr_timeout_clr                       :0x5014040010
    dnr_fatal_intr_cause                  :0x5014040018
    dnr_fatal_intr_stat                   :0x5014040020
    dnr_fatal_intr_mask                   :0x5014040028
    dnr_fatal_intr_bset                   :0x5014040030
    dnr_fatal_intr_bclr                   :0x5014040038
    dnr_non_fatal_intr_cause              :0x5014040040
    dnr_non_fatal_intr_stat               :0x5014040048
    dnr_non_fatal_intr_mask               :0x5014040050
    dnr_non_fatal_intr_bset               :0x5014040058
    dnr_non_fatal_intr_bclr               :0x5014040060
    dnr_features                          :0x5014040068
    dnr_spare_pio                         :0x5014040070
    dnr_scratchpad                        :0x5014040078
    dnr_alt_ej_port_0                     :0x5014040080
    dnr_alt_ej_port_1                     :0x5014040088
    dnr_alt_ej_port_2                     :0x5014040090
    dnr_alt_ej_port_3                     :0x5014040098
    dnr_alt_ej_port_4                     :0x50140400A0
    dnr_cong_ctrl                         :0x50140400A8
    dnr_route_cfg                         :0x50140400B0
    dnr_credit_cfg                        :0x50140400B8
    dnr_injection_credit_cfg              :0x50140400C0
    dnr_vc_sel_wt_cfg                     :0x50140400C8
    dnr_default_dgid_cfg                  :0x50140400D0
    dnr_fla_ring_module_id_cfg            :0x50140400D8
    dnr_credit_watchdog_timer_cfg         :0x50140400E0
    dnr_dbg_ibuf_occ_cnt                  :0x50140400E8
    dnr_dbg_intf_buf_occ_cnt              :0x50140400F0
    dnr_dbg_inj_credit_cnt                :0x50140400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x5014040100
    dnr_dbg_ibuf_credit_cnt_1             :0x5014040108
    dnr_dbg_ibuf_credit_cnt_2             :0x5014040110
    dnr_dbg_ibuf_credit_cnt_3             :0x5014040118
    dnr_dbg_ebuf_credit_cnt               :0x5014040120
    dnr_intr_dgid_out_of_range_log        :0x5014040128
    dnr_gid_to_coords_map                 :0x5014042000 0x2000
    dnr_wt_table_0                        :0x5014052000 0x800
    dnr_wt_table_1                        :0x5014056000 0x800
    dnr_wt_table_2                        :0x501405A000 0x800
    dnr_wt_table_3                        :0x501405E000 0x800
    dnr_wt_table_4                        :0x5014062000 0x800
    dnr_injpipe_dbg_probe0                :0x5014066000 0x40
    dnr_injpipe_dbg_probe1                :0x5014066200 0x40
    dnr_ejpipe_dbg_probe0                 :0x5014066400 0x40
    dnr_ejpipe_dbg_probe1                 :0x5014066600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x5014066800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x5014066A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x5014066C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x5014066E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x5014067000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x5014067200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x5014067400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x5014067600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x5014067800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x5014067A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_FEPW_NU_AN_DNR_AN:0x5014040000 - 0x5014080000:0x0000027C00:0x0000040000
    FEPW_NU_AN : CNT:  3 0x0000080000. New EA:0x50141B0400
AN: FEPW_NU_AN            :0x50141B0400
 FEPW_NU_AN    :0x50141b0400
ROOT:FEPW_HNU_AN:2:0x0000080000 - 0x5014080000:0x5014100000
  ActSize:FEP_HNU_AN     :0x0000000298. New SA:0x5014080000
    fep_hnu_timeout_thresh_cfg            :0x5014080000
    fep_hnu_timedout_sta                  :0x5014080008
    fep_hnu_timeout_clr                   :0x5014080010
    fep_hnu_fatal_intr_cause              :0x5014080018
    fep_hnu_fatal_intr_stat               :0x5014080020
    fep_hnu_fatal_intr_mask               :0x5014080028
    fep_hnu_fatal_intr_bset               :0x5014080030
    fep_hnu_fatal_intr_bclr               :0x5014080038
    fep_hnu_non_fatal_intr_cause          :0x5014080040
    fep_hnu_non_fatal_intr_stat           :0x5014080048
    fep_hnu_non_fatal_intr_mask           :0x5014080050
    fep_hnu_non_fatal_intr_bset           :0x5014080058
    fep_hnu_non_fatal_intr_bclr           :0x5014080060
    fep_hnu_features                      :0x5014080068
    fep_hnu_spare_pio                     :0x5014080070
    fep_hnu_scratchpad                    :0x5014080078
    fep_hnu_misc_cfg                      :0x5014080080
    fep_hnu_mem_err_inj_cfg               :0x5014080088
    fep_hnu_fla_ring_module_id_cfg        :0x5014080090
    fep_hnu_fla_cfg                       :0x5014080098
    fep_hnu_fla_sta                       :0x50140800A0
    fep_hnu_local_id                      :0x50140800A8
    fep_hnu_strict_order                  :0x50140800B0
    fep_hnu_erp_snx_cdt_init_val          :0x50140800B8
    fep_hnu_nwqm_snx_cdt_init_val         :0x50140800C0
    fep_hnu_wro_snx_cdt_init_val          :0x50140800C8
    fep_hnu_cmn_snx_cdt_init_val          :0x50140800D0
    fep_hnu_erp_sn_filter                 :0x50140800D8
    fep_hnu_nwqm_sn_filter                :0x50140800E0
    fep_hnu_hdma_sn_filter                :0x50140800E8
    fep_hnu_cmn_sn_filter                 :0x50140800F0
    fep_hnu_snx_sn_filter                 :0x50140800F8
    fep_hnu_nwqm_lsn_arb_cfg              :0x5014080100
    fep_hnu_cmn_lsn_arb_cfg               :0x5014080108
    fep_hnu_snx_lsn_arb_cfg               :0x5014080110
    fep_hnu_dest_cfg_cmd_0                :0x5014080118
    fep_hnu_dest_cfg_cmd_1                :0x5014080120
    fep_hnu_dest_cfg_cmd_2                :0x5014080128
    fep_hnu_dest_cfg_cmd_3                :0x5014080130
    fep_hnu_hbm_ddr_hash                  :0x5014080138
    fep_hnu_ddr_hash                      :0x5014080140
    fep_hnu_addr_trans_hbm_pc_rsvd0_cfg   :0x5014080148
    fep_hnu_addr_trans_nu_mu_cfg          :0x5014080150
    fep_hnu_addr_trans_hu_nvram_ddr_cfg   :0x5014080158
    fep_hnu_addr_trans_rsvd1_cfg          :0x5014080160
    fep_hnu_addr_trans_rsvd2_cfg          :0x5014080168
    fep_hnu_addr_trans_default_cfg        :0x5014080170
    fep_hnu_sn_sent_cnt                   :0x5014080178
    fep_hnu_sn_rcvd_cnt                   :0x5014080180
    fep_hnu_lsn_addr_trans_err_cnt        :0x5014080188
    fep_hnu_lsn_unknown_dest_err_cnt      :0x5014080190
    fep_hnu_lsn_msg_filter_err_cnt        :0x5014080198
    fep_hnu_sn_msg_sent_incr_en           :0x50140801A0
    fep_hnu_erp_sn_sent_cnt               :0x50140801A8
    fep_hnu_etp_sn_sent_cnt               :0x50140801B0
    fep_hnu_nwqm_sn_sent_cnt              :0x50140801B8
    fep_hnu_wro_sn_sent_cnt               :0x50140801C0
    fep_hnu_tgt_sn_sent_cnt               :0x50140801C8
    fep_hnu_hdma_sn_sent_cnt              :0x50140801D0
    fep_hnu_cmn_sn_sent_cnt               :0x50140801D8
    fep_hnu_snx_sn_sent_cnt               :0x50140801E0
    fep_hnu_dn_ej_cnt                     :0x50140801E8
    fep_hnu_dn_inj_cnt                    :0x50140801F0
    fep_hnu_ldn_addr_trans_err_cnt        :0x50140801F8
    fep_hnu_ldn_unknown_dest_err_cnt      :0x5014080200
    fep_hnu_dn_metadata_merr_cnt          :0x5014080208
    fep_hnu_dn_metadata_serr_cnt          :0x5014080210
    fep_hnu_dn_data_merr_cnt              :0x5014080218
    fep_hnu_dn_data_serr_cnt              :0x5014080220
    fep_hnu_lsn_msg_filter_log            :0x5014080228
    fep_hnu_lsn_addr_trans_log            :0x5014080240
    fep_hnu_lsn_unknown_dest_log          :0x5014080258
    fep_hnu_ldn_addr_trans_log            :0x5014080270
    fep_hnu_ldn_unknown_dest_log          :0x5014080280
    fep_hnu_dn_ecc_err_addr_log           :0x5014080290
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_FEPW_HNU_AN_FEP_HNU_AN:0x5014080000 - 0x5014080400:0x0000000298:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x50140C0000
    dnr_timeout_thresh_cfg                :0x50140C0000
    dnr_timedout_sta                      :0x50140C0008
    dnr_timeout_clr                       :0x50140C0010
    dnr_fatal_intr_cause                  :0x50140C0018
    dnr_fatal_intr_stat                   :0x50140C0020
    dnr_fatal_intr_mask                   :0x50140C0028
    dnr_fatal_intr_bset                   :0x50140C0030
    dnr_fatal_intr_bclr                   :0x50140C0038
    dnr_non_fatal_intr_cause              :0x50140C0040
    dnr_non_fatal_intr_stat               :0x50140C0048
    dnr_non_fatal_intr_mask               :0x50140C0050
    dnr_non_fatal_intr_bset               :0x50140C0058
    dnr_non_fatal_intr_bclr               :0x50140C0060
    dnr_features                          :0x50140C0068
    dnr_spare_pio                         :0x50140C0070
    dnr_scratchpad                        :0x50140C0078
    dnr_alt_ej_port_0                     :0x50140C0080
    dnr_alt_ej_port_1                     :0x50140C0088
    dnr_alt_ej_port_2                     :0x50140C0090
    dnr_alt_ej_port_3                     :0x50140C0098
    dnr_alt_ej_port_4                     :0x50140C00A0
    dnr_cong_ctrl                         :0x50140C00A8
    dnr_route_cfg                         :0x50140C00B0
    dnr_credit_cfg                        :0x50140C00B8
    dnr_injection_credit_cfg              :0x50140C00C0
    dnr_vc_sel_wt_cfg                     :0x50140C00C8
    dnr_default_dgid_cfg                  :0x50140C00D0
    dnr_fla_ring_module_id_cfg            :0x50140C00D8
    dnr_credit_watchdog_timer_cfg         :0x50140C00E0
    dnr_dbg_ibuf_occ_cnt                  :0x50140C00E8
    dnr_dbg_intf_buf_occ_cnt              :0x50140C00F0
    dnr_dbg_inj_credit_cnt                :0x50140C00F8
    dnr_dbg_ibuf_credit_cnt_0             :0x50140C0100
    dnr_dbg_ibuf_credit_cnt_1             :0x50140C0108
    dnr_dbg_ibuf_credit_cnt_2             :0x50140C0110
    dnr_dbg_ibuf_credit_cnt_3             :0x50140C0118
    dnr_dbg_ebuf_credit_cnt               :0x50140C0120
    dnr_intr_dgid_out_of_range_log        :0x50140C0128
    dnr_gid_to_coords_map                 :0x50140C2000 0x2000
    dnr_wt_table_0                        :0x50140D2000 0x800
    dnr_wt_table_1                        :0x50140D6000 0x800
    dnr_wt_table_2                        :0x50140DA000 0x800
    dnr_wt_table_3                        :0x50140DE000 0x800
    dnr_wt_table_4                        :0x50140E2000 0x800
    dnr_injpipe_dbg_probe0                :0x50140E6000 0x40
    dnr_injpipe_dbg_probe1                :0x50140E6200 0x40
    dnr_ejpipe_dbg_probe0                 :0x50140E6400 0x40
    dnr_ejpipe_dbg_probe1                 :0x50140E6600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x50140E6800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x50140E6A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x50140E6C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x50140E6E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x50140E7000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x50140E7200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x50140E7400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x50140E7600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x50140E7800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x50140E7A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_FEPW_HNU_AN_DNR_AN:0x50140C0000 - 0x5014100000:0x0000027C00:0x0000040000
   FEPW_HNU_AN : CNT:  2 0x0000080000. New EA:0x5014180000
AN: FEPW_HNU_AN           :0x5014180000
 FEPW_HNU_AN   :0x5014180000
  ActSize:NU_FAE_AN      :0x000026AD00. New SA:0x5014400000
    nu_fae_timeout_thresh_cfg             :0x5014400000
    nu_fae_timedout_sta                   :0x5014400008
    nu_fae_timeout_clr                    :0x5014400010
    nu_fae_fatal_intr_cause               :0x5014400018
    nu_fae_fatal_intr_stat                :0x5014400020
    nu_fae_fatal_intr_mask                :0x5014400028
    nu_fae_fatal_intr_bset                :0x5014400030
    nu_fae_fatal_intr_bclr                :0x5014400038
    nu_fae_non_fatal_intr_cause           :0x5014400040
    nu_fae_non_fatal_intr_stat            :0x5014400048
    nu_fae_non_fatal_intr_mask            :0x5014400050
    nu_fae_non_fatal_intr_bset            :0x5014400058
    nu_fae_non_fatal_intr_bclr            :0x5014400060
    nu_fae_features                       :0x5014400068
    nu_fae_spare_pio                      :0x5014400070
    nu_fae_scratchpad                     :0x5014400078
    nu_fae_wct_macro_cfg                  :0x5014400080
    fae_wu_req_que_ncv_th_1               :0x5014400090
    fae_wu_req_que_ncv_th_2               :0x5014400098
    fae_wu_req_que_ncv_th_3               :0x50144000A0
    fae_wu_req_que_ncv_th_4               :0x50144000A8
    fae_wu_req_que_ncv_th_5               :0x50144000B0
    fae_wu_req_que_ncv_th_6               :0x50144000B8
    fae_wu_req_que_ncv_th_7               :0x50144000C0
    fae_wu_req_que_ncv_th_8               :0x50144000C8
    fae_wu_req_que_ncv_th_9               :0x50144000D0
    fae_wu_req_que_ncv_th_10              :0x50144000D8
    fae_wu_req_que_ncv_th_11              :0x50144000E0
    fae_wu_req_que_ncv_th_12              :0x50144000E8
    fae_wu_req_que_ncv_th_13              :0x50144000F0
    fae_wu_req_que_ncv_th_14              :0x50144000F8
    fae_wu_req_que_ncv_th_15              :0x5014400100
    fae_fwd_txcrd                         :0x5014400108
    fae_str_dsp_txcrd                     :0x5014400110
    fae_str_dma_txcrd                     :0x5014400118
    fae_dma_xoff_thold                    :0x5014400120
    fae_sgid2port_map                     :0x5014400128
    fae_dsp_cont_wu_src_id                :0x5014400130
    fae_dn_wr_req_src_id                  :0x5014400138
    fae_bm_rd_req_src_dst_id              :0x5014400140
    fae_sram_log_err                      :0x5014400148
    fae_sram_log_syndrome                 :0x5014400150
    fae_sram_log_addr                     :0x5014400158
    fae_mem_err_inj_cfg                   :0x5014400160
    fae_fla_ring_module_id_cfg            :0x5014400168
    fae_fwd_prv_halt                      :0x5014400170
    fae_reset_rdy                         :0x5014400178
    fae_flow_ctrl_sta                     :0x5014400180
    fae_sta_cnt_nu_wqm_fae_if_vld         :0x5014400188
    fae_sta_cnt_dma_rd_req                :0x5014400190
    fae_sta_cnt_frv_wr_req                :0x5014400198
    fae_sta_cnt_dsp_wus                   :0x50144001A0
    fae_sta_cnt_wu_req_fifo_occ           :0x50144001A8
    fae_sta_cnt_dma_sn_tx_vld             :0x50144001B0
    fae_sta_cnt_dn_rx_data_vld            :0x50144001B8
    fae_sta_cnt_prs_sop                   :0x50144001C0
    fae_sta_cnt_prs_dma_xoff              :0x50144001C8
    fae_sta_cnt_dma_occupancy             :0x50144001D0
    fae_sta_cnt_prs_prv_rcvd              :0x50144001D8
    fae_sta_cnt_fwd_frv_rcvd              :0x50144001E0
    fae_sta_cnt_frv_dn_write              :0x50144001E8
    fae_sta_cnt_sn_write_resp_rcvd        :0x50144001F0
    fae_sta_cnt_str_frv_data_vld          :0x50144001F8
    fae_sta_cnt_str_frv_fifo_occ          :0x5014400200
    fae_sta_cnt_dsp_cont_wu_tx            :0x5014400208
    fae_sta_cnt_req_fifo_ecc_sb_err_cnt   :0x5014400210
    fae_sta_cnt_req_fifo_ecc_db_err_cnt   :0x5014400218
    fae_sta_cnt_dma_rob_data_ecc_sb_err_cnt:0x5014400220
    fae_sta_cnt_dma_rob_data_ecc_db_err_cnt:0x5014400228
    fae_sta_cnt_dma_rob_md_ecc_sb_err_cnt :0x5014400230
    fae_sta_cnt_dma_rob_md_ecc_db_err_cnt :0x5014400238
    fae_sta_cnt_frv_dfifo_ecc_sb_err_cnt  :0x5014400240
    fae_sta_cnt_frv_dfifo_ecc_db_err_cnt  :0x5014400248
    fae_req_fifo_dhs                      :0x5014402000 0x2000
    fae_dma_rob_data_dhs                  :0x5014448000 0x8000
    fae_dma_rob_md_dhs                    :0x5014648000 0x400
    fae_frv_dfifo_dhs                     :0x501464A000 0x2000
    fae_sn_txcrd_vc0                      :0x501466A000 0x20
    fae_sn_txcrd_vc2                      :0x501466A100 0x20
    fae_dma_sn_tx_txcrd                   :0x501466A200 0x20
    fae_str_dbg_probe                     :0x501466A300 0x40
    fae_dma_dbg_probe                     :0x501466A500 0x40
    fae_frv_dbg_probe                     :0x501466A700 0x40
    fae_sn_tx_dbg_probe                   :0x501466A900 0x40
    fae_dsp_dbg_probe                     :0x501466AB00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_NU_FAE_AN        :0x5014400000 - 0x5015400000:0x000026AD00:0x0000400000
  ActSize:FPG_MISC_AN    :0x0000001C00. New SA:0x5015400000
    fpg_misc_timeout_thresh_cfg           :0x5015400000
    fpg_misc_timedout_sta                 :0x5015400008
    fpg_misc_timeout_clr                  :0x5015400010
    fpg_misc_fatal_intr_cause             :0x5015400018
    fpg_misc_fatal_intr_stat              :0x5015400020
    fpg_misc_fatal_intr_mask              :0x5015400028
    fpg_misc_fatal_intr_bset              :0x5015400030
    fpg_misc_fatal_intr_bclr              :0x5015400038
    fpg_misc_non_fatal_intr_cause         :0x5015400040
    fpg_misc_non_fatal_intr_stat          :0x5015400048
    fpg_misc_non_fatal_intr_mask          :0x5015400050
    fpg_misc_non_fatal_intr_bset          :0x5015400058
    fpg_misc_non_fatal_intr_bclr          :0x5015400060
    fpg_misc_features                     :0x5015400068
    fpg_misc_spare_pio                    :0x5015400070
    fpg_misc_scratchpad                   :0x5015400078
    fpg_misc_get_flit_tdm_en              :0x5015400080
    fpg_misc_tx_max_pkt_len_0             :0x5015400088
    fpg_misc_tx_max_pkt_len_1             :0x5015400090
    fpg_misc_tx_max_pkt_len_2             :0x5015400098
    fpg_misc_tx_max_pkt_len_3             :0x50154000A0
    fpg_misc_tx_min_pkt_len               :0x50154000A8
    fpg_misc_tx_ptp_cfg                   :0x50154000B0
    fpg_misc_mac0_peer_delay_cfg          :0x50154000B8
    fpg_misc_mac1_peer_delay_cfg          :0x50154000C0
    fpg_misc_mac2_peer_delay_cfg          :0x50154000C8
    fpg_misc_mac3_peer_delay_cfg          :0x50154000D0
    fpg_misc_tx_pfc_ctrl_0                :0x50154000D8
    fpg_misc_tx_pfc_ctrl_1                :0x50154000E0
    fpg_misc_tx_pfc_ctrl_2                :0x50154000E8
    fpg_misc_tx_pfc_ctrl_3                :0x50154000F0
    fpg_misc_tx_failure_bcast_ctrl_0      :0x50154000F8
    fpg_misc_tx_failure_bcast_ctrl_1      :0x5015400100
    fpg_misc_tx_failure_bcast_ctrl_2      :0x5015400108
    fpg_misc_tx_failure_bcast_ctrl_3      :0x5015400110
    fpg_misc_tx_fsf_frame_data_0          :0x5015400118
    fpg_misc_tx_fsf_frame_data_1          :0x5015400120
    fpg_misc_tx_fsf_frame_data_2          :0x5015400128
    fpg_misc_tx_fsf_frame_data_3          :0x5015400130
    fpg_misc_tx_fsf_frame_data_4          :0x5015400138
    fpg_misc_tx_fsf_frame_data_5          :0x5015400140
    fpg_misc_tx_fsf_frame_data_6          :0x5015400148
    fpg_misc_tx_fsf_frame_data_7          :0x5015400150
    fpg_misc_tx_fsf_frame_data_8          :0x5015400158
    fpg_misc_tx_fsf_frame_data_9          :0x5015400160
    fpg_misc_tx_fsf_frame_data_10         :0x5015400168
    fpg_misc_tx_fsf_frame_data_11         :0x5015400170
    fpg_misc_tx_fsf_frame_data_12         :0x5015400178
    fpg_misc_tx_fsf_frame_data_13         :0x5015400180
    fpg_misc_tx_fsf_frame_data_14         :0x5015400188
    fpg_misc_tx_fsf_frame_data_15         :0x5015400190
    fpg_misc_tx_fsf_frame_data_16         :0x5015400198
    fpg_misc_tx_fsf_frame_data_17         :0x50154001A0
    fpg_misc_tx_fsf_frame_data_18         :0x50154001A8
    fpg_misc_tx_fsf_frame_data_19         :0x50154001B0
    fpg_misc_tx_fsf_frame_data_20         :0x50154001B8
    fpg_misc_tx_fsf_frame_data_21         :0x50154001C0
    fpg_misc_tx_fsf_frame_data_22         :0x50154001C8
    fpg_misc_tx_fsf_frame_data_23         :0x50154001D0
    fpg_misc_tx_fsf_xmit_en_0             :0x50154001D8
    fpg_misc_tx_fsf_xmit_en_1             :0x50154001E0
    fpg_misc_tx_fsf_xmit_en_2             :0x50154001E8
    fpg_misc_tx_fsf_xmit_en_3             :0x50154001F0
    fpg_misc_tx_fsf_strm_is_glb_link      :0x50154001F8
    fpg_misc_tx_fsf_frame_opcode          :0x5015400200
    fpg_misc_tx_fsf_frame_dmac            :0x5015400208
    fpg_misc_tx_fsf_frame_ethertype       :0x5015400210
    fpg_misc_tx_fpg_stream_state_0        :0x5015400218
    fpg_misc_tx_fpg_stream_state_1        :0x5015400220
    fpg_misc_tx_fpg_stream_state_2        :0x5015400228
    fpg_misc_tx_fpg_stream_state_3        :0x5015400230
    fpg_misc_tx_fpg_stream_state_4        :0x5015400238
    fpg_misc_tx_fpg_stream_state_5        :0x5015400240
    fpg_misc_tx_fpg_stream_state_6        :0x5015400248
    fpg_misc_tx_fpg_stream_state_7        :0x5015400250
    fpg_misc_tx_fpg_stream_state_8        :0x5015400258
    fpg_misc_tx_fpg_stream_state_9        :0x5015400260
    fpg_misc_tx_fpg_stream_state_10       :0x5015400268
    fpg_misc_tx_fpg_stream_state_11       :0x5015400270
    fpg_misc_tx_fpg_stream_state_12       :0x5015400278
    fpg_misc_tx_fpg_stream_state_13       :0x5015400280
    fpg_misc_tx_fpg_stream_state_14       :0x5015400288
    fpg_misc_tx_fpg_stream_state_15       :0x5015400290
    fpg_misc_tx_fpg_stream_state_16       :0x5015400298
    fpg_misc_tx_fpg_stream_state_17       :0x50154002A0
    fpg_misc_tx_fpg_stream_state_18       :0x50154002A8
    fpg_misc_tx_fpg_stream_state_19       :0x50154002B0
    fpg_misc_tx_fpg_stream_state_20       :0x50154002B8
    fpg_misc_tx_fpg_stream_state_21       :0x50154002C0
    fpg_misc_tx_fpg_stream_state_22       :0x50154002C8
    fpg_misc_tx_fpg_stream_state_23       :0x50154002D0
    fpg_misc_tx_sch_cfg_0                 :0x50154002D8
    fpg_misc_tx_sch_cfg_1                 :0x50154002E0
    fpg_misc_tx_sch_cfg_2                 :0x50154002E8
    fpg_misc_tx_sch_cfg_3                 :0x50154002F0
    fpg_misc_get_flit_tdm_clnd_0          :0x50154002F8
    fpg_misc_get_flit_tdm_clnd_1          :0x5015400300
    fpg_misc_get_flit_tdm_clnd_2          :0x5015400308
    fpg_misc_get_flit_tdm_clnd_3          :0x5015400310
    fpg_misc_stream_speed_0               :0x5015400318
    fpg_misc_stream_speed_1               :0x5015400320
    fpg_misc_stream_speed_2               :0x5015400328
    fpg_misc_stream_speed_3               :0x5015400330
    fpg_misc_psw_tdm_clnd_0               :0x5015400338
    fpg_misc_psw_tdm_clnd_1               :0x5015400340
    fpg_misc_psw_tdm_clnd_2               :0x5015400348
    fpg_misc_psw_tdm_clnd_3               :0x5015400350
    fpg_misc_stream_rate_limit_0          :0x5015400358
    fpg_misc_stream_rate_limit_1          :0x5015400360
    fpg_misc_stream_rate_limit_2          :0x5015400368
    fpg_misc_stream_rate_limit_3          :0x5015400370
    fpg_misc_rx_max_pkt_len_0             :0x5015400378
    fpg_misc_rx_max_pkt_len_1             :0x5015400380
    fpg_misc_rx_max_pkt_len_2             :0x5015400388
    fpg_misc_rx_max_pkt_len_3             :0x5015400390
    fpg_misc_rx_min_pkt_len               :0x5015400398
    fpg_misc_rx_runt_err_en               :0x50154003A0
    fpg_misc_rx_pfc_ctrl_0                :0x50154003A8
    fpg_misc_rx_pfc_ctrl_1                :0x50154003B0
    fpg_misc_rx_pfc_ctrl_2                :0x50154003B8
    fpg_misc_rx_pfc_ctrl_3                :0x50154003C0
    fpg_misc_rx_flink_etype_cfg           :0x50154003C8
    fpg_misc_rx_bb_occ_cnt                :0x50154003D0
    fpg_misc_mem_err_inj_cfg              :0x50154003D8
    fpg_misc_sram_log_err                 :0x50154003E0
    fpg_misc_sram_log_syndrome            :0x50154003E8
    fpg_misc_sram_log_addr                :0x50154003F0
    fpg_misc_fla_ring_module_id_cfg       :0x50154003F8
    fpg_misc_err_stats                    :0x5015400400 0x200
    fpg_misc_stats                        :0x5015401400 0x100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_MPG_AN_FPG_MISC_AN    :0x5015400000 - 0x5015402000:0x0000001C00:0x0000002000
  ActSize:FPG_SDIF_AN    :0x0000000108. New SA:0x5015402000
    fpg_sdif_timeout_thresh_cfg           :0x5015402000
    fpg_sdif_timedout_sta                 :0x5015402008
    fpg_sdif_timeout_clr                  :0x5015402010
    fpg_sdif_fatal_intr_cause             :0x5015402018
    fpg_sdif_fatal_intr_stat              :0x5015402020
    fpg_sdif_fatal_intr_mask              :0x5015402028
    fpg_sdif_fatal_intr_bset              :0x5015402030
    fpg_sdif_fatal_intr_bclr              :0x5015402038
    fpg_sdif_non_fatal_intr_cause         :0x5015402040
    fpg_sdif_non_fatal_intr_stat          :0x5015402048
    fpg_sdif_non_fatal_intr_mask          :0x5015402050
    fpg_sdif_non_fatal_intr_bset          :0x5015402058
    fpg_sdif_non_fatal_intr_bclr          :0x5015402060
    fpg_sdif_features                     :0x5015402068
    fpg_sdif_spare_pio                    :0x5015402070
    fpg_sdif_scratchpad                   :0x5015402078
    fpg_sdif_pcs_tx_clk_ena_msel          :0x5015402080
    fpg_sdif_sd_en                        :0x5015402088
    fpg_sdif_fifo_rst                     :0x5015402090
    fpg_sdif_tx_fifo_start_txmit_thr      :0x5015402098
    fpg_sdif_rx_signal_det                :0x50154020A0
    fpg_sdif_rx_use_energy_det_frm_serdes :0x50154020A8
    fpg_sdif_serdes_rdy_status            :0x50154020B0
    fpg_sdif_serdes_mode_is_50g           :0x50154020B8
    fpg_sdif_spico_intr_cfg               :0x50154020C0
    fpg_sdif_spico_intr_data_out          :0x50154020D8
    fpg_sdif_serdes_status0               :0x50154020E0
    fpg_sdif_serdes_status1               :0x50154020E8
    fpg_sdif_analog_to_core_status        :0x50154020F0
    fpg_sdif_core_to_cntl                 :0x50154020F8
    fpg_sdif_fla_ring_module_id_cfg       :0x5015402100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_MPG_AN_FPG_SDIF_AN    :0x5015402000 - 0x5015402200:0x0000000108:0x0000000200
  ActSize:FPG_MPW_AN     :0x0000078000. New SA:0x5015480000
    fpg_mpw_timeout_thresh_cfg            :0x5015480000
    fpg_mpw_timedout_sta                  :0x5015480008
    fpg_mpw_timeout_clr                   :0x5015480010
    fpg_mpw_fatal_intr_cause              :0x5015480018
    fpg_mpw_fatal_intr_stat               :0x5015480020
    fpg_mpw_fatal_intr_mask               :0x5015480028
    fpg_mpw_fatal_intr_bset               :0x5015480030
    fpg_mpw_fatal_intr_bclr               :0x5015480038
    fpg_mpw_non_fatal_intr_cause          :0x5015480040
    fpg_mpw_non_fatal_intr_stat           :0x5015480048
    fpg_mpw_non_fatal_intr_mask           :0x5015480050
    fpg_mpw_non_fatal_intr_bset           :0x5015480058
    fpg_mpw_non_fatal_intr_bclr           :0x5015480060
    fpg_mpw_mac0_reg                      :0x5015480800 0x800
    fpg_mpw_mac1_reg                      :0x5015484800 0x800
    fpg_mpw_mac2_reg                      :0x5015488800 0x800
    fpg_mpw_mac3_reg                      :0x501548C800 0x800
    fpg_mpw_spare_pio                     :0x5015490800
    fpg_mpw_scratch_0                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_0              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_0                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_0                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_0                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_0                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_0                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_0                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_0                  :XXXXXXXXXX XXXX RM
    fpg_mpw_scratch_1                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_1              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_1                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_1                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_1                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_1                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_1                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_1                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_1                  :XXXXXXXXXX XXXX RM
    fpg_mpw_scratch_2                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_2              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_2                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_2                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_2                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_2                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_2                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_2                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_2                  :XXXXXXXXXX XXXX RM
    fpg_mpw_scratch_3                     :XXXXXXXXXX XXXX RM
    fpg_mpw_command_config_3              :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr0_3                   :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_addr1_3                   :XXXXXXXXXX XXXX RM
    fpg_mpw_frm_length_3                  :XXXXXXXXXX XXXX RM
    rx_fifo_sections_3                    :XXXXXXXXXX XXXX RM
    tx_fifo_sections_3                    :XXXXXXXXXX XXXX RM
    rx_fifo_almost_f_e_3                  :XXXXXXXXXX XXXX RM
    tx_fifo_almost_f_e_3                  :XXXXXXXXXX XXXX RM
    fpg_mpw_mac_status                    :0x5015490808
    fpg_mpw_mac_tx_ts_avl                 :0x5015490810
    fpg_mpw_mac0_tx_ts_val                :0x5015490818
    fpg_mpw_mac1_tx_ts_val                :0x5015490820
    fpg_mpw_mac2_tx_ts_val                :0x5015490828
    fpg_mpw_mac3_tx_ts_val                :0x5015490830
    fpg_mpw_mac_tx_fault_cfg              :0x5015490838
    fpg_mpw_mac_lpi_cfg                   :0x5015490840
    fpg_mpw_lpi_tick_cnt_incr_val         :0x5015490848
    fpg_mpw_lpi_status                    :0x5015490850
    fpg_mpw_sw_reset                      :0x5015490858
    fpg_mpw_pcs_cfg                       :0x5015490860
    fpg_mpw_pcs_status                    :0x5015490868
    fpg_mpw_tx_rx_loopback_cfg            :0x5015490870
    fpg_mpw_wct_macro_cfg                 :0x5015490878
    fpg_mpw_mem_err_inj_cfg               :0x5015490888
    fpg_mpw_sram_log_err                  :0x5015490890
    fpg_mpw_sram_log_addr                 :0x5015490898
    fpg_mpw_fla_ring_module_id_cfg        :0x50154908A0
    fpg_mpw_cpcs00_reg                    :0x5015492000 0x2000
    fpg_mpw_gpcs0_reg                     :0x50154A2000 0x100
    fpg_mpw_xpcs0_reg                     :0x50154A4000 0x2000
    fpg_mpw_xpcs1_reg                     :0x50154B4000 0x2000
    fpg_mpw_xpcs2_reg                     :0x50154C4000 0x2000
    fpg_mpw_xpcs3_reg                     :0x50154D4000 0x2000
    fpg_mpw_stat_reg                      :0x50154E4000 0x2000
    fpg_mpw_xpcs_reg91                    :0x50154F4000 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_MPG_AN_FPG_MPW_AN     :0x5015480000 - 0x5015500000:0x0000078000:0x0000080000
  ActSize:NU_MPG_CORE_AN :0x0000148000. New SA:0x5015600000
    nu_mpg_core_timeout_thresh_cfg        :0x5015600000
    nu_mpg_core_timedout_sta              :0x5015600008
    nu_mpg_core_timeout_clr               :0x5015600010
    nu_mpg_core_fatal_intr_cause          :0x5015600018
    nu_mpg_core_fatal_intr_stat           :0x5015600020
    nu_mpg_core_fatal_intr_mask           :0x5015600028
    nu_mpg_core_fatal_intr_bset           :0x5015600030
    nu_mpg_core_fatal_intr_bclr           :0x5015600038
    nu_mpg_core_non_fatal_intr_cause      :0x5015600040
    nu_mpg_core_non_fatal_intr_stat       :0x5015600048
    nu_mpg_core_non_fatal_intr_mask       :0x5015600050
    nu_mpg_core_non_fatal_intr_bset       :0x5015600058
    nu_mpg_core_non_fatal_intr_bclr       :0x5015600060
    nu_mpg_core_non_fatal_misc_intr_cause :0x5015600068
    nu_mpg_core_non_fatal_misc_intr_stat  :0x5015600070
    nu_mpg_core_non_fatal_misc_intr_mask  :0x5015600078
    nu_mpg_core_non_fatal_misc_intr_bset  :0x5015600080
    nu_mpg_core_non_fatal_misc_intr_bclr  :0x5015600088
    nu_mpg_features                       :0x5015600090
    nu_mpg_spare_pio                      :0x5015600098
    nu_mpg_scratchpad                     :0x50156000A0
    nu_mpg_rx_desc_upd_hw_waddr           :0x50156000A8
    nu_mpg_rx_desc_upd_sw_raddr           :0x50156000B0
    nu_mpg_rx_desc_mem_cfg                :0x50156000B8
    nu_mpg_rx_desc_fifo_sta               :0x50156000C0
    nu_mpg_rx_data_fifo_cfg               :0x50156000C8
    nu_mpg_rx_data_fifo_sta               :0x50156000D0
    nu_mpg_rx_tgb_cfg                     :0x50156000D8
    nu_mpg_rx_tgb_sta                     :0x50156000E0
    nu_mpg_rx_fsm_cfg                     :0x50156000E8
    nu_mpg_tx_desc_upd_hw_raddr           :0x50156000F0
    nu_mpg_tx_desc_upd_sw_waddr           :0x50156000F8
    nu_mpg_tx_data_fifo_cfg               :0x5015600100
    nu_mpg_tx_data_fifo_sta               :0x5015600108
    nu_mpg_tx_tgb_cfg                     :0x5015600110
    nu_mpg_tx_tgb_sta                     :0x5015600118
    nu_mpg_tx_fsm_cfg                     :0x5015600120
    nu_mpg_hbm_rx_buf_start_addr_cfg      :0x5015600128
    nu_mpg_hbm_rx_buf_end_addr_cfg        :0x5015600130
    nu_mpg_hbm_rx_buf_curr_addr_sta       :0x5015600138
    nu_mpg_hbm_tx_buf_start_addr_cfg      :0x5015600140
    nu_mpg_hbm_tx_buf_end_addr_cfg        :0x5015600148
    nu_mpg_hbm_tx_buf_curr_addr_sta       :0x5015600150
    nu_mpg_fla_slave_id                   :0x5015600158
    nu_mpg_sram_err_inj_cfg               :0x5015600160
    nu_mpg_sram_log_cerr_vec              :0x5015600168
    nu_mpg_sram_log_cerr_syndrome         :0x5015600170
    nu_mpg_sram_log_cerr_addr             :0x5015600178
    nu_mpg_sram_log_uerr_vec              :0x5015600180
    nu_mpg_sram_log_uerr_syndrome         :0x5015600188
    nu_mpg_sram_log_uerr_addr             :0x5015600190
    nu_mpg_rx_data_mem                    :0x5015608000 0x8000
    nu_mpg_rx_desc_mem                    :0x5015688000 0x4000
    nu_mpg_tx_data_mem                    :0x50156A8000 0x8000
    nu_mpg_tx_desc_mem                    :0x5015728000 0x4000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_MPG_AN_NU_MPG_CORE_AN :0x5015600000 - 0x5015800000:0x0000148000:0x0000200000
AN: NU_MPG_AN             :0x5015800000
 NU_MPG_AN     :0x5015800000
  ActSize:FLA_AN         :0x0000210000. New SA:0x5015800000
    fla_timeout_thresh_cfg                :0x5015800000
    fla_timedout_sta                      :0x5015800008
    fla_timeout_clr                       :0x5015800010
    fla_fatal_mem_intr_cause              :0x5015800018
    fla_fatal_mem_intr_stat               :0x5015800020
    fla_fatal_mem_intr_mask               :0x5015800028
    fla_fatal_mem_intr_bset               :0x5015800030
    fla_fatal_mem_intr_bclr               :0x5015800038
    fla_non_fatal_mem_intr_cause          :0x5015800040
    fla_non_fatal_mem_intr_stat           :0x5015800048
    fla_non_fatal_mem_intr_mask           :0x5015800050
    fla_non_fatal_mem_intr_bset           :0x5015800058
    fla_non_fatal_mem_intr_bclr           :0x5015800060
    fla_non_fatal_misc_intr_cause         :0x5015800068
    fla_non_fatal_misc_intr_stat          :0x5015800070
    fla_non_fatal_misc_intr_mask          :0x5015800078
    fla_non_fatal_misc_intr_bset          :0x5015800080
    fla_non_fatal_misc_intr_bclr          :0x5015800088
    fla_features                          :0x5015800090
    fla_spare_pio                         :0x5015800098
    fla_scratchpad                        :0x50158000A0
    fla_mem_init_start_cfg                :0x50158000A8
    fla_mem_init_done_sta                 :0x50158000B0
    fla_mem_log_err_sta                   :0x50158000B8
    fla_mem_log_syndrome_sta              :0x50158000C0
    fla_mem_log_addr_sta                  :0x50158000C8
    fla_mem_err_inj_cfg                   :0x50158000D0
    fla_cmd_ring_if_dhs                   :0x50158000D8
    fla_arm_trig_pls                      :0x50158000E0
    fla_trig_sta                          :0x50158000E8
    fla_clr_trig_pls                      :0x50158000F0
    fla_cap_done_sta                      :0x50158000F8
    fla_trig_map_cfg                      :0x5015800100
    fla_trig_type_cfg                     :0x5015800108
    fla_engine_sample_mode_cfg            :0x5015800110
    fla_engine_lane_deskew_cfg            :0x5015800118
    fla_engine_trig_pos_cfg               :0x5015800120
    fla_lut_a_sel_cfg                     :0x5015800128
    fla_lut_a_hit_map_cfg                 :0x5015800130
    fla_lut_b_sel_cfg                     :0x5015800138
    fla_lut_b_hit_map_cfg                 :0x5015800140
    fla_engine0_pattern_a_cfg             :0x5015800148
    fla_engine0_mask_a_cfg                :0x5015800150
    fla_engine0_pattern_b_cfg             :0x5015800158
    fla_engine0_mask_b_cfg                :0x5015800160
    fla_engine0_trig_pos_buf_ptr_sta      :0x5015800168
    fla_engine0_cap_cnt_sta               :0x5015800170
    fla_engine1_pattern_a_cfg             :0x5015800178
    fla_engine1_mask_a_cfg                :0x5015800180
    fla_engine1_pattern_b_cfg             :0x5015800188
    fla_engine1_mask_b_cfg                :0x5015800190
    fla_engine1_trig_pos_buf_ptr_sta      :0x5015800198
    fla_engine1_cap_cnt_sta               :0x50158001A0
    fla_engine2_pattern_a_cfg             :0x50158001A8
    fla_engine2_mask_a_cfg                :0x50158001B0
    fla_engine2_pattern_b_cfg             :0x50158001B8
    fla_engine2_mask_b_cfg                :0x50158001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x50158001C8
    fla_engine2_cap_cnt_sta               :0x50158001D0
    fla_engine3_pattern_a_cfg             :0x50158001D8
    fla_engine3_mask_a_cfg                :0x50158001E0
    fla_engine3_pattern_b_cfg             :0x50158001E8
    fla_engine3_mask_b_cfg                :0x50158001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x50158001F8
    fla_engine3_cap_cnt_sta               :0x5015800200
    fla_engine0_cap_mem_dhs               :0x5015810000 0x10000
    fla_engine1_cap_mem_dhs               :0x5015890000 0x10000
    fla_engine2_cap_mem_dhs               :0x5015910000 0x10000
    fla_engine3_cap_mem_dhs               :0x5015990000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_FLA_AN           :0x5015800000 - 0x5015C00000:0x0000210000:0x0000400000
  ActSize:NU_NMG_AN      :0x00000000E8. New SA:0x5015C00000
    nu_nmg_timeout_thresh_cfg             :0x5015C00000
    nu_nmg_timedout_sta                   :0x5015C00008
    nu_nmg_timeout_clr                    :0x5015C00010
    nu_nmg_fatal_intr_cause               :0x5015C00018
    nu_nmg_fatal_intr_stat                :0x5015C00020
    nu_nmg_fatal_intr_mask                :0x5015C00028
    nu_nmg_fatal_intr_bset                :0x5015C00030
    nu_nmg_fatal_intr_bclr                :0x5015C00038
    nu_nmg_non_fatal_intr_cause           :0x5015C00040
    nu_nmg_non_fatal_intr_stat            :0x5015C00048
    nu_nmg_non_fatal_intr_mask            :0x5015C00050
    nu_nmg_non_fatal_intr_bset            :0x5015C00058
    nu_nmg_non_fatal_intr_bclr            :0x5015C00060
    nu_nmg_features                       :0x5015C00068
    nu_nmg_spare_pio                      :0x5015C00070
    nu_nmg_scratchpad                     :0x5015C00078
    nmg_blk_reset_cfg                     :0x5015C00080
    nmg_clk_enable_cfg                    :0x5015C00088
    nmg_blk_init_start_cfg                :0x5015C00098
    nmg_blk_init_done_sta                 :0x5015C000A8
    nmg_sbus_cfg                          :0x5015C000B8
    nmg_tdm_sync_cfg                      :0x5015C000C0
    nmg_fatal_intr_status                 :0x5015C000C8
    nmg_non_fatal_intr_status             :0x5015C000D8
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_NU_NMG_AN        :0x5015C00000 - 0x5015C00100:0x00000000E8:0x0000000100
  ActSize:NU_FNC_AN      :0x0000000570. New SA:0x5015C00800
ROOT:NU_FNC_AN:4:0x0000800000 - 0x5015C00800:0x5016400800:0x5016C00800:0x5017400800
    nu_fnc_timeout_thresh_cfg             :0x5015C00800
    nu_fnc_timedout_sta                   :0x5015C00808
    nu_fnc_timeout_clr                    :0x5015C00810
    nu_fnc_fatal_intr_cause               :0x5015C00818
    nu_fnc_fatal_intr_stat                :0x5015C00820
    nu_fnc_fatal_intr_mask                :0x5015C00828
    nu_fnc_fatal_intr_bset                :0x5015C00830
    nu_fnc_fatal_intr_bclr                :0x5015C00838
    nu_fnc_non_fatal_intr_cause           :0x5015C00840
    nu_fnc_non_fatal_intr_stat            :0x5015C00848
    nu_fnc_non_fatal_intr_mask            :0x5015C00850
    nu_fnc_non_fatal_intr_bset            :0x5015C00858
    nu_fnc_non_fatal_intr_bclr            :0x5015C00860
    nu_fnc_features                       :0x5015C00868
    nu_fnc_spare_pio                      :0x5015C00870
    nu_fnc_scratchpad                     :0x5015C00878
    nu_fnc_cfg                            :0x5015C00880
    nu_fnc_tdm_cfg                        :0x5015C00888
    nu_fnc_tx_mbuf_ptr_0                  :0x5015C00890
    nu_fnc_tx_mbuf_ptr_1                  :0x5015C00898
    nu_fnc_tx_mbuf_ptr_2                  :0x5015C008A0
    nu_fnc_tx_mbuf_ptr_3                  :0x5015C008A8
    nu_fnc_tx_mbuf_ptr_4                  :0x5015C008B0
    nu_fnc_tx_mbuf_ptr_5                  :0x5015C008B8
    nu_fnc_tx_mbuf_ptr_6                  :0x5015C008C0
    nu_fnc_tx_mbuf_ptr_7                  :0x5015C008C8
    nu_fnc_tx_mbuf_ptr_8                  :0x5015C008D0
    nu_fnc_tx_mbuf_ptr_9                  :0x5015C008D8
    nu_fnc_tx_mbuf_ptr_10                 :0x5015C008E0
    nu_fnc_tx_mbuf_ptr_11                 :0x5015C008E8
    nu_fnc_tx_mbuf_ptr_12                 :0x5015C008F0
    nu_fnc_tx_mbuf_ptr_13                 :0x5015C008F8
    nu_fnc_tx_mbuf_ptr_14                 :0x5015C00900
    nu_fnc_tx_mbuf_ptr_15                 :0x5015C00908
    nu_fnc_rx_mbuf_ptr_0                  :0x5015C00910
    nu_fnc_rx_mbuf_ptr_1                  :0x5015C00918
    nu_fnc_rx_mbuf_ptr_2                  :0x5015C00920
    nu_fnc_rx_mbuf_ptr_3                  :0x5015C00928
    nu_fnc_rx_mbuf_ptr_4                  :0x5015C00930
    nu_fnc_rx_mbuf_ptr_5                  :0x5015C00938
    nu_fnc_rx_mbuf_ptr_6                  :0x5015C00940
    nu_fnc_rx_mbuf_ptr_7                  :0x5015C00948
    nu_fnc_rx_mbuf_ptr_8                  :0x5015C00950
    nu_fnc_rx_mbuf_ptr_9                  :0x5015C00958
    nu_fnc_rx_mbuf_ptr_10                 :0x5015C00960
    nu_fnc_rx_mbuf_ptr_11                 :0x5015C00968
    nu_fnc_rx_mbuf_ptr_12                 :0x5015C00970
    nu_fnc_rx_mbuf_ptr_13                 :0x5015C00978
    nu_fnc_rx_mbuf_ptr_14                 :0x5015C00980
    nu_fnc_rx_mbuf_ptr_15                 :0x5015C00988
    nu_fnc_rtry_dbuf_ptr_0                :0x5015C00990
    nu_fnc_rtry_dbuf_ptr_1                :0x5015C00998
    nu_fnc_rtry_dbuf_ptr_2                :0x5015C009A0
    nu_fnc_rtry_dbuf_ptr_3                :0x5015C009A8
    nu_fnc_rtry_cbuf_ptr_0                :0x5015C009B0
    nu_fnc_rtry_cbuf_ptr_1                :0x5015C009B8
    nu_fnc_rtry_cbuf_ptr_2                :0x5015C009C0
    nu_fnc_rtry_cbuf_ptr_3                :0x5015C009C8
    nu_fnc_rfb_buf_ptr_0                  :0x5015C009D0
    nu_fnc_rfb_buf_ptr_1                  :0x5015C009D8
    nu_fnc_rfb_buf_ptr_2                  :0x5015C009E0
    nu_fnc_rfb_buf_ptr_3                  :0x5015C009E8
    nu_fnc_tx_link_crd_0                  :0x5015C009F0
    nu_fnc_tx_link_crd_1                  :0x5015C009F8
    nu_fnc_tx_link_crd_2                  :0x5015C00A00
    nu_fnc_tx_link_crd_3                  :0x5015C00A08
    nu_fnc_tx_link_crd_4                  :0x5015C00A10
    nu_fnc_tx_link_crd_5                  :0x5015C00A18
    nu_fnc_tx_link_crd_6                  :0x5015C00A20
    nu_fnc_tx_link_crd_7                  :0x5015C00A28
    nu_fnc_tx_link_crd_8                  :0x5015C00A30
    nu_fnc_tx_link_crd_9                  :0x5015C00A38
    nu_fnc_tx_link_crd_10                 :0x5015C00A40
    nu_fnc_tx_link_crd_11                 :0x5015C00A48
    nu_fnc_tx_link_crd_12                 :0x5015C00A50
    nu_fnc_tx_link_crd_13                 :0x5015C00A58
    nu_fnc_tx_link_crd_14                 :0x5015C00A60
    nu_fnc_tx_link_crd_15                 :0x5015C00A68
    nu_fnc_rx_link_crd_0                  :0x5015C00A70
    nu_fnc_rx_link_crd_1                  :0x5015C00A78
    nu_fnc_rx_link_crd_2                  :0x5015C00A80
    nu_fnc_rx_link_crd_3                  :0x5015C00A88
    nu_fnc_rx_link_crd_4                  :0x5015C00A90
    nu_fnc_rx_link_crd_5                  :0x5015C00A98
    nu_fnc_rx_link_crd_6                  :0x5015C00AA0
    nu_fnc_rx_link_crd_7                  :0x5015C00AA8
    nu_fnc_rx_link_crd_8                  :0x5015C00AB0
    nu_fnc_rx_link_crd_9                  :0x5015C00AB8
    nu_fnc_rx_link_crd_10                 :0x5015C00AC0
    nu_fnc_rx_link_crd_11                 :0x5015C00AC8
    nu_fnc_rx_link_crd_12                 :0x5015C00AD0
    nu_fnc_rx_link_crd_13                 :0x5015C00AD8
    nu_fnc_rx_link_crd_14                 :0x5015C00AE0
    nu_fnc_rx_link_crd_15                 :0x5015C00AE8
    nu_fnc_mq2vc_map_0                    :0x5015C00AF0
    nu_fnc_mq2vc_map_1                    :0x5015C00AF8
    nu_fnc_mq2vc_map_2                    :0x5015C00B00
    nu_fnc_mq2vc_map_3                    :0x5015C00B08
    nu_fnc_mq2vc_map_4                    :0x5015C00B10
    nu_fnc_mq2vc_map_5                    :0x5015C00B18
    nu_fnc_mq2vc_map_6                    :0x5015C00B20
    nu_fnc_mq2vc_map_7                    :0x5015C00B28
    nu_fnc_mq2vc_map_8                    :0x5015C00B30
    nu_fnc_mq2vc_map_9                    :0x5015C00B38
    nu_fnc_mq2vc_map_10                   :0x5015C00B40
    nu_fnc_mq2vc_map_11                   :0x5015C00B48
    nu_fnc_mq2vc_map_12                   :0x5015C00B50
    nu_fnc_mq2vc_map_13                   :0x5015C00B58
    nu_fnc_mq2vc_map_14                   :0x5015C00B60
    nu_fnc_mq2vc_map_15                   :0x5015C00B68
    nu_fnc_strm0_vc2mq_map_0              :0x5015C00B70
    nu_fnc_strm0_vc2mq_map_1              :0x5015C00B78
    nu_fnc_strm0_vc2mq_map_2              :0x5015C00B80
    nu_fnc_strm0_vc2mq_map_3              :0x5015C00B88
    nu_fnc_strm0_vc2mq_map_4              :0x5015C00B90
    nu_fnc_strm0_vc2mq_map_5              :0x5015C00B98
    nu_fnc_strm0_vc2mq_map_6              :0x5015C00BA0
    nu_fnc_strm0_vc2mq_map_7              :0x5015C00BA8
    nu_fnc_strm0_vc2mq_map_8              :0x5015C00BB0
    nu_fnc_strm0_vc2mq_map_9              :0x5015C00BB8
    nu_fnc_strm0_vc2mq_map_10             :0x5015C00BC0
    nu_fnc_strm0_vc2mq_map_11             :0x5015C00BC8
    nu_fnc_strm0_vc2mq_map_12             :0x5015C00BD0
    nu_fnc_strm0_vc2mq_map_13             :0x5015C00BD8
    nu_fnc_strm0_vc2mq_map_14             :0x5015C00BE0
    nu_fnc_strm0_vc2mq_map_15             :0x5015C00BE8
    nu_fnc_strm1_vc2mq_map_0              :0x5015C00BF0
    nu_fnc_strm1_vc2mq_map_1              :0x5015C00BF8
    nu_fnc_strm1_vc2mq_map_2              :0x5015C00C00
    nu_fnc_strm1_vc2mq_map_3              :0x5015C00C08
    nu_fnc_strm1_vc2mq_map_4              :0x5015C00C10
    nu_fnc_strm1_vc2mq_map_5              :0x5015C00C18
    nu_fnc_strm1_vc2mq_map_6              :0x5015C00C20
    nu_fnc_strm1_vc2mq_map_7              :0x5015C00C28
    nu_fnc_strm1_vc2mq_map_8              :0x5015C00C30
    nu_fnc_strm1_vc2mq_map_9              :0x5015C00C38
    nu_fnc_strm1_vc2mq_map_10             :0x5015C00C40
    nu_fnc_strm1_vc2mq_map_11             :0x5015C00C48
    nu_fnc_strm1_vc2mq_map_12             :0x5015C00C50
    nu_fnc_strm1_vc2mq_map_13             :0x5015C00C58
    nu_fnc_strm1_vc2mq_map_14             :0x5015C00C60
    nu_fnc_strm1_vc2mq_map_15             :0x5015C00C68
    nu_fnc_strm2_vc2mq_map_0              :0x5015C00C70
    nu_fnc_strm2_vc2mq_map_1              :0x5015C00C78
    nu_fnc_strm2_vc2mq_map_2              :0x5015C00C80
    nu_fnc_strm2_vc2mq_map_3              :0x5015C00C88
    nu_fnc_strm2_vc2mq_map_4              :0x5015C00C90
    nu_fnc_strm2_vc2mq_map_5              :0x5015C00C98
    nu_fnc_strm2_vc2mq_map_6              :0x5015C00CA0
    nu_fnc_strm2_vc2mq_map_7              :0x5015C00CA8
    nu_fnc_strm2_vc2mq_map_8              :0x5015C00CB0
    nu_fnc_strm2_vc2mq_map_9              :0x5015C00CB8
    nu_fnc_strm2_vc2mq_map_10             :0x5015C00CC0
    nu_fnc_strm2_vc2mq_map_11             :0x5015C00CC8
    nu_fnc_strm2_vc2mq_map_12             :0x5015C00CD0
    nu_fnc_strm2_vc2mq_map_13             :0x5015C00CD8
    nu_fnc_strm2_vc2mq_map_14             :0x5015C00CE0
    nu_fnc_strm2_vc2mq_map_15             :0x5015C00CE8
    nu_fnc_strm3_vc2mq_map_0              :0x5015C00CF0
    nu_fnc_strm3_vc2mq_map_1              :0x5015C00CF8
    nu_fnc_strm3_vc2mq_map_2              :0x5015C00D00
    nu_fnc_strm3_vc2mq_map_3              :0x5015C00D08
    nu_fnc_strm3_vc2mq_map_4              :0x5015C00D10
    nu_fnc_strm3_vc2mq_map_5              :0x5015C00D18
    nu_fnc_strm3_vc2mq_map_6              :0x5015C00D20
    nu_fnc_strm3_vc2mq_map_7              :0x5015C00D28
    nu_fnc_strm3_vc2mq_map_8              :0x5015C00D30
    nu_fnc_strm3_vc2mq_map_9              :0x5015C00D38
    nu_fnc_strm3_vc2mq_map_10             :0x5015C00D40
    nu_fnc_strm3_vc2mq_map_11             :0x5015C00D48
    nu_fnc_strm3_vc2mq_map_12             :0x5015C00D50
    nu_fnc_strm3_vc2mq_map_13             :0x5015C00D58
    nu_fnc_strm3_vc2mq_map_14             :0x5015C00D60
    nu_fnc_strm3_vc2mq_map_15             :0x5015C00D68
    NU_FNC_AN       :INST[0]:0x5015C00800 - 0x5015C00800:0x0000800000
    NU_FNC_AN       :INST[1]:0x5016400800 - 0x5016400800:0x0000800000
    NU_FNC_AN       :INST[2]:0x5016C00800 - 0x5016C00800:0x0000800000
    NU_FNC_AN       :INST[3]:0x5017400800 - 0x5017400800:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_NU_FNC_AN        :0x5015C00800 - 0x5017C00800:0x0000000570:0x0000000800
  ActSize:HSU_FLINK_SHIM_AN:0x00000AA000. New SA:0x5017D00000
ROOT:HSU_FLINK_SHIM_AN:2:0x0000800000 - 0x5017D00000:0x5018500000
    hsu_flink_shim_timeout_thresh_cfg     :0x5017D00000
    hsu_flink_shim_timedout_sta           :0x5017D00008
    hsu_flink_shim_timeout_clr            :0x5017D00010
    hsu_flink_shim_fatal_intr_cause       :0x5017D00018
    hsu_flink_shim_fatal_intr_stat        :0x5017D00020
    hsu_flink_shim_fatal_intr_mask        :0x5017D00028
    hsu_flink_shim_fatal_intr_bset        :0x5017D00030
    hsu_flink_shim_fatal_intr_bclr        :0x5017D00038
    hsu_flink_shim_non_fatal_intr_cause   :0x5017D00040
    hsu_flink_shim_non_fatal_intr_stat    :0x5017D00048
    hsu_flink_shim_non_fatal_intr_mask    :0x5017D00050
    hsu_flink_shim_non_fatal_intr_bset    :0x5017D00058
    hsu_flink_shim_non_fatal_intr_bclr    :0x5017D00060
    hsu_flink_shim_features               :0x5017D00068
    hsu_flink_shim_spare_pio              :0x5017D00070
    hsu_flink_shim_scratchpad             :0x5017D00078
    csr_gen1                              :0x5017D00080
    csr_gen2                              :0x5017D00088
    csr_gen3                              :0x5017D00090
    csr_gen4                              :0x5017D00098
    csr_pf_size_settings_mps              :0x5017D000A0
    csr_pf_size_settings_mrs              :0x5017D000A8
    flink_shim_fla_ring_module_id_cfg     :0x5017D000B0
    flink_shim_mem_err_inj_cfg            :0x5017D000B8
    flink_shim_sram_log_err               :0x5017D000C0
    flink_shim_sram_log_syndrome          :0x5017D000C8
    flink_shim_sram_log_addr              :0x5017D000D0
    csr_cpl_pending                       :0x5017D00100 0x40
    csr_iram                              :0x5017D01000 0x1000
    csr_eram_ctrl                         :0x5017D2A000 0x2000
    csr_eram_data                         :0x5017D6A000 0x2000
    HSU_FLINK_SHIM_AN:INST[0]:0x5017D00000 - 0x5017D00000:0x0000800000
    HSU_FLINK_SHIM_AN:INST[1]:0x5018500000 - 0x5018500000:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_HSU_FLINK_SHIM_AN:0x5017D00000 - 0x5018D00000:0x00000AA000:0x0000100000
  ActSize:HSU_HDMA_PCIE_FRAMER_AN:0x0000009100. New SA:0x5018D00000
ROOT:HSU_HDMA_PCIE_FRAMER_AN:2:0x0000080000 - 0x5018D00000:0x5018D80000
    hsu_hdma_pcie_framer_timeout_thresh_cfg:0x5018D00000
    hsu_hdma_pcie_framer_timedout_sta     :0x5018D00008
    hsu_hdma_pcie_framer_timeout_clr      :0x5018D00010
    hsu_hdma_pcie_framer_fatal_intr_cause :0x5018D00018
    hsu_hdma_pcie_framer_fatal_intr_stat  :0x5018D00020
    hsu_hdma_pcie_framer_fatal_intr_mask  :0x5018D00028
    hsu_hdma_pcie_framer_fatal_intr_bset  :0x5018D00030
    hsu_hdma_pcie_framer_fatal_intr_bclr  :0x5018D00038
    hsu_hdma_pcie_framer_non_fatal_intr_cause:0x5018D00040
    hsu_hdma_pcie_framer_non_fatal_intr_stat:0x5018D00048
    hsu_hdma_pcie_framer_non_fatal_intr_mask:0x5018D00050
    hsu_hdma_pcie_framer_non_fatal_intr_bset:0x5018D00058
    hsu_hdma_pcie_framer_non_fatal_intr_bclr:0x5018D00060
    hsu_hdma_pcie_framer_features         :0x5018D00068
    hsu_hdma_pcie_framer_spare_pio        :0x5018D00070
    hsu_hdma_pcie_framer_scratchpad       :0x5018D00078
    hsu_hdma_pcie_framer_icsr_tag_cfg     :0x5018D00080
    hsu_hdma_pcie_framer_mem_err_inj_cfg  :0x5018D00088
    hsu_hdma_pcie_framer_sram_log_syndrome:0x5018D00090
    hsu_hdma_pcie_framer_sram_log_addr    :0x5018D00098
    hsu_hdma_pcie_framer_sram_log_err_0   :0x5018D000A0
    hsu_hdma_pcie_framer_sram_log_err_1   :0x5018D000A8
    hsu_hdma_pcie_framer_icsr_wdata       :0x5018D000C0 0x20
    hsu_hdma_pcie_framer_icsr_rdata       :0x5018D001C0 0x20
    hsu_hdma_pcie_framer_icsr_addr        :0x5018D002C0 0x20
    hsu_hdma_pcie_framer_icsr_cmd         :0x5018D003C0 0x20
    hsu_hdma_pcie_framer_vf_partition_lut :0x5018D00500 0x80
    hsu_hdma_pcie_framer_pf_vf_lookup     :0x5018D01000 0x1000
    hsu_hdma_pcie_framer_str_ack_mode     :0x5018D09000 0x20
    HSU_HDMA_PCIE_FRAMER_AN:INST[0]:0x5018D00000 - 0x5018D00000:0x0000080000
    HSU_HDMA_PCIE_FRAMER_AN:INST[1]:0x5018D80000 - 0x5018D80000:0x0000080000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_HSU_HDMA_PCIE_FRAMER_AN:0x5018D00000 - 0x5018E00000:0x0000009100:0x0000010000
  ActSize:HSU_TGT_AN     :0x00002C1000. New SA:0x5019000000
ROOT:HSU_TGT_AN:2:0x0000800000 - 0x5019000000:0x5019800000
    hsu_tgt_timeout_thresh_cfg            :0x5019000000
    hsu_tgt_timedout_sta                  :0x5019000008
    hsu_tgt_timeout_clr                   :0x5019000010
    hsu_tgt_fatal_intr_cause              :0x5019000018
    hsu_tgt_fatal_intr_stat               :0x5019000020
    hsu_tgt_fatal_intr_mask               :0x5019000028
    hsu_tgt_fatal_intr_bset               :0x5019000030
    hsu_tgt_fatal_intr_bclr               :0x5019000038
    hsu_tgt_non_fatal_intr_cause          :0x5019000040
    hsu_tgt_non_fatal_intr_stat           :0x5019000048
    hsu_tgt_non_fatal_intr_mask           :0x5019000050
    hsu_tgt_non_fatal_intr_bset           :0x5019000058
    hsu_tgt_non_fatal_intr_bclr           :0x5019000060
    hsu_tgt_features                      :0x5019000068
    hsu_tgt_spare_pio                     :0x5019000070
    hsu_tgt_scratchpad                    :0x5019000078
    hsu_tgt_csr_gen1                      :0x5019000080
    hsu_tgt_csr_cred_init_snx             :0x5019000088
    hsu_tgt_csr_err_log                   :0x5019000090
    hsu_tgt_csr_mem_init_cmd              :0x5019000098
    hsu_tgt_csr_mem_init_status           :0x50190000A0
    hsu_tgt_csr_mem_dbg_state0            :0x50190000A8
    hsu_tgt_csr_mem_dbg_state1            :0x50190000D8
    hsu_tgt_csr_mem_dbg_state2            :0x5019000100
    hsu_tgt_csr_mem_dbg_state3            :0x5019000128
    hsu_tgt_csr_at_reg1                   :0x5019000150
    hsu_tgt_csr_at_reg2                   :0x5019000158
    hsu_tgt_csr_at_reg3                   :0x5019000160
    hsu_tgt_csr_at_reg4                   :0x5019000168
    hsu_tgt_csr_at_reg5                   :0x5019000170
    hsu_tgt_csr_at_reg6                   :0x5019000178
    hsu_tgt_csr_at_reg7                   :0x5019000180
    hsu_tgt_csr_fla_ring_module_id_cfg    :0x5019000188
    hsu_tgt_csr_mem_err_inj_cfg           :0x5019000190
    hsu_tgt_csr_sram_log_err              :0x5019000198
    hsu_tgt_csr_sram_log_syndrome         :0x50190001A0
    hsu_tgt_csr_sram_log_addr             :0x50190001A8
    hsu_tgt_csr_mid_addr_0                :0x50190001B0
    hsu_tgt_csr_mid_addr_1                :0x50190001B8
    hsu_tgt_csr_mid_addr_2                :0x50190001C0
    hsu_tgt_csr_mid_addr_3                :0x50190001C8
    hsu_tgt_csr_mid_addr_4                :0x50190001D0
    hsu_tgt_csr_mid_addr_5                :0x50190001D8
    hsu_tgt_csr_mid_addr_6                :0x50190001E0
    hsu_tgt_csr_mid_addr_7                :0x50190001E8
    hsu_tgt_csr_mid_addr_8                :0x50190001F0
    hsu_tgt_csr_mid_addr_9                :0x50190001F8
    hsu_tgt_csr_mid_addr_10               :0x5019000200
    hsu_tgt_csr_mid_addr_11               :0x5019000208
    hsu_tgt_csr_mid_addr_12               :0x5019000210
    hsu_tgt_csr_mid_addr_13               :0x5019000218
    hsu_tgt_csr_gen2                      :0x5019000220
    hsu_tgt_csr_mem_ptag                  :0x5019002000 0x2000
    hsu_tgt_csr_mem_llst                  :0x5019022000 0x1000
    hsu_tgt_csr_mem_ftag                  :0x501902A000 0x1000
    hsu_tgt_csr_mem_iramc                 :0x5019032000 0x400
    hsu_tgt_csr_mem_iramd_lo              :0x5019036000 0x400
    hsu_tgt_csr_mem_iramd_hi              :0x501903A000 0x400
    hsu_tgt_csr_mem_rbuf_lo               :0x5019040000 0x8000
    hsu_tgt_csr_mem_rbuf_hi               :0x5019180000 0x8000
    hsu_tgt_csr_mem_tgt_stats             :0x50192C0000 0x200
    HSU_TGT_AN      :INST[0]:0x5019000000 - 0x5019000000:0x0000800000
    HSU_TGT_AN      :INST[1]:0x5019800000 - 0x5019800000:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:NU_0_AN_HSU_TGT_AN       :0x5019000000 - 0x501A000000:0x00002C1000:0x0000400000
AN: NU_0_AN               :0x501A000000

  ActSize:PC_CFG_AN      :0x0048000000. New SA:0x0800000000
    pc_cfg_timeout_thresh_cfg             :0x0800000000
    pc_cfg_timedout_sta                   :0x0800000008
    pc_cfg_timeout_clr                    :0x0800000010
    pc_cfg_debug_intr_cause               :0x0800000018
    pc_cfg_debug_intr_stat                :0x0800000020
    pc_cfg_debug_intr_mask                :0x0800000028
    pc_cfg_debug_intr_bset                :0x0800000030
    pc_cfg_debug_intr_bclr                :0x0800000038
    pc_cfg_fatal_intr_cause               :0x0800000040
    pc_cfg_fatal_intr_stat                :0x0800000048
    pc_cfg_fatal_intr_mask                :0x0800000050
    pc_cfg_fatal_intr_bset                :0x0800000058
    pc_cfg_fatal_intr_bclr                :0x0800000060
    pc_cfg_non_fatal_intr_cause           :0x0800000068
    pc_cfg_non_fatal_intr_stat            :0x0800000070
    pc_cfg_non_fatal_intr_mask            :0x0800000078
    pc_cfg_non_fatal_intr_bset            :0x0800000080
    pc_cfg_non_fatal_intr_bclr            :0x0800000088
    pc_cfg_features                       :0x0800000090
    pc_cfg_spare_pio                      :0x0800000098
    pc_cfg_scratchpad                     :0x08000000A0
    pc_cfg_config                         :0x08000000A8
    pc_cfg_id_cfg                         :0x08000000B0
    pc_cfg_clk_enable                     :0x08000000B8
    pc_cfg_soft_reset_n                   :0x08000000C0
    cfg_fla_ring_module_id_cfg            :0x08000000C8
    pc_cfg_misc_config                    :0x08000000D0
    pc_cfg_addr_map_cfg                   :0x08000000D8
    pc_cfg_addr_map_range_0               :0x08000000E0
    pc_cfg_addr_map_range_1               :0x08000000E8
    pc_cfg_addr_map_range_2               :0x08000000F0
    pc_cfg_addr_map_range_3               :0x08000000F8
    pc_cfg_addr_map_range_4               :0x0800000100
    pc_cfg_addr_map_range_5               :0x0800000108
    pc_cfg_addr_map_range_6               :0x0800000110
    pc_cfg_addr_map_base_0                :0x0800000118
    pc_cfg_addr_map_base_1                :0x0800000120
    pc_cfg_addr_map_base_2                :0x0800000128
    pc_cfg_addr_map_base_3                :0x0800000130
    pc_cfg_addr_map_base_4                :0x0800000138
    pc_cfg_addr_map_base_5                :0x0800000140
    pc_cfg_addr_map_base_6                :0x0800000148
    pc_cfg_addr_map_range_csr             :0x0800000150
    pc_cfg_addr_map_base_csr              :0x0800000158
    pc_cfg_lsn_msg_cfg                    :0x0800000160
    pc_cfg_fda_cfg                        :0x0800000168
    pc_cfg_fda_sta                        :0x0800000170
    pc_cfg_fda_last_timestamp_sta         :0x0800000178
    pc_cfg_fda_buffer_cfg_0               :0x0800000180
    pc_cfg_fda_buffer_cfg_1               :0x0800000188
    pc_cfg_fda_buffer_cfg_2               :0x0800000190
    pc_cfg_fda_buffer_cfg_3               :0x0800000198
    pc_cfg_fda_data_buffer                :0x08000001A0
    pc_cfg_fda_metadata_buffer            :0x08000001E0
    pc_cfg_fda_drop_event_cnt             :0x0800000220
    pc_cfg_fda_trace_cell_cnt             :0x0800000228
    pc_cfg_regtc_setup_csr_0              :0x0800000230
    pc_cfg_regtc_setup_csr_1              :0x0800000238
    pc_cfg_regtc_setup_csr_2              :0x0800000240
    pc_cfg_regtc_setup_csr_3              :0x0800000248
    pc_cfg_regtc_setup_csr_4              :0x0800000250
    pc_cfg_regtc_setup_csr_5              :0x0800000258
    pc_cfg_regtc_setup_csr_6              :0x0800000260
    pc_cfg_regtc_setup_csr_7              :0x0800000268
    pc_cfg_regtc_setup_csr_8              :0x0800000270
    pc_cfg_gpo_0                          :0x0800000278
    pc_cfg_gpo_1                          :0x0800000280
    pc_cfg_gpo_2                          :0x0800000288
    pc_cfg_gpi_0                          :0x0800000290
    pc_cfg_mem_err_inj_cfg                :0x0800000298
    pc_cfg_buf_mem_log_err                :0x08000002A0
    pc_cfg_buf_mem_log_syndrome           :0x08000002A8
    pc_cfg_buf_mem_log_addr               :0x08000002B0
    pc_cfg_csr_status                     :0x08000002B8
    pc_cfg_regtc_csr                      :0x0808000000 0x8000000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_PC_CFG_AN  :0x0800000000 - 0x0880000000:0x0048000000:0x0080000000
  ActSize:PC_CMH_AN      :0x0000A5E100. New SA:0x0880000000
    pc_cmh_timeout_thresh_cfg             :0x0880000000
    pc_cmh_timedout_sta                   :0x0880000008
    pc_cmh_timeout_clr                    :0x0880000010
    pc_cmh_fatal_intr_cause               :0x0880000018
    pc_cmh_fatal_intr_stat                :0x0880000020
    pc_cmh_fatal_intr_mask                :0x0880000028
    pc_cmh_fatal_intr_bset                :0x0880000030
    pc_cmh_fatal_intr_bclr                :0x0880000038
    pc_cmh_non_fatal_intr_cause           :0x0880000040
    pc_cmh_non_fatal_intr_stat            :0x0880000048
    pc_cmh_non_fatal_intr_mask            :0x0880000050
    pc_cmh_non_fatal_intr_bset            :0x0880000058
    pc_cmh_non_fatal_intr_bclr            :0x0880000060
    pc_cmh_sram_0_fatal_intr_cause        :0x0880000068
    pc_cmh_sram_0_fatal_intr_stat         :0x0880000070
    pc_cmh_sram_0_fatal_intr_mask         :0x0880000078
    pc_cmh_sram_0_fatal_intr_bset         :0x0880000080
    pc_cmh_sram_0_fatal_intr_bclr         :0x0880000088
    pc_cmh_sram_0_non_fatal_intr_cause    :0x0880000090
    pc_cmh_sram_0_non_fatal_intr_stat     :0x0880000098
    pc_cmh_sram_0_non_fatal_intr_mask     :0x08800000A0
    pc_cmh_sram_0_non_fatal_intr_bset     :0x08800000A8
    pc_cmh_sram_0_non_fatal_intr_bclr     :0x08800000B0
    pc_cmh_sram_1_fatal_intr_cause        :0x08800000B8
    pc_cmh_sram_1_fatal_intr_stat         :0x08800000C0
    pc_cmh_sram_1_fatal_intr_mask         :0x08800000C8
    pc_cmh_sram_1_fatal_intr_bset         :0x08800000D0
    pc_cmh_sram_1_fatal_intr_bclr         :0x08800000D8
    pc_cmh_sram_1_non_fatal_intr_cause    :0x08800000E0
    pc_cmh_sram_1_non_fatal_intr_stat     :0x08800000E8
    pc_cmh_sram_1_non_fatal_intr_mask     :0x08800000F0
    pc_cmh_sram_1_non_fatal_intr_bset     :0x08800000F8
    pc_cmh_sram_1_non_fatal_intr_bclr     :0x0880000100
    pc_cmh_features                       :0x0880000108
    pc_cmh_spare_pio                      :0x0880000110
    pc_cmh_scratchpad                     :0x0880000118
    pc_cmh_axm_cfg                        :0x0880000120
    pc_cmh_axm_fla_ring_module_id_cfg     :0x0880000128
    pc_cmh_axm_dbg_stat_0                 :0x0880000130
    pc_cmh_axm_dbg_stat_1                 :0x0880000138
    pc_cmh_axm_dbg_stat_2                 :0x0880000140
    pc_cmh_axm_dbg_stat_3                 :0x0880000148
    pc_cmh_axm_rreq_err_tag               :0x0880000150
    pc_cmh_axm_wreq_err_tag               :0x0880000158
    pc_cmh_id                             :0x0880000160
    pc_cmh_sn_hdr_cfg                     :0x0880000168
    pc_cmh_ftg_cfg                        :0x0880000170
    pc_cmh_ftg_crd_init                   :0x0880000178
    pc_cmh_ftg_vc_arb_cfg                 :0x0880000180
    pc_cmh_ftg_wu_vld_cmd_cfg             :0x0880000188
    pc_cmh_ftg_sn_req_vld_cmd_cfg         :0x0880000190
    pc_cmh_frg_cfg                        :0x0880000198
    pc_cmh_frg_inactivity_timer_cfg       :0x08800001A0
    pc_cmh_frg_fiu_wu_vc_crd_cnt_cfg      :0x08800001A8
    pc_cmh_frg_vp_wu_arb_cfg              :0x08800001B0
    pc_cmh_frg_vp_vc_arb_cfg              :0x08800001B8
    pc_cmh_sni_cfg                        :0x08800001C0
    pc_cmh_sni_cmh_ingress_vc_arb_cfg     :0x08800001C8
    pc_cmh_sni_cmh_egress_vc_arb_cfg      :0x08800001D0
    pc_cmh_cwqm_cfg                       :0x08800001D8
    pc_cmh_cwqm_sram_init                 :0x08800001E0
    pc_cmh_cwqm_wu_crd_pf_cfg             :0x08800001E8
    pc_cmh_cwqm_wu_index_pf_local_cfg     :0x08800001F0
    pc_cmh_cwqm_wu_index_pf_remote_cfg    :0x08800001F8
    pc_cmh_cwqm_wu_index_pf_misc_cfg      :0x0880000200
    pc_cmh_cwqm_anycast_cfg_0             :0x0880000208
    pc_cmh_cwqm_anycast_cfg_1             :0x0880000210
    pc_cmh_cwqm_anycast_cfg_2             :0x0880000218
    pc_cmh_cwqm_anycast_cfg_3             :0x0880000220
    pc_cmh_cwqm_anycast_cfg_4             :0x0880000228
    pc_cmh_cwqm_anycast_cfg_5             :0x0880000230
    pc_cmh_cwqm_anycast_cfg_6             :0x0880000238
    pc_cmh_cwqm_anycast_cfg_7             :0x0880000240
    pc_cmh_cwqm_anycast_cfg_8             :0x0880000248
    pc_cmh_cwqm_anycast_cfg_9             :0x0880000250
    pc_cmh_cwqm_anycast_cfg_10            :0x0880000258
    pc_cmh_cwqm_anycast_cfg_11            :0x0880000260
    pc_cmh_cwqm_anycast_cfg_12            :0x0880000268
    pc_cmh_cwqm_anycast_cfg_13            :0x0880000270
    pc_cmh_cwqm_anycast_cfg_14            :0x0880000278
    pc_cmh_cwqm_anycast_cfg_15            :0x0880000280
    pc_cmh_cwqm_max_ll_cfg                :0x0880000288
    pc_cmh_cwqm_dq_vp_vc_arb_cfg          :0x0880000290
    pc_cmh_cwqm_dq_arb_gr_cfg             :0x0880000298
    pc_cmh_cwqm_dq_arb_wrr_cfg            :0x08800002A0
    pc_cmh_cwqm_wu_crd_pf_cnt             :0x08800002A8
    pc_cmh_cwqm_q_state_sel_cfg           :0x08800002B0
    pc_cmh_cwqm_q_state_status            :0x08800002B8
    pc_cmh_cwqm_q_depth_max_cfg           :0x08800002C0
    pc_cmh_cwqm_q_depth_max               :0x08800002C8
    pc_cmh_cwqm_dma_cnt_max               :0x08800002D0
    pc_cmh_cwqm_wu_cnt_max                :0x08800002D8
    pc_cmh_cwqm_pbuf_free_cnt             :0x08800002E0
    pc_cmh_cwqm_pbuf_free_cnt_min         :0x08800002E8
    pc_cmh_cwqm_pbuf_free_cnt_adj         :0x08800002F0
    pc_cmh_cwqm_rbuf_states               :0x08800002F8
    pc_cmh_cwqm_wbuf_states               :0x0880000310
    pc_cmh_cwqm_wu_index_pf_fifo_info     :0x0880000328
    pc_cmh_cwqm_wu_index_pf_local_info    :0x0880000330
    pc_cmh_cwqm_wu_index_pf_remote_info   :0x0880000338
    pc_cmh_cwqm_wu_index_pf_cnt_adj       :0x0880000340
    pc_cmh_cwqm_wu_index_pf_wr_ptr_adj    :0x0880000348
    pc_cmh_cwqm_wu_index_pf_rd_ptr_adj    :0x0880000350
    pc_cmh_tmm_cfg                        :0x0880000358
    pc_cmh_tmm_tm_id_free_cnt_adj         :0x0880000360
    pc_cmh_tmm_tm_id_free_cnt             :0x0880000368
    pc_cmh_tmm_tm_id_free_cnt_min         :0x0880000370
    pc_cmh_tmm_cmd_arb_cfg                :0x0880000378
    pc_cmh_tmm_wheel_arb_cfg              :0x0880000380
    pc_cmh_tmm_wheel_arb_gr_wt_cfg        :0x0880000388
    pc_cmh_tmm_wheel_arb_wrr_wt_cfg       :0x0880000390
    pc_cmh_tmm_sram_init                  :0x0880000398
    pc_cmh_tmm_drain_timers               :0x08800003A0
    pc_cmh_tmm_tsc_free_l1                :0x08800003A8
    pc_cmh_tmm_tsc_illegal_cmd_err_log    :0x08800003B8
    pc_cmh_dqc_cfg                        :0x08800003C0
    pc_cmh_dqc_bdc_lbuf_cfg               :0x08800003C8
    pc_cmh_dqc_sram_init                  :0x08800003D0
    pc_cmh_dqc_hdc_tmm_arb_cfg            :0x08800003D8
    pc_cmh_dqc_bdc_hbm_page_used_cnt      :0x08800003E0
    pc_cmh_dqc_bdc_hbm_page_used_cnt_max  :0x08800003E8
    pc_cmh_dqc_bdc_lbuf_free_cnt          :0x08800003F0
    pc_cmh_dqc_bdc_lbuf_free_cnt_min      :0x08800003F8
    pc_cmh_dqc_bdc_lbuf_free_cnt_adj      :0x0880000400
    pc_cmh_dqc_bdc_rbuf_states            :0x0880000408
    pc_cmh_dqc_bdc_wbuf_states            :0x0880000410
    pc_cmh_dqc_bdc_hbm_page_ptr_pf_fifo_info:0x0880000418
    pc_cmh_dqc_hdc_q_free_cnt_min_cfg     :0x0880000420
    pc_cmh_dqc_hdc_q_free_cnt_min         :0x0880000428
    pc_cmh_dqc_bdc_q_blk_cnt_max_cfg      :0x0880000430
    pc_cmh_dqc_bdc_q_blk_cnt_max          :0x0880000438
    pc_cmh_dqc_bdc_states_sel_cfg         :0x0880000440
    pc_cmh_dqc_bdc_states                 :0x0880000448
    pc_cmh_rsm_cfg                        :0x0880000450
    pc_cmh_rsm_ncv_to_color_match_cfg_0   :0x0880000458
    pc_cmh_rsm_ncv_to_color_match_cfg_1   :0x0880000460
    pc_cmh_rsm_ncv_to_color_match_cfg_2   :0x0880000468
    pc_cmh_rsm_ncv_to_color_match_cfg_3   :0x0880000470
    pc_cmh_rsm_ncv_to_color_match_cfg_4   :0x0880000478
    pc_cmh_rsm_ncv_to_color_match_cfg_5   :0x0880000480
    pc_cmh_rsm_ncv_to_color_match_cfg_6   :0x0880000488
    pc_cmh_rsm_ncv_to_color_match_cfg_7   :0x0880000490
    pc_cmh_rsm_ncv_to_color_th_cfg_0      :0x0880000498
    pc_cmh_rsm_ncv_to_color_th_cfg_1      :0x08800004A0
    pc_cmh_rsm_ncv_to_color_th_cfg_2      :0x08800004A8
    pc_cmh_rsm_ncv_to_color_th_cfg_3      :0x08800004B0
    pc_cmh_rsm_ncv_to_color_th_cfg_4      :0x08800004B8
    pc_cmh_rsm_ncv_to_color_th_cfg_5      :0x08800004C0
    pc_cmh_rsm_ncv_to_color_th_cfg_6      :0x08800004C8
    pc_cmh_rsm_ncv_to_color_th_cfg_7      :0x08800004D0
    pc_cmh_cic_cfg                        :0x08800004D8
    pc_cmh_cic_unit_non_fatal_intr_cfg    :0x08800004E0
    pc_cmh_cic_unit_fatal_intr_cfg        :0x08800004F8
    pc_cmh_cic_debug_intr_cfg             :0x0880000510
    pc_cmh_cic_unit_non_fatal_intr_wu_mask:0x0880000518
    pc_cmh_cic_unit_fatal_intr_wu_mask    :0x0880000520
    pc_cmh_cic_debug_intr_wu_mask         :0x0880000528
    pc_cmh_cic_block_non_fatal_intr_status:0x0880000530
    pc_cmh_cic_block_fatal_intr_status    :0x0880000538
    pc_cmh_cic_unit_non_fatal_intr_status :0x0880000540
    pc_cmh_cic_unit_fatal_intr_status     :0x0880000548
    pc_cmh_cic_debug_intr_status          :0x0880000550
    pc_cmh_wct_cfg                        :0x0880000558
    pc_cmh_wct_macro_cfg                  :0x0880000560
    pc_cmh_fla_cfg                        :0x0880000570
    pc_cmh_sni_cvp_ingress_stat_cnt_cfg   :0x0880000578
    pc_cmh_sni_cvp_egress_stat_cnt_cfg    :0x0880000588
    pc_cmh_sni_cmh_ingress_stat_cnt_cfg   :0x0880000598
    pc_cmh_sni_cmh_egress_stat_cnt_cfg    :0x08800005A8
    pc_cmh_dni_ingress_stat_cnt_cfg       :0x08800005B8
    pc_cmh_dni_egress_stat_cnt_cfg        :0x08800005C0
    pc_cmh_cwqm_core_stat_cnt_cfg         :0x08800005C8
    pc_cmh_cwqm_le_stat_cnt_cfg           :0x08800005D0
    pc_cmh_cwqm_dma_stat_cnt_cfg          :0x08800005D8
    pc_cmh_cwqm_zip_stat_cnt_cfg          :0x08800005E0
    pc_cmh_cwqm_rgx_stat_cnt_cfg          :0x08800005E8
    pc_cmh_cwqm_wu_crd_index_stat_cnt_cfg :0x08800005F0
    pc_cmh_cwqm_wu_crd_inc_stat_cnt_ena   :0x08800005F8
    pc_cmh_cwqm_wu_crd_inc_stat_cnt       :0x0880000600
    pc_cmh_cwqm_wu_crd_dec_stat_cnt_ena   :0x0880000608
    pc_cmh_cwqm_wu_crd_dec_stat_cnt       :0x0880000610
    pc_cmh_cwqm_wu_crd_alloc_req_stat_cnt_ena:0x0880000618
    pc_cmh_cwqm_wu_crd_alloc_req_stat_cnt :0x0880000620
    pc_cmh_cwqm_wu_index_inc_stat_cnt_ena :0x0880000628
    pc_cmh_cwqm_wu_index_inc_stat_cnt     :0x0880000630
    pc_cmh_cwqm_wu_index_dec_stat_cnt_ena :0x0880000638
    pc_cmh_cwqm_wu_index_dec_stat_cnt     :0x0880000640
    pc_cmh_cwqm_wu_index_alloc_req_stat_cnt:0x0880000648
    pc_cmh_rsm_bni_stat_cnt_cfg           :0x0880000650
    pc_cmh_rsm_bne_stat_cnt_cfg           :0x0880000658
    pc_cmh_rsm_bp_stat_cnt_cfg            :0x0880000660
    pc_cmh_misc_0_stat_cnt_ena            :0x0880000668
    pc_cmh_misc_0_stat_cnt                :0x0880000670
    pc_cmh_misc_1_stat_cnt_ena            :0x0880000678
    pc_cmh_misc_1_stat_cnt                :0x0880000680
    pc_cmh_misc_2_stat_cnt_ena            :0x0880000688
    pc_cmh_misc_2_stat_cnt                :0x0880000690
    pc_cmh_misc_3_stat_cnt_ena            :0x0880000698
    pc_cmh_misc_3_stat_cnt                :0x08800006A0
    pc_cmh_ftg_crd_cnt_sel_cfg            :0x08800006A8
    pc_cmh_frg_crd_cnt_sel_cfg            :0x08800006B0
    pc_cmh_cwqm_crd_cnt_sel_cfg           :0x08800006B8
    pc_cmh_tmm_crd_cnt_sel_cfg            :0x08800006C0
    pc_cmh_dqc_crd_cnt_sel_cfg            :0x08800006C8
    pc_cmh_cic_crd_cnt_sel_cfg            :0x08800006D0
    pc_cmh_crd_cnt                        :0x08800006D8
    pc_cmh_ftg_fci_cmd_err_detail_log     :0x08800006F8
    pc_cmh_ftg_fci_cmd_err_log            :0x0880000700
    pc_cmh_ftg_fci_cmd_1st_err_log        :0x0880000708
    pc_cmh_cwqm_wu_index_ptr_err_log      :0x0880000710
    pc_cmh_cwqm_wu_index_ptr_1st_err_log  :0x0880000718
    pc_cmh_ftg_fifo_oflow_err_sel_cfg     :0x0880000720
    pc_cmh_fifo_oflow_err_log             :0x0880000728
    pc_cmh_fifo_oflow_1st_err_log         :0x0880000730
    pc_cmh_ftg_crd_cnt_oflow_err_sel_cfg  :0x0880000738
    pc_cmh_frg_crd_cnt_oflow_err_sel_cfg  :0x0880000740
    pc_cmh_cwqm_crd_cnt_oflow_err_sel_cfg :0x0880000748
    pc_cmh_tmm_crd_cnt_oflow_err_sel_cfg  :0x0880000750
    pc_cmh_dqc_crd_cnt_oflow_err_sel_cfg  :0x0880000758
    pc_cmh_cic_crd_cnt_oflow_err_sel_cfg  :0x0880000760
    pc_cmh_cnt_oflow_err_log              :0x0880000768
    pc_cmh_cnt_oflow_1st_err_log          :0x0880000778
    pc_cmh_sram_0_err_inj_cfg             :0x0880000788
    pc_cmh_sram_0_log_err                 :0x0880000790
    pc_cmh_sram_0_log_syndrome            :0x08800007A0
    pc_cmh_sram_0_log_addr                :0x08800007A8
    pc_cmh_sram_1_err_inj_cfg             :0x08800007B0
    pc_cmh_sram_1_log_err                 :0x08800007B8
    pc_cmh_sram_1_log_syndrome            :0x08800007C0
    pc_cmh_sram_1_log_addr                :0x08800007C8
    pc_cmh_cwqm_q_depth_ncv_th_cfg        :0x0880000800 0x200
    pc_cmh_cwqm_anycast_dma_ncv_th_cfg    :0x0880004800 0x200
    pc_cmh_cwqm_vp_q_depth_ncv_th_sel_cfg :0x0880008800 0x100
    pc_cmh_cwqm_le_q_depth_ncv_th_sel_cfg :0x0880009000 0x40
    pc_cmh_cwqm_dma_q_depth_ncv_th_sel_cfg:0x0880009200 0x80
    pc_cmh_cwqm_rgx_q_depth_ncv_th_sel_cfg:0x0880009600 0x40
    pc_cmh_cwqm_zip_q_depth_ncv_th_sel_cfg:0x0880009800 0x40
    pc_cmh_cwqm_anycast_q_depth_ncv_th_sel_cfg:0x0880009A00 0x80
    pc_cmh_cwqm_dma_cnt_ncv_th_sel_cfg    :0x0880009E00 0x80
    pc_cmh_cwqm_vp_anycast_sel_cfg        :0x088000A200 0x100
    pc_cmh_cwqm_q_ptr                     :0x088000B000 0x1000
    pc_cmh_cwqm_pbuf_free_bit_set         :0x088001B000 0x80
    pc_cmh_cwqm_pbuf_free_bit_clr         :0x088001B400 0x80
    pc_cmh_cwqm_pbuf_free_vec             :0x088001B800 0x80
    pc_cmh_cwqm_pbuf_mem                  :0x0880020000 0x8000
    pc_cmh_cwqm_wu_index_pf_sram          :0x0880120000 0x800
    pc_cmh_wm_mem                         :0x0880140000 0x40000
    pc_cmh_tmm_sw_opcode_cfg              :0x0880940000 0x800
    pc_cmh_tmm_tsc_free_l2                :0x0880944000 0x400
    pc_cmh_tmm_tsc_timer_states           :0x0880950000 0x10000
    pc_cmh_dqc_bdc_hbm_bitalloc_cfg       :0x08809D0000 0x8000
    pc_cmh_dqc_bdc_lbuf_free_bit_set      :0x0880A10000 0x20
    pc_cmh_dqc_bdc_lbuf_free_bit_clr      :0x0880A10100 0x20
    pc_cmh_dqc_bdc_lbuf_free_vec          :0x0880A10200 0x20
    pc_cmh_dqc_bdc_lbuf_mem               :0x0880A14000 0x4000
    pc_cmh_dqc_bdc_hbm_page_ptr_pf_fifo_mem:0x0880A54000 0x80
    pc_cmh_dqc_bdc_q_state_mem            :0x0880A54400 0x400
    pc_cmh_dqc_bdc_lbuf_next_ptr_mem      :0x0880A58800 0x800
    pc_cmh_cic_wu_profile_cfg             :0x0880A5C800 0x80
    pc_cmh_sni_stat_cnts                  :0x0880A5CC00 0x20
    pc_cmh_dni_stat_cnts                  :0x0880A5CD00 0x10
    pc_cmh_cwqm_stat_cnts                 :0x0880A5CD80 0x40
    pc_cmh_rsm_stat_cnts                  :0x0880A5CF80 0x20
    pc_cmh_fla                            :0x0880A5D100 0x100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_PC_CMH_AN  :0x0880000000 - 0x0881000000:0x0000A5E100:0x0001000000
  ActSize:DMA_PC_AN      :0x000000B600. New SA:0x0881000000
    dma_pc_timeout_thresh_cfg             :0x0881000000
    dma_pc_timedout_sta                   :0x0881000008
    dma_pc_timeout_clr                    :0x0881000010
    dma_pc_fatal_intr_cause               :0x0881000018
    dma_pc_fatal_intr_stat                :0x0881000020
    dma_pc_fatal_intr_mask                :0x0881000028
    dma_pc_fatal_intr_bset                :0x0881000030
    dma_pc_fatal_intr_bclr                :0x0881000038
    dma_pc_non_fatal_intr_cause           :0x0881000040
    dma_pc_non_fatal_intr_stat            :0x0881000048
    dma_pc_non_fatal_intr_mask            :0x0881000050
    dma_pc_non_fatal_intr_bset            :0x0881000058
    dma_pc_non_fatal_intr_bclr            :0x0881000060
    dma_pc_opr_non_fatal_intr_cause       :0x0881000068
    dma_pc_opr_non_fatal_intr_stat        :0x0881000070
    dma_pc_opr_non_fatal_intr_mask        :0x0881000078
    dma_pc_opr_non_fatal_intr_bset        :0x0881000080
    dma_pc_opr_non_fatal_intr_bclr        :0x0881000088
    dma_pc_str_non_fatal0_intr_cause      :0x0881000090
    dma_pc_str_non_fatal0_intr_stat       :0x0881000098
    dma_pc_str_non_fatal0_intr_mask       :0x08810000A0
    dma_pc_str_non_fatal0_intr_bset       :0x08810000A8
    dma_pc_str_non_fatal0_intr_bclr       :0x08810000B0
    dma_pc_str_non_fatal1_intr_cause      :0x08810000B8
    dma_pc_str_non_fatal1_intr_stat       :0x08810000C0
    dma_pc_str_non_fatal1_intr_mask       :0x08810000C8
    dma_pc_str_non_fatal1_intr_bset       :0x08810000D0
    dma_pc_str_non_fatal1_intr_bclr       :0x08810000D8
    dma_pc_str_non_fatal2_intr_cause      :0x08810000E0
    dma_pc_str_non_fatal2_intr_stat       :0x08810000E8
    dma_pc_str_non_fatal2_intr_mask       :0x08810000F0
    dma_pc_str_non_fatal2_intr_bset       :0x08810000F8
    dma_pc_str_non_fatal2_intr_bclr       :0x0881000100
    dma_pc_features                       :0x0881000108
    dma_pc_spare_pio                      :0x0881000110
    dma_pc_scratchpad                     :0x0881000118
    dma_pc_fla_ring_module_id_cfg         :0x0881000120
    dma_pc_f1_wr_tag_cfg                  :0x0881000128
    dma_pc_f1_rd_tag_cfg                  :0x0881000130
    dma_pc_req_limit_cfg                  :0x0881000138
    dma_pc_rate_limit_cfg                 :0x0881000140
    dma_pc_alloc_cfg_done                 :0x0881000148
    dma_pc_init_status                    :0x0881000150
    dma_pc_dph_cfg                        :0x0881000158
    dma_pc_dph_log2phy_map_0              :0x0881000160
    dma_pc_dph_log2phy_map_1              :0x0881000168
    dma_pc_dph_log2phy_map_2              :0x0881000170
    dma_pc_dph_log2phy_map_3              :0x0881000178
    dma_pc_dph_log2phy_map_4              :0x0881000180
    dma_pc_dph_log2phy_map_5              :0x0881000188
    dma_pc_dph_log2phy_map_6              :0x0881000190
    dma_pc_dph_log2phy_map_7              :0x0881000198
    dma_pc_dph_log2phy_map_8              :0x08810001A0
    dma_pc_dph_log2phy_map_9              :0x08810001A8
    dma_pc_dph_log2phy_map_10             :0x08810001B0
    dma_pc_dph_log2phy_map_11             :0x08810001B8
    dma_pc_dph_log2phy_map_12             :0x08810001C0
    dma_pc_dph_log2phy_map_13             :0x08810001C8
    dma_pc_dph_cmd_buf_cfg                :0x08810001D0
    dma_pc_opr_cfg                        :0x08810001D8
    dma_pc_stage_buf_alloc                :0x08810001E0
    dma_pc_gtr_cmd_buf_alloc_0            :0x08810001E8
    dma_pc_gtr_cmd_buf_alloc_1            :0x08810001F0
    dma_pc_gtr_cmd_buf_alloc_2            :0x08810001F8
    dma_pc_gtr_cmd_buf_alloc_3            :0x0881000200
    dma_pc_gtr_cmd_buf_alloc_4            :0x0881000208
    dma_pc_gtr_cmd_buf_alloc_5            :0x0881000210
    dma_pc_gtr_cmd_buf_alloc_6            :0x0881000218
    dma_pc_gtr_cmd_buf_alloc_7            :0x0881000220
    dma_pc_gtr_cmd_buf_alloc_8            :0x0881000228
    dma_pc_gtr_cmd_buf_alloc_9            :0x0881000230
    dma_pc_gtr_cmd_buf_alloc_10           :0x0881000238
    dma_pc_gtr_cmd_buf_alloc_11           :0x0881000240
    dma_pc_gtr_cmd_buf_alloc_12           :0x0881000248
    dma_pc_gtr_cmd_buf_alloc_13           :0x0881000250
    dma_pc_str_cmd_buf_alloc_0            :0x0881000258
    dma_pc_str_cmd_buf_alloc_1            :0x0881000260
    dma_pc_str_cmd_buf_alloc_2            :0x0881000268
    dma_pc_str_cmd_buf_alloc_3            :0x0881000270
    dma_pc_str_cmd_buf_alloc_4            :0x0881000278
    dma_pc_str_cmd_buf_alloc_5            :0x0881000280
    dma_pc_str_cmd_buf_alloc_6            :0x0881000288
    dma_pc_str_cmd_buf_alloc_7            :0x0881000290
    dma_pc_str_cmd_buf_alloc_8            :0x0881000298
    dma_pc_str_cmd_buf_alloc_9            :0x08810002A0
    dma_pc_str_cmd_buf_alloc_10           :0x08810002A8
    dma_pc_str_cmd_buf_alloc_11           :0x08810002B0
    dma_pc_str_cmd_buf_alloc_12           :0x08810002B8
    dma_pc_str_cmd_buf_alloc_13           :0x08810002C0
    dma_pc_cmp_cmd_buf_alloc_0            :0x08810002C8
    dma_pc_cmp_cmd_buf_alloc_1            :0x08810002D0
    dma_pc_cmp_cmd_buf_alloc_2            :0x08810002D8
    dma_pc_cmp_cmd_buf_alloc_3            :0x08810002E0
    dma_pc_cmp_cmd_buf_alloc_4            :0x08810002E8
    dma_pc_cmp_cmd_buf_alloc_5            :0x08810002F0
    dma_pc_cmp_cmd_buf_alloc_6            :0x08810002F8
    dma_pc_cmp_cmd_buf_alloc_7            :0x0881000300
    dma_pc_cmp_cmd_buf_alloc_8            :0x0881000308
    dma_pc_cmp_cmd_buf_alloc_9            :0x0881000310
    dma_pc_cmp_cmd_buf_alloc_10           :0x0881000318
    dma_pc_cmp_cmd_buf_alloc_11           :0x0881000320
    dma_pc_cmp_cmd_buf_alloc_12           :0x0881000328
    dma_pc_cmp_cmd_buf_alloc_13           :0x0881000330
    dma_pc_dph_csr_wu_header              :0x0881000338
    dma_pc_dph_cmd_buf_occy               :0x0881000340
    dma_pc_str_cmd_buf_occy               :0x0881000348
    dma_pc_cmp_cmd_buf_occy               :0x0881000350
    dma_pc_dph_enq_wu_cnt                 :0x0881000358
    dma_pc_dph_drop_wu_cnt                :0x0881000360
    dma_pc_dph_intr_err_wu_log            :0x0881000368
    dma_pc_dph_intr_rord_err_log          :0x0881000388
    dma_pc_gtr_thd_cfg_tab_0              :0x0881000390
    dma_pc_gtr_thd_cfg_tab_1              :0x0881000398
    dma_pc_gtr_thd_cfg_tab_2              :0x08810003A0
    dma_pc_gtr_thd_cfg_tab_3              :0x08810003A8
    dma_pc_gtr_thd_cfg_tab_4              :0x08810003B0
    dma_pc_gtr_thd_cfg_tab_5              :0x08810003B8
    dma_pc_gtr_thd_cfg_tab_6              :0x08810003C0
    dma_pc_gtr_thd_cfg_tab_7              :0x08810003C8
    dma_pc_gtr_thd_cfg_tab_8              :0x08810003D0
    dma_pc_gtr_thd_cfg_tab_9              :0x08810003D8
    dma_pc_gtr_thd_cfg_tab_10             :0x08810003E0
    dma_pc_gtr_thd_cfg_tab_11             :0x08810003E8
    dma_pc_gtr_thd_cfg_tab_12             :0x08810003F0
    dma_pc_gtr_thd_cfg_tab_13             :0x08810003F8
    dma_pc_gtr_f1_tag_alloc_0             :0x0881000400
    dma_pc_gtr_f1_tag_alloc_1             :0x0881000408
    dma_pc_gtr_f1_tag_alloc_2             :0x0881000410
    dma_pc_gtr_f1_tag_alloc_3             :0x0881000418
    dma_pc_gtr_f1_tag_alloc_4             :0x0881000420
    dma_pc_gtr_f1_tag_alloc_5             :0x0881000428
    dma_pc_gtr_f1_tag_alloc_6             :0x0881000430
    dma_pc_gtr_f1_tag_alloc_7             :0x0881000438
    dma_pc_gtr_f1_tag_alloc_8             :0x0881000440
    dma_pc_gtr_f1_tag_alloc_9             :0x0881000448
    dma_pc_gtr_f1_tag_alloc_10            :0x0881000450
    dma_pc_gtr_f1_tag_alloc_11            :0x0881000458
    dma_pc_gtr_f1_tag_alloc_12            :0x0881000460
    dma_pc_gtr_f1_tag_alloc_13            :0x0881000468
    dma_pc_gtr_f1_tag_prof_thresh_0       :0x0881000470
    dma_pc_gtr_f1_tag_prof_thresh_1       :0x0881000478
    dma_pc_gtr_f1_tag_prof_thresh_2       :0x0881000480
    dma_pc_gtr_f1_tag_prof_thresh_3       :0x0881000488
    dma_pc_gtr_f1_tag_prof_thresh_4       :0x0881000490
    dma_pc_gtr_f1_tag_prof_thresh_5       :0x0881000498
    dma_pc_gtr_f1_tag_prof_thresh_6       :0x08810004A0
    dma_pc_gtr_f1_tag_prof_thresh_7       :0x08810004A8
    dma_pc_gtr_glb_alloc_status           :0x08810004B0
    dma_pc_opr_enq_cmd_lst_cnt_0          :0x08810004B8
    dma_pc_opr_enq_cmd_lst_cnt_1          :0x08810004C0
    dma_pc_opr_enq_cmd_lst_cnt_2          :0x08810004C8
    dma_pc_opr_enq_cmd_lst_cnt_3          :0x08810004D0
    dma_pc_opr_enq_cmd_lst_cnt_4          :0x08810004D8
    dma_pc_opr_enq_cmd_lst_cnt_5          :0x08810004E0
    dma_pc_opr_enq_cmd_lst_cnt_6          :0x08810004E8
    dma_pc_opr_enq_cmd_lst_cnt_7          :0x08810004F0
    dma_pc_opr_enq_cmd_lst_cnt_8          :0x08810004F8
    dma_pc_opr_enq_cmd_lst_cnt_9          :0x0881000500
    dma_pc_opr_enq_cmd_lst_cnt_10         :0x0881000508
    dma_pc_opr_enq_cmd_lst_cnt_11         :0x0881000510
    dma_pc_opr_enq_cmd_lst_cnt_12         :0x0881000518
    dma_pc_opr_enq_cmd_lst_cnt_13         :0x0881000520
    dma_pc_opr_enq_cmd_lst_cnt_14         :0x0881000528
    dma_pc_opr_enq_cmd_lst_cnt_15         :0x0881000530
    dma_pc_cmp_enq_cmd_lst_cnt            :0x0881000538
    dma_pc_cmp_wus_sent_cnt               :0x0881000540
    dma_pc_cmp_err_wus_sent_cnt           :0x0881000548
    dma_pc_dmi_cfg                        :0x0881000550
    dma_pc_dmi_axm_rd_cnt                 :0x0881000558
    dma_pc_dmi_axm_rrsp_cnt               :0x0881000560
    dma_pc_dmi_axm_wr_cnt                 :0x0881000568
    dma_pc_dmi_axm_wrsp_cnt               :0x0881000570
    dma_pc_dmi_lsn_sent_cnt               :0x0881000578
    dma_pc_dmi_lsn_rcvd_cnt               :0x0881000580
    dma_pc_dmi_ldn_sent_cnt               :0x0881000588
    dma_pc_dmi_ldn_rcvd_cnt               :0x0881000590
    dma_pc_sram_log_err                   :0x0881000598
    dma_pc_sram_log_syndrome              :0x08810005A0
    dma_pc_sram_log_addr                  :0x08810005A8
    dma_pc_mem_err_inj_cfg                :0x08810005B0
    dma_pc_dph_fla_mux_sel                :0x08810005B8
    dma_pc_gtr_fla_mux_sel                :0x08810005C0
    dma_pc_cmp_fla_mux_sel                :0x08810005C8
    dma_pc_dmi_fla_mux_sel                :0x08810005D0
    dma_pc_iop_fla_mux_sel                :0x08810005D8
    dma_pc_opr_fla_mux_sel                :0x08810005E0
    dma_pc_dph_fla_obus                   :0x08810005E8
    dma_pc_gtr_fla_obus                   :0x08810005F0
    dma_pc_cmp_fla_obus                   :0x08810005F8
    dma_pc_dmi_fla_obus                   :0x0881000600
    dma_pc_iop_fla_obus                   :0x0881000608
    dma_pc_opr_fla_obus                   :0x0881000610
    dma_pc_crc64v_poly0_cfg               :0x0881000800 0x200
    dma_pc_dph_cmd_buf_thd_occy           :0x0881001800 0x80
    dma_pc_str_cmd_buf_thd_occy           :0x0881001C00 0x80
    dma_pc_gtr_cmd_buf_thd_occy           :0x0881002000 0x80
    dma_pc_cmp_cmd_buf_thd_occy           :0x0881002400 0x80
    dma_pc_dph_pending_wu_cnt             :0x0881002800 0x80
    dma_pc_dph_rord_tag_tab               :0x0881002C00 0x200
    dma_pc_dph_rord_fifo_head             :0x0881003C00 0x80
    dma_pc_dph_intr_parser_err_log        :0x0881004000 0x80
    dma_pc_dph_gtr_thd_crd_cnt            :0x0881004400 0x80
    dma_pc_dph_per_thd_wu_cnt             :0x0881004800 0x80
    dma_pc_gtr_opr_credit                 :0x0881004C00 0x80
    dma_pc_gtr_thd_alloc_status           :0x0881005000 0x80
    dma_pc_gtr_per_thd_byte_cnt           :0x0881005400 0x80
    dma_pc_gtr_intr_parser_err_log        :0x0881005800 0x80
    dma_pc_gtr_f1_rord_tag_tab            :0x0881006000 0x800
    dma_pc_gtr_rord_fifo_head             :0x088100A000 0x80
    dma_pc_str_dbg_probe                  :0x088100A400 0x40
    dma_pc_str_stats_cnt_probe            :0x088100A600 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_DMA_PC_AN  :0x0881000000 - 0x0881010000:0x000000B600:0x0000010000
  ActSize:EC_AN          :0x0000082400. New SA:0x0881100000
    ec_timeout_thresh_cfg                 :0x0881100000
    ec_timedout_sta                       :0x0881100008
    ec_timeout_clr                        :0x0881100010
    ec_fatal_intr_cause                   :0x0881100018
    ec_fatal_intr_stat                    :0x0881100020
    ec_fatal_intr_mask                    :0x0881100028
    ec_fatal_intr_bset                    :0x0881100030
    ec_fatal_intr_bclr                    :0x0881100038
    ec_non_fatal_intr_cause               :0x0881100040
    ec_non_fatal_intr_stat                :0x0881100048
    ec_non_fatal_intr_mask                :0x0881100050
    ec_non_fatal_intr_bset                :0x0881100058
    ec_non_fatal_intr_bclr                :0x0881100060
    ec_features                           :0x0881100068
    ec_spare_pio                          :0x0881100070
    ec_scratchpad                         :0x0881100078
    ec_cfg                                :0x0881100080
    ec_state0                             :0x0881100088
    ec_state1                             :0x0881100090
    ec_error_info                         :0x0881100098
    ec_sram_log_err                       :0x08811000A8
    ec_sram_log_syndrome                  :0x08811000B0
    ec_sram_log_addr                      :0x08811000B8
    ec_mem_err_inj_cfg                    :0x08811000C0
    ec_cnt_ecc_sb                         :0x08811000C8
    ec_fla_ring_module_id_cfg             :0x08811000D0
    ec_coefram_bank0                      :0x0881102000 0x2000
    ec_coefram_bank1                      :0x0881122000 0x2000
    ec_coefram_bank2                      :0x0881142000 0x2000
    ec_coefram_bank3                      :0x0881162000 0x2000
    ec_cnt_str_intf                       :0x0881182000 0x40
    ec_cnt_gtr_intf                       :0x0881182200 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_EC_AN      :0x0881100000 - 0x0881200000:0x0000082400:0x0000100000
  ActSize:RGX_AN         :0x0000220000. New SA:0x0881400000
    rgx_timeout_thresh_cfg                :0x0881400000
    rgx_timedout_sta                      :0x0881400008
    rgx_timeout_clr                       :0x0881400010
    rgx_fatal_intr_cause                  :0x0881400018
    rgx_fatal_intr_stat                   :0x0881400020
    rgx_fatal_intr_mask                   :0x0881400028
    rgx_fatal_intr_bset                   :0x0881400030
    rgx_fatal_intr_bclr                   :0x0881400038
    rgx_non_fatal_intr_cause              :0x0881400040
    rgx_non_fatal_intr_stat               :0x0881400048
    rgx_non_fatal_intr_mask               :0x0881400050
    rgx_non_fatal_intr_bset               :0x0881400058
    rgx_non_fatal_intr_bclr               :0x0881400060
    rgx_features                          :0x0881400068
    rgx_spare_pio                         :0x0881400070
    rgx_scratchpad                        :0x0881400078
    rgx_cfg                               :0x0881400080
    rgx_sta                               :0x0881400088
    nfa_sram_log_err                      :0x0881400090
    nfa_sram_log_syndrome                 :0x0881400098
    nfa_sram_log_addr                     :0x08814000A0
    nfa_non_fatal_error_log               :0x08814000A8
    rgx_fla_ring_module_id_cfg            :0x08814000B0
    rgx_fla_out_sel                       :0x08814000B8
    rgx_fla_dbus_0                        :0x08814000C0
    rgx_fla_dbus_1                        :0x08814000C8
    rgx_fla_dbus_2                        :0x08814000D0
    rgx_fla_dbus_3                        :0x08814000D8
    rgx_fla_dbus_4                        :0x08814000E0
    rgx_fla_dbus_5                        :0x08814000E8
    rgx_fla_dbus_6                        :0x08814000F0
    rgx_fla_dbus_7                        :0x08814000F8
    rgx_fla_dbus_8                        :0x0881400100
    rgx_fla_dbus_9                        :0x0881400108
    rgx_fla_dbus_10                       :0x0881400110
    rgx_fla_dbus_11                       :0x0881400118
    rgx_fla_dbus_12                       :0x0881400120
    rgx_fla_dbus_13                       :0x0881400128
    rgx_fla_dbus_14                       :0x0881400130
    rgx_fla_dbus_15                       :0x0881400138
    rgx_fla_dbus_16                       :0x0881400140
    rgx_fla_dbus_17                       :0x0881400148
    rgx_fla_dbus_18                       :0x0881400150
    rgx_fla_dbus_19                       :0x0881400158
    rgx_fla_dbus_20                       :0x0881400160
    rgx_fla_dbus_21                       :0x0881400168
    rgx_fla_dbus_22                       :0x0881400170
    rgx_fla_dbus_23                       :0x0881400178
    rgx_fla_dbus_24                       :0x0881400180
    rgx_fla_dbus_25                       :0x0881400188
    rgx_fla_dbus_26                       :0x0881400190
    rgx_fla_dbus_27                       :0x0881400198
    rgx_fla_dbus_28                       :0x08814001A0
    rgx_fla_dbus_29                       :0x08814001A8
    rgx_fla_dbus_30                       :0x08814001B0
    rgx_fla_dbus_31                       :0x08814001B8
    rgx_fla_dbus_32                       :0x08814001C0
    rgx_fla_dbus_33                       :0x08814001C8
    rgx_fla_dbus_34                       :0x08814001D0
    rgx_fla_dbus_35                       :0x08814001D8
    rgx_fla_dbus_36                       :0x08814001E0
    rgx_fla_dbus_37                       :0x08814001E8
    rgx_fla_dbus_38                       :0x08814001F0
    rgx_fla_dbus_39                       :0x08814001F8
    rgx_fla_dbus_40                       :0x0881400200
    rgx_fla_dbus_41                       :0x0881400208
    rgx_fla_dbus_42                       :0x0881400210
    rgx_fla_dbus_43                       :0x0881400218
    rgx_fla_dbus_44                       :0x0881400220
    rgx_fla_dbus_45                       :0x0881400228
    rgx_fla_dbus_46                       :0x0881400230
    rgx_fla_dbus_47                       :0x0881400238
    rgx_fla_dbus_48                       :0x0881400240
    rgx_fla_dbus_49                       :0x0881400248
    rgx_fla_dbus_50                       :0x0881400250
    rgx_fla_dbus_51                       :0x0881400258
    rgx_fla_dbus_52                       :0x0881400260
    rgx_fla_dbus_53                       :0x0881400268
    rgx_fla_dbus_54                       :0x0881400270
    rgx_fla_dbus_55                       :0x0881400278
    rgx_fla_dbus_56                       :0x0881400280
    rgx_fla_dbus_57                       :0x0881400288
    rgx_fla_dbus_58                       :0x0881400290
    rgx_fla_dbus_59                       :0x0881400298
    rgx_fla_dbus_60                       :0x08814002A0
    rgx_fla_dbus_61                       :0x08814002A8
    rgx_fla_dbus_62                       :0x08814002B0
    rgx_fla_dbus_63                       :0x08814002B8
    rgx_nfa_stack_ctl_cfg                 :0x08814002C0
    rgx_nfa_instr_prefetch_cfg            :0x08814002C8
    rgx_mem_err_inj_cfg                   :0x08814002D0
    rgx_rcp_evnt_cfg                      :0x08814002D8
    rgx_rcp_cnt_ecc_mb                    :0x08814002E0
    rgx_rcp_dfa0_thread_dis               :0x08814002E8
    rgx_rcp_dfa1_thread_dis               :0x08814002F0
    rgx_rcp_dfa2_thread_dis               :0x08814002F8
    rgx_rcp_nfa_thread_dis                :0x0881400300
    rgx_dmi_cfg                           :0x0881400308
    rgx_dmi_gid_range_cfg                 :0x0881400310
    rgx_dmi_rate_limit_cfg                :0x0881400318
    rgx_dmi_req_limit_cfg                 :0x0881400320
    rgx_dmi_wr_tag_cfg                    :0x0881400328
    rgx_dmi_rd_tag_cfg                    :0x0881400330
    rgx_dfa0_cfg                          :0x0881400338
    rgx_dfa1_cfg                          :0x0881400340
    rgx_dfa2_cfg                          :0x0881400348
    rgx_dfa0_age_counter_cfg              :0x0881400350
    rgx_dfa1_age_counter_cfg              :0x0881400358
    rgx_dfa2_age_counter_cfg              :0x0881400360
    rgx_dfa0_thread_status_0              :0x0881400368
    rgx_dfa0_thread_status_1              :0x0881400370
    rgx_dfa0_thread_status_2              :0x0881400378
    rgx_dfa0_thread_status_3              :0x0881400380
    rgx_dfa0_thread_status_4              :0x0881400388
    rgx_dfa0_thread_status_5              :0x0881400390
    rgx_dfa0_thread_status_6              :0x0881400398
    rgx_dfa0_thread_status_7              :0x08814003A0
    rgx_dfa0_thread_status_8              :0x08814003A8
    rgx_dfa0_thread_status_9              :0x08814003B0
    rgx_dfa0_thread_status_10             :0x08814003B8
    rgx_dfa0_thread_status_11             :0x08814003C0
    rgx_dfa0_thread_status_12             :0x08814003C8
    rgx_dfa0_thread_status_13             :0x08814003D0
    rgx_dfa0_thread_status_14             :0x08814003D8
    rgx_dfa0_thread_status_15             :0x08814003E0
    rgx_dfa1_thread_status_0              :0x08814003E8
    rgx_dfa1_thread_status_1              :0x08814003F0
    rgx_dfa1_thread_status_2              :0x08814003F8
    rgx_dfa1_thread_status_3              :0x0881400400
    rgx_dfa1_thread_status_4              :0x0881400408
    rgx_dfa1_thread_status_5              :0x0881400410
    rgx_dfa1_thread_status_6              :0x0881400418
    rgx_dfa1_thread_status_7              :0x0881400420
    rgx_dfa1_thread_status_8              :0x0881400428
    rgx_dfa1_thread_status_9              :0x0881400430
    rgx_dfa1_thread_status_10             :0x0881400438
    rgx_dfa1_thread_status_11             :0x0881400440
    rgx_dfa1_thread_status_12             :0x0881400448
    rgx_dfa1_thread_status_13             :0x0881400450
    rgx_dfa1_thread_status_14             :0x0881400458
    rgx_dfa1_thread_status_15             :0x0881400460
    rgx_dfa2_thread_status_0              :0x0881400468
    rgx_dfa2_thread_status_1              :0x0881400470
    rgx_dfa2_thread_status_2              :0x0881400478
    rgx_dfa2_thread_status_3              :0x0881400480
    rgx_dfa2_thread_status_4              :0x0881400488
    rgx_dfa2_thread_status_5              :0x0881400490
    rgx_dfa2_thread_status_6              :0x0881400498
    rgx_dfa2_thread_status_7              :0x08814004A0
    rgx_dfa2_thread_status_8              :0x08814004A8
    rgx_dfa2_thread_status_9              :0x08814004B0
    rgx_dfa2_thread_status_10             :0x08814004B8
    rgx_dfa2_thread_status_11             :0x08814004C0
    rgx_dfa2_thread_status_12             :0x08814004C8
    rgx_dfa2_thread_status_13             :0x08814004D0
    rgx_dfa2_thread_status_14             :0x08814004D8
    rgx_dfa2_thread_status_15             :0x08814004E0
    rgx_dfa0_error_log                    :0x08814004E8
    rgx_dfa1_error_log                    :0x08814004F0
    rgx_dfa2_error_log                    :0x08814004F8
    rgx_dfa0_mem_err_inj_cfg              :0x0881400500
    rgx_dfa1_mem_err_inj_cfg              :0x0881400508
    rgx_dfa2_mem_err_inj_cfg              :0x0881400510
    rgx_dfa0_sram_log_err                 :0x0881400518
    rgx_dfa1_sram_log_err                 :0x0881400520
    rgx_dfa2_sram_log_err                 :0x0881400528
    rgx_dfa0_sram_log_addr                :0x0881400530
    rgx_dfa1_sram_log_addr                :0x0881400538
    rgx_dfa2_sram_log_addr                :0x0881400540
    rgx_sram_log_err                      :0x0881400548
    rgx_sram_log_syndrome                 :0x0881400550
    rgx_sram_log_addr                     :0x0881400558
    rgx_nfa_dbg_probe_hdr                 :0x0881400580 0x40
    rgx_nfa_dbg_probe_pkt                 :0x0881400780 0x40
    rgx_nfa_dbg_probe_pf_pkt              :0x0881400980 0x40
    rgx_nfa_dbg_probe_cmpl                :0x0881400B80 0x40
    rgx_nfa_dbg_probe_result_wr           :0x0881400D80 0x40
    rgx_nfa_dbg_probe_nxtstack_wr         :0x0881400F80 0x40
    rgx_nfa_dbg_probe_curstack_wr         :0x0881401180 0x40
    rgx_nfa_dbg_probe_result_wr_resp      :0x0881401380 0x40
    rgx_nfa_dbg_probe_nxtstack_wr_resp    :0x0881401580 0x40
    rgx_nfa_dbg_probe_curstack_wr_resp    :0x0881401780 0x40
    rgx_nfa_dbg_probe_curstack_rd         :0x0881401980 0x40
    rgx_nfa_dbg_probe_instr_rd            :0x0881401B80 0x40
    rgx_nfa_dbg_probe_curstack_rd_resp    :0x0881401D80 0x40
    rgx_nfa_dbg_probe_instr_rd_resp       :0x0881401F80 0x40
    rgx_nfa_dbg_probe_ccmap_wr            :0x0881402180 0x40
    rgx_dbgperf0                          :0x0881402380 0x40
    rgx_dbgperf1                          :0x0881402580 0x40
    rgx_dbgperf2                          :0x0881402780 0x40
    rgx_dbgperf3                          :0x0881402980 0x40
    rgx_dbgperf4                          :0x0881402B80 0x40
    rgx_dfa0_dbg_probe_c2                 :0x0881402D80 0x40
    rgx_dfa0_dbg_probe_c5                 :0x0881402F80 0x40
    rgx_dfa1_dbg_probe_c2                 :0x0881403180 0x40
    rgx_dfa1_dbg_probe_c5                 :0x0881403380 0x40
    rgx_dfa2_dbg_probe_c2                 :0x0881403580 0x40
    rgx_dfa2_dbg_probe_c5                 :0x0881403780 0x40
    rgx_rcp_mem_acc_iwq                   :0x0881404000 0x800
    rgx_rcp_mem_acc_stack                 :0x0881410000 0x2000
    rgx_rcp_mem_acc_fth_dfa2              :0x0881430000 0x400
    rgx_rcp_mem_acc_fth_dfa1              :0x0881436000 0x400
    rgx_rcp_mem_acc_fth_dfa0              :0x088143C000 0x400
    rgx_rcp_mem_acc_res_dfa2              :0x0881442000 0x800
    rgx_rcp_mem_acc_res_dfa1              :0x0881446000 0x800
    rgx_rcp_mem_acc_res_dfa0              :0x088144A000 0x800
    rgx_rcp_mem_acc_res_nfa               :0x088144E000 0x400
    rgx_rcp_mem_acc_nsk_nfa               :0x0881450000 0x800
    rgx_rcp_mem_acc_la_res                :0x0881458000 0x800
    rgx_nfa_ccmap_buff_acc                :0x0881460000 0x2000
    rgx_nfa_stack_acc15                   :0x08814A0000 0x1000
    rgx_nfa_stack_acc14                   :0x08814B0000 0x1000
    rgx_nfa_stack_acc13                   :0x08814C0000 0x1000
    rgx_nfa_stack_acc12                   :0x08814D0000 0x1000
    rgx_nfa_stack_acc11                   :0x08814E0000 0x1000
    rgx_nfa_stack_acc10                   :0x08814F0000 0x1000
    rgx_nfa_stack_acc9                    :0x0881500000 0x1000
    rgx_nfa_stack_acc8                    :0x0881510000 0x1000
    rgx_nfa_stack_acc7                    :0x0881520000 0x1000
    rgx_nfa_stack_acc6                    :0x0881530000 0x1000
    rgx_nfa_stack_acc5                    :0x0881540000 0x1000
    rgx_nfa_stack_acc4                    :0x0881550000 0x1000
    rgx_nfa_stack_acc3                    :0x0881560000 0x1000
    rgx_nfa_stack_acc2                    :0x0881570000 0x1000
    rgx_nfa_stack_acc1                    :0x0881580000 0x1000
    rgx_nfa_stack_acc0                    :0x0881590000 0x1000
    rgx_nfa_payload_buff_acc3             :0x08815A0000 0x2000
    rgx_nfa_payload_buff_acc2             :0x08815C0000 0x2000
    rgx_nfa_payload_buff_acc1             :0x08815E0000 0x2000
    rgx_nfa_payload_buff_acc0             :0x0881600000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_RGX_AN     :0x0881400000 - 0x0881800000:0x0000220000:0x0000400000
  ActSize:ZIP_AN         :0x00001F2200. New SA:0x0881800000
    zip_timeout_thresh_cfg                :0x0881800000
    zip_timedout_sta                      :0x0881800008
    zip_timeout_clr                       :0x0881800010
    zip_fatal_intr_cause                  :0x0881800018
    zip_fatal_intr_stat                   :0x0881800020
    zip_fatal_intr_mask                   :0x0881800028
    zip_fatal_intr_bset                   :0x0881800030
    zip_fatal_intr_bclr                   :0x0881800038
    zip_non_fatal_intr_cause              :0x0881800040
    zip_non_fatal_intr_stat               :0x0881800050
    zip_non_fatal_intr_mask               :0x0881800060
    zip_non_fatal_intr_bset               :0x0881800070
    zip_non_fatal_intr_bclr               :0x0881800080
    zip_features                          :0x0881800090
    zip_spare_pio                         :0x0881800098
    zip_scratchpad                        :0x08818000A0
    zcp_ecc_sym                           :0x08818000A8
    zcp_cfg                               :0x08818000B0
    zip_zcp_dbg_stat_cfg                  :0x08818000B8
    zip_zcp_dbg_status                    :0x08818000C0
    zip_zcp_evnt_cfg                      :0x08818000E0
    zip_zcp_evnt_cfg1                     :0x08818000E8
    zip_zcp_cfg_thread                    :0x08818000F0
    zip_zcp_sram_log_err                  :0x08818000F8
    zip_zcp_sram_log_addr                 :0x0881800100
    zip_mem_err_inj_cfg                   :0x0881800108
    zip_dmi_cfg                           :0x0881800110
    zip_dmi_gid_range_cfg                 :0x0881800118
    zip_dmi_rate_limit_cfg                :0x0881800120
    zip_dmi_req_limit_cfg                 :0x0881800128
    zip_dmi_wr_tag_cfg                    :0x0881800130
    zip_dmi_rd_tag_cfg                    :0x0881800138
    zip_he_mem_log_err                    :0x0881800140
    zip_he_mem_log_addr                   :0x0881800148
    zip_he_mem_err_inj                    :0x0881800150
    zip_sch_alloc_mem_log_ucerr           :0x0881800158
    zip_sch_hash_mem_log_ucerr            :0x0881800160
    zip_sch_match_mem_log_ucerr           :0x0881800168
    zip_sch_alloc_mem_log_addr            :0x0881800170
    zip_sch_hash_mem_log_addr             :0x0881800178
    zip_sch_match_mem_log_addr            :0x0881800180
    zip_sch_alloc_mem_err_inj_cfg         :0x0881800188
    zip_sch_hash_mem_err_inj_cfg          :0x0881800190
    zip_sch_match_mem_err_inj_cfg         :0x0881800198
    zip_sch_sts                           :0x08818001A0
    zip_sch_fsm_sts                       :0x08818001A8
    zip_sch_result_credit_sts_0           :0x08818001B0
    zip_sch_result_credit_sts_1           :0x08818001B8
    zip_red_cfg                           :0x08818001C0
    zip_red_sts                           :0x08818001C8
    zip_fla_ring_module_id_cfg            :0x08818001D0
    zcp_dbgperf0                          :0x0881800200 0x40
    zcp_dbgperf1                          :0x0881800400 0x40
    zcp_dbgperf2                          :0x0881800600 0x40
    zcp_dbgperf3                          :0x0881800800 0x40
    zcp_dbgperf4                          :0x0881800A00 0x40
    zcp_dbgperf_latency_0                 :0x0881800C00 0x40
    zcp_dbgperf_latency_1                 :0x0881800E00 0x40
    zcp_dbgperf_latency_2                 :0x0881801000 0x40
    zcp_dbgperf_latency_3                 :0x0881801200 0x40
    zcp_dbgperf_latency_4                 :0x0881801400 0x40
    zip_zcp_mem_iwq                       :0x0881801800 0x800
    zip_zcp_mem_fsk                       :0x0881810000 0x4000
    zip_zcp_mem_rdr                       :0x0881870000 0x4000
    zip_zcp_mem_hef_0                     :0x08818D0000 0x8000
    zip_zcp_mem_hef_1                     :0x0881950000 0x8000
    zip_zcp_mem_strs                      :0x08819D0000 0x800
    zip_zcp_mem_strr                      :0x08819DC000 0x400
    zip_zcp_mem_jea_0                     :0x08819E2000 0x800
    zip_zcp_mem_jea_1                     :0x08819EA000 0x800
    zip_sch_perf_stats_cntr               :0x08819F2000 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_ZIP_AN     :0x0881800000 - 0x0881A00000:0x00001F2200:0x0000200000
  ActSize:JPG_AN         :0x00000000B8. New SA:0x0881A00000
    jpg_timeout_thresh_cfg                :0x0881A00000
    jpg_timedout_sta                      :0x0881A00008
    jpg_timeout_clr                       :0x0881A00010
    jpg_fatal_intr_cause                  :0x0881A00018
    jpg_fatal_intr_stat                   :0x0881A00020
    jpg_fatal_intr_mask                   :0x0881A00028
    jpg_fatal_intr_bset                   :0x0881A00030
    jpg_fatal_intr_bclr                   :0x0881A00038
    jpg_non_fatal_intr_cause              :0x0881A00040
    jpg_non_fatal_intr_stat               :0x0881A00048
    jpg_non_fatal_intr_mask               :0x0881A00050
    jpg_non_fatal_intr_bset               :0x0881A00058
    jpg_non_fatal_intr_bclr               :0x0881A00060
    jpg_features                          :0x0881A00068
    jpg_spare_pio                         :0x0881A00070
    jpg_scratchpad                        :0x0881A00078
    jpg_ecc_sym                           :0x0881A00080
    jpg_cfg                               :0x0881A00088
    jpg_sram_log_err                      :0x0881A00090
    jpg_sram_log_syndrome                 :0x0881A00098
    jpg_sram_log_addr                     :0x0881A000A0
    jpg_mem_err_inj_cfg                   :0x0881A000A8
    jpg_fla_ring_module_id_cfg            :0x0881A000B0
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_JPG_AN     :0x0881A00000 - 0x0881A00100:0x00000000B8:0x0000000100
  ActSize:SEC_AN         :0x0000000350. New SA:0x0881A00400
    sec_timeout_thresh_cfg                :0x0881A00400
    sec_timedout_sta                      :0x0881A00408
    sec_timeout_clr                       :0x0881A00410
    sec_non_fatal_intr_cause              :0x0881A00418
    sec_non_fatal_intr_stat               :0x0881A00420
    sec_non_fatal_intr_mask               :0x0881A00428
    sec_non_fatal_intr_bset               :0x0881A00430
    sec_non_fatal_intr_bclr               :0x0881A00438
    sec_features                          :0x0881A00440
    sec_spare_pio                         :0x0881A00448
    sec_scratchpad                        :0x0881A00450
    sec_cfg                               :0x0881A00458
    sec_stat                              :0x0881A00460
    sec_fla_ring_module_id_cfg            :0x0881A00468
    sec_sram_log_err                      :0x0881A00470
    sec_sram_log_addr                     :0x0881A00478
    sec_cfg_log_err                       :0x0881A00480
    sec_cfg_log_cmd_upper                 :0x0881A00488
    sec_cfg_log_cmd_lower                 :0x0881A00490
    sec_err_cnt                           :0x0881A00498
    sec_mem_err_inj_cfg                   :0x0881A004A0
    sec_aes_in_sop_cnt_0                  :0x0881A004A8
    sec_aes_in_sop_cnt_1                  :0x0881A004B0
    sec_aes_in_sop_cnt_2                  :0x0881A004B8
    sec_aes_in_sop_cnt_3                  :0x0881A004C0
    sec_aes_in_eop_cnt_0                  :0x0881A004C8
    sec_aes_in_eop_cnt_1                  :0x0881A004D0
    sec_aes_in_eop_cnt_2                  :0x0881A004D8
    sec_aes_in_eop_cnt_3                  :0x0881A004E0
    sec_aes_out_sop_cnt_0                 :0x0881A004E8
    sec_aes_out_sop_cnt_1                 :0x0881A004F0
    sec_aes_out_sop_cnt_2                 :0x0881A004F8
    sec_aes_out_sop_cnt_3                 :0x0881A00500
    sec_aes_out_eop_cnt_0                 :0x0881A00508
    sec_aes_out_eop_cnt_1                 :0x0881A00510
    sec_aes_out_eop_cnt_2                 :0x0881A00518
    sec_aes_out_eop_cnt_3                 :0x0881A00520
    sec_aes_dbg_0                         :0x0881A00528
    sec_aes_dbg_1                         :0x0881A00530
    sec_aes_dbg_2                         :0x0881A00538
    sec_aes_dbg_3                         :0x0881A00540
    sec_aes_dbg_cmd_upper_0               :0x0881A00548
    sec_aes_dbg_cmd_upper_1               :0x0881A00550
    sec_aes_dbg_cmd_upper_2               :0x0881A00558
    sec_aes_dbg_cmd_upper_3               :0x0881A00560
    sec_aes_dbg_cmd_lower_0               :0x0881A00568
    sec_aes_dbg_cmd_lower_1               :0x0881A00570
    sec_aes_dbg_cmd_lower_2               :0x0881A00578
    sec_aes_dbg_cmd_lower_3               :0x0881A00580
    sec_sha_in_sop_cnt_0                  :0x0881A00588
    sec_sha_in_sop_cnt_1                  :0x0881A00590
    sec_sha_in_sop_cnt_2                  :0x0881A00598
    sec_sha_in_sop_cnt_3                  :0x0881A005A0
    sec_sha_in_sop_cnt_4                  :0x0881A005A8
    sec_sha_in_sop_cnt_5                  :0x0881A005B0
    sec_sha_in_eop_cnt_0                  :0x0881A005B8
    sec_sha_in_eop_cnt_1                  :0x0881A005C0
    sec_sha_in_eop_cnt_2                  :0x0881A005C8
    sec_sha_in_eop_cnt_3                  :0x0881A005D0
    sec_sha_in_eop_cnt_4                  :0x0881A005D8
    sec_sha_in_eop_cnt_5                  :0x0881A005E0
    sec_sha_out_sop_cnt_0                 :0x0881A005E8
    sec_sha_out_sop_cnt_1                 :0x0881A005F0
    sec_sha_out_sop_cnt_2                 :0x0881A005F8
    sec_sha_out_sop_cnt_3                 :0x0881A00600
    sec_sha_out_sop_cnt_4                 :0x0881A00608
    sec_sha_out_sop_cnt_5                 :0x0881A00610
    sec_sha_out_eop_cnt_0                 :0x0881A00618
    sec_sha_out_eop_cnt_1                 :0x0881A00620
    sec_sha_out_eop_cnt_2                 :0x0881A00628
    sec_sha_out_eop_cnt_3                 :0x0881A00630
    sec_sha_out_eop_cnt_4                 :0x0881A00638
    sec_sha_out_eop_cnt_5                 :0x0881A00640
    sec_sha_cmn_dbg_0                     :0x0881A00648
    sec_sha_cmn_dbg_1                     :0x0881A00650
    sec_sha_cmn_dbg_2                     :0x0881A00658
    sec_sha_cmn_dbg_3                     :0x0881A00660
    sec_sha_cmn_dbg_4                     :0x0881A00668
    sec_sha_cmn_dbg_5                     :0x0881A00670
    sec_sha1_sha2_dbg_0                   :0x0881A00678
    sec_sha1_sha2_dbg_1                   :0x0881A00680
    sec_sha1_sha2_dbg_2                   :0x0881A00688
    sec_sha1_sha2_dbg_3                   :0x0881A00690
    sec_sha1_sha2_dbg_4                   :0x0881A00698
    sec_sha1_sha2_dbg_5                   :0x0881A006A0
    sec_sha3_dbg_0                        :0x0881A006A8
    sec_sha3_dbg_1                        :0x0881A006B0
    sec_sha3_dbg_2                        :0x0881A006B8
    sec_sha3_dbg_3                        :0x0881A006C0
    sec_sha3_dbg_4                        :0x0881A006C8
    sec_sha3_dbg_5                        :0x0881A006D0
    sec_sha_dbg_cmd_upper_0               :0x0881A006D8
    sec_sha_dbg_cmd_upper_1               :0x0881A006E0
    sec_sha_dbg_cmd_upper_2               :0x0881A006E8
    sec_sha_dbg_cmd_upper_3               :0x0881A006F0
    sec_sha_dbg_cmd_upper_4               :0x0881A006F8
    sec_sha_dbg_cmd_upper_5               :0x0881A00700
    sec_sha_dbg_cmd_lower_0               :0x0881A00708
    sec_sha_dbg_cmd_lower_1               :0x0881A00710
    sec_sha_dbg_cmd_lower_2               :0x0881A00718
    sec_sha_dbg_cmd_lower_3               :0x0881A00720
    sec_sha_dbg_cmd_lower_4               :0x0881A00728
    sec_sha_dbg_cmd_lower_5               :0x0881A00730
    sec_mem_sel_addr                      :0x0881A00738
    sec_mem_rd_data_upper                 :0x0881A00740
    sec_mem_rd_data_lower                 :0x0881A00748
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_SEC_AN     :0x0881A00400 - 0x0881A00800:0x0000000350:0x0000000400
  ActSize:LE_AN          :0x0000040800. New SA:0x0881A80000
    le_timeout_thresh_cfg                 :0x0881A80000
    le_timedout_sta                       :0x0881A80008
    le_timeout_clr                        :0x0881A80010
    le_fatal_intr_cause                   :0x0881A80018
    le_fatal_intr_stat                    :0x0881A80020
    le_fatal_intr_mask                    :0x0881A80028
    le_fatal_intr_bset                    :0x0881A80030
    le_fatal_intr_bclr                    :0x0881A80038
    le_non_fatal_intr_cause               :0x0881A80040
    le_non_fatal_intr_stat                :0x0881A80048
    le_non_fatal_intr_mask                :0x0881A80050
    le_non_fatal_intr_bset                :0x0881A80058
    le_non_fatal_intr_bclr                :0x0881A80060
    le_features                           :0x0881A80068
    le_spare_pio                          :0x0881A80070
    le_scratchpad                         :0x0881A80078
    le_cfg                                :0x0881A80080
    le_wuq_arb_wt_cfg                     :0x0881A80088
    le_cfgtbl_cfg_param_0                 :0x0881A80090
    le_cfgtbl_cfg_param_1                 :0x0881A80098
    le_cfgtbl_cfg_param_2                 :0x0881A800A0
    le_cfgtbl_cfg_param_3                 :0x0881A800A8
    le_cfgtbl_cfg_param_4                 :0x0881A800B0
    le_cfgtbl_cfg_param_5                 :0x0881A800B8
    le_cfgtbl_cfg_param_6                 :0x0881A800C0
    le_cfgtbl_cfg_param_7                 :0x0881A800C8
    le_cfgtbl_cfg_param_8                 :0x0881A800D0
    le_cfgtbl_cfg_param_9                 :0x0881A800D8
    le_cfgtbl_cfg_param_10                :0x0881A800E0
    le_cfgtbl_cfg_param_11                :0x0881A800E8
    le_cfgtbl_cfg_param_12                :0x0881A800F0
    le_cfgtbl_cfg_param_13                :0x0881A800F8
    le_cfgtbl_cfg_param_14                :0x0881A80100
    le_cfgtbl_cfg_param_15                :0x0881A80108
    le_cfgtbl_cfg_param_16                :0x0881A80110
    le_cfgtbl_cfg_param_17                :0x0881A80118
    le_cfgtbl_cfg_param_18                :0x0881A80120
    le_cfgtbl_cfg_param_19                :0x0881A80128
    le_cfgtbl_cfg_param_20                :0x0881A80130
    le_cfgtbl_cfg_param_21                :0x0881A80138
    le_cfgtbl_cfg_param_22                :0x0881A80140
    le_cfgtbl_cfg_param_23                :0x0881A80148
    le_cfgtbl_cfg_param_24                :0x0881A80150
    le_cfgtbl_cfg_param_25                :0x0881A80158
    le_cfgtbl_cfg_param_26                :0x0881A80160
    le_cfgtbl_cfg_param_27                :0x0881A80168
    le_cfgtbl_cfg_param_28                :0x0881A80170
    le_cfgtbl_cfg_param_29                :0x0881A80178
    le_cfgtbl_cfg_param_30                :0x0881A80180
    le_cfgtbl_cfg_param_31                :0x0881A80188
    le_cfgtbl_ht_baddr_0                  :0x0881A80190
    le_cfgtbl_ht_baddr_1                  :0x0881A80198
    le_cfgtbl_ht_baddr_2                  :0x0881A801A0
    le_cfgtbl_ht_baddr_3                  :0x0881A801A8
    le_cfgtbl_ht_baddr_4                  :0x0881A801B0
    le_cfgtbl_ht_baddr_5                  :0x0881A801B8
    le_cfgtbl_ht_baddr_6                  :0x0881A801C0
    le_cfgtbl_ht_baddr_7                  :0x0881A801C8
    le_cfgtbl_ht_baddr_8                  :0x0881A801D0
    le_cfgtbl_ht_baddr_9                  :0x0881A801D8
    le_cfgtbl_ht_baddr_10                 :0x0881A801E0
    le_cfgtbl_ht_baddr_11                 :0x0881A801E8
    le_cfgtbl_ht_baddr_12                 :0x0881A801F0
    le_cfgtbl_ht_baddr_13                 :0x0881A801F8
    le_cfgtbl_ht_baddr_14                 :0x0881A80200
    le_cfgtbl_ht_baddr_15                 :0x0881A80208
    le_cfgtbl_ht_baddr_16                 :0x0881A80210
    le_cfgtbl_ht_baddr_17                 :0x0881A80218
    le_cfgtbl_ht_baddr_18                 :0x0881A80220
    le_cfgtbl_ht_baddr_19                 :0x0881A80228
    le_cfgtbl_ht_baddr_20                 :0x0881A80230
    le_cfgtbl_ht_baddr_21                 :0x0881A80238
    le_cfgtbl_ht_baddr_22                 :0x0881A80240
    le_cfgtbl_ht_baddr_23                 :0x0881A80248
    le_cfgtbl_ht_baddr_24                 :0x0881A80250
    le_cfgtbl_ht_baddr_25                 :0x0881A80258
    le_cfgtbl_ht_baddr_26                 :0x0881A80260
    le_cfgtbl_ht_baddr_27                 :0x0881A80268
    le_cfgtbl_ht_baddr_28                 :0x0881A80270
    le_cfgtbl_ht_baddr_29                 :0x0881A80278
    le_cfgtbl_ht_baddr_30                 :0x0881A80280
    le_cfgtbl_ht_baddr_31                 :0x0881A80288
    le_cfgtbl_ft_baddr_0                  :0x0881A80290
    le_cfgtbl_ft_baddr_1                  :0x0881A80298
    le_cfgtbl_ft_baddr_2                  :0x0881A802A0
    le_cfgtbl_ft_baddr_3                  :0x0881A802A8
    le_cfgtbl_ft_baddr_4                  :0x0881A802B0
    le_cfgtbl_ft_baddr_5                  :0x0881A802B8
    le_cfgtbl_ft_baddr_6                  :0x0881A802C0
    le_cfgtbl_ft_baddr_7                  :0x0881A802C8
    le_cfgtbl_ft_baddr_8                  :0x0881A802D0
    le_cfgtbl_ft_baddr_9                  :0x0881A802D8
    le_cfgtbl_ft_baddr_10                 :0x0881A802E0
    le_cfgtbl_ft_baddr_11                 :0x0881A802E8
    le_cfgtbl_ft_baddr_12                 :0x0881A802F0
    le_cfgtbl_ft_baddr_13                 :0x0881A802F8
    le_cfgtbl_ft_baddr_14                 :0x0881A80300
    le_cfgtbl_ft_baddr_15                 :0x0881A80308
    le_cfgtbl_ft_baddr_16                 :0x0881A80310
    le_cfgtbl_ft_baddr_17                 :0x0881A80318
    le_cfgtbl_ft_baddr_18                 :0x0881A80320
    le_cfgtbl_ft_baddr_19                 :0x0881A80328
    le_cfgtbl_ft_baddr_20                 :0x0881A80330
    le_cfgtbl_ft_baddr_21                 :0x0881A80338
    le_cfgtbl_ft_baddr_22                 :0x0881A80340
    le_cfgtbl_ft_baddr_23                 :0x0881A80348
    le_cfgtbl_ft_baddr_24                 :0x0881A80350
    le_cfgtbl_ft_baddr_25                 :0x0881A80358
    le_cfgtbl_ft_baddr_26                 :0x0881A80360
    le_cfgtbl_ft_baddr_27                 :0x0881A80368
    le_cfgtbl_ft_baddr_28                 :0x0881A80370
    le_cfgtbl_ft_baddr_29                 :0x0881A80378
    le_cfgtbl_ft_baddr_30                 :0x0881A80380
    le_cfgtbl_ft_baddr_31                 :0x0881A80388
    le_cfgtbl_default_0                   :0x0881A80390
    le_cfgtbl_default_1                   :0x0881A80398
    le_cfgtbl_default_2                   :0x0881A803A0
    le_cfgtbl_default_3                   :0x0881A803A8
    le_cfgtbl_default_4                   :0x0881A803B0
    le_cfgtbl_default_5                   :0x0881A803B8
    le_cfgtbl_default_6                   :0x0881A803C0
    le_cfgtbl_default_7                   :0x0881A803C8
    le_cfgtbl_default_8                   :0x0881A803D0
    le_cfgtbl_default_9                   :0x0881A803D8
    le_cfgtbl_default_10                  :0x0881A803E0
    le_cfgtbl_default_11                  :0x0881A803E8
    le_cfgtbl_default_12                  :0x0881A803F0
    le_cfgtbl_default_13                  :0x0881A803F8
    le_cfgtbl_default_14                  :0x0881A80400
    le_cfgtbl_default_15                  :0x0881A80408
    le_cfgtbl_default_16                  :0x0881A80410
    le_cfgtbl_default_17                  :0x0881A80418
    le_cfgtbl_default_18                  :0x0881A80420
    le_cfgtbl_default_19                  :0x0881A80428
    le_cfgtbl_default_20                  :0x0881A80430
    le_cfgtbl_default_21                  :0x0881A80438
    le_cfgtbl_default_22                  :0x0881A80440
    le_cfgtbl_default_23                  :0x0881A80448
    le_cfgtbl_default_24                  :0x0881A80450
    le_cfgtbl_default_25                  :0x0881A80458
    le_cfgtbl_default_26                  :0x0881A80460
    le_cfgtbl_default_27                  :0x0881A80468
    le_cfgtbl_default_28                  :0x0881A80470
    le_cfgtbl_default_29                  :0x0881A80478
    le_cfgtbl_default_30                  :0x0881A80480
    le_cfgtbl_default_31                  :0x0881A80488
    le_tcam_cfg                           :0x0881A80490
    le_mem_err_inj_cfg                    :0x0881A80498
    le_debug_ctrl                         :0x0881A804A0
    le_debug_sts                          :0x0881A804A8
    le_com_cntr_cfg                       :0x0881A804B0
    le_com_cntr                           :0x0881A804B8
    le_wu_cntr                            :0x0881A804C0
    le_fp_cntr                            :0x0881A804C8
    le_cell_cntr                          :0x0881A804D0
    le_axm_outs_cntr                      :0x0881A804D8
    le_fep_outs_cntr                      :0x0881A804E0
    le_sram_log_err                       :0x0881A804E8
    le_sram_log_syndrome                  :0x0881A804F0
    le_sram_log_addr                      :0x0881A804F8
    le_prog_elog                          :0x0881A80500
    le_cfgtbl_mask                        :0x0881A80800 0x400
    le_tcam_val_bits                      :0x0881A86800 0x800
    le_tcam_mask_bits                     :0x0881A9E800 0x800
    le_tcam_state_tbl                     :0x0881AB6800 0x200
    le_wbuf_mem                           :0x0881AB8800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_LE_AN      :0x0881A80000 - 0x0881B00000:0x0000040800:0x0000080000
  ActSize:FLA_AN         :0x0000210000. New SA:0x0881C00000
    fla_timeout_thresh_cfg                :0x0881C00000
    fla_timedout_sta                      :0x0881C00008
    fla_timeout_clr                       :0x0881C00010
    fla_fatal_mem_intr_cause              :0x0881C00018
    fla_fatal_mem_intr_stat               :0x0881C00020
    fla_fatal_mem_intr_mask               :0x0881C00028
    fla_fatal_mem_intr_bset               :0x0881C00030
    fla_fatal_mem_intr_bclr               :0x0881C00038
    fla_non_fatal_mem_intr_cause          :0x0881C00040
    fla_non_fatal_mem_intr_stat           :0x0881C00048
    fla_non_fatal_mem_intr_mask           :0x0881C00050
    fla_non_fatal_mem_intr_bset           :0x0881C00058
    fla_non_fatal_mem_intr_bclr           :0x0881C00060
    fla_non_fatal_misc_intr_cause         :0x0881C00068
    fla_non_fatal_misc_intr_stat          :0x0881C00070
    fla_non_fatal_misc_intr_mask          :0x0881C00078
    fla_non_fatal_misc_intr_bset          :0x0881C00080
    fla_non_fatal_misc_intr_bclr          :0x0881C00088
    fla_features                          :0x0881C00090
    fla_spare_pio                         :0x0881C00098
    fla_scratchpad                        :0x0881C000A0
    fla_mem_init_start_cfg                :0x0881C000A8
    fla_mem_init_done_sta                 :0x0881C000B0
    fla_mem_log_err_sta                   :0x0881C000B8
    fla_mem_log_syndrome_sta              :0x0881C000C0
    fla_mem_log_addr_sta                  :0x0881C000C8
    fla_mem_err_inj_cfg                   :0x0881C000D0
    fla_cmd_ring_if_dhs                   :0x0881C000D8
    fla_arm_trig_pls                      :0x0881C000E0
    fla_trig_sta                          :0x0881C000E8
    fla_clr_trig_pls                      :0x0881C000F0
    fla_cap_done_sta                      :0x0881C000F8
    fla_trig_map_cfg                      :0x0881C00100
    fla_trig_type_cfg                     :0x0881C00108
    fla_engine_sample_mode_cfg            :0x0881C00110
    fla_engine_lane_deskew_cfg            :0x0881C00118
    fla_engine_trig_pos_cfg               :0x0881C00120
    fla_lut_a_sel_cfg                     :0x0881C00128
    fla_lut_a_hit_map_cfg                 :0x0881C00130
    fla_lut_b_sel_cfg                     :0x0881C00138
    fla_lut_b_hit_map_cfg                 :0x0881C00140
    fla_engine0_pattern_a_cfg             :0x0881C00148
    fla_engine0_mask_a_cfg                :0x0881C00150
    fla_engine0_pattern_b_cfg             :0x0881C00158
    fla_engine0_mask_b_cfg                :0x0881C00160
    fla_engine0_trig_pos_buf_ptr_sta      :0x0881C00168
    fla_engine0_cap_cnt_sta               :0x0881C00170
    fla_engine1_pattern_a_cfg             :0x0881C00178
    fla_engine1_mask_a_cfg                :0x0881C00180
    fla_engine1_pattern_b_cfg             :0x0881C00188
    fla_engine1_mask_b_cfg                :0x0881C00190
    fla_engine1_trig_pos_buf_ptr_sta      :0x0881C00198
    fla_engine1_cap_cnt_sta               :0x0881C001A0
    fla_engine2_pattern_a_cfg             :0x0881C001A8
    fla_engine2_mask_a_cfg                :0x0881C001B0
    fla_engine2_pattern_b_cfg             :0x0881C001B8
    fla_engine2_mask_b_cfg                :0x0881C001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x0881C001C8
    fla_engine2_cap_cnt_sta               :0x0881C001D0
    fla_engine3_pattern_a_cfg             :0x0881C001D8
    fla_engine3_mask_a_cfg                :0x0881C001E0
    fla_engine3_pattern_b_cfg             :0x0881C001E8
    fla_engine3_mask_b_cfg                :0x0881C001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x0881C001F8
    fla_engine3_cap_cnt_sta               :0x0881C00200
    fla_engine0_cap_mem_dhs               :0x0881C10000 0x10000
    fla_engine1_cap_mem_dhs               :0x0881C90000 0x10000
    fla_engine2_cap_mem_dhs               :0x0881D10000 0x10000
    fla_engine3_cap_mem_dhs               :0x0881D90000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FLA_AN     :0x0881C00000 - 0x0882000000:0x0000210000:0x0000400000
  ActSize:FEP_CC_AN      :0x00000002B8. New SA:0x0882000000
    fep_cc_timeout_thresh_cfg             :0x0882000000
    fep_cc_timedout_sta                   :0x0882000008
    fep_cc_timeout_clr                    :0x0882000010
    fep_cc_fatal_intr_cause               :0x0882000018
    fep_cc_fatal_intr_stat                :0x0882000020
    fep_cc_fatal_intr_mask                :0x0882000028
    fep_cc_fatal_intr_bset                :0x0882000030
    fep_cc_fatal_intr_bclr                :0x0882000038
    fep_cc_non_fatal_intr_cause           :0x0882000040
    fep_cc_non_fatal_intr_stat            :0x0882000048
    fep_cc_non_fatal_intr_mask            :0x0882000050
    fep_cc_non_fatal_intr_bset            :0x0882000058
    fep_cc_non_fatal_intr_bclr            :0x0882000060
    fep_cc_features                       :0x0882000068
    fep_cc_spare_pio                      :0x0882000070
    fep_cc_scratchpad                     :0x0882000078
    fep_cc_misc_cfg                       :0x0882000080
    fep_cc_mem_err_inj_cfg                :0x0882000088
    fep_cc_fla_ring_module_id_cfg         :0x0882000090
    fep_cc_fla_cfg                        :0x0882000098
    fep_cc_fla_sta                        :0x08820000A0
    fep_cc_local_id                       :0x08820000A8
    fep_cc_strict_order                   :0x08820000B0
    fep_cc_cfg_snx_cdt_init_val           :0x08820000B8
    fep_cc_bp_snx_cdt_init_val            :0x08820000C0
    fep_cc_eqm_snx_cdt_init_val           :0x08820000C8
    fep_cc_cmh_snx_cdt_init_val           :0x08820000D0
    fep_cc_cfg_sn_filter                  :0x08820000D8
    fep_cc_bp_sn_filter                   :0x08820000E0
    fep_cc_eqm_sn_filter                  :0x08820000E8
    fep_cc_cmh_sn_filter                  :0x08820000F0
    fep_cc_cmh_vp_sn_filter               :0x08820000F8
    fep_cc_snx_sn_filter                  :0x0882000100
    fep_cc_bp_lsn_arb_cfg                 :0x0882000108
    fep_cc_eqm_lsn_arb_cfg                :0x0882000110
    fep_cc_cmh_lsn_arb_cfg                :0x0882000118
    fep_cc_snx_lsn_arb_cfg                :0x0882000120
    fep_cc_bp_lsn_wrr_arb_cfg             :0x0882000128
    fep_cc_dnr_ldn_arb_cfg                :0x0882000130
    fep_cc_bp_ldn_wrr_arb_cfg             :0x0882000138
    fep_cc_force_remote_cfg               :0x0882000140
    fep_cc_dest_cfg_cmd_0                 :0x0882000148
    fep_cc_dest_cfg_cmd_1                 :0x0882000150
    fep_cc_dest_cfg_cmd_2                 :0x0882000158
    fep_cc_dest_cfg_cmd_3                 :0x0882000160
    fep_cc_hbm_ddr_hash                   :0x0882000168
    fep_cc_ddr_hash                       :0x0882000170
    fep_cc_addr_trans_hbm_pc_rsvd0_cfg    :0x0882000178
    fep_cc_addr_trans_nu_mu_cfg           :0x0882000180
    fep_cc_addr_trans_hu_nvram_ddr_cfg    :0x0882000188
    fep_cc_addr_trans_rsvd1_cfg           :0x0882000190
    fep_cc_addr_trans_rsvd2_cfg           :0x0882000198
    fep_cc_addr_trans_default_cfg         :0x08820001A0
    fep_cc_sn_sent_cnt                    :0x08820001A8
    fep_cc_sn_rcvd_cnt                    :0x08820001B0
    fep_cc_lsn_addr_trans_err_cnt         :0x08820001B8
    fep_cc_lsn_unknown_dest_err_cnt       :0x08820001C0
    fep_cc_lsn_msg_filter_err_cnt         :0x08820001C8
    fep_cc_sn_msg_sent_incr_en            :0x08820001D0
    fep_cc_cfg_sn_sent_cnt                :0x08820001D8
    fep_cc_bp_sn_sent_cnt                 :0x08820001E0
    fep_cc_eqm_sn_sent_cnt                :0x08820001E8
    fep_cc_cmh_sn_sent_cnt                :0x08820001F0
    fep_cc_cmh_vp_sn_sent_cnt             :0x08820001F8
    fep_cc_snx_sn_sent_cnt                :0x0882000200
    fep_cc_dn_ej_cnt                      :0x0882000208
    fep_cc_dn_inj_cnt                     :0x0882000210
    fep_cc_ldn_addr_trans_err_cnt         :0x0882000218
    fep_cc_ldn_unknown_dest_err_cnt       :0x0882000220
    fep_cc_dn_metadata_merr_cnt           :0x0882000228
    fep_cc_dn_metadata_serr_cnt           :0x0882000230
    fep_cc_dn_data_merr_cnt               :0x0882000238
    fep_cc_dn_data_serr_cnt               :0x0882000240
    fep_cc_lsn_msg_filter_log             :0x0882000248
    fep_cc_lsn_addr_trans_log             :0x0882000260
    fep_cc_lsn_unknown_dest_log           :0x0882000278
    fep_cc_ldn_addr_trans_log             :0x0882000290
    fep_cc_ldn_unknown_dest_log           :0x08820002A0
    fep_cc_dn_ecc_err_addr_log            :0x08820002B0
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FEPW_CC_AN_FEP_CC_AN:0x0882000000 - 0x0882000400:0x00000002B8:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x0882040000
    dnr_timeout_thresh_cfg                :0x0882040000
    dnr_timedout_sta                      :0x0882040008
    dnr_timeout_clr                       :0x0882040010
    dnr_fatal_intr_cause                  :0x0882040018
    dnr_fatal_intr_stat                   :0x0882040020
    dnr_fatal_intr_mask                   :0x0882040028
    dnr_fatal_intr_bset                   :0x0882040030
    dnr_fatal_intr_bclr                   :0x0882040038
    dnr_non_fatal_intr_cause              :0x0882040040
    dnr_non_fatal_intr_stat               :0x0882040048
    dnr_non_fatal_intr_mask               :0x0882040050
    dnr_non_fatal_intr_bset               :0x0882040058
    dnr_non_fatal_intr_bclr               :0x0882040060
    dnr_features                          :0x0882040068
    dnr_spare_pio                         :0x0882040070
    dnr_scratchpad                        :0x0882040078
    dnr_alt_ej_port_0                     :0x0882040080
    dnr_alt_ej_port_1                     :0x0882040088
    dnr_alt_ej_port_2                     :0x0882040090
    dnr_alt_ej_port_3                     :0x0882040098
    dnr_alt_ej_port_4                     :0x08820400A0
    dnr_cong_ctrl                         :0x08820400A8
    dnr_route_cfg                         :0x08820400B0
    dnr_credit_cfg                        :0x08820400B8
    dnr_injection_credit_cfg              :0x08820400C0
    dnr_vc_sel_wt_cfg                     :0x08820400C8
    dnr_default_dgid_cfg                  :0x08820400D0
    dnr_fla_ring_module_id_cfg            :0x08820400D8
    dnr_credit_watchdog_timer_cfg         :0x08820400E0
    dnr_dbg_ibuf_occ_cnt                  :0x08820400E8
    dnr_dbg_intf_buf_occ_cnt              :0x08820400F0
    dnr_dbg_inj_credit_cnt                :0x08820400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x0882040100
    dnr_dbg_ibuf_credit_cnt_1             :0x0882040108
    dnr_dbg_ibuf_credit_cnt_2             :0x0882040110
    dnr_dbg_ibuf_credit_cnt_3             :0x0882040118
    dnr_dbg_ebuf_credit_cnt               :0x0882040120
    dnr_intr_dgid_out_of_range_log        :0x0882040128
    dnr_gid_to_coords_map                 :0x0882042000 0x2000
    dnr_wt_table_0                        :0x0882052000 0x800
    dnr_wt_table_1                        :0x0882056000 0x800
    dnr_wt_table_2                        :0x088205A000 0x800
    dnr_wt_table_3                        :0x088205E000 0x800
    dnr_wt_table_4                        :0x0882062000 0x800
    dnr_injpipe_dbg_probe0                :0x0882066000 0x40
    dnr_injpipe_dbg_probe1                :0x0882066200 0x40
    dnr_ejpipe_dbg_probe0                 :0x0882066400 0x40
    dnr_ejpipe_dbg_probe1                 :0x0882066600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x0882066800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x0882066A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x0882066C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x0882066E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x0882067000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x0882067200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x0882067400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x0882067600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x0882067800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x0882067A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FEPW_CC_AN_DNR_AN:0x0882040000 - 0x0882080000:0x0000027C00:0x0000040000
AN: FEPW_CC_AN            :0x0882080000
 FEPW_CC_AN    :0x882080000
  ActSize:FEP_LSNMUX_AN  :0x00000001C0. New SA:0x0882080000
    fep_lsnmux_timeout_thresh_cfg         :0x0882080000
    fep_lsnmux_timedout_sta               :0x0882080008
    fep_lsnmux_timeout_clr                :0x0882080010
    fep_lsnmux_fatal_intr_cause           :0x0882080018
    fep_lsnmux_fatal_intr_stat            :0x0882080020
    fep_lsnmux_fatal_intr_mask            :0x0882080028
    fep_lsnmux_fatal_intr_bset            :0x0882080030
    fep_lsnmux_fatal_intr_bclr            :0x0882080038
    fep_lsnmux_non_fatal_intr_cause       :0x0882080040
    fep_lsnmux_non_fatal_intr_stat        :0x0882080048
    fep_lsnmux_non_fatal_intr_mask        :0x0882080050
    fep_lsnmux_non_fatal_intr_bset        :0x0882080058
    fep_lsnmux_non_fatal_intr_bclr        :0x0882080060
    fep_lsnmux_features                   :0x0882080068
    fep_lsnmux_spare_pio                  :0x0882080070
    fep_lsnmux_scratchpad                 :0x0882080078
    fep_lsnmux_misc_cfg                   :0x0882080080
    fep_lsnmux_fla_ring_module_id_cfg     :0x0882080088
    fep_lsnmux_fla_cfg                    :0x0882080090
    fep_lsnmux_fla_sta                    :0x0882080098
    fep_lsnmux_local_id                   :0x08820800A0
    fep_lsnmux_dam_snx_cdt_init_val       :0x08820800A8
    fep_lsnmux_scb_sn_filter              :0x08820800B0
    fep_lsnmux_dam_sn_filter              :0x08820800B8
    fep_lsnmux_snx_sn_filter              :0x08820800C0
    fep_lsnmux_dam_lsn_arb_cfg            :0x08820800C8
    fep_lsnmux_snx_lsn_arb_cfg            :0x08820800D0
    fep_lsnmux_dest_cfg_cmd_0             :0x08820800D8
    fep_lsnmux_dest_cfg_cmd_1             :0x08820800E0
    fep_lsnmux_dest_cfg_cmd_2             :0x08820800E8
    fep_lsnmux_dest_cfg_cmd_3             :0x08820800F0
    fep_lsnmux_hbm_ddr_hash               :0x08820800F8
    fep_lsnmux_ddr_hash                   :0x0882080100
    fep_lsnmux_addr_trans_hbm_pc_rsvd0_cfg:0x0882080108
    fep_lsnmux_addr_trans_nu_mu_cfg       :0x0882080110
    fep_lsnmux_addr_trans_hu_nvram_ddr_cfg:0x0882080118
    fep_lsnmux_addr_trans_rsvd1_cfg       :0x0882080120
    fep_lsnmux_addr_trans_rsvd2_cfg       :0x0882080128
    fep_lsnmux_addr_trans_default_cfg     :0x0882080130
    fep_lsnmux_sn_sent_cnt                :0x0882080138
    fep_lsnmux_sn_rcvd_cnt                :0x0882080140
    fep_lsnmux_lsn_addr_trans_err_cnt     :0x0882080148
    fep_lsnmux_lsn_unknown_dest_err_cnt   :0x0882080150
    fep_lsnmux_lsn_msg_filter_err_cnt     :0x0882080158
    fep_lsnmux_sn_msg_sent_incr_en        :0x0882080160
    fep_lsnmux_dam_sn_sent_cnt            :0x0882080168
    fep_lsnmux_snx_sn_sent_cnt            :0x0882080170
    fep_lsnmux_lsn_msg_filter_log         :0x0882080178
    fep_lsnmux_lsn_addr_trans_log         :0x0882080190
    fep_lsnmux_lsn_unknown_dest_log       :0x08820801A8
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FEP_LSNMUX_AN:0x0882080000 - 0x0882080200:0x00000001C0:0x0000000200
  ActSize:CC_EQM_AN      :0x0000913800. New SA:0x0883000000
    cc_eqm_timeout_thresh_cfg             :0x0883000000
    cc_eqm_timedout_sta                   :0x0883000008
    cc_eqm_timeout_clr                    :0x0883000010
    cc_eqm_fatal_intr_cause               :0x0883000018
    cc_eqm_fatal_intr_stat                :0x0883000020
    cc_eqm_fatal_intr_mask                :0x0883000028
    cc_eqm_fatal_intr_bset                :0x0883000030
    cc_eqm_fatal_intr_bclr                :0x0883000038
    cc_eqm_non_fatal_intr_cause           :0x0883000040
    cc_eqm_non_fatal_intr_stat            :0x0883000048
    cc_eqm_non_fatal_intr_mask            :0x0883000050
    cc_eqm_non_fatal_intr_bset            :0x0883000058
    cc_eqm_non_fatal_intr_bclr            :0x0883000060
    cc_eqm_features                       :0x0883000068
    cc_eqm_spare_pio                      :0x0883000070
    cc_eqm_scratchpad                     :0x0883000078
    cc_eqs_cfg_status                     :0x0883000080
    cc_eqs_init_req                       :0x0883000088
    cc_eqs_init_done                      :0x0883000090
    cc_eqs_drg_ctxt_ctl                   :0x0883000098
    cc_eqs_agr_ncv_flow_ctrl_upper_0      :0x08830000A0
    cc_eqs_agr_ncv_flow_ctrl_upper_1      :0x08830000A8
    cc_eqs_agr_ncv_flow_ctrl_upper_2      :0x08830000B0
    cc_eqs_agr_ncv_flow_ctrl_upper_3      :0x08830000B8
    cc_eqs_agr_ncv_flow_ctrl_lower_0      :0x08830000C0
    cc_eqs_agr_ncv_flow_ctrl_lower_1      :0x08830000C8
    cc_eqs_agr_ncv_flow_ctrl_lower_2      :0x08830000D0
    cc_eqs_agr_ncv_flow_ctrl_lower_3      :0x08830000D8
    cc_eqc_init_req                       :0x08830000E0
    cc_eqc_init_done                      :0x08830000E8
    cc_eqc_lc_range_0                     :0x08830000F0
    cc_eqc_lc_range_1                     :0x08830000F8
    cc_eqc_lc_range_2                     :0x0883000100
    cc_eqc_lc_range_3                     :0x0883000108
    cc_eqc_lc_range_4                     :0x0883000110
    cc_eqc_lc_range_5                     :0x0883000118
    cc_eqc_lc_range_6                     :0x0883000120
    cc_eqc_lc_range_7                     :0x0883000128
    cc_eqc_lc_min_share_0                 :0x0883000130
    cc_eqc_lc_min_share_1                 :0x0883000138
    cc_eqc_lc_min_share_2                 :0x0883000140
    cc_eqc_lc_min_share_3                 :0x0883000148
    cc_eqc_lc_min_share_4                 :0x0883000150
    cc_eqc_lc_min_share_5                 :0x0883000158
    cc_eqc_lc_min_share_6                 :0x0883000160
    cc_eqc_lc_min_share_7                 :0x0883000168
    cc_eqc_age_timer                      :0x0883000170
    cc_eqc_page_alloc_fail_intr_thr       :0x0883000178
    cc_eqc_qsp_cfg                        :0x0883000180
    cc_eqc_cache_cfg                      :0x0883000188
    cc_eqc_eot_dbg                        :0x0883000190
    cc_eqc_dbg_qtag_cam_fla               :0x0883000198
    cc_eqc_dbg_qtp_fla                    :0x08830001A0
    cc_eqc_dbg_qsp_fla                    :0x08830001B8
    cc_efi_mem_init_len                   :0x08830001C8
    cc_efi_mem_init_start                 :0x08830001D0
    cc_efi_mem_init_done                  :0x08830001D8
    cc_efi_wucrd_did                      :0x08830001E0
    cc_efi_rid_eqm_wus                    :0x08830001E8
    cc_efi_rid_total_wus                  :0x08830001F0
    cc_efi_ncv_thresh_eqm_wus             :0x08830001F8
    cc_efi_ncv_thresh_total_wus           :0x0883000200
    cc_efi_qstate_mem_base                :0x0883000208
    cc_efi_qdata_mem_base                 :0x0883000210
    cc_efi_wu_crd_pf                      :0x0883000218
    cc_efi_wu_cnts                        :0x0883000220
    cc_eqm_sram_log_err                   :0x0883000228
    cc_eqm_sram_log_syndrome              :0x0883000230
    cc_eqm_sram_log_addr                  :0x0883000238
    cc_eqm_mem_err_inj_cfg                :0x0883000240
    fla_mid                               :0x0883000248
    cc_eqs_ss                             :0x0883000260 0x20
    cc_eqs_prof_dom                       :0x0883000400 0x100
    cc_eqs_prof                           :0x0883000C00 0x100
    cc_eqs_cdt_map                        :0x0883010000 0x10000
    cc_eqs_stats                          :0x0883090000 0x100
    cc_eqs_dbg_barb                       :0x0883090800 0x40
    cc_eqs_dbg_sarb                       :0x0883090A00 0x40
    cc_eqs_dbg_rarb                       :0x0883090C00 0x40
    cc_eqs_dbg_carb                       :0x0883090E00 0x40
    cc_eqc_qstate                         :0x0883098000 0x8000
    cc_eqc_hbuf                           :0x0883160000 0x10000
    cc_eqc_tbuf                           :0x0883460000 0x10000
    cc_eqc_hbuf_stash                     :0x0883760000 0x2000
    cc_eqc_cache_state                    :0x08837E0000 0x2000
    cc_eqc_lc_cnt                         :0x08837F0000 0x40
    cc_eqc_hbuf_stash_mdata0              :0x08837F0400 0x400
    cc_eqc_hbuf_stash_mdata1              :0x08837F2400 0x400
    cc_eqc_hbuf_stash_mdata2              :0x08837F4400 0x400
    cc_eqc_hbuf_stash_mdata3              :0x08837F6400 0x400
    cc_eqc_fbm0                           :0x0883800000 0x8000
    cc_eqc_fbm1                           :0x0883840000 0x8000
    cc_eqc_fbm2                           :0x0883880000 0x8000
    cc_eqc_fbm3                           :0x08838C0000 0x8000
    cc_eqc_stats                          :0x0883900000 0x80
    cc_eqc_dbg_probe_efi_eqc_enq          :0x0883900400 0x40
    cc_eqc_dbg_probe_eqs_eqc_deq          :0x0883900600 0x40
    cc_eqc_dbg_probe_eqc_efi_qsf_req      :0x0883900800 0x40
    cc_eqc_dbg_probe_efi_eqc_qsf_rsp      :0x0883900A00 0x40
    cc_eqc_dbg_probe_eqc_efi_deq          :0x0883900C00 0x40
    cc_eqc_dbg_probe_eqc_eqs_deq_rsp      :0x0883900E00 0x40
    cc_eqc_dbg_probe_eqc_eqs_enq          :0x0883901000 0x40
    cc_eqc_dbg_probe_eqc_efi_hbuf_fetch_req:0x0883901200 0x40
    cc_eqc_dbg_probe_efi_eqc_hbuf_fetch_rsp:0x0883901400 0x40
    cc_eqc_dbg_probe_eqc_efi_wback_req    :0x0883901600 0x40
    cc_efi_stats                          :0x0883901800 0x100
    cc_efi_dbg_dqrsp                      :0x0883902000 0x40
    cc_efi_dbg_wrreq                      :0x0883902200 0x40
    cc_efi_dbg_wrrsp                      :0x0883902400 0x40
    cc_efi_dbg_rdreq                      :0x0883902600 0x40
    cc_efi_dbg_rdrsp                      :0x0883902800 0x40
    cc_efi_dbg_nqreq                      :0x0883902A00 0x40
    cc_eqs_fla_bus                        :0x0883902C00 0x80
    cc_eqs_dbg_drg_ctxt                   :0x0883903000 0x800
    cc_eqs_dbg_rate_lim                   :0x0883907000 0x400
    cc_efi_fla_bus                        :0x0883909000 0x100
    cc_efi_dbg_wbcam                      :0x0883909800 0x400
    cc_efi_dbg_rdcam                      :0x088390B800 0x800
    cc_efi_dbg_rdmeta                     :0x088390F800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_CC_EQM_AN  :0x0883000000 - 0x0884000000:0x0000913800:0x0001000000
  ActSize:CDU_AN         :0x0000190000. New SA:0x0884000000
    cdu_timeout_thresh_cfg                :0x0884000000
    cdu_timedout_sta                      :0x0884000008
    cdu_timeout_clr                       :0x0884000010
    cdu_fatal_intr_cause                  :0x0884000018
    cdu_fatal_intr_stat                   :0x0884000020
    cdu_fatal_intr_mask                   :0x0884000028
    cdu_fatal_intr_bset                   :0x0884000030
    cdu_fatal_intr_bclr                   :0x0884000038
    cdu_non_fatal_intr_cause              :0x0884000040
    cdu_non_fatal_intr_stat               :0x0884000048
    cdu_non_fatal_intr_mask               :0x0884000050
    cdu_non_fatal_intr_bset               :0x0884000058
    cdu_non_fatal_intr_bclr               :0x0884000060
    cdu_features                          :0x0884000068
    cdu_spare_pio                         :0x0884000070
    cdu_scratchpad                        :0x0884000078
    cdu_cfg                               :0x0884000080
    cdu_hbm_addrmap_cfg                   :0x0884000088
    cdu_ddr_addrmap_cfg                   :0x0884000090
    cdu_hbm_hash_mask0                    :0x0884000098
    cdu_hbm_hash_mask1                    :0x08840000A0
    cdu_ddr_hash_mask0                    :0x08840000A8
    cdu_ddr_hash_mask1                    :0x08840000B0
    cdu_dvm_cfg                           :0x08840000B8
    cdu_stash_devt_thresh                 :0x08840000C0
    cdu_mem_init_sts                      :0x08840000C8
    cdu_mem_err_inj_cfg                   :0x08840000D0
    cdu_usram_log_err                     :0x08840000D8
    cdu_usram_log_syndrome                :0x08840000E0
    cdu_usram_log_addr                    :0x08840000E8
    cdu_csram_log_err                     :0x08840000F0
    cdu_csram_log_syndrome                :0x08840000F8
    cdu_csram_log_addr                    :0x0884000100
    cdu_debug_ctrl                        :0x0884000108
    cdu_stash_cnt_sts                     :0x0884000110
    cdu_dstrct_acc_ctrl                   :0x0884000118
    cdu_ctxt_debug_ctrl                   :0x0884000120
    cdu_ctxt_debug_sts                    :0x0884000128
    cdu_rd_txn_cntr                       :0x0884000130
    cdu_wr_txn_cntr                       :0x0884000138
    cdu_dvm_txn_cntr                      :0x0884000140
    cdu_hbm_mrd_cntr                      :0x0884000148
    cdu_hbm_mwr_cntr                      :0x0884000150
    cdu_ddr_mrd_cntr                      :0x0884000158
    cdu_ddr_mwr_cntr                      :0x0884000160
    cdu_snp_cntr                          :0x0884000168
    cdu_stash_devt_cntr                   :0x0884000170
    cdu_debug_stash_data                  :0x0884000200 0x100
    cdu_debug_lkmem_data                  :0x0884010000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_CDU_AN     :0x0884000000 - 0x0884200000:0x0000190000:0x0000200000
  ActSize:BN_AN          :0x000000E200. New SA:0x0884200000
    bn_timeout_thresh_cfg                 :0x0884200000
    bn_timedout_sta                       :0x0884200008
    bn_timeout_clr                        :0x0884200010
    bn_fatal_intr_cause                   :0x0884200018
    bn_fatal_intr_stat                    :0x0884200020
    bn_fatal_intr_mask                    :0x0884200028
    bn_fatal_intr_bset                    :0x0884200030
    bn_fatal_intr_bclr                    :0x0884200038
    bn_non_fatal_intr_cause               :0x0884200040
    bn_non_fatal_intr_stat                :0x0884200048
    bn_non_fatal_intr_mask                :0x0884200050
    bn_non_fatal_intr_bset                :0x0884200058
    bn_non_fatal_intr_bclr                :0x0884200060
    bn_features                           :0x0884200068
    bn_spare_pio                          :0x0884200070
    bn_scratchpad                         :0x0884200078
    bn_control                            :0x0884200080
    dyn_occ_status                        :0x0884200088
    bp_interval_count                     :0x0884200090
    wuo_interval_count                    :0x0884200098
    broadcast_mask_0                      :0x08842000A0
    broadcast_mask_1                      :0x08842000A8
    broadcast_mask_2                      :0x08842000B0
    broadcast_mask_3                      :0x08842000B8
    broadcast_mask_4                      :0x08842000C0
    broadcast_mask_5                      :0x08842000C8
    broadcast_mask_6                      :0x08842000D0
    broadcast_mask_7                      :0x08842000D8
    broadcast_mask_8                      :0x08842000E0
    broadcast_mask_9                      :0x08842000E8
    broadcast_mask_10                     :0x08842000F0
    broadcast_mask_11                     :0x08842000F8
    broadcast_mask_12                     :0x0884200100
    broadcast_mask_13                     :0x0884200108
    broadcast_mask_14                     :0x0884200110
    broadcast_mask_15                     :0x0884200118
    broadcast_present                     :0x0884200120
    bnm_ring_module_id                    :0x0884200128
    bnm_credit_control                    :0x0884200130
    ncv_threshold_0                       :0x0884200138
    ncv_threshold_1                       :0x0884200140
    ncv_threshold_2                       :0x0884200148
    ncv_threshold_3                       :0x0884200150
    ncv_threshold_4                       :0x0884200158
    ncv_threshold_5                       :0x0884200160
    ncv_threshold_6                       :0x0884200168
    ncv_threshold_7                       :0x0884200170
    ncv_threshold_8                       :0x0884200178
    ncv_threshold_9                       :0x0884200180
    ncv_threshold_10                      :0x0884200188
    ncv_threshold_11                      :0x0884200190
    ncv_threshold_12                      :0x0884200198
    ncv_threshold_13                      :0x08842001A0
    ncv_threshold_14                      :0x08842001A8
    ncv_threshold_15                      :0x08842001B0
    bm_glbl_ncv_threshold_0               :0x08842001B8
    bm_glbl_ncv_threshold_1               :0x08842001C0
    bm_glbl_ncv_threshold_2               :0x08842001C8
    bm_glbl_ncv_threshold_3               :0x08842001D0
    bm_glbl_ncv_threshold_4               :0x08842001D8
    bm_glbl_ncv_threshold_5               :0x08842001E0
    bm_glbl_ncv_threshold_6               :0x08842001E8
    bm_glbl_ncv_threshold_7               :0x08842001F0
    bm_glbl_ncv_threshold_8               :0x08842001F8
    bm_glbl_ncv_threshold_9               :0x0884200200
    bm_glbl_ncv_threshold_10              :0x0884200208
    bm_glbl_ncv_threshold_11              :0x0884200210
    bm_glbl_ncv_threshold_12              :0x0884200218
    bm_glbl_ncv_threshold_13              :0x0884200220
    bm_glbl_ncv_threshold_14              :0x0884200228
    bm_glbl_ncv_threshold_15              :0x0884200230
    nut_wu_ncv_threshold_0                :0x0884200238
    nut_wu_ncv_threshold_1                :0x0884200240
    nut_wu_ncv_threshold_2                :0x0884200248
    nut_wu_ncv_threshold_3                :0x0884200250
    nut_wu_ncv_threshold_4                :0x0884200258
    nut_wu_ncv_threshold_5                :0x0884200260
    nut_wu_ncv_threshold_6                :0x0884200268
    nut_wu_ncv_threshold_7                :0x0884200270
    nut_wu_ncv_threshold_8                :0x0884200278
    nut_wu_ncv_threshold_9                :0x0884200280
    nut_wu_ncv_threshold_10               :0x0884200288
    nut_wu_ncv_threshold_11               :0x0884200290
    nut_wu_ncv_threshold_12               :0x0884200298
    nut_wu_ncv_threshold_13               :0x08842002A0
    nut_wu_ncv_threshold_14               :0x08842002A8
    nut_wu_ncv_threshold_15               :0x08842002B0
    hut0_wu_ncv_threshold_0               :0x08842002B8
    hut0_wu_ncv_threshold_1               :0x08842002C0
    hut0_wu_ncv_threshold_2               :0x08842002C8
    hut0_wu_ncv_threshold_3               :0x08842002D0
    hut0_wu_ncv_threshold_4               :0x08842002D8
    hut0_wu_ncv_threshold_5               :0x08842002E0
    hut0_wu_ncv_threshold_6               :0x08842002E8
    hut0_wu_ncv_threshold_7               :0x08842002F0
    hut0_wu_ncv_threshold_8               :0x08842002F8
    hut0_wu_ncv_threshold_9               :0x0884200300
    hut0_wu_ncv_threshold_10              :0x0884200308
    hut0_wu_ncv_threshold_11              :0x0884200310
    hut0_wu_ncv_threshold_12              :0x0884200318
    hut0_wu_ncv_threshold_13              :0x0884200320
    hut0_wu_ncv_threshold_14              :0x0884200328
    hut0_wu_ncv_threshold_15              :0x0884200330
    hut1_wu_ncv_threshold_0               :0x0884200338
    hut1_wu_ncv_threshold_1               :0x0884200340
    hut1_wu_ncv_threshold_2               :0x0884200348
    hut1_wu_ncv_threshold_3               :0x0884200350
    hut1_wu_ncv_threshold_4               :0x0884200358
    hut1_wu_ncv_threshold_5               :0x0884200360
    hut1_wu_ncv_threshold_6               :0x0884200368
    hut1_wu_ncv_threshold_7               :0x0884200370
    hut1_wu_ncv_threshold_8               :0x0884200378
    hut1_wu_ncv_threshold_9               :0x0884200380
    hut1_wu_ncv_threshold_10              :0x0884200388
    hut1_wu_ncv_threshold_11              :0x0884200390
    hut1_wu_ncv_threshold_12              :0x0884200398
    hut1_wu_ncv_threshold_13              :0x08842003A0
    hut1_wu_ncv_threshold_14              :0x08842003A8
    hut1_wu_ncv_threshold_15              :0x08842003B0
    hnut_wu_ncv_threshold_0               :0x08842003B8
    hnut_wu_ncv_threshold_1               :0x08842003C0
    hnut_wu_ncv_threshold_2               :0x08842003C8
    hnut_wu_ncv_threshold_3               :0x08842003D0
    hnut_wu_ncv_threshold_4               :0x08842003D8
    hnut_wu_ncv_threshold_5               :0x08842003E0
    hnut_wu_ncv_threshold_6               :0x08842003E8
    hnut_wu_ncv_threshold_7               :0x08842003F0
    hnut_wu_ncv_threshold_8               :0x08842003F8
    hnut_wu_ncv_threshold_9               :0x0884200400
    hnut_wu_ncv_threshold_10              :0x0884200408
    hnut_wu_ncv_threshold_11              :0x0884200410
    hnut_wu_ncv_threshold_12              :0x0884200418
    hnut_wu_ncv_threshold_13              :0x0884200420
    hnut_wu_ncv_threshold_14              :0x0884200428
    hnut_wu_ncv_threshold_15              :0x0884200430
    hue0_wu_ncv_threshold_0               :0x0884200438
    hue0_wu_ncv_threshold_1               :0x0884200440
    hue0_wu_ncv_threshold_2               :0x0884200448
    hue0_wu_ncv_threshold_3               :0x0884200450
    hue0_wu_ncv_threshold_4               :0x0884200458
    hue0_wu_ncv_threshold_5               :0x0884200460
    hue0_wu_ncv_threshold_6               :0x0884200468
    hue0_wu_ncv_threshold_7               :0x0884200470
    hue0_wu_ncv_threshold_8               :0x0884200478
    hue0_wu_ncv_threshold_9               :0x0884200480
    hue0_wu_ncv_threshold_10              :0x0884200488
    hue0_wu_ncv_threshold_11              :0x0884200490
    hue0_wu_ncv_threshold_12              :0x0884200498
    hue0_wu_ncv_threshold_13              :0x08842004A0
    hue0_wu_ncv_threshold_14              :0x08842004A8
    hue0_wu_ncv_threshold_15              :0x08842004B0
    hue1_wu_ncv_threshold_0               :0x08842004B8
    hue1_wu_ncv_threshold_1               :0x08842004C0
    hue1_wu_ncv_threshold_2               :0x08842004C8
    hue1_wu_ncv_threshold_3               :0x08842004D0
    hue1_wu_ncv_threshold_4               :0x08842004D8
    hue1_wu_ncv_threshold_5               :0x08842004E0
    hue1_wu_ncv_threshold_6               :0x08842004E8
    hue1_wu_ncv_threshold_7               :0x08842004F0
    hue1_wu_ncv_threshold_8               :0x08842004F8
    hue1_wu_ncv_threshold_9               :0x0884200500
    hue1_wu_ncv_threshold_10              :0x0884200508
    hue1_wu_ncv_threshold_11              :0x0884200510
    hue1_wu_ncv_threshold_12              :0x0884200518
    hue1_wu_ncv_threshold_13              :0x0884200520
    hue1_wu_ncv_threshold_14              :0x0884200528
    hue1_wu_ncv_threshold_15              :0x0884200530
    eqm_wu_ncv_threshold_0                :0x0884200538
    eqm_wu_ncv_threshold_1                :0x0884200540
    eqm_wu_ncv_threshold_2                :0x0884200548
    eqm_wu_ncv_threshold_3                :0x0884200550
    eqm_wu_ncv_threshold_4                :0x0884200558
    eqm_wu_ncv_threshold_5                :0x0884200560
    eqm_wu_ncv_threshold_6                :0x0884200568
    eqm_wu_ncv_threshold_7                :0x0884200570
    eqm_wu_ncv_threshold_8                :0x0884200578
    eqm_wu_ncv_threshold_9                :0x0884200580
    eqm_wu_ncv_threshold_10               :0x0884200588
    eqm_wu_ncv_threshold_11               :0x0884200590
    eqm_wu_ncv_threshold_12               :0x0884200598
    eqm_wu_ncv_threshold_13               :0x08842005A0
    eqm_wu_ncv_threshold_14               :0x08842005A8
    eqm_wu_ncv_threshold_15               :0x08842005B0
    all_wu_ncv_threshold_0                :0x08842005B8
    all_wu_ncv_threshold_1                :0x08842005C0
    all_wu_ncv_threshold_2                :0x08842005C8
    all_wu_ncv_threshold_3                :0x08842005D0
    all_wu_ncv_threshold_4                :0x08842005D8
    all_wu_ncv_threshold_5                :0x08842005E0
    all_wu_ncv_threshold_6                :0x08842005E8
    all_wu_ncv_threshold_7                :0x08842005F0
    all_wu_ncv_threshold_8                :0x08842005F8
    all_wu_ncv_threshold_9                :0x0884200600
    all_wu_ncv_threshold_10               :0x0884200608
    all_wu_ncv_threshold_11               :0x0884200610
    all_wu_ncv_threshold_12               :0x0884200618
    all_wu_ncv_threshold_13               :0x0884200620
    all_wu_ncv_threshold_14               :0x0884200628
    all_wu_ncv_threshold_15               :0x0884200630
    master_credit_interval_count          :0x0884200638
    master_arbiter_credit_stall           :0x0884200640
    sw_generated_bn_packet                :0x0884200648
    sw_generated_bn_packet_period         :0x0884200650
    wct_generated_bn_packet               :0x0884200658
    bp_occ_0                              :0x0884200800 0x200
    wu_occ_0                              :0x0884201800 0x40
    bp_occ_1                              :0x0884201A00 0x200
    wu_occ_1                              :0x0884202A00 0x40
    bp_occ_2                              :0x0884202C00 0x200
    wu_occ_2                              :0x0884203C00 0x40
    bp_occ_3                              :0x0884203E00 0x200
    wu_occ_3                              :0x0884204E00 0x40
    bp_occ_4                              :0x0884205000 0x200
    wu_occ_4                              :0x0884206000 0x40
    bp_occ_5                              :0x0884206200 0x200
    wu_occ_5                              :0x0884207200 0x40
    bp_occ_6                              :0x0884207400 0x200
    wu_occ_6                              :0x0884208400 0x40
    bp_occ_7                              :0x0884208600 0x200
    wu_occ_7                              :0x0884209600 0x40
    wu_occ_8                              :0x0884209800 0x40
    bp_wu_agg                             :0x0884209A00 0x200
    bp_wu_ncv                             :0x088420AA00 0x200
    master_stall_cycles                   :0x088420BA00 0x80
    bpa_peak_value                        :0x088420BE00 0x200
    bpa_dyn_peak_value                    :0x088420CE00 0x200
    wu_peak_value                         :0x088420DE00 0x40
    wu_dyn_peak_value                     :0x088420E000 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_BN_AN      :0x0884200000 - 0x0884210000:0x000000E200:0x0000010000
  ActSize:SNX_AN         :0x000002E800. New SA:0x0884240000
    snx_timeout_thresh_cfg                :0x0884240000
    snx_timedout_sta                      :0x0884240008
    snx_timeout_clr                       :0x0884240010
    snx_fatal_0_intr_cause                :0x0884240018
    snx_fatal_0_intr_stat                 :0x0884240020
    snx_fatal_0_intr_mask                 :0x0884240028
    snx_fatal_0_intr_bset                 :0x0884240030
    snx_fatal_0_intr_bclr                 :0x0884240038
    snx_fatal_1_intr_cause                :0x0884240040
    snx_fatal_1_intr_stat                 :0x0884240048
    snx_fatal_1_intr_mask                 :0x0884240050
    snx_fatal_1_intr_bset                 :0x0884240058
    snx_fatal_1_intr_bclr                 :0x0884240060
    snx_non_fatal_0_intr_cause            :0x0884240068
    snx_non_fatal_0_intr_stat             :0x0884240070
    snx_non_fatal_0_intr_mask             :0x0884240078
    snx_non_fatal_0_intr_bset             :0x0884240080
    snx_non_fatal_0_intr_bclr             :0x0884240088
    snx_non_fatal_1_intr_cause            :0x0884240090
    snx_non_fatal_1_intr_stat             :0x0884240098
    snx_non_fatal_1_intr_mask             :0x08842400A0
    snx_non_fatal_1_intr_bset             :0x08842400A8
    snx_non_fatal_1_intr_bclr             :0x08842400B0
    snx_non_fatal_2_intr_cause            :0x08842400B8
    snx_non_fatal_2_intr_stat             :0x08842400C0
    snx_non_fatal_2_intr_mask             :0x08842400C8
    snx_non_fatal_2_intr_bset             :0x08842400D0
    snx_non_fatal_2_intr_bclr             :0x08842400D8
    snx_features                          :0x08842400E0
    snx_spare_pio                         :0x08842400E8
    snx_scratchpad                        :0x08842400F0
    snx_vc_arb_wt_cfg                     :0x08842400F8
    snx_sram_rd_vc_arb_wt_cfg             :0x0884240100
    snx_ibuf_dly_cfg_0                    :0x0884240108
    snx_ibuf_dly_cfg_1                    :0x0884240110
    snx_ibuf_dly_cfg_2                    :0x0884240118
    snx_ibuf_dly_cfg_3                    :0x0884240120
    snx_ibuf_dly_cfg_4                    :0x0884240128
    snx_ibuf_dly_cfg_5                    :0x0884240130
    snx_ibuf_dly_cfg_6                    :0x0884240138
    snx_ibuf_dly_cfg_7                    :0x0884240140
    snx_ibuf_dly_cfg_8                    :0x0884240148
    snx_ibuf_dly_cfg_9                    :0x0884240150
    snx_ibuf_dly_cfg_10                   :0x0884240158
    snx_ibuf_dly_cfg_11                   :0x0884240160
    snx_ibuf_dly_cfg_12                   :0x0884240168
    snx_ibuf_dly_cfg_13                   :0x0884240170
    snx_ibuf_dly_cfg_14                   :0x0884240178
    snx_ibuf_dly_cfg_15                   :0x0884240180
    snx_ibuf_dly_cfg_16                   :0x0884240188
    snx_ibuf_dly_cfg_17                   :0x0884240190
    snx_ibuf_dly_cfg_18                   :0x0884240198
    snx_ibuf_dly_cfg_19                   :0x08842401A0
    snx_ibuf_dly_cfg_20                   :0x08842401A8
    snx_ibuf_dly_cfg_21                   :0x08842401B0
    snx_ibuf_dly_cfg_22                   :0x08842401B8
    snx_ibuf_dly_cfg_23                   :0x08842401C0
    snx_credit_watchdog_timer_cfg         :0x08842401C8
    snx_mem_err_inj_cfg                   :0x08842401D0
    snx_default_dgid_cfg                  :0x08842401D8
    snx_intr_dgid_out_of_range_log        :0x08842401E0
    snx_sram_log_err                      :0x08842401E8
    snx_sram_log_syndrome                 :0x08842401F0
    snx_sram_log_addr                     :0x08842401F8
    snx_arb_debug_0                       :0x0884240200
    snx_arb_debug_1                       :0x0884240208
    snx_arb_debug_2                       :0x0884240210
    snx_arb_debug_3                       :0x0884240218
    snx_fla_port_sel                      :0x0884240220
    snx_fla_bus                           :0x0884240228
    snx_fla_ring_module_id_cfg            :0x0884240230
    snx_lid_ordq_map_0                    :0x0884240300 0x100
    snx_lid_ordq_map_1                    :0x0884240B00 0x100
    snx_lid_ordq_map_2                    :0x0884241300 0x100
    snx_lid_ordq_map_3                    :0x0884241B00 0x100
    snx_lid_ordq_map_4                    :0x0884242300 0x100
    snx_lid_ordq_map_5                    :0x0884242B00 0x100
    snx_lid_ordq_map_6                    :0x0884243300 0x100
    snx_lid_ordq_map_7                    :0x0884243B00 0x100
    snx_lid_ordq_map_8                    :0x0884244300 0x100
    snx_lid_ordq_map_9                    :0x0884244B00 0x100
    snx_lid_ordq_map_10                   :0x0884245300 0x100
    snx_lid_ordq_map_11                   :0x0884245B00 0x100
    snx_lid_ordq_map_12                   :0x0884246300 0x100
    snx_lid_ordq_map_13                   :0x0884246B00 0x100
    snx_lid_ordq_map_14                   :0x0884247300 0x100
    snx_lid_ordq_map_15                   :0x0884247B00 0x100
    snx_lid_ordq_map_16                   :0x0884248300 0x100
    snx_lid_ordq_map_17                   :0x0884248B00 0x100
    snx_lid_ordq_map_18                   :0x0884249300 0x100
    snx_lid_ordq_map_19                   :0x0884249B00 0x100
    snx_lid_ordq_map_20                   :0x088424A300 0x100
    snx_lid_ordq_map_21                   :0x088424AB00 0x100
    snx_lid_ordq_map_22                   :0x088424B300 0x100
    snx_lid_ordq_map_23                   :0x088424BB00 0x100
    snx_ibuf_debug                        :0x088424C400 0x200
    snx_og0_rx_dbg_probe                  :0x088424E800 0x800
    snx_og1_rx_dbg_probe                  :0x0884252800 0x800
    snx_og2_rx_dbg_probe                  :0x0884256800 0x800
    snx_og3_rx_dbg_probe                  :0x088425A800 0x800
    snx_og0_tx_dbg_probe                  :0x088425E800 0x800
    snx_og1_tx_dbg_probe                  :0x0884262800 0x800
    snx_og2_tx_dbg_probe                  :0x0884266800 0x800
    snx_og3_tx_dbg_probe                  :0x088426A800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_SNX_AN     :0x0884240000 - 0x0884280000:0x000002E800:0x0000040000
  ActSize:CC_DAM_AN      :0x0000248000. New SA:0x0884400000
    cc_dam_timeout_thresh_cfg             :0x0884400000
    cc_dam_timedout_sta                   :0x0884400008
    cc_dam_timeout_clr                    :0x0884400010
    cc_dam_fatal_intr_cause               :0x0884400018
    cc_dam_fatal_intr_stat                :0x0884400020
    cc_dam_fatal_intr_mask                :0x0884400028
    cc_dam_fatal_intr_bset                :0x0884400030
    cc_dam_fatal_intr_bclr                :0x0884400038
    cc_dam_non_fatal_intr_cause           :0x0884400040
    cc_dam_non_fatal_intr_stat            :0x0884400048
    cc_dam_non_fatal_intr_mask            :0x0884400050
    cc_dam_non_fatal_intr_bset            :0x0884400058
    cc_dam_non_fatal_intr_bclr            :0x0884400060
    cc_dam_features                       :0x0884400068
    cc_dam_spare_pio                      :0x0884400070
    cc_dam_scratchpad                     :0x0884400078
    pic_free_cnt_adj_0                    :0x0884400080
    pic_free_cnt_adj_1                    :0x0884400088
    pic_free_cnt_adj_2                    :0x0884400090
    pic_free_cnt_adj_3                    :0x0884400098
    pic_free_cnt_adj_4                    :0x08844000A0
    pic_free_cnt_adj_5                    :0x08844000A8
    pic_free_cnt_adj_6                    :0x08844000B0
    pic_free_cnt_adj_7                    :0x08844000B8
    sni_dq_arb_wrr_cfg                    :0x08844000C0
    dam_pool_index_cfg                    :0x08844000C8
    dam_pool_ncv_th_cfg_0                 :0x08844000D0
    dam_pool_ncv_th_cfg_1                 :0x08844000D8
    dam_pool_ncv_th_cfg_2                 :0x08844000E0
    dam_pool_ncv_th_cfg_3                 :0x08844000E8
    dam_pool_ncv_th_cfg_4                 :0x08844000F0
    dam_pool_ncv_th_cfg_5                 :0x08844000F8
    dam_pool_ncv_th_cfg_6                 :0x0884400100
    dam_pool_ncv_th_cfg_7                 :0x0884400108
    dam_pool_ncv_th_cfg_8                 :0x0884400110
    dam_pool_ncv_th_cfg_9                 :0x0884400118
    dam_pool_ncv_th_cfg_10                :0x0884400120
    dam_pool_ncv_th_cfg_11                :0x0884400128
    dam_pool_ncv_th_cfg_12                :0x0884400130
    dam_pool_ncv_th_cfg_13                :0x0884400138
    dam_pool_ncv_th_cfg_14                :0x0884400140
    dam_pool_ncv_th_cfg_15                :0x0884400148
    cfg_pool_bn_rid_base                  :0x0884400150
    cfg_pool_bn_msg_en                    :0x0884400158
    cfg_sne_sni_crd_cnt                   :0x0884400160
    cfg_pic_sni_bp_en                     :0x0884400168
    refcnt_mem_pool_cfg                   :0x0884400170
    dam_dbg_stat_cfg                      :0x0884400178
    dam_fla_ring_module_id_cfg            :0x0884400180
    cc_dam_sni_dbg                        :0x0884400188
    cc_dam_pic_dbg                        :0x0884400190
    cc_dam_sne_dbg                        :0x0884400198
    cc_dam_bni_dbg                        :0x08844001A0
    dam_mem_err_inj_cfg                   :0x08844001A8
    dam_alloc_err_cnt                     :0x08844001B0
    dam_udf_err_cnt                       :0x08844001B8
    dam_udf_err_hdr_0                     :0x08844001C0
    dam_udf_err_hdr_1                     :0x08844001C8
    dam_udf_err_hdr_2                     :0x08844001D0
    dam_udf_err_hdr_3                     :0x08844001D8
    dam_ovf_err_cnt                       :0x08844001E0
    dam_ovf_err_hdr_0                     :0x08844001E8
    dam_ovf_err_hdr_1                     :0x08844001F0
    dam_ovf_err_hdr_2                     :0x08844001F8
    dam_ovf_err_hdr_3                     :0x0884400200
    dam_sram_log_err                      :0x0884400208
    dam_sram_log_syndrome                 :0x0884400210
    dam_sram_log_addr                     :0x0884400218
    dam_udf_log_addr                      :0x0884400220
    dam_ovf_log_addr                      :0x0884400228
    cc_dam_sn_count                       :0x0884400230
    cc_dam_wuh_count                      :0x0884400238
    cc_dam_wul_count                      :0x0884400240
    cc_dam_alloc_count                    :0x0884400248
    cc_dam_updt_count                     :0x0884400250
    cc_dam_pic_dbg_reg                    :0x0884400258
    pic_fl_bitalloc_cfg_0                 :0x0884408000 0x8000
    pic_fl_bitalloc_cfg_1                 :0x0884448000 0x8000
    pic_fl_bitalloc_cfg_2                 :0x0884488000 0x8000
    pic_fl_bitalloc_cfg_3                 :0x08844C8000 0x8000
    pic_fl_bitalloc_cfg_4                 :0x0884508000 0x8000
    pic_fl_bitalloc_cfg_5                 :0x0884548000 0x8000
    pic_fl_bitalloc_cfg_6                 :0x0884588000 0x8000
    pic_fl_bitalloc_cfg_7                 :0x08845C8000 0x8000
    dam_pic_mem_refcnt                    :0x0884608000 0x8000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_CC_DAM_AN  :0x0884400000 - 0x0884800000:0x0000248000:0x0000400000
AN: pc_soc_clk_an         :0x0884800000
  ROR:pc_soc_clk_an :0x800000000 -  pc_soc_clk_an :0x884800000
  ActSize:PC_BP_AN       :0x00002A5000. New SA:0x0884800000
    pc_bp_timeout_thresh_cfg              :0x0884800000
    pc_bp_timedout_sta                    :0x0884800008
    pc_bp_timeout_clr                     :0x0884800010
    pc_bp_debug_intr_cause                :0x0884800018
    pc_bp_debug_intr_stat                 :0x0884800020
    pc_bp_debug_intr_mask                 :0x0884800028
    pc_bp_debug_intr_bset                 :0x0884800030
    pc_bp_debug_intr_bclr                 :0x0884800038
    pc_bp_func_fatal_intr_cause           :0x0884800040
    pc_bp_func_fatal_intr_stat            :0x0884800048
    pc_bp_func_fatal_intr_mask            :0x0884800050
    pc_bp_func_fatal_intr_bset            :0x0884800058
    pc_bp_func_fatal_intr_bclr            :0x0884800060
    pc_bp_func_non_fatal_intr_cause       :0x0884800068
    pc_bp_func_non_fatal_intr_stat        :0x0884800070
    pc_bp_func_non_fatal_intr_mask        :0x0884800078
    pc_bp_func_non_fatal_intr_bset        :0x0884800080
    pc_bp_func_non_fatal_intr_bclr        :0x0884800088
    pc_bp_memory_fatal_intr_cause         :0x0884800090
    pc_bp_memory_fatal_intr_stat          :0x0884800098
    pc_bp_memory_fatal_intr_mask          :0x08848000A0
    pc_bp_memory_fatal_intr_bset          :0x08848000A8
    pc_bp_memory_fatal_intr_bclr          :0x08848000B0
    pc_bp_memory_non_fatal_intr_cause     :0x08848000B8
    pc_bp_memory_non_fatal_intr_stat      :0x08848000C0
    pc_bp_memory_non_fatal_intr_mask      :0x08848000C8
    pc_bp_memory_non_fatal_intr_bset      :0x08848000D0
    pc_bp_memory_non_fatal_intr_bclr      :0x08848000D8
    pc_bp_features                        :0x08848000E0
    pc_bp_spare_pio                       :0x08848000E8
    pc_bp_scratchpad                      :0x08848000F0
    bp_mem_log_ucerr                      :0x08848000F8
    bp_mem_log_cerr                       :0x0884800100
    bp_mem_log_synd                       :0x0884800108
    bp_mem_log_addr                       :0x0884800110
    bp_pc_clk_fla_slave_module_id_cfg     :0x0884800118
    bp_soc_clk_fla_slave_module_id_cfg    :0x0884800120
    bp_cfg                                :0x0884800128
    bp_mem_err_inj_cfg                    :0x0884800130
    bim_cfg                               :0x0884800138
    bam_cfg                               :0x0884800140
    bam_nodes_cfg                         :0x0884800148
    bom_cfg                               :0x0884800150
    bm_cfg                                :0x0884800158
    bm_cfg_stat                           :0x0884800160
    bem_cfg                               :0x0884800168
    bim_dn_state_tbl_dbg                  :0x0884800170
    bam_total_pool_cnt_stat               :0x0884800178
    bam_64p_fbmflop_init                  :0x0884800180
    bam_64p_fbmflop_init_done_stat        :0x0884800188
    bam_1p_state_mem_init_done            :0x0884800190
    bam_8p_state_mem_init_done            :0x0884800198
    bam_64p_state_mem_init_done           :0x08848001A0
    bam_1p_prefetch_fifo0_cnt_stat        :0x08848001A8
    bam_1p_prefetch_fifo1_cnt_stat        :0x08848001B0
    bam_8p_prefetch_fifo0_cnt_stat        :0x08848001B8
    bam_8p_prefetch_fifo1_cnt_stat        :0x08848001C0
    bam_64p_prefetch_fifo0_cnt_stat       :0x08848001C8
    bom_total_used_mid_cnt                :0x08848001D0
    pc_bp_fda_cfg                         :0x08848001D8
    pc_bp_fda_sta                         :0x08848001E0
    pc_bp_fda_last_timestamp_sta          :0x08848001E8
    pc_bp_fda_buffer_cfg_0                :0x08848001F0
    pc_bp_fda_buffer_cfg_1                :0x08848001F8
    pc_bp_fda_buffer_cfg_2                :0x0884800200
    pc_bp_fda_buffer_cfg_3                :0x0884800208
    pc_bp_fda_data_buffer                 :0x0884800210
    pc_bp_fda_metadata_buffer             :0x0884800250
    pc_bp_fda_drop_event_cnt              :0x0884800290
    pc_bp_fda_trace_cell_cnt              :0x0884800298
    pool_cnt_cfg                          :0x0884800400 0x200
    bam_1p_bitallocate_cfg                :0x0884808000 0x8000
    bam_8p_bitallocate_cfg                :0x0884848000 0x8000
    bpm_bitallocate_cfg                   :0x0884888000 0x8000
    bom_sdb_mem_cfg_0                     :0x08848C8000 0x80
    bom_sdb_mem_cfg_1                     :0x08848C8800 0x80
    bom_sdb_mem_cfg_2                     :0x08848C9000 0x80
    bom_sdb_mem_cfg_3                     :0x08848C9800 0x80
    bom_sdb_mem_cfg_4                     :0x08848CA000 0x80
    bom_sdb_mem_cfg_5                     :0x08848CA800 0x80
    bom_sdb_mem_cfg_6                     :0x08848CB000 0x80
    bom_sdb_mem_cfg_7                     :0x08848CB800 0x80
    bom_sdb_mem_cfg_8                     :0x08848CC000 0x80
    bom_sdb_mem_cfg_9                     :0x08848CC800 0x80
    bom_sdb_mem_cfg_10                    :0x08848CD000 0x80
    bom_sdb_mem_cfg_11                    :0x08848CD800 0x80
    bom_sdb_mem_cfg_12                    :0x08848CE000 0x80
    bom_sdb_mem_cfg_13                    :0x08848CE800 0x80
    bom_sdb_mem_cfg_14                    :0x08848CF000 0x80
    bom_sdb_mem_cfg_15                    :0x08848CF800 0x80
    bom_sdb_mem_cfg_16                    :0x08848D0000 0x80
    bom_sdb_mem_cfg_17                    :0x08848D0800 0x80
    bom_sdb_mem_cfg_18                    :0x08848D1000 0x80
    bom_sdb_mem_cfg_19                    :0x08848D1800 0x80
    bom_sdb_mem_cfg_20                    :0x08848D2000 0x80
    bom_sdb_mem_cfg_21                    :0x08848D2800 0x80
    bom_sdb_mem_cfg_22                    :0x08848D3000 0x80
    bom_sdb_mem_cfg_23                    :0x08848D3800 0x80
    bam_1p_state_mem_cfg                  :0x08848E0000 0x10000
    bam_8p_state_mem_cfg                  :0x0884960000 0x10000
    bam_64p_state_mem_cfg                 :0x0884A60000 0x4000
    cm_bp_req_if_dbg_probe                :0x0884AA0000 0x40
    bim_lsn_if_dbg_probe                  :0x0884AA0200 0x40
    bim_ldn_if_dbg_probe                  :0x0884AA0400 0x40
    bim_merge_cam_dbg                     :0x0884AA0600 0x200
    bam_per_pool_cnt_stat                 :0x0884AA1600 0x200
    bim_bam_if_dbg_probe                  :0x0884AA2600 0x40
    bom_wr_cam_dbg                        :0x0884AA2800 0x100
    bm_dbg_probe                          :0x0884AA3000 0x40
    bp_cm_rin_if_dbg_probe                :0x0884AA3200 0x40
    bem_lsn_if_dbg_probe                  :0x0884AA3400 0x40
    bem_ldn_if_dbg_probe                  :0x0884AA3600 0x40
    bim_stats_cnt_probe                   :0x0884AA3800 0x80
    bam_stats_cnt_probe                   :0x0884AA3C00 0x80
    bom_stats_cnt_probe                   :0x0884AA4000 0x80
    bm_stats_cnt_probe                    :0x0884AA4400 0x80
    bpm_stats_cnt_probe                   :0x0884AA4800 0x80
    bem_stats_cnt_probe                   :0x0884AA4C00 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_PC_BP_AN    :0x0884800000 - 0x0884C00000:0x00002A5000:0x0000400000
  ActSize:PC_CMH_PC_AN   :0x0000093800. New SA:0x0884C00000
    pc_cmh_pc_timeout_thresh_cfg          :0x0884C00000
    pc_cmh_pc_timedout_sta                :0x0884C00008
    pc_cmh_pc_timeout_clr                 :0x0884C00010
    pc_cmh_pc_fatal_intr_cause            :0x0884C00018
    pc_cmh_pc_fatal_intr_stat             :0x0884C00020
    pc_cmh_pc_fatal_intr_mask             :0x0884C00028
    pc_cmh_pc_fatal_intr_bset             :0x0884C00030
    pc_cmh_pc_fatal_intr_bclr             :0x0884C00038
    pc_cmh_pc_non_fatal_intr_cause        :0x0884C00040
    pc_cmh_pc_non_fatal_intr_stat         :0x0884C00048
    pc_cmh_pc_non_fatal_intr_mask         :0x0884C00050
    pc_cmh_pc_non_fatal_intr_bset         :0x0884C00058
    pc_cmh_pc_non_fatal_intr_bclr         :0x0884C00060
    pc_cmh_pc_sram_fatal_intr_cause       :0x0884C00068
    pc_cmh_pc_sram_fatal_intr_stat        :0x0884C00070
    pc_cmh_pc_sram_fatal_intr_mask        :0x0884C00078
    pc_cmh_pc_sram_fatal_intr_bset        :0x0884C00080
    pc_cmh_pc_sram_fatal_intr_bclr        :0x0884C00088
    pc_cmh_pc_sram_non_fatal_intr_cause   :0x0884C00090
    pc_cmh_pc_sram_non_fatal_intr_stat    :0x0884C00098
    pc_cmh_pc_sram_non_fatal_intr_mask    :0x0884C000A0
    pc_cmh_pc_sram_non_fatal_intr_bset    :0x0884C000A8
    pc_cmh_pc_sram_non_fatal_intr_bclr    :0x0884C000B0
    pc_cmh_pc_features                    :0x0884C000B8
    pc_cmh_pc_spare_pio                   :0x0884C000C0
    pc_cmh_pc_scratchpad                  :0x0884C000C8
    pc_cmh_pc_cfg                         :0x0884C000D0
    pc_cmh_pc_rsm_sts_cfg                 :0x0884C000D8
    pc_cmh_pc_rsm_err_override_cfg        :0x0884C000E0
    pc_cmh_pc_rsm_sram_init               :0x0884C000E8
    pc_cmh_pc_mpf_pfs_cfg_0               :0x0884C000F0
    pc_cmh_pc_mpf_pfs_cfg_1               :0x0884C000F8
    pc_cmh_pc_mpf_pfs_cfg_2               :0x0884C00100
    pc_cmh_pc_mpf_pfs_cfg_3               :0x0884C00108
    pc_cmh_pc_mpf_pfs_cfg_4               :0x0884C00110
    pc_cmh_pc_mpf_pfs_cfg_5               :0x0884C00118
    pc_cmh_pc_mpf_pfs_cfg_6               :0x0884C00120
    pc_cmh_pc_mpf_pfs_cfg_7               :0x0884C00128
    pc_cmh_pc_mpf_pfm_status_0            :0x0884C00130
    pc_cmh_pc_mpf_pfm_status_1            :0x0884C00138
    pc_cmh_pc_mpf_pfm_status_2            :0x0884C00140
    pc_cmh_pc_mpf_pfm_status_3            :0x0884C00148
    pc_cmh_pc_mpf_pfm_status_4            :0x0884C00150
    pc_cmh_pc_mpf_pfm_status_5            :0x0884C00158
    pc_cmh_pc_mpf_pfm_status_6            :0x0884C00160
    pc_cmh_pc_mpf_pfm_status_7            :0x0884C00168
    pc_cmh_pc_mpf_pfm_status_8            :0x0884C00170
    pc_cmh_pc_mpf_pfm_status_9            :0x0884C00178
    pc_cmh_pc_mpf_pfm_status_10           :0x0884C00180
    pc_cmh_pc_mpf_pfm_status_11           :0x0884C00188
    pc_cmh_pc_fla_cfg                     :0x0884C00190
    pc_cmh_pc_ftg_fiu_stat_cnt_cfg        :0x0884C00198
    pc_cmh_pc_frg_fiu_stat_cnt_cfg        :0x0884C001A8
    pc_cmh_pc_mpf_stat_cnt_cfg            :0x0884C001B8
    pc_cmh_pc_mpf_0_stat_cnt_ena          :0x0884C001C0
    pc_cmh_pc_mpf_0_stat_cnt              :0x0884C001C8
    pc_cmh_pc_mpf_1_stat_cnt_ena          :0x0884C001D0
    pc_cmh_pc_mpf_1_stat_cnt              :0x0884C001D8
    pc_cmh_pc_frg_crd_cnt_sel_cfg         :0x0884C001E0
    pc_cmh_pc_crd_cnt                     :0x0884C001E8
    pc_cmh_pc_ftg_fci_cmd_err_detail_log  :0x0884C001F0
    pc_cmh_pc_ftg_fci_cmd_err_log         :0x0884C001F8
    pc_cmh_pc_ftg_fci_cmd_1st_err_log     :0x0884C00200
    pc_cmh_pc_ftg_fifo_oflow_err_sel_cfg  :0x0884C00208
    pc_cmh_pc_frg_fifo_oflow_err_sel_cfg  :0x0884C00210
    pc_cmh_pc_fifo_oflow_err_log          :0x0884C00218
    pc_cmh_pc_fifo_oflow_1st_err_log      :0x0884C00220
    pc_cmh_pc_frg_crd_cnt_oflow_err_sel_cfg:0x0884C00228
    pc_cmh_pc_cnt_oflow_err_log           :0x0884C00230
    pc_cmh_pc_cnt_oflow_1st_err_log       :0x0884C00238
    pc_cmh_pc_sram_err_inj_cfg            :0x0884C00240
    pc_cmh_pc_sram_log_err                :0x0884C00248
    pc_cmh_pc_sram_log_syndrome           :0x0884C00250
    pc_cmh_pc_sram_log_addr               :0x0884C00258
    pc_cmh_pc_rsm_sts_mem                 :0x0884C10000 0x10000
    pc_cmh_pc_mpf_pfm_cfg                 :0x0884C90000 0x100
    pc_cmh_pc_mpf_handle_mem              :0x0884C91000 0x400
    pc_cmh_pc_ftg_fiu_stat_cnts           :0x0884C93000 0x40
    pc_cmh_pc_frg_fiu_stat_cnts           :0x0884C93200 0x40
    pc_cmh_pc_fla                         :0x0884C93400 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_PC_CMH_PC_AN:0x0884C00000 - 0x0884D00000:0x0000093800:0x0000100000
  ActSize:CA_AN          :0x0000000120. New SA:0x0884D00000
    ca_timeout_thresh_cfg                 :0x0884D00000
    ca_timedout_sta                       :0x0884D00008
    ca_timeout_clr                        :0x0884D00010
    ca_fatal_intr_cause                   :0x0884D00018
    ca_fatal_intr_stat                    :0x0884D00020
    ca_fatal_intr_mask                    :0x0884D00028
    ca_fatal_intr_bset                    :0x0884D00030
    ca_fatal_intr_bclr                    :0x0884D00038
    ca_non_fatal_intr_cause               :0x0884D00040
    ca_non_fatal_intr_stat                :0x0884D00048
    ca_non_fatal_intr_mask                :0x0884D00050
    ca_non_fatal_intr_bset                :0x0884D00058
    ca_non_fatal_intr_bclr                :0x0884D00060
    ca_features                           :0x0884D00068
    ca_spare_pio                          :0x0884D00070
    ca_scratchpad                         :0x0884D00078
    ca_cfg                                :0x0884D00080
    ca_mem_err_inj_cfg                    :0x0884D00088
    ca_sram_log_err                       :0x0884D00090
    ca_sram_log_syndrome                  :0x0884D00098
    ca_sram_log_addr                      :0x0884D000A0
    ca_protl_elog                         :0x0884D000A8
    ca_debug_ctrl                         :0x0884D000B0
    ca_debug_sel                          :0x0884D000B8
    ca_debug_sts                          :0x0884D000C0
    ca_debug_rdq_bus                      :0x0884D000C8
    ca_debug_wrq_bus                      :0x0884D000D0
    ca_debug_snq_bus                      :0x0884D000D8
    ca_debug_rd_req_pend                  :0x0884D000E0
    ca_debug_wr_req_pend                  :0x0884D000E8
    ca_debug_snp_req_pend                 :0x0884D000F0
    ca_nd_rd_req_cntr                     :0x0884D000F8
    ca_wr_req_cntr                        :0x0884D00100
    ca_nd_snp_req_cntr                    :0x0884D00108
    ca_dvm_rd_req_cntr                    :0x0884D00110
    ca_dvm_snp_req_cntr                   :0x0884D00118
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_CA_AN       :0x0884D00000 - 0x0884D00200:0x0000000120:0x0000000200
  ActSize:FLA_AN         :0x0000210000. New SA:0x0885000000
    fla_timeout_thresh_cfg                :0x0885000000
    fla_timedout_sta                      :0x0885000008
    fla_timeout_clr                       :0x0885000010
    fla_fatal_mem_intr_cause              :0x0885000018
    fla_fatal_mem_intr_stat               :0x0885000020
    fla_fatal_mem_intr_mask               :0x0885000028
    fla_fatal_mem_intr_bset               :0x0885000030
    fla_fatal_mem_intr_bclr               :0x0885000038
    fla_non_fatal_mem_intr_cause          :0x0885000040
    fla_non_fatal_mem_intr_stat           :0x0885000048
    fla_non_fatal_mem_intr_mask           :0x0885000050
    fla_non_fatal_mem_intr_bset           :0x0885000058
    fla_non_fatal_mem_intr_bclr           :0x0885000060
    fla_non_fatal_misc_intr_cause         :0x0885000068
    fla_non_fatal_misc_intr_stat          :0x0885000070
    fla_non_fatal_misc_intr_mask          :0x0885000078
    fla_non_fatal_misc_intr_bset          :0x0885000080
    fla_non_fatal_misc_intr_bclr          :0x0885000088
    fla_features                          :0x0885000090
    fla_spare_pio                         :0x0885000098
    fla_scratchpad                        :0x08850000A0
    fla_mem_init_start_cfg                :0x08850000A8
    fla_mem_init_done_sta                 :0x08850000B0
    fla_mem_log_err_sta                   :0x08850000B8
    fla_mem_log_syndrome_sta              :0x08850000C0
    fla_mem_log_addr_sta                  :0x08850000C8
    fla_mem_err_inj_cfg                   :0x08850000D0
    fla_cmd_ring_if_dhs                   :0x08850000D8
    fla_arm_trig_pls                      :0x08850000E0
    fla_trig_sta                          :0x08850000E8
    fla_clr_trig_pls                      :0x08850000F0
    fla_cap_done_sta                      :0x08850000F8
    fla_trig_map_cfg                      :0x0885000100
    fla_trig_type_cfg                     :0x0885000108
    fla_engine_sample_mode_cfg            :0x0885000110
    fla_engine_lane_deskew_cfg            :0x0885000118
    fla_engine_trig_pos_cfg               :0x0885000120
    fla_lut_a_sel_cfg                     :0x0885000128
    fla_lut_a_hit_map_cfg                 :0x0885000130
    fla_lut_b_sel_cfg                     :0x0885000138
    fla_lut_b_hit_map_cfg                 :0x0885000140
    fla_engine0_pattern_a_cfg             :0x0885000148
    fla_engine0_mask_a_cfg                :0x0885000150
    fla_engine0_pattern_b_cfg             :0x0885000158
    fla_engine0_mask_b_cfg                :0x0885000160
    fla_engine0_trig_pos_buf_ptr_sta      :0x0885000168
    fla_engine0_cap_cnt_sta               :0x0885000170
    fla_engine1_pattern_a_cfg             :0x0885000178
    fla_engine1_mask_a_cfg                :0x0885000180
    fla_engine1_pattern_b_cfg             :0x0885000188
    fla_engine1_mask_b_cfg                :0x0885000190
    fla_engine1_trig_pos_buf_ptr_sta      :0x0885000198
    fla_engine1_cap_cnt_sta               :0x08850001A0
    fla_engine2_pattern_a_cfg             :0x08850001A8
    fla_engine2_mask_a_cfg                :0x08850001B0
    fla_engine2_pattern_b_cfg             :0x08850001B8
    fla_engine2_mask_b_cfg                :0x08850001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x08850001C8
    fla_engine2_cap_cnt_sta               :0x08850001D0
    fla_engine3_pattern_a_cfg             :0x08850001D8
    fla_engine3_mask_a_cfg                :0x08850001E0
    fla_engine3_pattern_b_cfg             :0x08850001E8
    fla_engine3_mask_b_cfg                :0x08850001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x08850001F8
    fla_engine3_cap_cnt_sta               :0x0885000200
    fla_engine0_cap_mem_dhs               :0x0885010000 0x10000
    fla_engine1_cap_mem_dhs               :0x0885090000 0x10000
    fla_engine2_cap_mem_dhs               :0x0885110000 0x10000
    fla_engine3_cap_mem_dhs               :0x0885190000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_FLA_AN      :0x0885000000 - 0x0885400000:0x0000210000:0x0000400000
AN: pc_pc_clk_an          :0x0885400000
  ROR:pc_pc_clk_an  :0x884800000 -  pc_pc_clk_an  :0x885400000
  ActSize:FEP_PC_AN      :0x0000000300. New SA:0x0885400000
    fep_pc_timeout_thresh_cfg             :0x0885400000
    fep_pc_timedout_sta                   :0x0885400008
    fep_pc_timeout_clr                    :0x0885400010
    fep_pc_fatal_intr_cause               :0x0885400018
    fep_pc_fatal_intr_stat                :0x0885400020
    fep_pc_fatal_intr_mask                :0x0885400028
    fep_pc_fatal_intr_bset                :0x0885400030
    fep_pc_fatal_intr_bclr                :0x0885400038
    fep_pc_non_fatal_intr_cause           :0x0885400040
    fep_pc_non_fatal_intr_stat            :0x0885400048
    fep_pc_non_fatal_intr_mask            :0x0885400050
    fep_pc_non_fatal_intr_bset            :0x0885400058
    fep_pc_non_fatal_intr_bclr            :0x0885400060
    fep_pc_features                       :0x0885400068
    fep_pc_spare_pio                      :0x0885400070
    fep_pc_scratchpad                     :0x0885400078
    fep_pc_misc_cfg                       :0x0885400080
    fep_pc_mem_err_inj_cfg                :0x0885400088
    fep_pc_fla_ring_module_id_cfg         :0x0885400090
    fep_pc_fla_cfg                        :0x0885400098
    fep_pc_fla_sta                        :0x08854000A0
    fep_pc_local_id                       :0x08854000A8
    fep_pc_strict_order                   :0x08854000B0
    fep_pc_cfg_snx_cdt_init_val           :0x08854000B8
    fep_pc_bp_snx_cdt_init_val            :0x08854000C0
    fep_pc_rgx_snx_cdt_init_val           :0x08854000C8
    fep_pc_zip_snx_cdt_init_val           :0x08854000D0
    fep_pc_dma_snx_cdt_init_val           :0x08854000D8
    fep_pc_le_snx_cdt_init_val            :0x08854000E0
    fep_pc_cmh_snx_cdt_init_val           :0x08854000E8
    fep_pc_cfg_sn_filter                  :0x08854000F0
    fep_pc_bp_sn_filter                   :0x08854000F8
    fep_pc_rgx_sn_filter                  :0x0885400100
    fep_pc_zip_sn_filter                  :0x0885400108
    fep_pc_dma_sn_filter                  :0x0885400110
    fep_pc_cmh_sn_filter                  :0x0885400118
    fep_pc_cmh_vp_sn_filter               :0x0885400120
    fep_pc_snx_sn_filter                  :0x0885400128
    fep_pc_bp_lsn_arb_cfg                 :0x0885400130
    fep_pc_cmh_lsn_arb_cfg                :0x0885400138
    fep_pc_snx_lsn_arb_cfg                :0x0885400140
    fep_pc_bp_lsn_wrr_arb_cfg             :0x0885400148
    fep_pc_dma_lsn_wrr_arb_cfg            :0x0885400150
    fep_pc_dnr_ldn_arb_cfg                :0x0885400158
    fep_pc_bp_ldn_wrr_arb_cfg             :0x0885400160
    fep_pc_dma_ldn_wrr_arb_cfg            :0x0885400168
    fep_pc_force_remote_cfg               :0x0885400170
    fep_pc_dest_cfg_cmd_0                 :0x0885400178
    fep_pc_dest_cfg_cmd_1                 :0x0885400180
    fep_pc_dest_cfg_cmd_2                 :0x0885400188
    fep_pc_dest_cfg_cmd_3                 :0x0885400190
    fep_pc_hbm_ddr_hash                   :0x0885400198
    fep_pc_ddr_hash                       :0x08854001A0
    fep_pc_addr_trans_hbm_pc_rsvd0_cfg    :0x08854001A8
    fep_pc_addr_trans_nu_mu_cfg           :0x08854001B0
    fep_pc_addr_trans_hu_nvram_ddr_cfg    :0x08854001B8
    fep_pc_addr_trans_rsvd1_cfg           :0x08854001C0
    fep_pc_addr_trans_rsvd2_cfg           :0x08854001C8
    fep_pc_addr_trans_default_cfg         :0x08854001D0
    fep_pc_sn_sent_cnt                    :0x08854001D8
    fep_pc_sn_rcvd_cnt                    :0x08854001E0
    fep_pc_lsn_addr_trans_err_cnt         :0x08854001E8
    fep_pc_lsn_unknown_dest_err_cnt       :0x08854001F0
    fep_pc_lsn_msg_filter_err_cnt         :0x08854001F8
    fep_pc_sn_msg_sent_incr_en            :0x0885400200
    fep_pc_cfg_sn_sent_cnt                :0x0885400208
    fep_pc_bp_sn_sent_cnt                 :0x0885400210
    fep_pc_rgx_sn_sent_cnt                :0x0885400218
    fep_pc_zip_sn_sent_cnt                :0x0885400220
    fep_pc_dma_sn_sent_cnt                :0x0885400228
    fep_pc_le_sn_sent_cnt                 :0x0885400230
    fep_pc_cmh_sn_sent_cnt                :0x0885400238
    fep_pc_cmh_vp_sn_sent_cnt             :0x0885400240
    fep_pc_snx_sn_sent_cnt                :0x0885400248
    fep_pc_dn_ej_cnt                      :0x0885400250
    fep_pc_dn_inj_cnt                     :0x0885400258
    fep_pc_ldn_addr_trans_err_cnt         :0x0885400260
    fep_pc_ldn_unknown_dest_err_cnt       :0x0885400268
    fep_pc_dn_metadata_merr_cnt           :0x0885400270
    fep_pc_dn_metadata_serr_cnt           :0x0885400278
    fep_pc_dn_data_merr_cnt               :0x0885400280
    fep_pc_dn_data_serr_cnt               :0x0885400288
    fep_pc_lsn_msg_filter_log             :0x0885400290
    fep_pc_lsn_addr_trans_log             :0x08854002A8
    fep_pc_lsn_unknown_dest_log           :0x08854002C0
    fep_pc_ldn_addr_trans_log             :0x08854002D8
    fep_pc_ldn_unknown_dest_log           :0x08854002E8
    fep_pc_dn_ecc_err_addr_log            :0x08854002F8
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_fep_an_FEPW_PC_AN_FEP_PC_AN:0x0885400000 - 0x0885400400:0x0000000300:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x0885440000
    dnr_timeout_thresh_cfg                :0x0885440000
    dnr_timedout_sta                      :0x0885440008
    dnr_timeout_clr                       :0x0885440010
    dnr_fatal_intr_cause                  :0x0885440018
    dnr_fatal_intr_stat                   :0x0885440020
    dnr_fatal_intr_mask                   :0x0885440028
    dnr_fatal_intr_bset                   :0x0885440030
    dnr_fatal_intr_bclr                   :0x0885440038
    dnr_non_fatal_intr_cause              :0x0885440040
    dnr_non_fatal_intr_stat               :0x0885440048
    dnr_non_fatal_intr_mask               :0x0885440050
    dnr_non_fatal_intr_bset               :0x0885440058
    dnr_non_fatal_intr_bclr               :0x0885440060
    dnr_features                          :0x0885440068
    dnr_spare_pio                         :0x0885440070
    dnr_scratchpad                        :0x0885440078
    dnr_alt_ej_port_0                     :0x0885440080
    dnr_alt_ej_port_1                     :0x0885440088
    dnr_alt_ej_port_2                     :0x0885440090
    dnr_alt_ej_port_3                     :0x0885440098
    dnr_alt_ej_port_4                     :0x08854400A0
    dnr_cong_ctrl                         :0x08854400A8
    dnr_route_cfg                         :0x08854400B0
    dnr_credit_cfg                        :0x08854400B8
    dnr_injection_credit_cfg              :0x08854400C0
    dnr_vc_sel_wt_cfg                     :0x08854400C8
    dnr_default_dgid_cfg                  :0x08854400D0
    dnr_fla_ring_module_id_cfg            :0x08854400D8
    dnr_credit_watchdog_timer_cfg         :0x08854400E0
    dnr_dbg_ibuf_occ_cnt                  :0x08854400E8
    dnr_dbg_intf_buf_occ_cnt              :0x08854400F0
    dnr_dbg_inj_credit_cnt                :0x08854400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x0885440100
    dnr_dbg_ibuf_credit_cnt_1             :0x0885440108
    dnr_dbg_ibuf_credit_cnt_2             :0x0885440110
    dnr_dbg_ibuf_credit_cnt_3             :0x0885440118
    dnr_dbg_ebuf_credit_cnt               :0x0885440120
    dnr_intr_dgid_out_of_range_log        :0x0885440128
    dnr_gid_to_coords_map                 :0x0885442000 0x2000
    dnr_wt_table_0                        :0x0885452000 0x800
    dnr_wt_table_1                        :0x0885456000 0x800
    dnr_wt_table_2                        :0x088545A000 0x800
    dnr_wt_table_3                        :0x088545E000 0x800
    dnr_wt_table_4                        :0x0885462000 0x800
    dnr_injpipe_dbg_probe0                :0x0885466000 0x40
    dnr_injpipe_dbg_probe1                :0x0885466200 0x40
    dnr_ejpipe_dbg_probe0                 :0x0885466400 0x40
    dnr_ejpipe_dbg_probe1                 :0x0885466600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x0885466800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x0885466A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x0885466C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x0885466E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x0885467000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x0885467200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x0885467400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x0885467600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x0885467800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x0885467A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_fep_an_FEPW_PC_AN_DNR_AN:0x0885440000 - 0x0885480000:0x0000027C00:0x0000040000
AN: FEPW_PC_AN            :0x0885480000
 FEPW_PC_AN    :0x885480000
AN: pc_fep_an             :0x0885480000
  ROR:pc_fep_an     :0x885400000 -  pc_fep_an     :0x885480000
AN: PC_0_AN               :0x0885480000

  ActSize:PC_CFG_AN      :0x0048000000. New SA:0x4800000000
    pc_cfg_timeout_thresh_cfg             :0x4800000000
    pc_cfg_timedout_sta                   :0x4800000008
    pc_cfg_timeout_clr                    :0x4800000010
    pc_cfg_debug_intr_cause               :0x4800000018
    pc_cfg_debug_intr_stat                :0x4800000020
    pc_cfg_debug_intr_mask                :0x4800000028
    pc_cfg_debug_intr_bset                :0x4800000030
    pc_cfg_debug_intr_bclr                :0x4800000038
    pc_cfg_fatal_intr_cause               :0x4800000040
    pc_cfg_fatal_intr_stat                :0x4800000048
    pc_cfg_fatal_intr_mask                :0x4800000050
    pc_cfg_fatal_intr_bset                :0x4800000058
    pc_cfg_fatal_intr_bclr                :0x4800000060
    pc_cfg_non_fatal_intr_cause           :0x4800000068
    pc_cfg_non_fatal_intr_stat            :0x4800000070
    pc_cfg_non_fatal_intr_mask            :0x4800000078
    pc_cfg_non_fatal_intr_bset            :0x4800000080
    pc_cfg_non_fatal_intr_bclr            :0x4800000088
    pc_cfg_features                       :0x4800000090
    pc_cfg_spare_pio                      :0x4800000098
    pc_cfg_scratchpad                     :0x48000000A0
    pc_cfg_config                         :0x48000000A8
    pc_cfg_id_cfg                         :0x48000000B0
    pc_cfg_clk_enable                     :0x48000000B8
    pc_cfg_soft_reset_n                   :0x48000000C0
    cfg_fla_ring_module_id_cfg            :0x48000000C8
    pc_cfg_misc_config                    :0x48000000D0
    pc_cfg_addr_map_cfg                   :0x48000000D8
    pc_cfg_addr_map_range_0               :0x48000000E0
    pc_cfg_addr_map_range_1               :0x48000000E8
    pc_cfg_addr_map_range_2               :0x48000000F0
    pc_cfg_addr_map_range_3               :0x48000000F8
    pc_cfg_addr_map_range_4               :0x4800000100
    pc_cfg_addr_map_range_5               :0x4800000108
    pc_cfg_addr_map_range_6               :0x4800000110
    pc_cfg_addr_map_base_0                :0x4800000118
    pc_cfg_addr_map_base_1                :0x4800000120
    pc_cfg_addr_map_base_2                :0x4800000128
    pc_cfg_addr_map_base_3                :0x4800000130
    pc_cfg_addr_map_base_4                :0x4800000138
    pc_cfg_addr_map_base_5                :0x4800000140
    pc_cfg_addr_map_base_6                :0x4800000148
    pc_cfg_addr_map_range_csr             :0x4800000150
    pc_cfg_addr_map_base_csr              :0x4800000158
    pc_cfg_lsn_msg_cfg                    :0x4800000160
    pc_cfg_fda_cfg                        :0x4800000168
    pc_cfg_fda_sta                        :0x4800000170
    pc_cfg_fda_last_timestamp_sta         :0x4800000178
    pc_cfg_fda_buffer_cfg_0               :0x4800000180
    pc_cfg_fda_buffer_cfg_1               :0x4800000188
    pc_cfg_fda_buffer_cfg_2               :0x4800000190
    pc_cfg_fda_buffer_cfg_3               :0x4800000198
    pc_cfg_fda_data_buffer                :0x48000001A0
    pc_cfg_fda_metadata_buffer            :0x48000001E0
    pc_cfg_fda_drop_event_cnt             :0x4800000220
    pc_cfg_fda_trace_cell_cnt             :0x4800000228
    pc_cfg_regtc_setup_csr_0              :0x4800000230
    pc_cfg_regtc_setup_csr_1              :0x4800000238
    pc_cfg_regtc_setup_csr_2              :0x4800000240
    pc_cfg_regtc_setup_csr_3              :0x4800000248
    pc_cfg_regtc_setup_csr_4              :0x4800000250
    pc_cfg_regtc_setup_csr_5              :0x4800000258
    pc_cfg_regtc_setup_csr_6              :0x4800000260
    pc_cfg_regtc_setup_csr_7              :0x4800000268
    pc_cfg_regtc_setup_csr_8              :0x4800000270
    pc_cfg_gpo_0                          :0x4800000278
    pc_cfg_gpo_1                          :0x4800000280
    pc_cfg_gpo_2                          :0x4800000288
    pc_cfg_gpi_0                          :0x4800000290
    pc_cfg_mem_err_inj_cfg                :0x4800000298
    pc_cfg_buf_mem_log_err                :0x48000002A0
    pc_cfg_buf_mem_log_syndrome           :0x48000002A8
    pc_cfg_buf_mem_log_addr               :0x48000002B0
    pc_cfg_csr_status                     :0x48000002B8
    pc_cfg_regtc_csr                      :0x4808000000 0x8000000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_PC_CFG_AN  :0x4800000000 - 0x4880000000:0x0048000000:0x0080000000
  ActSize:PC_CMH_AN      :0x0000A5E100. New SA:0x4880000000
    pc_cmh_timeout_thresh_cfg             :0x4880000000
    pc_cmh_timedout_sta                   :0x4880000008
    pc_cmh_timeout_clr                    :0x4880000010
    pc_cmh_fatal_intr_cause               :0x4880000018
    pc_cmh_fatal_intr_stat                :0x4880000020
    pc_cmh_fatal_intr_mask                :0x4880000028
    pc_cmh_fatal_intr_bset                :0x4880000030
    pc_cmh_fatal_intr_bclr                :0x4880000038
    pc_cmh_non_fatal_intr_cause           :0x4880000040
    pc_cmh_non_fatal_intr_stat            :0x4880000048
    pc_cmh_non_fatal_intr_mask            :0x4880000050
    pc_cmh_non_fatal_intr_bset            :0x4880000058
    pc_cmh_non_fatal_intr_bclr            :0x4880000060
    pc_cmh_sram_0_fatal_intr_cause        :0x4880000068
    pc_cmh_sram_0_fatal_intr_stat         :0x4880000070
    pc_cmh_sram_0_fatal_intr_mask         :0x4880000078
    pc_cmh_sram_0_fatal_intr_bset         :0x4880000080
    pc_cmh_sram_0_fatal_intr_bclr         :0x4880000088
    pc_cmh_sram_0_non_fatal_intr_cause    :0x4880000090
    pc_cmh_sram_0_non_fatal_intr_stat     :0x4880000098
    pc_cmh_sram_0_non_fatal_intr_mask     :0x48800000A0
    pc_cmh_sram_0_non_fatal_intr_bset     :0x48800000A8
    pc_cmh_sram_0_non_fatal_intr_bclr     :0x48800000B0
    pc_cmh_sram_1_fatal_intr_cause        :0x48800000B8
    pc_cmh_sram_1_fatal_intr_stat         :0x48800000C0
    pc_cmh_sram_1_fatal_intr_mask         :0x48800000C8
    pc_cmh_sram_1_fatal_intr_bset         :0x48800000D0
    pc_cmh_sram_1_fatal_intr_bclr         :0x48800000D8
    pc_cmh_sram_1_non_fatal_intr_cause    :0x48800000E0
    pc_cmh_sram_1_non_fatal_intr_stat     :0x48800000E8
    pc_cmh_sram_1_non_fatal_intr_mask     :0x48800000F0
    pc_cmh_sram_1_non_fatal_intr_bset     :0x48800000F8
    pc_cmh_sram_1_non_fatal_intr_bclr     :0x4880000100
    pc_cmh_features                       :0x4880000108
    pc_cmh_spare_pio                      :0x4880000110
    pc_cmh_scratchpad                     :0x4880000118
    pc_cmh_axm_cfg                        :0x4880000120
    pc_cmh_axm_fla_ring_module_id_cfg     :0x4880000128
    pc_cmh_axm_dbg_stat_0                 :0x4880000130
    pc_cmh_axm_dbg_stat_1                 :0x4880000138
    pc_cmh_axm_dbg_stat_2                 :0x4880000140
    pc_cmh_axm_dbg_stat_3                 :0x4880000148
    pc_cmh_axm_rreq_err_tag               :0x4880000150
    pc_cmh_axm_wreq_err_tag               :0x4880000158
    pc_cmh_id                             :0x4880000160
    pc_cmh_sn_hdr_cfg                     :0x4880000168
    pc_cmh_ftg_cfg                        :0x4880000170
    pc_cmh_ftg_crd_init                   :0x4880000178
    pc_cmh_ftg_vc_arb_cfg                 :0x4880000180
    pc_cmh_ftg_wu_vld_cmd_cfg             :0x4880000188
    pc_cmh_ftg_sn_req_vld_cmd_cfg         :0x4880000190
    pc_cmh_frg_cfg                        :0x4880000198
    pc_cmh_frg_inactivity_timer_cfg       :0x48800001A0
    pc_cmh_frg_fiu_wu_vc_crd_cnt_cfg      :0x48800001A8
    pc_cmh_frg_vp_wu_arb_cfg              :0x48800001B0
    pc_cmh_frg_vp_vc_arb_cfg              :0x48800001B8
    pc_cmh_sni_cfg                        :0x48800001C0
    pc_cmh_sni_cmh_ingress_vc_arb_cfg     :0x48800001C8
    pc_cmh_sni_cmh_egress_vc_arb_cfg      :0x48800001D0
    pc_cmh_cwqm_cfg                       :0x48800001D8
    pc_cmh_cwqm_sram_init                 :0x48800001E0
    pc_cmh_cwqm_wu_crd_pf_cfg             :0x48800001E8
    pc_cmh_cwqm_wu_index_pf_local_cfg     :0x48800001F0
    pc_cmh_cwqm_wu_index_pf_remote_cfg    :0x48800001F8
    pc_cmh_cwqm_wu_index_pf_misc_cfg      :0x4880000200
    pc_cmh_cwqm_anycast_cfg_0             :0x4880000208
    pc_cmh_cwqm_anycast_cfg_1             :0x4880000210
    pc_cmh_cwqm_anycast_cfg_2             :0x4880000218
    pc_cmh_cwqm_anycast_cfg_3             :0x4880000220
    pc_cmh_cwqm_anycast_cfg_4             :0x4880000228
    pc_cmh_cwqm_anycast_cfg_5             :0x4880000230
    pc_cmh_cwqm_anycast_cfg_6             :0x4880000238
    pc_cmh_cwqm_anycast_cfg_7             :0x4880000240
    pc_cmh_cwqm_anycast_cfg_8             :0x4880000248
    pc_cmh_cwqm_anycast_cfg_9             :0x4880000250
    pc_cmh_cwqm_anycast_cfg_10            :0x4880000258
    pc_cmh_cwqm_anycast_cfg_11            :0x4880000260
    pc_cmh_cwqm_anycast_cfg_12            :0x4880000268
    pc_cmh_cwqm_anycast_cfg_13            :0x4880000270
    pc_cmh_cwqm_anycast_cfg_14            :0x4880000278
    pc_cmh_cwqm_anycast_cfg_15            :0x4880000280
    pc_cmh_cwqm_max_ll_cfg                :0x4880000288
    pc_cmh_cwqm_dq_vp_vc_arb_cfg          :0x4880000290
    pc_cmh_cwqm_dq_arb_gr_cfg             :0x4880000298
    pc_cmh_cwqm_dq_arb_wrr_cfg            :0x48800002A0
    pc_cmh_cwqm_wu_crd_pf_cnt             :0x48800002A8
    pc_cmh_cwqm_q_state_sel_cfg           :0x48800002B0
    pc_cmh_cwqm_q_state_status            :0x48800002B8
    pc_cmh_cwqm_q_depth_max_cfg           :0x48800002C0
    pc_cmh_cwqm_q_depth_max               :0x48800002C8
    pc_cmh_cwqm_dma_cnt_max               :0x48800002D0
    pc_cmh_cwqm_wu_cnt_max                :0x48800002D8
    pc_cmh_cwqm_pbuf_free_cnt             :0x48800002E0
    pc_cmh_cwqm_pbuf_free_cnt_min         :0x48800002E8
    pc_cmh_cwqm_pbuf_free_cnt_adj         :0x48800002F0
    pc_cmh_cwqm_rbuf_states               :0x48800002F8
    pc_cmh_cwqm_wbuf_states               :0x4880000310
    pc_cmh_cwqm_wu_index_pf_fifo_info     :0x4880000328
    pc_cmh_cwqm_wu_index_pf_local_info    :0x4880000330
    pc_cmh_cwqm_wu_index_pf_remote_info   :0x4880000338
    pc_cmh_cwqm_wu_index_pf_cnt_adj       :0x4880000340
    pc_cmh_cwqm_wu_index_pf_wr_ptr_adj    :0x4880000348
    pc_cmh_cwqm_wu_index_pf_rd_ptr_adj    :0x4880000350
    pc_cmh_tmm_cfg                        :0x4880000358
    pc_cmh_tmm_tm_id_free_cnt_adj         :0x4880000360
    pc_cmh_tmm_tm_id_free_cnt             :0x4880000368
    pc_cmh_tmm_tm_id_free_cnt_min         :0x4880000370
    pc_cmh_tmm_cmd_arb_cfg                :0x4880000378
    pc_cmh_tmm_wheel_arb_cfg              :0x4880000380
    pc_cmh_tmm_wheel_arb_gr_wt_cfg        :0x4880000388
    pc_cmh_tmm_wheel_arb_wrr_wt_cfg       :0x4880000390
    pc_cmh_tmm_sram_init                  :0x4880000398
    pc_cmh_tmm_drain_timers               :0x48800003A0
    pc_cmh_tmm_tsc_free_l1                :0x48800003A8
    pc_cmh_tmm_tsc_illegal_cmd_err_log    :0x48800003B8
    pc_cmh_dqc_cfg                        :0x48800003C0
    pc_cmh_dqc_bdc_lbuf_cfg               :0x48800003C8
    pc_cmh_dqc_sram_init                  :0x48800003D0
    pc_cmh_dqc_hdc_tmm_arb_cfg            :0x48800003D8
    pc_cmh_dqc_bdc_hbm_page_used_cnt      :0x48800003E0
    pc_cmh_dqc_bdc_hbm_page_used_cnt_max  :0x48800003E8
    pc_cmh_dqc_bdc_lbuf_free_cnt          :0x48800003F0
    pc_cmh_dqc_bdc_lbuf_free_cnt_min      :0x48800003F8
    pc_cmh_dqc_bdc_lbuf_free_cnt_adj      :0x4880000400
    pc_cmh_dqc_bdc_rbuf_states            :0x4880000408
    pc_cmh_dqc_bdc_wbuf_states            :0x4880000410
    pc_cmh_dqc_bdc_hbm_page_ptr_pf_fifo_info:0x4880000418
    pc_cmh_dqc_hdc_q_free_cnt_min_cfg     :0x4880000420
    pc_cmh_dqc_hdc_q_free_cnt_min         :0x4880000428
    pc_cmh_dqc_bdc_q_blk_cnt_max_cfg      :0x4880000430
    pc_cmh_dqc_bdc_q_blk_cnt_max          :0x4880000438
    pc_cmh_dqc_bdc_states_sel_cfg         :0x4880000440
    pc_cmh_dqc_bdc_states                 :0x4880000448
    pc_cmh_rsm_cfg                        :0x4880000450
    pc_cmh_rsm_ncv_to_color_match_cfg_0   :0x4880000458
    pc_cmh_rsm_ncv_to_color_match_cfg_1   :0x4880000460
    pc_cmh_rsm_ncv_to_color_match_cfg_2   :0x4880000468
    pc_cmh_rsm_ncv_to_color_match_cfg_3   :0x4880000470
    pc_cmh_rsm_ncv_to_color_match_cfg_4   :0x4880000478
    pc_cmh_rsm_ncv_to_color_match_cfg_5   :0x4880000480
    pc_cmh_rsm_ncv_to_color_match_cfg_6   :0x4880000488
    pc_cmh_rsm_ncv_to_color_match_cfg_7   :0x4880000490
    pc_cmh_rsm_ncv_to_color_th_cfg_0      :0x4880000498
    pc_cmh_rsm_ncv_to_color_th_cfg_1      :0x48800004A0
    pc_cmh_rsm_ncv_to_color_th_cfg_2      :0x48800004A8
    pc_cmh_rsm_ncv_to_color_th_cfg_3      :0x48800004B0
    pc_cmh_rsm_ncv_to_color_th_cfg_4      :0x48800004B8
    pc_cmh_rsm_ncv_to_color_th_cfg_5      :0x48800004C0
    pc_cmh_rsm_ncv_to_color_th_cfg_6      :0x48800004C8
    pc_cmh_rsm_ncv_to_color_th_cfg_7      :0x48800004D0
    pc_cmh_cic_cfg                        :0x48800004D8
    pc_cmh_cic_unit_non_fatal_intr_cfg    :0x48800004E0
    pc_cmh_cic_unit_fatal_intr_cfg        :0x48800004F8
    pc_cmh_cic_debug_intr_cfg             :0x4880000510
    pc_cmh_cic_unit_non_fatal_intr_wu_mask:0x4880000518
    pc_cmh_cic_unit_fatal_intr_wu_mask    :0x4880000520
    pc_cmh_cic_debug_intr_wu_mask         :0x4880000528
    pc_cmh_cic_block_non_fatal_intr_status:0x4880000530
    pc_cmh_cic_block_fatal_intr_status    :0x4880000538
    pc_cmh_cic_unit_non_fatal_intr_status :0x4880000540
    pc_cmh_cic_unit_fatal_intr_status     :0x4880000548
    pc_cmh_cic_debug_intr_status          :0x4880000550
    pc_cmh_wct_cfg                        :0x4880000558
    pc_cmh_wct_macro_cfg                  :0x4880000560
    pc_cmh_fla_cfg                        :0x4880000570
    pc_cmh_sni_cvp_ingress_stat_cnt_cfg   :0x4880000578
    pc_cmh_sni_cvp_egress_stat_cnt_cfg    :0x4880000588
    pc_cmh_sni_cmh_ingress_stat_cnt_cfg   :0x4880000598
    pc_cmh_sni_cmh_egress_stat_cnt_cfg    :0x48800005A8
    pc_cmh_dni_ingress_stat_cnt_cfg       :0x48800005B8
    pc_cmh_dni_egress_stat_cnt_cfg        :0x48800005C0
    pc_cmh_cwqm_core_stat_cnt_cfg         :0x48800005C8
    pc_cmh_cwqm_le_stat_cnt_cfg           :0x48800005D0
    pc_cmh_cwqm_dma_stat_cnt_cfg          :0x48800005D8
    pc_cmh_cwqm_zip_stat_cnt_cfg          :0x48800005E0
    pc_cmh_cwqm_rgx_stat_cnt_cfg          :0x48800005E8
    pc_cmh_cwqm_wu_crd_index_stat_cnt_cfg :0x48800005F0
    pc_cmh_cwqm_wu_crd_inc_stat_cnt_ena   :0x48800005F8
    pc_cmh_cwqm_wu_crd_inc_stat_cnt       :0x4880000600
    pc_cmh_cwqm_wu_crd_dec_stat_cnt_ena   :0x4880000608
    pc_cmh_cwqm_wu_crd_dec_stat_cnt       :0x4880000610
    pc_cmh_cwqm_wu_crd_alloc_req_stat_cnt_ena:0x4880000618
    pc_cmh_cwqm_wu_crd_alloc_req_stat_cnt :0x4880000620
    pc_cmh_cwqm_wu_index_inc_stat_cnt_ena :0x4880000628
    pc_cmh_cwqm_wu_index_inc_stat_cnt     :0x4880000630
    pc_cmh_cwqm_wu_index_dec_stat_cnt_ena :0x4880000638
    pc_cmh_cwqm_wu_index_dec_stat_cnt     :0x4880000640
    pc_cmh_cwqm_wu_index_alloc_req_stat_cnt:0x4880000648
    pc_cmh_rsm_bni_stat_cnt_cfg           :0x4880000650
    pc_cmh_rsm_bne_stat_cnt_cfg           :0x4880000658
    pc_cmh_rsm_bp_stat_cnt_cfg            :0x4880000660
    pc_cmh_misc_0_stat_cnt_ena            :0x4880000668
    pc_cmh_misc_0_stat_cnt                :0x4880000670
    pc_cmh_misc_1_stat_cnt_ena            :0x4880000678
    pc_cmh_misc_1_stat_cnt                :0x4880000680
    pc_cmh_misc_2_stat_cnt_ena            :0x4880000688
    pc_cmh_misc_2_stat_cnt                :0x4880000690
    pc_cmh_misc_3_stat_cnt_ena            :0x4880000698
    pc_cmh_misc_3_stat_cnt                :0x48800006A0
    pc_cmh_ftg_crd_cnt_sel_cfg            :0x48800006A8
    pc_cmh_frg_crd_cnt_sel_cfg            :0x48800006B0
    pc_cmh_cwqm_crd_cnt_sel_cfg           :0x48800006B8
    pc_cmh_tmm_crd_cnt_sel_cfg            :0x48800006C0
    pc_cmh_dqc_crd_cnt_sel_cfg            :0x48800006C8
    pc_cmh_cic_crd_cnt_sel_cfg            :0x48800006D0
    pc_cmh_crd_cnt                        :0x48800006D8
    pc_cmh_ftg_fci_cmd_err_detail_log     :0x48800006F8
    pc_cmh_ftg_fci_cmd_err_log            :0x4880000700
    pc_cmh_ftg_fci_cmd_1st_err_log        :0x4880000708
    pc_cmh_cwqm_wu_index_ptr_err_log      :0x4880000710
    pc_cmh_cwqm_wu_index_ptr_1st_err_log  :0x4880000718
    pc_cmh_ftg_fifo_oflow_err_sel_cfg     :0x4880000720
    pc_cmh_fifo_oflow_err_log             :0x4880000728
    pc_cmh_fifo_oflow_1st_err_log         :0x4880000730
    pc_cmh_ftg_crd_cnt_oflow_err_sel_cfg  :0x4880000738
    pc_cmh_frg_crd_cnt_oflow_err_sel_cfg  :0x4880000740
    pc_cmh_cwqm_crd_cnt_oflow_err_sel_cfg :0x4880000748
    pc_cmh_tmm_crd_cnt_oflow_err_sel_cfg  :0x4880000750
    pc_cmh_dqc_crd_cnt_oflow_err_sel_cfg  :0x4880000758
    pc_cmh_cic_crd_cnt_oflow_err_sel_cfg  :0x4880000760
    pc_cmh_cnt_oflow_err_log              :0x4880000768
    pc_cmh_cnt_oflow_1st_err_log          :0x4880000778
    pc_cmh_sram_0_err_inj_cfg             :0x4880000788
    pc_cmh_sram_0_log_err                 :0x4880000790
    pc_cmh_sram_0_log_syndrome            :0x48800007A0
    pc_cmh_sram_0_log_addr                :0x48800007A8
    pc_cmh_sram_1_err_inj_cfg             :0x48800007B0
    pc_cmh_sram_1_log_err                 :0x48800007B8
    pc_cmh_sram_1_log_syndrome            :0x48800007C0
    pc_cmh_sram_1_log_addr                :0x48800007C8
    pc_cmh_cwqm_q_depth_ncv_th_cfg        :0x4880000800 0x200
    pc_cmh_cwqm_anycast_dma_ncv_th_cfg    :0x4880004800 0x200
    pc_cmh_cwqm_vp_q_depth_ncv_th_sel_cfg :0x4880008800 0x100
    pc_cmh_cwqm_le_q_depth_ncv_th_sel_cfg :0x4880009000 0x40
    pc_cmh_cwqm_dma_q_depth_ncv_th_sel_cfg:0x4880009200 0x80
    pc_cmh_cwqm_rgx_q_depth_ncv_th_sel_cfg:0x4880009600 0x40
    pc_cmh_cwqm_zip_q_depth_ncv_th_sel_cfg:0x4880009800 0x40
    pc_cmh_cwqm_anycast_q_depth_ncv_th_sel_cfg:0x4880009A00 0x80
    pc_cmh_cwqm_dma_cnt_ncv_th_sel_cfg    :0x4880009E00 0x80
    pc_cmh_cwqm_vp_anycast_sel_cfg        :0x488000A200 0x100
    pc_cmh_cwqm_q_ptr                     :0x488000B000 0x1000
    pc_cmh_cwqm_pbuf_free_bit_set         :0x488001B000 0x80
    pc_cmh_cwqm_pbuf_free_bit_clr         :0x488001B400 0x80
    pc_cmh_cwqm_pbuf_free_vec             :0x488001B800 0x80
    pc_cmh_cwqm_pbuf_mem                  :0x4880020000 0x8000
    pc_cmh_cwqm_wu_index_pf_sram          :0x4880120000 0x800
    pc_cmh_wm_mem                         :0x4880140000 0x40000
    pc_cmh_tmm_sw_opcode_cfg              :0x4880940000 0x800
    pc_cmh_tmm_tsc_free_l2                :0x4880944000 0x400
    pc_cmh_tmm_tsc_timer_states           :0x4880950000 0x10000
    pc_cmh_dqc_bdc_hbm_bitalloc_cfg       :0x48809D0000 0x8000
    pc_cmh_dqc_bdc_lbuf_free_bit_set      :0x4880A10000 0x20
    pc_cmh_dqc_bdc_lbuf_free_bit_clr      :0x4880A10100 0x20
    pc_cmh_dqc_bdc_lbuf_free_vec          :0x4880A10200 0x20
    pc_cmh_dqc_bdc_lbuf_mem               :0x4880A14000 0x4000
    pc_cmh_dqc_bdc_hbm_page_ptr_pf_fifo_mem:0x4880A54000 0x80
    pc_cmh_dqc_bdc_q_state_mem            :0x4880A54400 0x400
    pc_cmh_dqc_bdc_lbuf_next_ptr_mem      :0x4880A58800 0x800
    pc_cmh_cic_wu_profile_cfg             :0x4880A5C800 0x80
    pc_cmh_sni_stat_cnts                  :0x4880A5CC00 0x20
    pc_cmh_dni_stat_cnts                  :0x4880A5CD00 0x10
    pc_cmh_cwqm_stat_cnts                 :0x4880A5CD80 0x40
    pc_cmh_rsm_stat_cnts                  :0x4880A5CF80 0x20
    pc_cmh_fla                            :0x4880A5D100 0x100
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_PC_CMH_AN  :0x4880000000 - 0x4881000000:0x0000A5E100:0x0001000000
  ActSize:DMA_PC_AN      :0x000000B600. New SA:0x4881000000
    dma_pc_timeout_thresh_cfg             :0x4881000000
    dma_pc_timedout_sta                   :0x4881000008
    dma_pc_timeout_clr                    :0x4881000010
    dma_pc_fatal_intr_cause               :0x4881000018
    dma_pc_fatal_intr_stat                :0x4881000020
    dma_pc_fatal_intr_mask                :0x4881000028
    dma_pc_fatal_intr_bset                :0x4881000030
    dma_pc_fatal_intr_bclr                :0x4881000038
    dma_pc_non_fatal_intr_cause           :0x4881000040
    dma_pc_non_fatal_intr_stat            :0x4881000048
    dma_pc_non_fatal_intr_mask            :0x4881000050
    dma_pc_non_fatal_intr_bset            :0x4881000058
    dma_pc_non_fatal_intr_bclr            :0x4881000060
    dma_pc_opr_non_fatal_intr_cause       :0x4881000068
    dma_pc_opr_non_fatal_intr_stat        :0x4881000070
    dma_pc_opr_non_fatal_intr_mask        :0x4881000078
    dma_pc_opr_non_fatal_intr_bset        :0x4881000080
    dma_pc_opr_non_fatal_intr_bclr        :0x4881000088
    dma_pc_str_non_fatal0_intr_cause      :0x4881000090
    dma_pc_str_non_fatal0_intr_stat       :0x4881000098
    dma_pc_str_non_fatal0_intr_mask       :0x48810000A0
    dma_pc_str_non_fatal0_intr_bset       :0x48810000A8
    dma_pc_str_non_fatal0_intr_bclr       :0x48810000B0
    dma_pc_str_non_fatal1_intr_cause      :0x48810000B8
    dma_pc_str_non_fatal1_intr_stat       :0x48810000C0
    dma_pc_str_non_fatal1_intr_mask       :0x48810000C8
    dma_pc_str_non_fatal1_intr_bset       :0x48810000D0
    dma_pc_str_non_fatal1_intr_bclr       :0x48810000D8
    dma_pc_str_non_fatal2_intr_cause      :0x48810000E0
    dma_pc_str_non_fatal2_intr_stat       :0x48810000E8
    dma_pc_str_non_fatal2_intr_mask       :0x48810000F0
    dma_pc_str_non_fatal2_intr_bset       :0x48810000F8
    dma_pc_str_non_fatal2_intr_bclr       :0x4881000100
    dma_pc_features                       :0x4881000108
    dma_pc_spare_pio                      :0x4881000110
    dma_pc_scratchpad                     :0x4881000118
    dma_pc_fla_ring_module_id_cfg         :0x4881000120
    dma_pc_f1_wr_tag_cfg                  :0x4881000128
    dma_pc_f1_rd_tag_cfg                  :0x4881000130
    dma_pc_req_limit_cfg                  :0x4881000138
    dma_pc_rate_limit_cfg                 :0x4881000140
    dma_pc_alloc_cfg_done                 :0x4881000148
    dma_pc_init_status                    :0x4881000150
    dma_pc_dph_cfg                        :0x4881000158
    dma_pc_dph_log2phy_map_0              :0x4881000160
    dma_pc_dph_log2phy_map_1              :0x4881000168
    dma_pc_dph_log2phy_map_2              :0x4881000170
    dma_pc_dph_log2phy_map_3              :0x4881000178
    dma_pc_dph_log2phy_map_4              :0x4881000180
    dma_pc_dph_log2phy_map_5              :0x4881000188
    dma_pc_dph_log2phy_map_6              :0x4881000190
    dma_pc_dph_log2phy_map_7              :0x4881000198
    dma_pc_dph_log2phy_map_8              :0x48810001A0
    dma_pc_dph_log2phy_map_9              :0x48810001A8
    dma_pc_dph_log2phy_map_10             :0x48810001B0
    dma_pc_dph_log2phy_map_11             :0x48810001B8
    dma_pc_dph_log2phy_map_12             :0x48810001C0
    dma_pc_dph_log2phy_map_13             :0x48810001C8
    dma_pc_dph_cmd_buf_cfg                :0x48810001D0
    dma_pc_opr_cfg                        :0x48810001D8
    dma_pc_stage_buf_alloc                :0x48810001E0
    dma_pc_gtr_cmd_buf_alloc_0            :0x48810001E8
    dma_pc_gtr_cmd_buf_alloc_1            :0x48810001F0
    dma_pc_gtr_cmd_buf_alloc_2            :0x48810001F8
    dma_pc_gtr_cmd_buf_alloc_3            :0x4881000200
    dma_pc_gtr_cmd_buf_alloc_4            :0x4881000208
    dma_pc_gtr_cmd_buf_alloc_5            :0x4881000210
    dma_pc_gtr_cmd_buf_alloc_6            :0x4881000218
    dma_pc_gtr_cmd_buf_alloc_7            :0x4881000220
    dma_pc_gtr_cmd_buf_alloc_8            :0x4881000228
    dma_pc_gtr_cmd_buf_alloc_9            :0x4881000230
    dma_pc_gtr_cmd_buf_alloc_10           :0x4881000238
    dma_pc_gtr_cmd_buf_alloc_11           :0x4881000240
    dma_pc_gtr_cmd_buf_alloc_12           :0x4881000248
    dma_pc_gtr_cmd_buf_alloc_13           :0x4881000250
    dma_pc_str_cmd_buf_alloc_0            :0x4881000258
    dma_pc_str_cmd_buf_alloc_1            :0x4881000260
    dma_pc_str_cmd_buf_alloc_2            :0x4881000268
    dma_pc_str_cmd_buf_alloc_3            :0x4881000270
    dma_pc_str_cmd_buf_alloc_4            :0x4881000278
    dma_pc_str_cmd_buf_alloc_5            :0x4881000280
    dma_pc_str_cmd_buf_alloc_6            :0x4881000288
    dma_pc_str_cmd_buf_alloc_7            :0x4881000290
    dma_pc_str_cmd_buf_alloc_8            :0x4881000298
    dma_pc_str_cmd_buf_alloc_9            :0x48810002A0
    dma_pc_str_cmd_buf_alloc_10           :0x48810002A8
    dma_pc_str_cmd_buf_alloc_11           :0x48810002B0
    dma_pc_str_cmd_buf_alloc_12           :0x48810002B8
    dma_pc_str_cmd_buf_alloc_13           :0x48810002C0
    dma_pc_cmp_cmd_buf_alloc_0            :0x48810002C8
    dma_pc_cmp_cmd_buf_alloc_1            :0x48810002D0
    dma_pc_cmp_cmd_buf_alloc_2            :0x48810002D8
    dma_pc_cmp_cmd_buf_alloc_3            :0x48810002E0
    dma_pc_cmp_cmd_buf_alloc_4            :0x48810002E8
    dma_pc_cmp_cmd_buf_alloc_5            :0x48810002F0
    dma_pc_cmp_cmd_buf_alloc_6            :0x48810002F8
    dma_pc_cmp_cmd_buf_alloc_7            :0x4881000300
    dma_pc_cmp_cmd_buf_alloc_8            :0x4881000308
    dma_pc_cmp_cmd_buf_alloc_9            :0x4881000310
    dma_pc_cmp_cmd_buf_alloc_10           :0x4881000318
    dma_pc_cmp_cmd_buf_alloc_11           :0x4881000320
    dma_pc_cmp_cmd_buf_alloc_12           :0x4881000328
    dma_pc_cmp_cmd_buf_alloc_13           :0x4881000330
    dma_pc_dph_csr_wu_header              :0x4881000338
    dma_pc_dph_cmd_buf_occy               :0x4881000340
    dma_pc_str_cmd_buf_occy               :0x4881000348
    dma_pc_cmp_cmd_buf_occy               :0x4881000350
    dma_pc_dph_enq_wu_cnt                 :0x4881000358
    dma_pc_dph_drop_wu_cnt                :0x4881000360
    dma_pc_dph_intr_err_wu_log            :0x4881000368
    dma_pc_dph_intr_rord_err_log          :0x4881000388
    dma_pc_gtr_thd_cfg_tab_0              :0x4881000390
    dma_pc_gtr_thd_cfg_tab_1              :0x4881000398
    dma_pc_gtr_thd_cfg_tab_2              :0x48810003A0
    dma_pc_gtr_thd_cfg_tab_3              :0x48810003A8
    dma_pc_gtr_thd_cfg_tab_4              :0x48810003B0
    dma_pc_gtr_thd_cfg_tab_5              :0x48810003B8
    dma_pc_gtr_thd_cfg_tab_6              :0x48810003C0
    dma_pc_gtr_thd_cfg_tab_7              :0x48810003C8
    dma_pc_gtr_thd_cfg_tab_8              :0x48810003D0
    dma_pc_gtr_thd_cfg_tab_9              :0x48810003D8
    dma_pc_gtr_thd_cfg_tab_10             :0x48810003E0
    dma_pc_gtr_thd_cfg_tab_11             :0x48810003E8
    dma_pc_gtr_thd_cfg_tab_12             :0x48810003F0
    dma_pc_gtr_thd_cfg_tab_13             :0x48810003F8
    dma_pc_gtr_f1_tag_alloc_0             :0x4881000400
    dma_pc_gtr_f1_tag_alloc_1             :0x4881000408
    dma_pc_gtr_f1_tag_alloc_2             :0x4881000410
    dma_pc_gtr_f1_tag_alloc_3             :0x4881000418
    dma_pc_gtr_f1_tag_alloc_4             :0x4881000420
    dma_pc_gtr_f1_tag_alloc_5             :0x4881000428
    dma_pc_gtr_f1_tag_alloc_6             :0x4881000430
    dma_pc_gtr_f1_tag_alloc_7             :0x4881000438
    dma_pc_gtr_f1_tag_alloc_8             :0x4881000440
    dma_pc_gtr_f1_tag_alloc_9             :0x4881000448
    dma_pc_gtr_f1_tag_alloc_10            :0x4881000450
    dma_pc_gtr_f1_tag_alloc_11            :0x4881000458
    dma_pc_gtr_f1_tag_alloc_12            :0x4881000460
    dma_pc_gtr_f1_tag_alloc_13            :0x4881000468
    dma_pc_gtr_f1_tag_prof_thresh_0       :0x4881000470
    dma_pc_gtr_f1_tag_prof_thresh_1       :0x4881000478
    dma_pc_gtr_f1_tag_prof_thresh_2       :0x4881000480
    dma_pc_gtr_f1_tag_prof_thresh_3       :0x4881000488
    dma_pc_gtr_f1_tag_prof_thresh_4       :0x4881000490
    dma_pc_gtr_f1_tag_prof_thresh_5       :0x4881000498
    dma_pc_gtr_f1_tag_prof_thresh_6       :0x48810004A0
    dma_pc_gtr_f1_tag_prof_thresh_7       :0x48810004A8
    dma_pc_gtr_glb_alloc_status           :0x48810004B0
    dma_pc_opr_enq_cmd_lst_cnt_0          :0x48810004B8
    dma_pc_opr_enq_cmd_lst_cnt_1          :0x48810004C0
    dma_pc_opr_enq_cmd_lst_cnt_2          :0x48810004C8
    dma_pc_opr_enq_cmd_lst_cnt_3          :0x48810004D0
    dma_pc_opr_enq_cmd_lst_cnt_4          :0x48810004D8
    dma_pc_opr_enq_cmd_lst_cnt_5          :0x48810004E0
    dma_pc_opr_enq_cmd_lst_cnt_6          :0x48810004E8
    dma_pc_opr_enq_cmd_lst_cnt_7          :0x48810004F0
    dma_pc_opr_enq_cmd_lst_cnt_8          :0x48810004F8
    dma_pc_opr_enq_cmd_lst_cnt_9          :0x4881000500
    dma_pc_opr_enq_cmd_lst_cnt_10         :0x4881000508
    dma_pc_opr_enq_cmd_lst_cnt_11         :0x4881000510
    dma_pc_opr_enq_cmd_lst_cnt_12         :0x4881000518
    dma_pc_opr_enq_cmd_lst_cnt_13         :0x4881000520
    dma_pc_opr_enq_cmd_lst_cnt_14         :0x4881000528
    dma_pc_opr_enq_cmd_lst_cnt_15         :0x4881000530
    dma_pc_cmp_enq_cmd_lst_cnt            :0x4881000538
    dma_pc_cmp_wus_sent_cnt               :0x4881000540
    dma_pc_cmp_err_wus_sent_cnt           :0x4881000548
    dma_pc_dmi_cfg                        :0x4881000550
    dma_pc_dmi_axm_rd_cnt                 :0x4881000558
    dma_pc_dmi_axm_rrsp_cnt               :0x4881000560
    dma_pc_dmi_axm_wr_cnt                 :0x4881000568
    dma_pc_dmi_axm_wrsp_cnt               :0x4881000570
    dma_pc_dmi_lsn_sent_cnt               :0x4881000578
    dma_pc_dmi_lsn_rcvd_cnt               :0x4881000580
    dma_pc_dmi_ldn_sent_cnt               :0x4881000588
    dma_pc_dmi_ldn_rcvd_cnt               :0x4881000590
    dma_pc_sram_log_err                   :0x4881000598
    dma_pc_sram_log_syndrome              :0x48810005A0
    dma_pc_sram_log_addr                  :0x48810005A8
    dma_pc_mem_err_inj_cfg                :0x48810005B0
    dma_pc_dph_fla_mux_sel                :0x48810005B8
    dma_pc_gtr_fla_mux_sel                :0x48810005C0
    dma_pc_cmp_fla_mux_sel                :0x48810005C8
    dma_pc_dmi_fla_mux_sel                :0x48810005D0
    dma_pc_iop_fla_mux_sel                :0x48810005D8
    dma_pc_opr_fla_mux_sel                :0x48810005E0
    dma_pc_dph_fla_obus                   :0x48810005E8
    dma_pc_gtr_fla_obus                   :0x48810005F0
    dma_pc_cmp_fla_obus                   :0x48810005F8
    dma_pc_dmi_fla_obus                   :0x4881000600
    dma_pc_iop_fla_obus                   :0x4881000608
    dma_pc_opr_fla_obus                   :0x4881000610
    dma_pc_crc64v_poly0_cfg               :0x4881000800 0x200
    dma_pc_dph_cmd_buf_thd_occy           :0x4881001800 0x80
    dma_pc_str_cmd_buf_thd_occy           :0x4881001C00 0x80
    dma_pc_gtr_cmd_buf_thd_occy           :0x4881002000 0x80
    dma_pc_cmp_cmd_buf_thd_occy           :0x4881002400 0x80
    dma_pc_dph_pending_wu_cnt             :0x4881002800 0x80
    dma_pc_dph_rord_tag_tab               :0x4881002C00 0x200
    dma_pc_dph_rord_fifo_head             :0x4881003C00 0x80
    dma_pc_dph_intr_parser_err_log        :0x4881004000 0x80
    dma_pc_dph_gtr_thd_crd_cnt            :0x4881004400 0x80
    dma_pc_dph_per_thd_wu_cnt             :0x4881004800 0x80
    dma_pc_gtr_opr_credit                 :0x4881004C00 0x80
    dma_pc_gtr_thd_alloc_status           :0x4881005000 0x80
    dma_pc_gtr_per_thd_byte_cnt           :0x4881005400 0x80
    dma_pc_gtr_intr_parser_err_log        :0x4881005800 0x80
    dma_pc_gtr_f1_rord_tag_tab            :0x4881006000 0x800
    dma_pc_gtr_rord_fifo_head             :0x488100A000 0x80
    dma_pc_str_dbg_probe                  :0x488100A400 0x40
    dma_pc_str_stats_cnt_probe            :0x488100A600 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_DMA_PC_AN  :0x4881000000 - 0x4881010000:0x000000B600:0x0000010000
  ActSize:EC_AN          :0x0000082400. New SA:0x4881100000
    ec_timeout_thresh_cfg                 :0x4881100000
    ec_timedout_sta                       :0x4881100008
    ec_timeout_clr                        :0x4881100010
    ec_fatal_intr_cause                   :0x4881100018
    ec_fatal_intr_stat                    :0x4881100020
    ec_fatal_intr_mask                    :0x4881100028
    ec_fatal_intr_bset                    :0x4881100030
    ec_fatal_intr_bclr                    :0x4881100038
    ec_non_fatal_intr_cause               :0x4881100040
    ec_non_fatal_intr_stat                :0x4881100048
    ec_non_fatal_intr_mask                :0x4881100050
    ec_non_fatal_intr_bset                :0x4881100058
    ec_non_fatal_intr_bclr                :0x4881100060
    ec_features                           :0x4881100068
    ec_spare_pio                          :0x4881100070
    ec_scratchpad                         :0x4881100078
    ec_cfg                                :0x4881100080
    ec_state0                             :0x4881100088
    ec_state1                             :0x4881100090
    ec_error_info                         :0x4881100098
    ec_sram_log_err                       :0x48811000A8
    ec_sram_log_syndrome                  :0x48811000B0
    ec_sram_log_addr                      :0x48811000B8
    ec_mem_err_inj_cfg                    :0x48811000C0
    ec_cnt_ecc_sb                         :0x48811000C8
    ec_fla_ring_module_id_cfg             :0x48811000D0
    ec_coefram_bank0                      :0x4881102000 0x2000
    ec_coefram_bank1                      :0x4881122000 0x2000
    ec_coefram_bank2                      :0x4881142000 0x2000
    ec_coefram_bank3                      :0x4881162000 0x2000
    ec_cnt_str_intf                       :0x4881182000 0x40
    ec_cnt_gtr_intf                       :0x4881182200 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_EC_AN      :0x4881100000 - 0x4881200000:0x0000082400:0x0000100000
  ActSize:RGX_AN         :0x0000220000. New SA:0x4881400000
    rgx_timeout_thresh_cfg                :0x4881400000
    rgx_timedout_sta                      :0x4881400008
    rgx_timeout_clr                       :0x4881400010
    rgx_fatal_intr_cause                  :0x4881400018
    rgx_fatal_intr_stat                   :0x4881400020
    rgx_fatal_intr_mask                   :0x4881400028
    rgx_fatal_intr_bset                   :0x4881400030
    rgx_fatal_intr_bclr                   :0x4881400038
    rgx_non_fatal_intr_cause              :0x4881400040
    rgx_non_fatal_intr_stat               :0x4881400048
    rgx_non_fatal_intr_mask               :0x4881400050
    rgx_non_fatal_intr_bset               :0x4881400058
    rgx_non_fatal_intr_bclr               :0x4881400060
    rgx_features                          :0x4881400068
    rgx_spare_pio                         :0x4881400070
    rgx_scratchpad                        :0x4881400078
    rgx_cfg                               :0x4881400080
    rgx_sta                               :0x4881400088
    nfa_sram_log_err                      :0x4881400090
    nfa_sram_log_syndrome                 :0x4881400098
    nfa_sram_log_addr                     :0x48814000A0
    nfa_non_fatal_error_log               :0x48814000A8
    rgx_fla_ring_module_id_cfg            :0x48814000B0
    rgx_fla_out_sel                       :0x48814000B8
    rgx_fla_dbus_0                        :0x48814000C0
    rgx_fla_dbus_1                        :0x48814000C8
    rgx_fla_dbus_2                        :0x48814000D0
    rgx_fla_dbus_3                        :0x48814000D8
    rgx_fla_dbus_4                        :0x48814000E0
    rgx_fla_dbus_5                        :0x48814000E8
    rgx_fla_dbus_6                        :0x48814000F0
    rgx_fla_dbus_7                        :0x48814000F8
    rgx_fla_dbus_8                        :0x4881400100
    rgx_fla_dbus_9                        :0x4881400108
    rgx_fla_dbus_10                       :0x4881400110
    rgx_fla_dbus_11                       :0x4881400118
    rgx_fla_dbus_12                       :0x4881400120
    rgx_fla_dbus_13                       :0x4881400128
    rgx_fla_dbus_14                       :0x4881400130
    rgx_fla_dbus_15                       :0x4881400138
    rgx_fla_dbus_16                       :0x4881400140
    rgx_fla_dbus_17                       :0x4881400148
    rgx_fla_dbus_18                       :0x4881400150
    rgx_fla_dbus_19                       :0x4881400158
    rgx_fla_dbus_20                       :0x4881400160
    rgx_fla_dbus_21                       :0x4881400168
    rgx_fla_dbus_22                       :0x4881400170
    rgx_fla_dbus_23                       :0x4881400178
    rgx_fla_dbus_24                       :0x4881400180
    rgx_fla_dbus_25                       :0x4881400188
    rgx_fla_dbus_26                       :0x4881400190
    rgx_fla_dbus_27                       :0x4881400198
    rgx_fla_dbus_28                       :0x48814001A0
    rgx_fla_dbus_29                       :0x48814001A8
    rgx_fla_dbus_30                       :0x48814001B0
    rgx_fla_dbus_31                       :0x48814001B8
    rgx_fla_dbus_32                       :0x48814001C0
    rgx_fla_dbus_33                       :0x48814001C8
    rgx_fla_dbus_34                       :0x48814001D0
    rgx_fla_dbus_35                       :0x48814001D8
    rgx_fla_dbus_36                       :0x48814001E0
    rgx_fla_dbus_37                       :0x48814001E8
    rgx_fla_dbus_38                       :0x48814001F0
    rgx_fla_dbus_39                       :0x48814001F8
    rgx_fla_dbus_40                       :0x4881400200
    rgx_fla_dbus_41                       :0x4881400208
    rgx_fla_dbus_42                       :0x4881400210
    rgx_fla_dbus_43                       :0x4881400218
    rgx_fla_dbus_44                       :0x4881400220
    rgx_fla_dbus_45                       :0x4881400228
    rgx_fla_dbus_46                       :0x4881400230
    rgx_fla_dbus_47                       :0x4881400238
    rgx_fla_dbus_48                       :0x4881400240
    rgx_fla_dbus_49                       :0x4881400248
    rgx_fla_dbus_50                       :0x4881400250
    rgx_fla_dbus_51                       :0x4881400258
    rgx_fla_dbus_52                       :0x4881400260
    rgx_fla_dbus_53                       :0x4881400268
    rgx_fla_dbus_54                       :0x4881400270
    rgx_fla_dbus_55                       :0x4881400278
    rgx_fla_dbus_56                       :0x4881400280
    rgx_fla_dbus_57                       :0x4881400288
    rgx_fla_dbus_58                       :0x4881400290
    rgx_fla_dbus_59                       :0x4881400298
    rgx_fla_dbus_60                       :0x48814002A0
    rgx_fla_dbus_61                       :0x48814002A8
    rgx_fla_dbus_62                       :0x48814002B0
    rgx_fla_dbus_63                       :0x48814002B8
    rgx_nfa_stack_ctl_cfg                 :0x48814002C0
    rgx_nfa_instr_prefetch_cfg            :0x48814002C8
    rgx_mem_err_inj_cfg                   :0x48814002D0
    rgx_rcp_evnt_cfg                      :0x48814002D8
    rgx_rcp_cnt_ecc_mb                    :0x48814002E0
    rgx_rcp_dfa0_thread_dis               :0x48814002E8
    rgx_rcp_dfa1_thread_dis               :0x48814002F0
    rgx_rcp_dfa2_thread_dis               :0x48814002F8
    rgx_rcp_nfa_thread_dis                :0x4881400300
    rgx_dmi_cfg                           :0x4881400308
    rgx_dmi_gid_range_cfg                 :0x4881400310
    rgx_dmi_rate_limit_cfg                :0x4881400318
    rgx_dmi_req_limit_cfg                 :0x4881400320
    rgx_dmi_wr_tag_cfg                    :0x4881400328
    rgx_dmi_rd_tag_cfg                    :0x4881400330
    rgx_dfa0_cfg                          :0x4881400338
    rgx_dfa1_cfg                          :0x4881400340
    rgx_dfa2_cfg                          :0x4881400348
    rgx_dfa0_age_counter_cfg              :0x4881400350
    rgx_dfa1_age_counter_cfg              :0x4881400358
    rgx_dfa2_age_counter_cfg              :0x4881400360
    rgx_dfa0_thread_status_0              :0x4881400368
    rgx_dfa0_thread_status_1              :0x4881400370
    rgx_dfa0_thread_status_2              :0x4881400378
    rgx_dfa0_thread_status_3              :0x4881400380
    rgx_dfa0_thread_status_4              :0x4881400388
    rgx_dfa0_thread_status_5              :0x4881400390
    rgx_dfa0_thread_status_6              :0x4881400398
    rgx_dfa0_thread_status_7              :0x48814003A0
    rgx_dfa0_thread_status_8              :0x48814003A8
    rgx_dfa0_thread_status_9              :0x48814003B0
    rgx_dfa0_thread_status_10             :0x48814003B8
    rgx_dfa0_thread_status_11             :0x48814003C0
    rgx_dfa0_thread_status_12             :0x48814003C8
    rgx_dfa0_thread_status_13             :0x48814003D0
    rgx_dfa0_thread_status_14             :0x48814003D8
    rgx_dfa0_thread_status_15             :0x48814003E0
    rgx_dfa1_thread_status_0              :0x48814003E8
    rgx_dfa1_thread_status_1              :0x48814003F0
    rgx_dfa1_thread_status_2              :0x48814003F8
    rgx_dfa1_thread_status_3              :0x4881400400
    rgx_dfa1_thread_status_4              :0x4881400408
    rgx_dfa1_thread_status_5              :0x4881400410
    rgx_dfa1_thread_status_6              :0x4881400418
    rgx_dfa1_thread_status_7              :0x4881400420
    rgx_dfa1_thread_status_8              :0x4881400428
    rgx_dfa1_thread_status_9              :0x4881400430
    rgx_dfa1_thread_status_10             :0x4881400438
    rgx_dfa1_thread_status_11             :0x4881400440
    rgx_dfa1_thread_status_12             :0x4881400448
    rgx_dfa1_thread_status_13             :0x4881400450
    rgx_dfa1_thread_status_14             :0x4881400458
    rgx_dfa1_thread_status_15             :0x4881400460
    rgx_dfa2_thread_status_0              :0x4881400468
    rgx_dfa2_thread_status_1              :0x4881400470
    rgx_dfa2_thread_status_2              :0x4881400478
    rgx_dfa2_thread_status_3              :0x4881400480
    rgx_dfa2_thread_status_4              :0x4881400488
    rgx_dfa2_thread_status_5              :0x4881400490
    rgx_dfa2_thread_status_6              :0x4881400498
    rgx_dfa2_thread_status_7              :0x48814004A0
    rgx_dfa2_thread_status_8              :0x48814004A8
    rgx_dfa2_thread_status_9              :0x48814004B0
    rgx_dfa2_thread_status_10             :0x48814004B8
    rgx_dfa2_thread_status_11             :0x48814004C0
    rgx_dfa2_thread_status_12             :0x48814004C8
    rgx_dfa2_thread_status_13             :0x48814004D0
    rgx_dfa2_thread_status_14             :0x48814004D8
    rgx_dfa2_thread_status_15             :0x48814004E0
    rgx_dfa0_error_log                    :0x48814004E8
    rgx_dfa1_error_log                    :0x48814004F0
    rgx_dfa2_error_log                    :0x48814004F8
    rgx_dfa0_mem_err_inj_cfg              :0x4881400500
    rgx_dfa1_mem_err_inj_cfg              :0x4881400508
    rgx_dfa2_mem_err_inj_cfg              :0x4881400510
    rgx_dfa0_sram_log_err                 :0x4881400518
    rgx_dfa1_sram_log_err                 :0x4881400520
    rgx_dfa2_sram_log_err                 :0x4881400528
    rgx_dfa0_sram_log_addr                :0x4881400530
    rgx_dfa1_sram_log_addr                :0x4881400538
    rgx_dfa2_sram_log_addr                :0x4881400540
    rgx_sram_log_err                      :0x4881400548
    rgx_sram_log_syndrome                 :0x4881400550
    rgx_sram_log_addr                     :0x4881400558
    rgx_nfa_dbg_probe_hdr                 :0x4881400580 0x40
    rgx_nfa_dbg_probe_pkt                 :0x4881400780 0x40
    rgx_nfa_dbg_probe_pf_pkt              :0x4881400980 0x40
    rgx_nfa_dbg_probe_cmpl                :0x4881400B80 0x40
    rgx_nfa_dbg_probe_result_wr           :0x4881400D80 0x40
    rgx_nfa_dbg_probe_nxtstack_wr         :0x4881400F80 0x40
    rgx_nfa_dbg_probe_curstack_wr         :0x4881401180 0x40
    rgx_nfa_dbg_probe_result_wr_resp      :0x4881401380 0x40
    rgx_nfa_dbg_probe_nxtstack_wr_resp    :0x4881401580 0x40
    rgx_nfa_dbg_probe_curstack_wr_resp    :0x4881401780 0x40
    rgx_nfa_dbg_probe_curstack_rd         :0x4881401980 0x40
    rgx_nfa_dbg_probe_instr_rd            :0x4881401B80 0x40
    rgx_nfa_dbg_probe_curstack_rd_resp    :0x4881401D80 0x40
    rgx_nfa_dbg_probe_instr_rd_resp       :0x4881401F80 0x40
    rgx_nfa_dbg_probe_ccmap_wr            :0x4881402180 0x40
    rgx_dbgperf0                          :0x4881402380 0x40
    rgx_dbgperf1                          :0x4881402580 0x40
    rgx_dbgperf2                          :0x4881402780 0x40
    rgx_dbgperf3                          :0x4881402980 0x40
    rgx_dbgperf4                          :0x4881402B80 0x40
    rgx_dfa0_dbg_probe_c2                 :0x4881402D80 0x40
    rgx_dfa0_dbg_probe_c5                 :0x4881402F80 0x40
    rgx_dfa1_dbg_probe_c2                 :0x4881403180 0x40
    rgx_dfa1_dbg_probe_c5                 :0x4881403380 0x40
    rgx_dfa2_dbg_probe_c2                 :0x4881403580 0x40
    rgx_dfa2_dbg_probe_c5                 :0x4881403780 0x40
    rgx_rcp_mem_acc_iwq                   :0x4881404000 0x800
    rgx_rcp_mem_acc_stack                 :0x4881410000 0x2000
    rgx_rcp_mem_acc_fth_dfa2              :0x4881430000 0x400
    rgx_rcp_mem_acc_fth_dfa1              :0x4881436000 0x400
    rgx_rcp_mem_acc_fth_dfa0              :0x488143C000 0x400
    rgx_rcp_mem_acc_res_dfa2              :0x4881442000 0x800
    rgx_rcp_mem_acc_res_dfa1              :0x4881446000 0x800
    rgx_rcp_mem_acc_res_dfa0              :0x488144A000 0x800
    rgx_rcp_mem_acc_res_nfa               :0x488144E000 0x400
    rgx_rcp_mem_acc_nsk_nfa               :0x4881450000 0x800
    rgx_rcp_mem_acc_la_res                :0x4881458000 0x800
    rgx_nfa_ccmap_buff_acc                :0x4881460000 0x2000
    rgx_nfa_stack_acc15                   :0x48814A0000 0x1000
    rgx_nfa_stack_acc14                   :0x48814B0000 0x1000
    rgx_nfa_stack_acc13                   :0x48814C0000 0x1000
    rgx_nfa_stack_acc12                   :0x48814D0000 0x1000
    rgx_nfa_stack_acc11                   :0x48814E0000 0x1000
    rgx_nfa_stack_acc10                   :0x48814F0000 0x1000
    rgx_nfa_stack_acc9                    :0x4881500000 0x1000
    rgx_nfa_stack_acc8                    :0x4881510000 0x1000
    rgx_nfa_stack_acc7                    :0x4881520000 0x1000
    rgx_nfa_stack_acc6                    :0x4881530000 0x1000
    rgx_nfa_stack_acc5                    :0x4881540000 0x1000
    rgx_nfa_stack_acc4                    :0x4881550000 0x1000
    rgx_nfa_stack_acc3                    :0x4881560000 0x1000
    rgx_nfa_stack_acc2                    :0x4881570000 0x1000
    rgx_nfa_stack_acc1                    :0x4881580000 0x1000
    rgx_nfa_stack_acc0                    :0x4881590000 0x1000
    rgx_nfa_payload_buff_acc3             :0x48815A0000 0x2000
    rgx_nfa_payload_buff_acc2             :0x48815C0000 0x2000
    rgx_nfa_payload_buff_acc1             :0x48815E0000 0x2000
    rgx_nfa_payload_buff_acc0             :0x4881600000 0x2000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_RGX_AN     :0x4881400000 - 0x4881800000:0x0000220000:0x0000400000
  ActSize:ZIP_AN         :0x00001F2200. New SA:0x4881800000
    zip_timeout_thresh_cfg                :0x4881800000
    zip_timedout_sta                      :0x4881800008
    zip_timeout_clr                       :0x4881800010
    zip_fatal_intr_cause                  :0x4881800018
    zip_fatal_intr_stat                   :0x4881800020
    zip_fatal_intr_mask                   :0x4881800028
    zip_fatal_intr_bset                   :0x4881800030
    zip_fatal_intr_bclr                   :0x4881800038
    zip_non_fatal_intr_cause              :0x4881800040
    zip_non_fatal_intr_stat               :0x4881800050
    zip_non_fatal_intr_mask               :0x4881800060
    zip_non_fatal_intr_bset               :0x4881800070
    zip_non_fatal_intr_bclr               :0x4881800080
    zip_features                          :0x4881800090
    zip_spare_pio                         :0x4881800098
    zip_scratchpad                        :0x48818000A0
    zcp_ecc_sym                           :0x48818000A8
    zcp_cfg                               :0x48818000B0
    zip_zcp_dbg_stat_cfg                  :0x48818000B8
    zip_zcp_dbg_status                    :0x48818000C0
    zip_zcp_evnt_cfg                      :0x48818000E0
    zip_zcp_evnt_cfg1                     :0x48818000E8
    zip_zcp_cfg_thread                    :0x48818000F0
    zip_zcp_sram_log_err                  :0x48818000F8
    zip_zcp_sram_log_addr                 :0x4881800100
    zip_mem_err_inj_cfg                   :0x4881800108
    zip_dmi_cfg                           :0x4881800110
    zip_dmi_gid_range_cfg                 :0x4881800118
    zip_dmi_rate_limit_cfg                :0x4881800120
    zip_dmi_req_limit_cfg                 :0x4881800128
    zip_dmi_wr_tag_cfg                    :0x4881800130
    zip_dmi_rd_tag_cfg                    :0x4881800138
    zip_he_mem_log_err                    :0x4881800140
    zip_he_mem_log_addr                   :0x4881800148
    zip_he_mem_err_inj                    :0x4881800150
    zip_sch_alloc_mem_log_ucerr           :0x4881800158
    zip_sch_hash_mem_log_ucerr            :0x4881800160
    zip_sch_match_mem_log_ucerr           :0x4881800168
    zip_sch_alloc_mem_log_addr            :0x4881800170
    zip_sch_hash_mem_log_addr             :0x4881800178
    zip_sch_match_mem_log_addr            :0x4881800180
    zip_sch_alloc_mem_err_inj_cfg         :0x4881800188
    zip_sch_hash_mem_err_inj_cfg          :0x4881800190
    zip_sch_match_mem_err_inj_cfg         :0x4881800198
    zip_sch_sts                           :0x48818001A0
    zip_sch_fsm_sts                       :0x48818001A8
    zip_sch_result_credit_sts_0           :0x48818001B0
    zip_sch_result_credit_sts_1           :0x48818001B8
    zip_red_cfg                           :0x48818001C0
    zip_red_sts                           :0x48818001C8
    zip_fla_ring_module_id_cfg            :0x48818001D0
    zcp_dbgperf0                          :0x4881800200 0x40
    zcp_dbgperf1                          :0x4881800400 0x40
    zcp_dbgperf2                          :0x4881800600 0x40
    zcp_dbgperf3                          :0x4881800800 0x40
    zcp_dbgperf4                          :0x4881800A00 0x40
    zcp_dbgperf_latency_0                 :0x4881800C00 0x40
    zcp_dbgperf_latency_1                 :0x4881800E00 0x40
    zcp_dbgperf_latency_2                 :0x4881801000 0x40
    zcp_dbgperf_latency_3                 :0x4881801200 0x40
    zcp_dbgperf_latency_4                 :0x4881801400 0x40
    zip_zcp_mem_iwq                       :0x4881801800 0x800
    zip_zcp_mem_fsk                       :0x4881810000 0x4000
    zip_zcp_mem_rdr                       :0x4881870000 0x4000
    zip_zcp_mem_hef_0                     :0x48818D0000 0x8000
    zip_zcp_mem_hef_1                     :0x4881950000 0x8000
    zip_zcp_mem_strs                      :0x48819D0000 0x800
    zip_zcp_mem_strr                      :0x48819DC000 0x400
    zip_zcp_mem_jea_0                     :0x48819E2000 0x800
    zip_zcp_mem_jea_1                     :0x48819EA000 0x800
    zip_sch_perf_stats_cntr               :0x48819F2000 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_ZIP_AN     :0x4881800000 - 0x4881A00000:0x00001F2200:0x0000200000
  ActSize:JPG_AN         :0x00000000B8. New SA:0x4881A00000
    jpg_timeout_thresh_cfg                :0x4881A00000
    jpg_timedout_sta                      :0x4881A00008
    jpg_timeout_clr                       :0x4881A00010
    jpg_fatal_intr_cause                  :0x4881A00018
    jpg_fatal_intr_stat                   :0x4881A00020
    jpg_fatal_intr_mask                   :0x4881A00028
    jpg_fatal_intr_bset                   :0x4881A00030
    jpg_fatal_intr_bclr                   :0x4881A00038
    jpg_non_fatal_intr_cause              :0x4881A00040
    jpg_non_fatal_intr_stat               :0x4881A00048
    jpg_non_fatal_intr_mask               :0x4881A00050
    jpg_non_fatal_intr_bset               :0x4881A00058
    jpg_non_fatal_intr_bclr               :0x4881A00060
    jpg_features                          :0x4881A00068
    jpg_spare_pio                         :0x4881A00070
    jpg_scratchpad                        :0x4881A00078
    jpg_ecc_sym                           :0x4881A00080
    jpg_cfg                               :0x4881A00088
    jpg_sram_log_err                      :0x4881A00090
    jpg_sram_log_syndrome                 :0x4881A00098
    jpg_sram_log_addr                     :0x4881A000A0
    jpg_mem_err_inj_cfg                   :0x4881A000A8
    jpg_fla_ring_module_id_cfg            :0x4881A000B0
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_JPG_AN     :0x4881A00000 - 0x4881A00100:0x00000000B8:0x0000000100
  ActSize:SEC_AN         :0x0000000350. New SA:0x4881A00400
    sec_timeout_thresh_cfg                :0x4881A00400
    sec_timedout_sta                      :0x4881A00408
    sec_timeout_clr                       :0x4881A00410
    sec_non_fatal_intr_cause              :0x4881A00418
    sec_non_fatal_intr_stat               :0x4881A00420
    sec_non_fatal_intr_mask               :0x4881A00428
    sec_non_fatal_intr_bset               :0x4881A00430
    sec_non_fatal_intr_bclr               :0x4881A00438
    sec_features                          :0x4881A00440
    sec_spare_pio                         :0x4881A00448
    sec_scratchpad                        :0x4881A00450
    sec_cfg                               :0x4881A00458
    sec_stat                              :0x4881A00460
    sec_fla_ring_module_id_cfg            :0x4881A00468
    sec_sram_log_err                      :0x4881A00470
    sec_sram_log_addr                     :0x4881A00478
    sec_cfg_log_err                       :0x4881A00480
    sec_cfg_log_cmd_upper                 :0x4881A00488
    sec_cfg_log_cmd_lower                 :0x4881A00490
    sec_err_cnt                           :0x4881A00498
    sec_mem_err_inj_cfg                   :0x4881A004A0
    sec_aes_in_sop_cnt_0                  :0x4881A004A8
    sec_aes_in_sop_cnt_1                  :0x4881A004B0
    sec_aes_in_sop_cnt_2                  :0x4881A004B8
    sec_aes_in_sop_cnt_3                  :0x4881A004C0
    sec_aes_in_eop_cnt_0                  :0x4881A004C8
    sec_aes_in_eop_cnt_1                  :0x4881A004D0
    sec_aes_in_eop_cnt_2                  :0x4881A004D8
    sec_aes_in_eop_cnt_3                  :0x4881A004E0
    sec_aes_out_sop_cnt_0                 :0x4881A004E8
    sec_aes_out_sop_cnt_1                 :0x4881A004F0
    sec_aes_out_sop_cnt_2                 :0x4881A004F8
    sec_aes_out_sop_cnt_3                 :0x4881A00500
    sec_aes_out_eop_cnt_0                 :0x4881A00508
    sec_aes_out_eop_cnt_1                 :0x4881A00510
    sec_aes_out_eop_cnt_2                 :0x4881A00518
    sec_aes_out_eop_cnt_3                 :0x4881A00520
    sec_aes_dbg_0                         :0x4881A00528
    sec_aes_dbg_1                         :0x4881A00530
    sec_aes_dbg_2                         :0x4881A00538
    sec_aes_dbg_3                         :0x4881A00540
    sec_aes_dbg_cmd_upper_0               :0x4881A00548
    sec_aes_dbg_cmd_upper_1               :0x4881A00550
    sec_aes_dbg_cmd_upper_2               :0x4881A00558
    sec_aes_dbg_cmd_upper_3               :0x4881A00560
    sec_aes_dbg_cmd_lower_0               :0x4881A00568
    sec_aes_dbg_cmd_lower_1               :0x4881A00570
    sec_aes_dbg_cmd_lower_2               :0x4881A00578
    sec_aes_dbg_cmd_lower_3               :0x4881A00580
    sec_sha_in_sop_cnt_0                  :0x4881A00588
    sec_sha_in_sop_cnt_1                  :0x4881A00590
    sec_sha_in_sop_cnt_2                  :0x4881A00598
    sec_sha_in_sop_cnt_3                  :0x4881A005A0
    sec_sha_in_sop_cnt_4                  :0x4881A005A8
    sec_sha_in_sop_cnt_5                  :0x4881A005B0
    sec_sha_in_eop_cnt_0                  :0x4881A005B8
    sec_sha_in_eop_cnt_1                  :0x4881A005C0
    sec_sha_in_eop_cnt_2                  :0x4881A005C8
    sec_sha_in_eop_cnt_3                  :0x4881A005D0
    sec_sha_in_eop_cnt_4                  :0x4881A005D8
    sec_sha_in_eop_cnt_5                  :0x4881A005E0
    sec_sha_out_sop_cnt_0                 :0x4881A005E8
    sec_sha_out_sop_cnt_1                 :0x4881A005F0
    sec_sha_out_sop_cnt_2                 :0x4881A005F8
    sec_sha_out_sop_cnt_3                 :0x4881A00600
    sec_sha_out_sop_cnt_4                 :0x4881A00608
    sec_sha_out_sop_cnt_5                 :0x4881A00610
    sec_sha_out_eop_cnt_0                 :0x4881A00618
    sec_sha_out_eop_cnt_1                 :0x4881A00620
    sec_sha_out_eop_cnt_2                 :0x4881A00628
    sec_sha_out_eop_cnt_3                 :0x4881A00630
    sec_sha_out_eop_cnt_4                 :0x4881A00638
    sec_sha_out_eop_cnt_5                 :0x4881A00640
    sec_sha_cmn_dbg_0                     :0x4881A00648
    sec_sha_cmn_dbg_1                     :0x4881A00650
    sec_sha_cmn_dbg_2                     :0x4881A00658
    sec_sha_cmn_dbg_3                     :0x4881A00660
    sec_sha_cmn_dbg_4                     :0x4881A00668
    sec_sha_cmn_dbg_5                     :0x4881A00670
    sec_sha1_sha2_dbg_0                   :0x4881A00678
    sec_sha1_sha2_dbg_1                   :0x4881A00680
    sec_sha1_sha2_dbg_2                   :0x4881A00688
    sec_sha1_sha2_dbg_3                   :0x4881A00690
    sec_sha1_sha2_dbg_4                   :0x4881A00698
    sec_sha1_sha2_dbg_5                   :0x4881A006A0
    sec_sha3_dbg_0                        :0x4881A006A8
    sec_sha3_dbg_1                        :0x4881A006B0
    sec_sha3_dbg_2                        :0x4881A006B8
    sec_sha3_dbg_3                        :0x4881A006C0
    sec_sha3_dbg_4                        :0x4881A006C8
    sec_sha3_dbg_5                        :0x4881A006D0
    sec_sha_dbg_cmd_upper_0               :0x4881A006D8
    sec_sha_dbg_cmd_upper_1               :0x4881A006E0
    sec_sha_dbg_cmd_upper_2               :0x4881A006E8
    sec_sha_dbg_cmd_upper_3               :0x4881A006F0
    sec_sha_dbg_cmd_upper_4               :0x4881A006F8
    sec_sha_dbg_cmd_upper_5               :0x4881A00700
    sec_sha_dbg_cmd_lower_0               :0x4881A00708
    sec_sha_dbg_cmd_lower_1               :0x4881A00710
    sec_sha_dbg_cmd_lower_2               :0x4881A00718
    sec_sha_dbg_cmd_lower_3               :0x4881A00720
    sec_sha_dbg_cmd_lower_4               :0x4881A00728
    sec_sha_dbg_cmd_lower_5               :0x4881A00730
    sec_mem_sel_addr                      :0x4881A00738
    sec_mem_rd_data_upper                 :0x4881A00740
    sec_mem_rd_data_lower                 :0x4881A00748
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_SEC_AN     :0x4881A00400 - 0x4881A00800:0x0000000350:0x0000000400
  ActSize:LE_AN          :0x0000040800. New SA:0x4881A80000
    le_timeout_thresh_cfg                 :0x4881A80000
    le_timedout_sta                       :0x4881A80008
    le_timeout_clr                        :0x4881A80010
    le_fatal_intr_cause                   :0x4881A80018
    le_fatal_intr_stat                    :0x4881A80020
    le_fatal_intr_mask                    :0x4881A80028
    le_fatal_intr_bset                    :0x4881A80030
    le_fatal_intr_bclr                    :0x4881A80038
    le_non_fatal_intr_cause               :0x4881A80040
    le_non_fatal_intr_stat                :0x4881A80048
    le_non_fatal_intr_mask                :0x4881A80050
    le_non_fatal_intr_bset                :0x4881A80058
    le_non_fatal_intr_bclr                :0x4881A80060
    le_features                           :0x4881A80068
    le_spare_pio                          :0x4881A80070
    le_scratchpad                         :0x4881A80078
    le_cfg                                :0x4881A80080
    le_wuq_arb_wt_cfg                     :0x4881A80088
    le_cfgtbl_cfg_param_0                 :0x4881A80090
    le_cfgtbl_cfg_param_1                 :0x4881A80098
    le_cfgtbl_cfg_param_2                 :0x4881A800A0
    le_cfgtbl_cfg_param_3                 :0x4881A800A8
    le_cfgtbl_cfg_param_4                 :0x4881A800B0
    le_cfgtbl_cfg_param_5                 :0x4881A800B8
    le_cfgtbl_cfg_param_6                 :0x4881A800C0
    le_cfgtbl_cfg_param_7                 :0x4881A800C8
    le_cfgtbl_cfg_param_8                 :0x4881A800D0
    le_cfgtbl_cfg_param_9                 :0x4881A800D8
    le_cfgtbl_cfg_param_10                :0x4881A800E0
    le_cfgtbl_cfg_param_11                :0x4881A800E8
    le_cfgtbl_cfg_param_12                :0x4881A800F0
    le_cfgtbl_cfg_param_13                :0x4881A800F8
    le_cfgtbl_cfg_param_14                :0x4881A80100
    le_cfgtbl_cfg_param_15                :0x4881A80108
    le_cfgtbl_cfg_param_16                :0x4881A80110
    le_cfgtbl_cfg_param_17                :0x4881A80118
    le_cfgtbl_cfg_param_18                :0x4881A80120
    le_cfgtbl_cfg_param_19                :0x4881A80128
    le_cfgtbl_cfg_param_20                :0x4881A80130
    le_cfgtbl_cfg_param_21                :0x4881A80138
    le_cfgtbl_cfg_param_22                :0x4881A80140
    le_cfgtbl_cfg_param_23                :0x4881A80148
    le_cfgtbl_cfg_param_24                :0x4881A80150
    le_cfgtbl_cfg_param_25                :0x4881A80158
    le_cfgtbl_cfg_param_26                :0x4881A80160
    le_cfgtbl_cfg_param_27                :0x4881A80168
    le_cfgtbl_cfg_param_28                :0x4881A80170
    le_cfgtbl_cfg_param_29                :0x4881A80178
    le_cfgtbl_cfg_param_30                :0x4881A80180
    le_cfgtbl_cfg_param_31                :0x4881A80188
    le_cfgtbl_ht_baddr_0                  :0x4881A80190
    le_cfgtbl_ht_baddr_1                  :0x4881A80198
    le_cfgtbl_ht_baddr_2                  :0x4881A801A0
    le_cfgtbl_ht_baddr_3                  :0x4881A801A8
    le_cfgtbl_ht_baddr_4                  :0x4881A801B0
    le_cfgtbl_ht_baddr_5                  :0x4881A801B8
    le_cfgtbl_ht_baddr_6                  :0x4881A801C0
    le_cfgtbl_ht_baddr_7                  :0x4881A801C8
    le_cfgtbl_ht_baddr_8                  :0x4881A801D0
    le_cfgtbl_ht_baddr_9                  :0x4881A801D8
    le_cfgtbl_ht_baddr_10                 :0x4881A801E0
    le_cfgtbl_ht_baddr_11                 :0x4881A801E8
    le_cfgtbl_ht_baddr_12                 :0x4881A801F0
    le_cfgtbl_ht_baddr_13                 :0x4881A801F8
    le_cfgtbl_ht_baddr_14                 :0x4881A80200
    le_cfgtbl_ht_baddr_15                 :0x4881A80208
    le_cfgtbl_ht_baddr_16                 :0x4881A80210
    le_cfgtbl_ht_baddr_17                 :0x4881A80218
    le_cfgtbl_ht_baddr_18                 :0x4881A80220
    le_cfgtbl_ht_baddr_19                 :0x4881A80228
    le_cfgtbl_ht_baddr_20                 :0x4881A80230
    le_cfgtbl_ht_baddr_21                 :0x4881A80238
    le_cfgtbl_ht_baddr_22                 :0x4881A80240
    le_cfgtbl_ht_baddr_23                 :0x4881A80248
    le_cfgtbl_ht_baddr_24                 :0x4881A80250
    le_cfgtbl_ht_baddr_25                 :0x4881A80258
    le_cfgtbl_ht_baddr_26                 :0x4881A80260
    le_cfgtbl_ht_baddr_27                 :0x4881A80268
    le_cfgtbl_ht_baddr_28                 :0x4881A80270
    le_cfgtbl_ht_baddr_29                 :0x4881A80278
    le_cfgtbl_ht_baddr_30                 :0x4881A80280
    le_cfgtbl_ht_baddr_31                 :0x4881A80288
    le_cfgtbl_ft_baddr_0                  :0x4881A80290
    le_cfgtbl_ft_baddr_1                  :0x4881A80298
    le_cfgtbl_ft_baddr_2                  :0x4881A802A0
    le_cfgtbl_ft_baddr_3                  :0x4881A802A8
    le_cfgtbl_ft_baddr_4                  :0x4881A802B0
    le_cfgtbl_ft_baddr_5                  :0x4881A802B8
    le_cfgtbl_ft_baddr_6                  :0x4881A802C0
    le_cfgtbl_ft_baddr_7                  :0x4881A802C8
    le_cfgtbl_ft_baddr_8                  :0x4881A802D0
    le_cfgtbl_ft_baddr_9                  :0x4881A802D8
    le_cfgtbl_ft_baddr_10                 :0x4881A802E0
    le_cfgtbl_ft_baddr_11                 :0x4881A802E8
    le_cfgtbl_ft_baddr_12                 :0x4881A802F0
    le_cfgtbl_ft_baddr_13                 :0x4881A802F8
    le_cfgtbl_ft_baddr_14                 :0x4881A80300
    le_cfgtbl_ft_baddr_15                 :0x4881A80308
    le_cfgtbl_ft_baddr_16                 :0x4881A80310
    le_cfgtbl_ft_baddr_17                 :0x4881A80318
    le_cfgtbl_ft_baddr_18                 :0x4881A80320
    le_cfgtbl_ft_baddr_19                 :0x4881A80328
    le_cfgtbl_ft_baddr_20                 :0x4881A80330
    le_cfgtbl_ft_baddr_21                 :0x4881A80338
    le_cfgtbl_ft_baddr_22                 :0x4881A80340
    le_cfgtbl_ft_baddr_23                 :0x4881A80348
    le_cfgtbl_ft_baddr_24                 :0x4881A80350
    le_cfgtbl_ft_baddr_25                 :0x4881A80358
    le_cfgtbl_ft_baddr_26                 :0x4881A80360
    le_cfgtbl_ft_baddr_27                 :0x4881A80368
    le_cfgtbl_ft_baddr_28                 :0x4881A80370
    le_cfgtbl_ft_baddr_29                 :0x4881A80378
    le_cfgtbl_ft_baddr_30                 :0x4881A80380
    le_cfgtbl_ft_baddr_31                 :0x4881A80388
    le_cfgtbl_default_0                   :0x4881A80390
    le_cfgtbl_default_1                   :0x4881A80398
    le_cfgtbl_default_2                   :0x4881A803A0
    le_cfgtbl_default_3                   :0x4881A803A8
    le_cfgtbl_default_4                   :0x4881A803B0
    le_cfgtbl_default_5                   :0x4881A803B8
    le_cfgtbl_default_6                   :0x4881A803C0
    le_cfgtbl_default_7                   :0x4881A803C8
    le_cfgtbl_default_8                   :0x4881A803D0
    le_cfgtbl_default_9                   :0x4881A803D8
    le_cfgtbl_default_10                  :0x4881A803E0
    le_cfgtbl_default_11                  :0x4881A803E8
    le_cfgtbl_default_12                  :0x4881A803F0
    le_cfgtbl_default_13                  :0x4881A803F8
    le_cfgtbl_default_14                  :0x4881A80400
    le_cfgtbl_default_15                  :0x4881A80408
    le_cfgtbl_default_16                  :0x4881A80410
    le_cfgtbl_default_17                  :0x4881A80418
    le_cfgtbl_default_18                  :0x4881A80420
    le_cfgtbl_default_19                  :0x4881A80428
    le_cfgtbl_default_20                  :0x4881A80430
    le_cfgtbl_default_21                  :0x4881A80438
    le_cfgtbl_default_22                  :0x4881A80440
    le_cfgtbl_default_23                  :0x4881A80448
    le_cfgtbl_default_24                  :0x4881A80450
    le_cfgtbl_default_25                  :0x4881A80458
    le_cfgtbl_default_26                  :0x4881A80460
    le_cfgtbl_default_27                  :0x4881A80468
    le_cfgtbl_default_28                  :0x4881A80470
    le_cfgtbl_default_29                  :0x4881A80478
    le_cfgtbl_default_30                  :0x4881A80480
    le_cfgtbl_default_31                  :0x4881A80488
    le_tcam_cfg                           :0x4881A80490
    le_mem_err_inj_cfg                    :0x4881A80498
    le_debug_ctrl                         :0x4881A804A0
    le_debug_sts                          :0x4881A804A8
    le_com_cntr_cfg                       :0x4881A804B0
    le_com_cntr                           :0x4881A804B8
    le_wu_cntr                            :0x4881A804C0
    le_fp_cntr                            :0x4881A804C8
    le_cell_cntr                          :0x4881A804D0
    le_axm_outs_cntr                      :0x4881A804D8
    le_fep_outs_cntr                      :0x4881A804E0
    le_sram_log_err                       :0x4881A804E8
    le_sram_log_syndrome                  :0x4881A804F0
    le_sram_log_addr                      :0x4881A804F8
    le_prog_elog                          :0x4881A80500
    le_cfgtbl_mask                        :0x4881A80800 0x400
    le_tcam_val_bits                      :0x4881A86800 0x800
    le_tcam_mask_bits                     :0x4881A9E800 0x800
    le_tcam_state_tbl                     :0x4881AB6800 0x200
    le_wbuf_mem                           :0x4881AB8800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_LE_AN      :0x4881A80000 - 0x4881B00000:0x0000040800:0x0000080000
  ActSize:FLA_AN         :0x0000210000. New SA:0x4881C00000
    fla_timeout_thresh_cfg                :0x4881C00000
    fla_timedout_sta                      :0x4881C00008
    fla_timeout_clr                       :0x4881C00010
    fla_fatal_mem_intr_cause              :0x4881C00018
    fla_fatal_mem_intr_stat               :0x4881C00020
    fla_fatal_mem_intr_mask               :0x4881C00028
    fla_fatal_mem_intr_bset               :0x4881C00030
    fla_fatal_mem_intr_bclr               :0x4881C00038
    fla_non_fatal_mem_intr_cause          :0x4881C00040
    fla_non_fatal_mem_intr_stat           :0x4881C00048
    fla_non_fatal_mem_intr_mask           :0x4881C00050
    fla_non_fatal_mem_intr_bset           :0x4881C00058
    fla_non_fatal_mem_intr_bclr           :0x4881C00060
    fla_non_fatal_misc_intr_cause         :0x4881C00068
    fla_non_fatal_misc_intr_stat          :0x4881C00070
    fla_non_fatal_misc_intr_mask          :0x4881C00078
    fla_non_fatal_misc_intr_bset          :0x4881C00080
    fla_non_fatal_misc_intr_bclr          :0x4881C00088
    fla_features                          :0x4881C00090
    fla_spare_pio                         :0x4881C00098
    fla_scratchpad                        :0x4881C000A0
    fla_mem_init_start_cfg                :0x4881C000A8
    fla_mem_init_done_sta                 :0x4881C000B0
    fla_mem_log_err_sta                   :0x4881C000B8
    fla_mem_log_syndrome_sta              :0x4881C000C0
    fla_mem_log_addr_sta                  :0x4881C000C8
    fla_mem_err_inj_cfg                   :0x4881C000D0
    fla_cmd_ring_if_dhs                   :0x4881C000D8
    fla_arm_trig_pls                      :0x4881C000E0
    fla_trig_sta                          :0x4881C000E8
    fla_clr_trig_pls                      :0x4881C000F0
    fla_cap_done_sta                      :0x4881C000F8
    fla_trig_map_cfg                      :0x4881C00100
    fla_trig_type_cfg                     :0x4881C00108
    fla_engine_sample_mode_cfg            :0x4881C00110
    fla_engine_lane_deskew_cfg            :0x4881C00118
    fla_engine_trig_pos_cfg               :0x4881C00120
    fla_lut_a_sel_cfg                     :0x4881C00128
    fla_lut_a_hit_map_cfg                 :0x4881C00130
    fla_lut_b_sel_cfg                     :0x4881C00138
    fla_lut_b_hit_map_cfg                 :0x4881C00140
    fla_engine0_pattern_a_cfg             :0x4881C00148
    fla_engine0_mask_a_cfg                :0x4881C00150
    fla_engine0_pattern_b_cfg             :0x4881C00158
    fla_engine0_mask_b_cfg                :0x4881C00160
    fla_engine0_trig_pos_buf_ptr_sta      :0x4881C00168
    fla_engine0_cap_cnt_sta               :0x4881C00170
    fla_engine1_pattern_a_cfg             :0x4881C00178
    fla_engine1_mask_a_cfg                :0x4881C00180
    fla_engine1_pattern_b_cfg             :0x4881C00188
    fla_engine1_mask_b_cfg                :0x4881C00190
    fla_engine1_trig_pos_buf_ptr_sta      :0x4881C00198
    fla_engine1_cap_cnt_sta               :0x4881C001A0
    fla_engine2_pattern_a_cfg             :0x4881C001A8
    fla_engine2_mask_a_cfg                :0x4881C001B0
    fla_engine2_pattern_b_cfg             :0x4881C001B8
    fla_engine2_mask_b_cfg                :0x4881C001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x4881C001C8
    fla_engine2_cap_cnt_sta               :0x4881C001D0
    fla_engine3_pattern_a_cfg             :0x4881C001D8
    fla_engine3_mask_a_cfg                :0x4881C001E0
    fla_engine3_pattern_b_cfg             :0x4881C001E8
    fla_engine3_mask_b_cfg                :0x4881C001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x4881C001F8
    fla_engine3_cap_cnt_sta               :0x4881C00200
    fla_engine0_cap_mem_dhs               :0x4881C10000 0x10000
    fla_engine1_cap_mem_dhs               :0x4881C90000 0x10000
    fla_engine2_cap_mem_dhs               :0x4881D10000 0x10000
    fla_engine3_cap_mem_dhs               :0x4881D90000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FLA_AN     :0x4881C00000 - 0x4882000000:0x0000210000:0x0000400000
  ActSize:FEP_CC_AN      :0x00000002B8. New SA:0x4882000000
    fep_cc_timeout_thresh_cfg             :0x4882000000
    fep_cc_timedout_sta                   :0x4882000008
    fep_cc_timeout_clr                    :0x4882000010
    fep_cc_fatal_intr_cause               :0x4882000018
    fep_cc_fatal_intr_stat                :0x4882000020
    fep_cc_fatal_intr_mask                :0x4882000028
    fep_cc_fatal_intr_bset                :0x4882000030
    fep_cc_fatal_intr_bclr                :0x4882000038
    fep_cc_non_fatal_intr_cause           :0x4882000040
    fep_cc_non_fatal_intr_stat            :0x4882000048
    fep_cc_non_fatal_intr_mask            :0x4882000050
    fep_cc_non_fatal_intr_bset            :0x4882000058
    fep_cc_non_fatal_intr_bclr            :0x4882000060
    fep_cc_features                       :0x4882000068
    fep_cc_spare_pio                      :0x4882000070
    fep_cc_scratchpad                     :0x4882000078
    fep_cc_misc_cfg                       :0x4882000080
    fep_cc_mem_err_inj_cfg                :0x4882000088
    fep_cc_fla_ring_module_id_cfg         :0x4882000090
    fep_cc_fla_cfg                        :0x4882000098
    fep_cc_fla_sta                        :0x48820000A0
    fep_cc_local_id                       :0x48820000A8
    fep_cc_strict_order                   :0x48820000B0
    fep_cc_cfg_snx_cdt_init_val           :0x48820000B8
    fep_cc_bp_snx_cdt_init_val            :0x48820000C0
    fep_cc_eqm_snx_cdt_init_val           :0x48820000C8
    fep_cc_cmh_snx_cdt_init_val           :0x48820000D0
    fep_cc_cfg_sn_filter                  :0x48820000D8
    fep_cc_bp_sn_filter                   :0x48820000E0
    fep_cc_eqm_sn_filter                  :0x48820000E8
    fep_cc_cmh_sn_filter                  :0x48820000F0
    fep_cc_cmh_vp_sn_filter               :0x48820000F8
    fep_cc_snx_sn_filter                  :0x4882000100
    fep_cc_bp_lsn_arb_cfg                 :0x4882000108
    fep_cc_eqm_lsn_arb_cfg                :0x4882000110
    fep_cc_cmh_lsn_arb_cfg                :0x4882000118
    fep_cc_snx_lsn_arb_cfg                :0x4882000120
    fep_cc_bp_lsn_wrr_arb_cfg             :0x4882000128
    fep_cc_dnr_ldn_arb_cfg                :0x4882000130
    fep_cc_bp_ldn_wrr_arb_cfg             :0x4882000138
    fep_cc_force_remote_cfg               :0x4882000140
    fep_cc_dest_cfg_cmd_0                 :0x4882000148
    fep_cc_dest_cfg_cmd_1                 :0x4882000150
    fep_cc_dest_cfg_cmd_2                 :0x4882000158
    fep_cc_dest_cfg_cmd_3                 :0x4882000160
    fep_cc_hbm_ddr_hash                   :0x4882000168
    fep_cc_ddr_hash                       :0x4882000170
    fep_cc_addr_trans_hbm_pc_rsvd0_cfg    :0x4882000178
    fep_cc_addr_trans_nu_mu_cfg           :0x4882000180
    fep_cc_addr_trans_hu_nvram_ddr_cfg    :0x4882000188
    fep_cc_addr_trans_rsvd1_cfg           :0x4882000190
    fep_cc_addr_trans_rsvd2_cfg           :0x4882000198
    fep_cc_addr_trans_default_cfg         :0x48820001A0
    fep_cc_sn_sent_cnt                    :0x48820001A8
    fep_cc_sn_rcvd_cnt                    :0x48820001B0
    fep_cc_lsn_addr_trans_err_cnt         :0x48820001B8
    fep_cc_lsn_unknown_dest_err_cnt       :0x48820001C0
    fep_cc_lsn_msg_filter_err_cnt         :0x48820001C8
    fep_cc_sn_msg_sent_incr_en            :0x48820001D0
    fep_cc_cfg_sn_sent_cnt                :0x48820001D8
    fep_cc_bp_sn_sent_cnt                 :0x48820001E0
    fep_cc_eqm_sn_sent_cnt                :0x48820001E8
    fep_cc_cmh_sn_sent_cnt                :0x48820001F0
    fep_cc_cmh_vp_sn_sent_cnt             :0x48820001F8
    fep_cc_snx_sn_sent_cnt                :0x4882000200
    fep_cc_dn_ej_cnt                      :0x4882000208
    fep_cc_dn_inj_cnt                     :0x4882000210
    fep_cc_ldn_addr_trans_err_cnt         :0x4882000218
    fep_cc_ldn_unknown_dest_err_cnt       :0x4882000220
    fep_cc_dn_metadata_merr_cnt           :0x4882000228
    fep_cc_dn_metadata_serr_cnt           :0x4882000230
    fep_cc_dn_data_merr_cnt               :0x4882000238
    fep_cc_dn_data_serr_cnt               :0x4882000240
    fep_cc_lsn_msg_filter_log             :0x4882000248
    fep_cc_lsn_addr_trans_log             :0x4882000260
    fep_cc_lsn_unknown_dest_log           :0x4882000278
    fep_cc_ldn_addr_trans_log             :0x4882000290
    fep_cc_ldn_unknown_dest_log           :0x48820002A0
    fep_cc_dn_ecc_err_addr_log            :0x48820002B0
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FEPW_CC_AN_FEP_CC_AN:0x4882000000 - 0x4882000400:0x00000002B8:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x4882040000
    dnr_timeout_thresh_cfg                :0x4882040000
    dnr_timedout_sta                      :0x4882040008
    dnr_timeout_clr                       :0x4882040010
    dnr_fatal_intr_cause                  :0x4882040018
    dnr_fatal_intr_stat                   :0x4882040020
    dnr_fatal_intr_mask                   :0x4882040028
    dnr_fatal_intr_bset                   :0x4882040030
    dnr_fatal_intr_bclr                   :0x4882040038
    dnr_non_fatal_intr_cause              :0x4882040040
    dnr_non_fatal_intr_stat               :0x4882040048
    dnr_non_fatal_intr_mask               :0x4882040050
    dnr_non_fatal_intr_bset               :0x4882040058
    dnr_non_fatal_intr_bclr               :0x4882040060
    dnr_features                          :0x4882040068
    dnr_spare_pio                         :0x4882040070
    dnr_scratchpad                        :0x4882040078
    dnr_alt_ej_port_0                     :0x4882040080
    dnr_alt_ej_port_1                     :0x4882040088
    dnr_alt_ej_port_2                     :0x4882040090
    dnr_alt_ej_port_3                     :0x4882040098
    dnr_alt_ej_port_4                     :0x48820400A0
    dnr_cong_ctrl                         :0x48820400A8
    dnr_route_cfg                         :0x48820400B0
    dnr_credit_cfg                        :0x48820400B8
    dnr_injection_credit_cfg              :0x48820400C0
    dnr_vc_sel_wt_cfg                     :0x48820400C8
    dnr_default_dgid_cfg                  :0x48820400D0
    dnr_fla_ring_module_id_cfg            :0x48820400D8
    dnr_credit_watchdog_timer_cfg         :0x48820400E0
    dnr_dbg_ibuf_occ_cnt                  :0x48820400E8
    dnr_dbg_intf_buf_occ_cnt              :0x48820400F0
    dnr_dbg_inj_credit_cnt                :0x48820400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x4882040100
    dnr_dbg_ibuf_credit_cnt_1             :0x4882040108
    dnr_dbg_ibuf_credit_cnt_2             :0x4882040110
    dnr_dbg_ibuf_credit_cnt_3             :0x4882040118
    dnr_dbg_ebuf_credit_cnt               :0x4882040120
    dnr_intr_dgid_out_of_range_log        :0x4882040128
    dnr_gid_to_coords_map                 :0x4882042000 0x2000
    dnr_wt_table_0                        :0x4882052000 0x800
    dnr_wt_table_1                        :0x4882056000 0x800
    dnr_wt_table_2                        :0x488205A000 0x800
    dnr_wt_table_3                        :0x488205E000 0x800
    dnr_wt_table_4                        :0x4882062000 0x800
    dnr_injpipe_dbg_probe0                :0x4882066000 0x40
    dnr_injpipe_dbg_probe1                :0x4882066200 0x40
    dnr_ejpipe_dbg_probe0                 :0x4882066400 0x40
    dnr_ejpipe_dbg_probe1                 :0x4882066600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x4882066800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x4882066A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x4882066C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x4882066E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x4882067000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x4882067200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x4882067400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x4882067600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x4882067800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x4882067A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FEPW_CC_AN_DNR_AN:0x4882040000 - 0x4882080000:0x0000027C00:0x0000040000
AN: FEPW_CC_AN            :0x4882080000
 FEPW_CC_AN    :0x4882080000
  ActSize:FEP_LSNMUX_AN  :0x00000001C0. New SA:0x4882080000
    fep_lsnmux_timeout_thresh_cfg         :0x4882080000
    fep_lsnmux_timedout_sta               :0x4882080008
    fep_lsnmux_timeout_clr                :0x4882080010
    fep_lsnmux_fatal_intr_cause           :0x4882080018
    fep_lsnmux_fatal_intr_stat            :0x4882080020
    fep_lsnmux_fatal_intr_mask            :0x4882080028
    fep_lsnmux_fatal_intr_bset            :0x4882080030
    fep_lsnmux_fatal_intr_bclr            :0x4882080038
    fep_lsnmux_non_fatal_intr_cause       :0x4882080040
    fep_lsnmux_non_fatal_intr_stat        :0x4882080048
    fep_lsnmux_non_fatal_intr_mask        :0x4882080050
    fep_lsnmux_non_fatal_intr_bset        :0x4882080058
    fep_lsnmux_non_fatal_intr_bclr        :0x4882080060
    fep_lsnmux_features                   :0x4882080068
    fep_lsnmux_spare_pio                  :0x4882080070
    fep_lsnmux_scratchpad                 :0x4882080078
    fep_lsnmux_misc_cfg                   :0x4882080080
    fep_lsnmux_fla_ring_module_id_cfg     :0x4882080088
    fep_lsnmux_fla_cfg                    :0x4882080090
    fep_lsnmux_fla_sta                    :0x4882080098
    fep_lsnmux_local_id                   :0x48820800A0
    fep_lsnmux_dam_snx_cdt_init_val       :0x48820800A8
    fep_lsnmux_scb_sn_filter              :0x48820800B0
    fep_lsnmux_dam_sn_filter              :0x48820800B8
    fep_lsnmux_snx_sn_filter              :0x48820800C0
    fep_lsnmux_dam_lsn_arb_cfg            :0x48820800C8
    fep_lsnmux_snx_lsn_arb_cfg            :0x48820800D0
    fep_lsnmux_dest_cfg_cmd_0             :0x48820800D8
    fep_lsnmux_dest_cfg_cmd_1             :0x48820800E0
    fep_lsnmux_dest_cfg_cmd_2             :0x48820800E8
    fep_lsnmux_dest_cfg_cmd_3             :0x48820800F0
    fep_lsnmux_hbm_ddr_hash               :0x48820800F8
    fep_lsnmux_ddr_hash                   :0x4882080100
    fep_lsnmux_addr_trans_hbm_pc_rsvd0_cfg:0x4882080108
    fep_lsnmux_addr_trans_nu_mu_cfg       :0x4882080110
    fep_lsnmux_addr_trans_hu_nvram_ddr_cfg:0x4882080118
    fep_lsnmux_addr_trans_rsvd1_cfg       :0x4882080120
    fep_lsnmux_addr_trans_rsvd2_cfg       :0x4882080128
    fep_lsnmux_addr_trans_default_cfg     :0x4882080130
    fep_lsnmux_sn_sent_cnt                :0x4882080138
    fep_lsnmux_sn_rcvd_cnt                :0x4882080140
    fep_lsnmux_lsn_addr_trans_err_cnt     :0x4882080148
    fep_lsnmux_lsn_unknown_dest_err_cnt   :0x4882080150
    fep_lsnmux_lsn_msg_filter_err_cnt     :0x4882080158
    fep_lsnmux_sn_msg_sent_incr_en        :0x4882080160
    fep_lsnmux_dam_sn_sent_cnt            :0x4882080168
    fep_lsnmux_snx_sn_sent_cnt            :0x4882080170
    fep_lsnmux_lsn_msg_filter_log         :0x4882080178
    fep_lsnmux_lsn_addr_trans_log         :0x4882080190
    fep_lsnmux_lsn_unknown_dest_log       :0x48820801A8
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_FEP_LSNMUX_AN:0x4882080000 - 0x4882080200:0x00000001C0:0x0000000200
  ActSize:CC_EQM_AN      :0x0000913800. New SA:0x4883000000
    cc_eqm_timeout_thresh_cfg             :0x4883000000
    cc_eqm_timedout_sta                   :0x4883000008
    cc_eqm_timeout_clr                    :0x4883000010
    cc_eqm_fatal_intr_cause               :0x4883000018
    cc_eqm_fatal_intr_stat                :0x4883000020
    cc_eqm_fatal_intr_mask                :0x4883000028
    cc_eqm_fatal_intr_bset                :0x4883000030
    cc_eqm_fatal_intr_bclr                :0x4883000038
    cc_eqm_non_fatal_intr_cause           :0x4883000040
    cc_eqm_non_fatal_intr_stat            :0x4883000048
    cc_eqm_non_fatal_intr_mask            :0x4883000050
    cc_eqm_non_fatal_intr_bset            :0x4883000058
    cc_eqm_non_fatal_intr_bclr            :0x4883000060
    cc_eqm_features                       :0x4883000068
    cc_eqm_spare_pio                      :0x4883000070
    cc_eqm_scratchpad                     :0x4883000078
    cc_eqs_cfg_status                     :0x4883000080
    cc_eqs_init_req                       :0x4883000088
    cc_eqs_init_done                      :0x4883000090
    cc_eqs_drg_ctxt_ctl                   :0x4883000098
    cc_eqs_agr_ncv_flow_ctrl_upper_0      :0x48830000A0
    cc_eqs_agr_ncv_flow_ctrl_upper_1      :0x48830000A8
    cc_eqs_agr_ncv_flow_ctrl_upper_2      :0x48830000B0
    cc_eqs_agr_ncv_flow_ctrl_upper_3      :0x48830000B8
    cc_eqs_agr_ncv_flow_ctrl_lower_0      :0x48830000C0
    cc_eqs_agr_ncv_flow_ctrl_lower_1      :0x48830000C8
    cc_eqs_agr_ncv_flow_ctrl_lower_2      :0x48830000D0
    cc_eqs_agr_ncv_flow_ctrl_lower_3      :0x48830000D8
    cc_eqc_init_req                       :0x48830000E0
    cc_eqc_init_done                      :0x48830000E8
    cc_eqc_lc_range_0                     :0x48830000F0
    cc_eqc_lc_range_1                     :0x48830000F8
    cc_eqc_lc_range_2                     :0x4883000100
    cc_eqc_lc_range_3                     :0x4883000108
    cc_eqc_lc_range_4                     :0x4883000110
    cc_eqc_lc_range_5                     :0x4883000118
    cc_eqc_lc_range_6                     :0x4883000120
    cc_eqc_lc_range_7                     :0x4883000128
    cc_eqc_lc_min_share_0                 :0x4883000130
    cc_eqc_lc_min_share_1                 :0x4883000138
    cc_eqc_lc_min_share_2                 :0x4883000140
    cc_eqc_lc_min_share_3                 :0x4883000148
    cc_eqc_lc_min_share_4                 :0x4883000150
    cc_eqc_lc_min_share_5                 :0x4883000158
    cc_eqc_lc_min_share_6                 :0x4883000160
    cc_eqc_lc_min_share_7                 :0x4883000168
    cc_eqc_age_timer                      :0x4883000170
    cc_eqc_page_alloc_fail_intr_thr       :0x4883000178
    cc_eqc_qsp_cfg                        :0x4883000180
    cc_eqc_cache_cfg                      :0x4883000188
    cc_eqc_eot_dbg                        :0x4883000190
    cc_eqc_dbg_qtag_cam_fla               :0x4883000198
    cc_eqc_dbg_qtp_fla                    :0x48830001A0
    cc_eqc_dbg_qsp_fla                    :0x48830001B8
    cc_efi_mem_init_len                   :0x48830001C8
    cc_efi_mem_init_start                 :0x48830001D0
    cc_efi_mem_init_done                  :0x48830001D8
    cc_efi_wucrd_did                      :0x48830001E0
    cc_efi_rid_eqm_wus                    :0x48830001E8
    cc_efi_rid_total_wus                  :0x48830001F0
    cc_efi_ncv_thresh_eqm_wus             :0x48830001F8
    cc_efi_ncv_thresh_total_wus           :0x4883000200
    cc_efi_qstate_mem_base                :0x4883000208
    cc_efi_qdata_mem_base                 :0x4883000210
    cc_efi_wu_crd_pf                      :0x4883000218
    cc_efi_wu_cnts                        :0x4883000220
    cc_eqm_sram_log_err                   :0x4883000228
    cc_eqm_sram_log_syndrome              :0x4883000230
    cc_eqm_sram_log_addr                  :0x4883000238
    cc_eqm_mem_err_inj_cfg                :0x4883000240
    fla_mid                               :0x4883000248
    cc_eqs_ss                             :0x4883000260 0x20
    cc_eqs_prof_dom                       :0x4883000400 0x100
    cc_eqs_prof                           :0x4883000C00 0x100
    cc_eqs_cdt_map                        :0x4883010000 0x10000
    cc_eqs_stats                          :0x4883090000 0x100
    cc_eqs_dbg_barb                       :0x4883090800 0x40
    cc_eqs_dbg_sarb                       :0x4883090A00 0x40
    cc_eqs_dbg_rarb                       :0x4883090C00 0x40
    cc_eqs_dbg_carb                       :0x4883090E00 0x40
    cc_eqc_qstate                         :0x4883098000 0x8000
    cc_eqc_hbuf                           :0x4883160000 0x10000
    cc_eqc_tbuf                           :0x4883460000 0x10000
    cc_eqc_hbuf_stash                     :0x4883760000 0x2000
    cc_eqc_cache_state                    :0x48837E0000 0x2000
    cc_eqc_lc_cnt                         :0x48837F0000 0x40
    cc_eqc_hbuf_stash_mdata0              :0x48837F0400 0x400
    cc_eqc_hbuf_stash_mdata1              :0x48837F2400 0x400
    cc_eqc_hbuf_stash_mdata2              :0x48837F4400 0x400
    cc_eqc_hbuf_stash_mdata3              :0x48837F6400 0x400
    cc_eqc_fbm0                           :0x4883800000 0x8000
    cc_eqc_fbm1                           :0x4883840000 0x8000
    cc_eqc_fbm2                           :0x4883880000 0x8000
    cc_eqc_fbm3                           :0x48838C0000 0x8000
    cc_eqc_stats                          :0x4883900000 0x80
    cc_eqc_dbg_probe_efi_eqc_enq          :0x4883900400 0x40
    cc_eqc_dbg_probe_eqs_eqc_deq          :0x4883900600 0x40
    cc_eqc_dbg_probe_eqc_efi_qsf_req      :0x4883900800 0x40
    cc_eqc_dbg_probe_efi_eqc_qsf_rsp      :0x4883900A00 0x40
    cc_eqc_dbg_probe_eqc_efi_deq          :0x4883900C00 0x40
    cc_eqc_dbg_probe_eqc_eqs_deq_rsp      :0x4883900E00 0x40
    cc_eqc_dbg_probe_eqc_eqs_enq          :0x4883901000 0x40
    cc_eqc_dbg_probe_eqc_efi_hbuf_fetch_req:0x4883901200 0x40
    cc_eqc_dbg_probe_efi_eqc_hbuf_fetch_rsp:0x4883901400 0x40
    cc_eqc_dbg_probe_eqc_efi_wback_req    :0x4883901600 0x40
    cc_efi_stats                          :0x4883901800 0x100
    cc_efi_dbg_dqrsp                      :0x4883902000 0x40
    cc_efi_dbg_wrreq                      :0x4883902200 0x40
    cc_efi_dbg_wrrsp                      :0x4883902400 0x40
    cc_efi_dbg_rdreq                      :0x4883902600 0x40
    cc_efi_dbg_rdrsp                      :0x4883902800 0x40
    cc_efi_dbg_nqreq                      :0x4883902A00 0x40
    cc_eqs_fla_bus                        :0x4883902C00 0x80
    cc_eqs_dbg_drg_ctxt                   :0x4883903000 0x800
    cc_eqs_dbg_rate_lim                   :0x4883907000 0x400
    cc_efi_fla_bus                        :0x4883909000 0x100
    cc_efi_dbg_wbcam                      :0x4883909800 0x400
    cc_efi_dbg_rdcam                      :0x488390B800 0x800
    cc_efi_dbg_rdmeta                     :0x488390F800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_CC_EQM_AN  :0x4883000000 - 0x4884000000:0x0000913800:0x0001000000
  ActSize:CDU_AN         :0x0000190000. New SA:0x4884000000
    cdu_timeout_thresh_cfg                :0x4884000000
    cdu_timedout_sta                      :0x4884000008
    cdu_timeout_clr                       :0x4884000010
    cdu_fatal_intr_cause                  :0x4884000018
    cdu_fatal_intr_stat                   :0x4884000020
    cdu_fatal_intr_mask                   :0x4884000028
    cdu_fatal_intr_bset                   :0x4884000030
    cdu_fatal_intr_bclr                   :0x4884000038
    cdu_non_fatal_intr_cause              :0x4884000040
    cdu_non_fatal_intr_stat               :0x4884000048
    cdu_non_fatal_intr_mask               :0x4884000050
    cdu_non_fatal_intr_bset               :0x4884000058
    cdu_non_fatal_intr_bclr               :0x4884000060
    cdu_features                          :0x4884000068
    cdu_spare_pio                         :0x4884000070
    cdu_scratchpad                        :0x4884000078
    cdu_cfg                               :0x4884000080
    cdu_hbm_addrmap_cfg                   :0x4884000088
    cdu_ddr_addrmap_cfg                   :0x4884000090
    cdu_hbm_hash_mask0                    :0x4884000098
    cdu_hbm_hash_mask1                    :0x48840000A0
    cdu_ddr_hash_mask0                    :0x48840000A8
    cdu_ddr_hash_mask1                    :0x48840000B0
    cdu_dvm_cfg                           :0x48840000B8
    cdu_stash_devt_thresh                 :0x48840000C0
    cdu_mem_init_sts                      :0x48840000C8
    cdu_mem_err_inj_cfg                   :0x48840000D0
    cdu_usram_log_err                     :0x48840000D8
    cdu_usram_log_syndrome                :0x48840000E0
    cdu_usram_log_addr                    :0x48840000E8
    cdu_csram_log_err                     :0x48840000F0
    cdu_csram_log_syndrome                :0x48840000F8
    cdu_csram_log_addr                    :0x4884000100
    cdu_debug_ctrl                        :0x4884000108
    cdu_stash_cnt_sts                     :0x4884000110
    cdu_dstrct_acc_ctrl                   :0x4884000118
    cdu_ctxt_debug_ctrl                   :0x4884000120
    cdu_ctxt_debug_sts                    :0x4884000128
    cdu_rd_txn_cntr                       :0x4884000130
    cdu_wr_txn_cntr                       :0x4884000138
    cdu_dvm_txn_cntr                      :0x4884000140
    cdu_hbm_mrd_cntr                      :0x4884000148
    cdu_hbm_mwr_cntr                      :0x4884000150
    cdu_ddr_mrd_cntr                      :0x4884000158
    cdu_ddr_mwr_cntr                      :0x4884000160
    cdu_snp_cntr                          :0x4884000168
    cdu_stash_devt_cntr                   :0x4884000170
    cdu_debug_stash_data                  :0x4884000200 0x100
    cdu_debug_lkmem_data                  :0x4884010000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_CDU_AN     :0x4884000000 - 0x4884200000:0x0000190000:0x0000200000
  ActSize:BN_AN          :0x000000E200. New SA:0x4884200000
    bn_timeout_thresh_cfg                 :0x4884200000
    bn_timedout_sta                       :0x4884200008
    bn_timeout_clr                        :0x4884200010
    bn_fatal_intr_cause                   :0x4884200018
    bn_fatal_intr_stat                    :0x4884200020
    bn_fatal_intr_mask                    :0x4884200028
    bn_fatal_intr_bset                    :0x4884200030
    bn_fatal_intr_bclr                    :0x4884200038
    bn_non_fatal_intr_cause               :0x4884200040
    bn_non_fatal_intr_stat                :0x4884200048
    bn_non_fatal_intr_mask                :0x4884200050
    bn_non_fatal_intr_bset                :0x4884200058
    bn_non_fatal_intr_bclr                :0x4884200060
    bn_features                           :0x4884200068
    bn_spare_pio                          :0x4884200070
    bn_scratchpad                         :0x4884200078
    bn_control                            :0x4884200080
    dyn_occ_status                        :0x4884200088
    bp_interval_count                     :0x4884200090
    wuo_interval_count                    :0x4884200098
    broadcast_mask_0                      :0x48842000A0
    broadcast_mask_1                      :0x48842000A8
    broadcast_mask_2                      :0x48842000B0
    broadcast_mask_3                      :0x48842000B8
    broadcast_mask_4                      :0x48842000C0
    broadcast_mask_5                      :0x48842000C8
    broadcast_mask_6                      :0x48842000D0
    broadcast_mask_7                      :0x48842000D8
    broadcast_mask_8                      :0x48842000E0
    broadcast_mask_9                      :0x48842000E8
    broadcast_mask_10                     :0x48842000F0
    broadcast_mask_11                     :0x48842000F8
    broadcast_mask_12                     :0x4884200100
    broadcast_mask_13                     :0x4884200108
    broadcast_mask_14                     :0x4884200110
    broadcast_mask_15                     :0x4884200118
    broadcast_present                     :0x4884200120
    bnm_ring_module_id                    :0x4884200128
    bnm_credit_control                    :0x4884200130
    ncv_threshold_0                       :0x4884200138
    ncv_threshold_1                       :0x4884200140
    ncv_threshold_2                       :0x4884200148
    ncv_threshold_3                       :0x4884200150
    ncv_threshold_4                       :0x4884200158
    ncv_threshold_5                       :0x4884200160
    ncv_threshold_6                       :0x4884200168
    ncv_threshold_7                       :0x4884200170
    ncv_threshold_8                       :0x4884200178
    ncv_threshold_9                       :0x4884200180
    ncv_threshold_10                      :0x4884200188
    ncv_threshold_11                      :0x4884200190
    ncv_threshold_12                      :0x4884200198
    ncv_threshold_13                      :0x48842001A0
    ncv_threshold_14                      :0x48842001A8
    ncv_threshold_15                      :0x48842001B0
    bm_glbl_ncv_threshold_0               :0x48842001B8
    bm_glbl_ncv_threshold_1               :0x48842001C0
    bm_glbl_ncv_threshold_2               :0x48842001C8
    bm_glbl_ncv_threshold_3               :0x48842001D0
    bm_glbl_ncv_threshold_4               :0x48842001D8
    bm_glbl_ncv_threshold_5               :0x48842001E0
    bm_glbl_ncv_threshold_6               :0x48842001E8
    bm_glbl_ncv_threshold_7               :0x48842001F0
    bm_glbl_ncv_threshold_8               :0x48842001F8
    bm_glbl_ncv_threshold_9               :0x4884200200
    bm_glbl_ncv_threshold_10              :0x4884200208
    bm_glbl_ncv_threshold_11              :0x4884200210
    bm_glbl_ncv_threshold_12              :0x4884200218
    bm_glbl_ncv_threshold_13              :0x4884200220
    bm_glbl_ncv_threshold_14              :0x4884200228
    bm_glbl_ncv_threshold_15              :0x4884200230
    nut_wu_ncv_threshold_0                :0x4884200238
    nut_wu_ncv_threshold_1                :0x4884200240
    nut_wu_ncv_threshold_2                :0x4884200248
    nut_wu_ncv_threshold_3                :0x4884200250
    nut_wu_ncv_threshold_4                :0x4884200258
    nut_wu_ncv_threshold_5                :0x4884200260
    nut_wu_ncv_threshold_6                :0x4884200268
    nut_wu_ncv_threshold_7                :0x4884200270
    nut_wu_ncv_threshold_8                :0x4884200278
    nut_wu_ncv_threshold_9                :0x4884200280
    nut_wu_ncv_threshold_10               :0x4884200288
    nut_wu_ncv_threshold_11               :0x4884200290
    nut_wu_ncv_threshold_12               :0x4884200298
    nut_wu_ncv_threshold_13               :0x48842002A0
    nut_wu_ncv_threshold_14               :0x48842002A8
    nut_wu_ncv_threshold_15               :0x48842002B0
    hut0_wu_ncv_threshold_0               :0x48842002B8
    hut0_wu_ncv_threshold_1               :0x48842002C0
    hut0_wu_ncv_threshold_2               :0x48842002C8
    hut0_wu_ncv_threshold_3               :0x48842002D0
    hut0_wu_ncv_threshold_4               :0x48842002D8
    hut0_wu_ncv_threshold_5               :0x48842002E0
    hut0_wu_ncv_threshold_6               :0x48842002E8
    hut0_wu_ncv_threshold_7               :0x48842002F0
    hut0_wu_ncv_threshold_8               :0x48842002F8
    hut0_wu_ncv_threshold_9               :0x4884200300
    hut0_wu_ncv_threshold_10              :0x4884200308
    hut0_wu_ncv_threshold_11              :0x4884200310
    hut0_wu_ncv_threshold_12              :0x4884200318
    hut0_wu_ncv_threshold_13              :0x4884200320
    hut0_wu_ncv_threshold_14              :0x4884200328
    hut0_wu_ncv_threshold_15              :0x4884200330
    hut1_wu_ncv_threshold_0               :0x4884200338
    hut1_wu_ncv_threshold_1               :0x4884200340
    hut1_wu_ncv_threshold_2               :0x4884200348
    hut1_wu_ncv_threshold_3               :0x4884200350
    hut1_wu_ncv_threshold_4               :0x4884200358
    hut1_wu_ncv_threshold_5               :0x4884200360
    hut1_wu_ncv_threshold_6               :0x4884200368
    hut1_wu_ncv_threshold_7               :0x4884200370
    hut1_wu_ncv_threshold_8               :0x4884200378
    hut1_wu_ncv_threshold_9               :0x4884200380
    hut1_wu_ncv_threshold_10              :0x4884200388
    hut1_wu_ncv_threshold_11              :0x4884200390
    hut1_wu_ncv_threshold_12              :0x4884200398
    hut1_wu_ncv_threshold_13              :0x48842003A0
    hut1_wu_ncv_threshold_14              :0x48842003A8
    hut1_wu_ncv_threshold_15              :0x48842003B0
    hnut_wu_ncv_threshold_0               :0x48842003B8
    hnut_wu_ncv_threshold_1               :0x48842003C0
    hnut_wu_ncv_threshold_2               :0x48842003C8
    hnut_wu_ncv_threshold_3               :0x48842003D0
    hnut_wu_ncv_threshold_4               :0x48842003D8
    hnut_wu_ncv_threshold_5               :0x48842003E0
    hnut_wu_ncv_threshold_6               :0x48842003E8
    hnut_wu_ncv_threshold_7               :0x48842003F0
    hnut_wu_ncv_threshold_8               :0x48842003F8
    hnut_wu_ncv_threshold_9               :0x4884200400
    hnut_wu_ncv_threshold_10              :0x4884200408
    hnut_wu_ncv_threshold_11              :0x4884200410
    hnut_wu_ncv_threshold_12              :0x4884200418
    hnut_wu_ncv_threshold_13              :0x4884200420
    hnut_wu_ncv_threshold_14              :0x4884200428
    hnut_wu_ncv_threshold_15              :0x4884200430
    hue0_wu_ncv_threshold_0               :0x4884200438
    hue0_wu_ncv_threshold_1               :0x4884200440
    hue0_wu_ncv_threshold_2               :0x4884200448
    hue0_wu_ncv_threshold_3               :0x4884200450
    hue0_wu_ncv_threshold_4               :0x4884200458
    hue0_wu_ncv_threshold_5               :0x4884200460
    hue0_wu_ncv_threshold_6               :0x4884200468
    hue0_wu_ncv_threshold_7               :0x4884200470
    hue0_wu_ncv_threshold_8               :0x4884200478
    hue0_wu_ncv_threshold_9               :0x4884200480
    hue0_wu_ncv_threshold_10              :0x4884200488
    hue0_wu_ncv_threshold_11              :0x4884200490
    hue0_wu_ncv_threshold_12              :0x4884200498
    hue0_wu_ncv_threshold_13              :0x48842004A0
    hue0_wu_ncv_threshold_14              :0x48842004A8
    hue0_wu_ncv_threshold_15              :0x48842004B0
    hue1_wu_ncv_threshold_0               :0x48842004B8
    hue1_wu_ncv_threshold_1               :0x48842004C0
    hue1_wu_ncv_threshold_2               :0x48842004C8
    hue1_wu_ncv_threshold_3               :0x48842004D0
    hue1_wu_ncv_threshold_4               :0x48842004D8
    hue1_wu_ncv_threshold_5               :0x48842004E0
    hue1_wu_ncv_threshold_6               :0x48842004E8
    hue1_wu_ncv_threshold_7               :0x48842004F0
    hue1_wu_ncv_threshold_8               :0x48842004F8
    hue1_wu_ncv_threshold_9               :0x4884200500
    hue1_wu_ncv_threshold_10              :0x4884200508
    hue1_wu_ncv_threshold_11              :0x4884200510
    hue1_wu_ncv_threshold_12              :0x4884200518
    hue1_wu_ncv_threshold_13              :0x4884200520
    hue1_wu_ncv_threshold_14              :0x4884200528
    hue1_wu_ncv_threshold_15              :0x4884200530
    eqm_wu_ncv_threshold_0                :0x4884200538
    eqm_wu_ncv_threshold_1                :0x4884200540
    eqm_wu_ncv_threshold_2                :0x4884200548
    eqm_wu_ncv_threshold_3                :0x4884200550
    eqm_wu_ncv_threshold_4                :0x4884200558
    eqm_wu_ncv_threshold_5                :0x4884200560
    eqm_wu_ncv_threshold_6                :0x4884200568
    eqm_wu_ncv_threshold_7                :0x4884200570
    eqm_wu_ncv_threshold_8                :0x4884200578
    eqm_wu_ncv_threshold_9                :0x4884200580
    eqm_wu_ncv_threshold_10               :0x4884200588
    eqm_wu_ncv_threshold_11               :0x4884200590
    eqm_wu_ncv_threshold_12               :0x4884200598
    eqm_wu_ncv_threshold_13               :0x48842005A0
    eqm_wu_ncv_threshold_14               :0x48842005A8
    eqm_wu_ncv_threshold_15               :0x48842005B0
    all_wu_ncv_threshold_0                :0x48842005B8
    all_wu_ncv_threshold_1                :0x48842005C0
    all_wu_ncv_threshold_2                :0x48842005C8
    all_wu_ncv_threshold_3                :0x48842005D0
    all_wu_ncv_threshold_4                :0x48842005D8
    all_wu_ncv_threshold_5                :0x48842005E0
    all_wu_ncv_threshold_6                :0x48842005E8
    all_wu_ncv_threshold_7                :0x48842005F0
    all_wu_ncv_threshold_8                :0x48842005F8
    all_wu_ncv_threshold_9                :0x4884200600
    all_wu_ncv_threshold_10               :0x4884200608
    all_wu_ncv_threshold_11               :0x4884200610
    all_wu_ncv_threshold_12               :0x4884200618
    all_wu_ncv_threshold_13               :0x4884200620
    all_wu_ncv_threshold_14               :0x4884200628
    all_wu_ncv_threshold_15               :0x4884200630
    master_credit_interval_count          :0x4884200638
    master_arbiter_credit_stall           :0x4884200640
    sw_generated_bn_packet                :0x4884200648
    sw_generated_bn_packet_period         :0x4884200650
    wct_generated_bn_packet               :0x4884200658
    bp_occ_0                              :0x4884200800 0x200
    wu_occ_0                              :0x4884201800 0x40
    bp_occ_1                              :0x4884201A00 0x200
    wu_occ_1                              :0x4884202A00 0x40
    bp_occ_2                              :0x4884202C00 0x200
    wu_occ_2                              :0x4884203C00 0x40
    bp_occ_3                              :0x4884203E00 0x200
    wu_occ_3                              :0x4884204E00 0x40
    bp_occ_4                              :0x4884205000 0x200
    wu_occ_4                              :0x4884206000 0x40
    bp_occ_5                              :0x4884206200 0x200
    wu_occ_5                              :0x4884207200 0x40
    bp_occ_6                              :0x4884207400 0x200
    wu_occ_6                              :0x4884208400 0x40
    bp_occ_7                              :0x4884208600 0x200
    wu_occ_7                              :0x4884209600 0x40
    wu_occ_8                              :0x4884209800 0x40
    bp_wu_agg                             :0x4884209A00 0x200
    bp_wu_ncv                             :0x488420AA00 0x200
    master_stall_cycles                   :0x488420BA00 0x80
    bpa_peak_value                        :0x488420BE00 0x200
    bpa_dyn_peak_value                    :0x488420CE00 0x200
    wu_peak_value                         :0x488420DE00 0x40
    wu_dyn_peak_value                     :0x488420E000 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_BN_AN      :0x4884200000 - 0x4884210000:0x000000E200:0x0000010000
  ActSize:SNX_AN         :0x000002E800. New SA:0x4884240000
    snx_timeout_thresh_cfg                :0x4884240000
    snx_timedout_sta                      :0x4884240008
    snx_timeout_clr                       :0x4884240010
    snx_fatal_0_intr_cause                :0x4884240018
    snx_fatal_0_intr_stat                 :0x4884240020
    snx_fatal_0_intr_mask                 :0x4884240028
    snx_fatal_0_intr_bset                 :0x4884240030
    snx_fatal_0_intr_bclr                 :0x4884240038
    snx_fatal_1_intr_cause                :0x4884240040
    snx_fatal_1_intr_stat                 :0x4884240048
    snx_fatal_1_intr_mask                 :0x4884240050
    snx_fatal_1_intr_bset                 :0x4884240058
    snx_fatal_1_intr_bclr                 :0x4884240060
    snx_non_fatal_0_intr_cause            :0x4884240068
    snx_non_fatal_0_intr_stat             :0x4884240070
    snx_non_fatal_0_intr_mask             :0x4884240078
    snx_non_fatal_0_intr_bset             :0x4884240080
    snx_non_fatal_0_intr_bclr             :0x4884240088
    snx_non_fatal_1_intr_cause            :0x4884240090
    snx_non_fatal_1_intr_stat             :0x4884240098
    snx_non_fatal_1_intr_mask             :0x48842400A0
    snx_non_fatal_1_intr_bset             :0x48842400A8
    snx_non_fatal_1_intr_bclr             :0x48842400B0
    snx_non_fatal_2_intr_cause            :0x48842400B8
    snx_non_fatal_2_intr_stat             :0x48842400C0
    snx_non_fatal_2_intr_mask             :0x48842400C8
    snx_non_fatal_2_intr_bset             :0x48842400D0
    snx_non_fatal_2_intr_bclr             :0x48842400D8
    snx_features                          :0x48842400E0
    snx_spare_pio                         :0x48842400E8
    snx_scratchpad                        :0x48842400F0
    snx_vc_arb_wt_cfg                     :0x48842400F8
    snx_sram_rd_vc_arb_wt_cfg             :0x4884240100
    snx_ibuf_dly_cfg_0                    :0x4884240108
    snx_ibuf_dly_cfg_1                    :0x4884240110
    snx_ibuf_dly_cfg_2                    :0x4884240118
    snx_ibuf_dly_cfg_3                    :0x4884240120
    snx_ibuf_dly_cfg_4                    :0x4884240128
    snx_ibuf_dly_cfg_5                    :0x4884240130
    snx_ibuf_dly_cfg_6                    :0x4884240138
    snx_ibuf_dly_cfg_7                    :0x4884240140
    snx_ibuf_dly_cfg_8                    :0x4884240148
    snx_ibuf_dly_cfg_9                    :0x4884240150
    snx_ibuf_dly_cfg_10                   :0x4884240158
    snx_ibuf_dly_cfg_11                   :0x4884240160
    snx_ibuf_dly_cfg_12                   :0x4884240168
    snx_ibuf_dly_cfg_13                   :0x4884240170
    snx_ibuf_dly_cfg_14                   :0x4884240178
    snx_ibuf_dly_cfg_15                   :0x4884240180
    snx_ibuf_dly_cfg_16                   :0x4884240188
    snx_ibuf_dly_cfg_17                   :0x4884240190
    snx_ibuf_dly_cfg_18                   :0x4884240198
    snx_ibuf_dly_cfg_19                   :0x48842401A0
    snx_ibuf_dly_cfg_20                   :0x48842401A8
    snx_ibuf_dly_cfg_21                   :0x48842401B0
    snx_ibuf_dly_cfg_22                   :0x48842401B8
    snx_ibuf_dly_cfg_23                   :0x48842401C0
    snx_credit_watchdog_timer_cfg         :0x48842401C8
    snx_mem_err_inj_cfg                   :0x48842401D0
    snx_default_dgid_cfg                  :0x48842401D8
    snx_intr_dgid_out_of_range_log        :0x48842401E0
    snx_sram_log_err                      :0x48842401E8
    snx_sram_log_syndrome                 :0x48842401F0
    snx_sram_log_addr                     :0x48842401F8
    snx_arb_debug_0                       :0x4884240200
    snx_arb_debug_1                       :0x4884240208
    snx_arb_debug_2                       :0x4884240210
    snx_arb_debug_3                       :0x4884240218
    snx_fla_port_sel                      :0x4884240220
    snx_fla_bus                           :0x4884240228
    snx_fla_ring_module_id_cfg            :0x4884240230
    snx_lid_ordq_map_0                    :0x4884240300 0x100
    snx_lid_ordq_map_1                    :0x4884240B00 0x100
    snx_lid_ordq_map_2                    :0x4884241300 0x100
    snx_lid_ordq_map_3                    :0x4884241B00 0x100
    snx_lid_ordq_map_4                    :0x4884242300 0x100
    snx_lid_ordq_map_5                    :0x4884242B00 0x100
    snx_lid_ordq_map_6                    :0x4884243300 0x100
    snx_lid_ordq_map_7                    :0x4884243B00 0x100
    snx_lid_ordq_map_8                    :0x4884244300 0x100
    snx_lid_ordq_map_9                    :0x4884244B00 0x100
    snx_lid_ordq_map_10                   :0x4884245300 0x100
    snx_lid_ordq_map_11                   :0x4884245B00 0x100
    snx_lid_ordq_map_12                   :0x4884246300 0x100
    snx_lid_ordq_map_13                   :0x4884246B00 0x100
    snx_lid_ordq_map_14                   :0x4884247300 0x100
    snx_lid_ordq_map_15                   :0x4884247B00 0x100
    snx_lid_ordq_map_16                   :0x4884248300 0x100
    snx_lid_ordq_map_17                   :0x4884248B00 0x100
    snx_lid_ordq_map_18                   :0x4884249300 0x100
    snx_lid_ordq_map_19                   :0x4884249B00 0x100
    snx_lid_ordq_map_20                   :0x488424A300 0x100
    snx_lid_ordq_map_21                   :0x488424AB00 0x100
    snx_lid_ordq_map_22                   :0x488424B300 0x100
    snx_lid_ordq_map_23                   :0x488424BB00 0x100
    snx_ibuf_debug                        :0x488424C400 0x200
    snx_og0_rx_dbg_probe                  :0x488424E800 0x800
    snx_og1_rx_dbg_probe                  :0x4884252800 0x800
    snx_og2_rx_dbg_probe                  :0x4884256800 0x800
    snx_og3_rx_dbg_probe                  :0x488425A800 0x800
    snx_og0_tx_dbg_probe                  :0x488425E800 0x800
    snx_og1_tx_dbg_probe                  :0x4884262800 0x800
    snx_og2_tx_dbg_probe                  :0x4884266800 0x800
    snx_og3_tx_dbg_probe                  :0x488426A800 0x800
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_SNX_AN     :0x4884240000 - 0x4884280000:0x000002E800:0x0000040000
  ActSize:CC_DAM_AN      :0x0000248000. New SA:0x4884400000
    cc_dam_timeout_thresh_cfg             :0x4884400000
    cc_dam_timedout_sta                   :0x4884400008
    cc_dam_timeout_clr                    :0x4884400010
    cc_dam_fatal_intr_cause               :0x4884400018
    cc_dam_fatal_intr_stat                :0x4884400020
    cc_dam_fatal_intr_mask                :0x4884400028
    cc_dam_fatal_intr_bset                :0x4884400030
    cc_dam_fatal_intr_bclr                :0x4884400038
    cc_dam_non_fatal_intr_cause           :0x4884400040
    cc_dam_non_fatal_intr_stat            :0x4884400048
    cc_dam_non_fatal_intr_mask            :0x4884400050
    cc_dam_non_fatal_intr_bset            :0x4884400058
    cc_dam_non_fatal_intr_bclr            :0x4884400060
    cc_dam_features                       :0x4884400068
    cc_dam_spare_pio                      :0x4884400070
    cc_dam_scratchpad                     :0x4884400078
    pic_free_cnt_adj_0                    :0x4884400080
    pic_free_cnt_adj_1                    :0x4884400088
    pic_free_cnt_adj_2                    :0x4884400090
    pic_free_cnt_adj_3                    :0x4884400098
    pic_free_cnt_adj_4                    :0x48844000A0
    pic_free_cnt_adj_5                    :0x48844000A8
    pic_free_cnt_adj_6                    :0x48844000B0
    pic_free_cnt_adj_7                    :0x48844000B8
    sni_dq_arb_wrr_cfg                    :0x48844000C0
    dam_pool_index_cfg                    :0x48844000C8
    dam_pool_ncv_th_cfg_0                 :0x48844000D0
    dam_pool_ncv_th_cfg_1                 :0x48844000D8
    dam_pool_ncv_th_cfg_2                 :0x48844000E0
    dam_pool_ncv_th_cfg_3                 :0x48844000E8
    dam_pool_ncv_th_cfg_4                 :0x48844000F0
    dam_pool_ncv_th_cfg_5                 :0x48844000F8
    dam_pool_ncv_th_cfg_6                 :0x4884400100
    dam_pool_ncv_th_cfg_7                 :0x4884400108
    dam_pool_ncv_th_cfg_8                 :0x4884400110
    dam_pool_ncv_th_cfg_9                 :0x4884400118
    dam_pool_ncv_th_cfg_10                :0x4884400120
    dam_pool_ncv_th_cfg_11                :0x4884400128
    dam_pool_ncv_th_cfg_12                :0x4884400130
    dam_pool_ncv_th_cfg_13                :0x4884400138
    dam_pool_ncv_th_cfg_14                :0x4884400140
    dam_pool_ncv_th_cfg_15                :0x4884400148
    cfg_pool_bn_rid_base                  :0x4884400150
    cfg_pool_bn_msg_en                    :0x4884400158
    cfg_sne_sni_crd_cnt                   :0x4884400160
    cfg_pic_sni_bp_en                     :0x4884400168
    refcnt_mem_pool_cfg                   :0x4884400170
    dam_dbg_stat_cfg                      :0x4884400178
    dam_fla_ring_module_id_cfg            :0x4884400180
    cc_dam_sni_dbg                        :0x4884400188
    cc_dam_pic_dbg                        :0x4884400190
    cc_dam_sne_dbg                        :0x4884400198
    cc_dam_bni_dbg                        :0x48844001A0
    dam_mem_err_inj_cfg                   :0x48844001A8
    dam_alloc_err_cnt                     :0x48844001B0
    dam_udf_err_cnt                       :0x48844001B8
    dam_udf_err_hdr_0                     :0x48844001C0
    dam_udf_err_hdr_1                     :0x48844001C8
    dam_udf_err_hdr_2                     :0x48844001D0
    dam_udf_err_hdr_3                     :0x48844001D8
    dam_ovf_err_cnt                       :0x48844001E0
    dam_ovf_err_hdr_0                     :0x48844001E8
    dam_ovf_err_hdr_1                     :0x48844001F0
    dam_ovf_err_hdr_2                     :0x48844001F8
    dam_ovf_err_hdr_3                     :0x4884400200
    dam_sram_log_err                      :0x4884400208
    dam_sram_log_syndrome                 :0x4884400210
    dam_sram_log_addr                     :0x4884400218
    dam_udf_log_addr                      :0x4884400220
    dam_ovf_log_addr                      :0x4884400228
    cc_dam_sn_count                       :0x4884400230
    cc_dam_wuh_count                      :0x4884400238
    cc_dam_wul_count                      :0x4884400240
    cc_dam_alloc_count                    :0x4884400248
    cc_dam_updt_count                     :0x4884400250
    cc_dam_pic_dbg_reg                    :0x4884400258
    pic_fl_bitalloc_cfg_0                 :0x4884408000 0x8000
    pic_fl_bitalloc_cfg_1                 :0x4884448000 0x8000
    pic_fl_bitalloc_cfg_2                 :0x4884488000 0x8000
    pic_fl_bitalloc_cfg_3                 :0x48844C8000 0x8000
    pic_fl_bitalloc_cfg_4                 :0x4884508000 0x8000
    pic_fl_bitalloc_cfg_5                 :0x4884548000 0x8000
    pic_fl_bitalloc_cfg_6                 :0x4884588000 0x8000
    pic_fl_bitalloc_cfg_7                 :0x48845C8000 0x8000
    dam_pic_mem_refcnt                    :0x4884608000 0x8000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_soc_clk_an_CC_DAM_AN  :0x4884400000 - 0x4884800000:0x0000248000:0x0000400000
AN: pc_soc_clk_an         :0x4884800000
  ROR:pc_soc_clk_an :0x4800000000 -  pc_soc_clk_an :0x4884800000
  ActSize:PC_BP_AN       :0x00002A5000. New SA:0x4884800000
    pc_bp_timeout_thresh_cfg              :0x4884800000
    pc_bp_timedout_sta                    :0x4884800008
    pc_bp_timeout_clr                     :0x4884800010
    pc_bp_debug_intr_cause                :0x4884800018
    pc_bp_debug_intr_stat                 :0x4884800020
    pc_bp_debug_intr_mask                 :0x4884800028
    pc_bp_debug_intr_bset                 :0x4884800030
    pc_bp_debug_intr_bclr                 :0x4884800038
    pc_bp_func_fatal_intr_cause           :0x4884800040
    pc_bp_func_fatal_intr_stat            :0x4884800048
    pc_bp_func_fatal_intr_mask            :0x4884800050
    pc_bp_func_fatal_intr_bset            :0x4884800058
    pc_bp_func_fatal_intr_bclr            :0x4884800060
    pc_bp_func_non_fatal_intr_cause       :0x4884800068
    pc_bp_func_non_fatal_intr_stat        :0x4884800070
    pc_bp_func_non_fatal_intr_mask        :0x4884800078
    pc_bp_func_non_fatal_intr_bset        :0x4884800080
    pc_bp_func_non_fatal_intr_bclr        :0x4884800088
    pc_bp_memory_fatal_intr_cause         :0x4884800090
    pc_bp_memory_fatal_intr_stat          :0x4884800098
    pc_bp_memory_fatal_intr_mask          :0x48848000A0
    pc_bp_memory_fatal_intr_bset          :0x48848000A8
    pc_bp_memory_fatal_intr_bclr          :0x48848000B0
    pc_bp_memory_non_fatal_intr_cause     :0x48848000B8
    pc_bp_memory_non_fatal_intr_stat      :0x48848000C0
    pc_bp_memory_non_fatal_intr_mask      :0x48848000C8
    pc_bp_memory_non_fatal_intr_bset      :0x48848000D0
    pc_bp_memory_non_fatal_intr_bclr      :0x48848000D8
    pc_bp_features                        :0x48848000E0
    pc_bp_spare_pio                       :0x48848000E8
    pc_bp_scratchpad                      :0x48848000F0
    bp_mem_log_ucerr                      :0x48848000F8
    bp_mem_log_cerr                       :0x4884800100
    bp_mem_log_synd                       :0x4884800108
    bp_mem_log_addr                       :0x4884800110
    bp_pc_clk_fla_slave_module_id_cfg     :0x4884800118
    bp_soc_clk_fla_slave_module_id_cfg    :0x4884800120
    bp_cfg                                :0x4884800128
    bp_mem_err_inj_cfg                    :0x4884800130
    bim_cfg                               :0x4884800138
    bam_cfg                               :0x4884800140
    bam_nodes_cfg                         :0x4884800148
    bom_cfg                               :0x4884800150
    bm_cfg                                :0x4884800158
    bm_cfg_stat                           :0x4884800160
    bem_cfg                               :0x4884800168
    bim_dn_state_tbl_dbg                  :0x4884800170
    bam_total_pool_cnt_stat               :0x4884800178
    bam_64p_fbmflop_init                  :0x4884800180
    bam_64p_fbmflop_init_done_stat        :0x4884800188
    bam_1p_state_mem_init_done            :0x4884800190
    bam_8p_state_mem_init_done            :0x4884800198
    bam_64p_state_mem_init_done           :0x48848001A0
    bam_1p_prefetch_fifo0_cnt_stat        :0x48848001A8
    bam_1p_prefetch_fifo1_cnt_stat        :0x48848001B0
    bam_8p_prefetch_fifo0_cnt_stat        :0x48848001B8
    bam_8p_prefetch_fifo1_cnt_stat        :0x48848001C0
    bam_64p_prefetch_fifo0_cnt_stat       :0x48848001C8
    bom_total_used_mid_cnt                :0x48848001D0
    pc_bp_fda_cfg                         :0x48848001D8
    pc_bp_fda_sta                         :0x48848001E0
    pc_bp_fda_last_timestamp_sta          :0x48848001E8
    pc_bp_fda_buffer_cfg_0                :0x48848001F0
    pc_bp_fda_buffer_cfg_1                :0x48848001F8
    pc_bp_fda_buffer_cfg_2                :0x4884800200
    pc_bp_fda_buffer_cfg_3                :0x4884800208
    pc_bp_fda_data_buffer                 :0x4884800210
    pc_bp_fda_metadata_buffer             :0x4884800250
    pc_bp_fda_drop_event_cnt              :0x4884800290
    pc_bp_fda_trace_cell_cnt              :0x4884800298
    pool_cnt_cfg                          :0x4884800400 0x200
    bam_1p_bitallocate_cfg                :0x4884808000 0x8000
    bam_8p_bitallocate_cfg                :0x4884848000 0x8000
    bpm_bitallocate_cfg                   :0x4884888000 0x8000
    bom_sdb_mem_cfg_0                     :0x48848C8000 0x80
    bom_sdb_mem_cfg_1                     :0x48848C8800 0x80
    bom_sdb_mem_cfg_2                     :0x48848C9000 0x80
    bom_sdb_mem_cfg_3                     :0x48848C9800 0x80
    bom_sdb_mem_cfg_4                     :0x48848CA000 0x80
    bom_sdb_mem_cfg_5                     :0x48848CA800 0x80
    bom_sdb_mem_cfg_6                     :0x48848CB000 0x80
    bom_sdb_mem_cfg_7                     :0x48848CB800 0x80
    bom_sdb_mem_cfg_8                     :0x48848CC000 0x80
    bom_sdb_mem_cfg_9                     :0x48848CC800 0x80
    bom_sdb_mem_cfg_10                    :0x48848CD000 0x80
    bom_sdb_mem_cfg_11                    :0x48848CD800 0x80
    bom_sdb_mem_cfg_12                    :0x48848CE000 0x80
    bom_sdb_mem_cfg_13                    :0x48848CE800 0x80
    bom_sdb_mem_cfg_14                    :0x48848CF000 0x80
    bom_sdb_mem_cfg_15                    :0x48848CF800 0x80
    bom_sdb_mem_cfg_16                    :0x48848D0000 0x80
    bom_sdb_mem_cfg_17                    :0x48848D0800 0x80
    bom_sdb_mem_cfg_18                    :0x48848D1000 0x80
    bom_sdb_mem_cfg_19                    :0x48848D1800 0x80
    bom_sdb_mem_cfg_20                    :0x48848D2000 0x80
    bom_sdb_mem_cfg_21                    :0x48848D2800 0x80
    bom_sdb_mem_cfg_22                    :0x48848D3000 0x80
    bom_sdb_mem_cfg_23                    :0x48848D3800 0x80
    bam_1p_state_mem_cfg                  :0x48848E0000 0x10000
    bam_8p_state_mem_cfg                  :0x4884960000 0x10000
    bam_64p_state_mem_cfg                 :0x4884A60000 0x4000
    cm_bp_req_if_dbg_probe                :0x4884AA0000 0x40
    bim_lsn_if_dbg_probe                  :0x4884AA0200 0x40
    bim_ldn_if_dbg_probe                  :0x4884AA0400 0x40
    bim_merge_cam_dbg                     :0x4884AA0600 0x200
    bam_per_pool_cnt_stat                 :0x4884AA1600 0x200
    bim_bam_if_dbg_probe                  :0x4884AA2600 0x40
    bom_wr_cam_dbg                        :0x4884AA2800 0x100
    bm_dbg_probe                          :0x4884AA3000 0x40
    bp_cm_rin_if_dbg_probe                :0x4884AA3200 0x40
    bem_lsn_if_dbg_probe                  :0x4884AA3400 0x40
    bem_ldn_if_dbg_probe                  :0x4884AA3600 0x40
    bim_stats_cnt_probe                   :0x4884AA3800 0x80
    bam_stats_cnt_probe                   :0x4884AA3C00 0x80
    bom_stats_cnt_probe                   :0x4884AA4000 0x80
    bm_stats_cnt_probe                    :0x4884AA4400 0x80
    bpm_stats_cnt_probe                   :0x4884AA4800 0x80
    bem_stats_cnt_probe                   :0x4884AA4C00 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_PC_BP_AN    :0x4884800000 - 0x4884C00000:0x00002A5000:0x0000400000
  ActSize:PC_CMH_PC_AN   :0x0000093800. New SA:0x4884C00000
    pc_cmh_pc_timeout_thresh_cfg          :0x4884C00000
    pc_cmh_pc_timedout_sta                :0x4884C00008
    pc_cmh_pc_timeout_clr                 :0x4884C00010
    pc_cmh_pc_fatal_intr_cause            :0x4884C00018
    pc_cmh_pc_fatal_intr_stat             :0x4884C00020
    pc_cmh_pc_fatal_intr_mask             :0x4884C00028
    pc_cmh_pc_fatal_intr_bset             :0x4884C00030
    pc_cmh_pc_fatal_intr_bclr             :0x4884C00038
    pc_cmh_pc_non_fatal_intr_cause        :0x4884C00040
    pc_cmh_pc_non_fatal_intr_stat         :0x4884C00048
    pc_cmh_pc_non_fatal_intr_mask         :0x4884C00050
    pc_cmh_pc_non_fatal_intr_bset         :0x4884C00058
    pc_cmh_pc_non_fatal_intr_bclr         :0x4884C00060
    pc_cmh_pc_sram_fatal_intr_cause       :0x4884C00068
    pc_cmh_pc_sram_fatal_intr_stat        :0x4884C00070
    pc_cmh_pc_sram_fatal_intr_mask        :0x4884C00078
    pc_cmh_pc_sram_fatal_intr_bset        :0x4884C00080
    pc_cmh_pc_sram_fatal_intr_bclr        :0x4884C00088
    pc_cmh_pc_sram_non_fatal_intr_cause   :0x4884C00090
    pc_cmh_pc_sram_non_fatal_intr_stat    :0x4884C00098
    pc_cmh_pc_sram_non_fatal_intr_mask    :0x4884C000A0
    pc_cmh_pc_sram_non_fatal_intr_bset    :0x4884C000A8
    pc_cmh_pc_sram_non_fatal_intr_bclr    :0x4884C000B0
    pc_cmh_pc_features                    :0x4884C000B8
    pc_cmh_pc_spare_pio                   :0x4884C000C0
    pc_cmh_pc_scratchpad                  :0x4884C000C8
    pc_cmh_pc_cfg                         :0x4884C000D0
    pc_cmh_pc_rsm_sts_cfg                 :0x4884C000D8
    pc_cmh_pc_rsm_err_override_cfg        :0x4884C000E0
    pc_cmh_pc_rsm_sram_init               :0x4884C000E8
    pc_cmh_pc_mpf_pfs_cfg_0               :0x4884C000F0
    pc_cmh_pc_mpf_pfs_cfg_1               :0x4884C000F8
    pc_cmh_pc_mpf_pfs_cfg_2               :0x4884C00100
    pc_cmh_pc_mpf_pfs_cfg_3               :0x4884C00108
    pc_cmh_pc_mpf_pfs_cfg_4               :0x4884C00110
    pc_cmh_pc_mpf_pfs_cfg_5               :0x4884C00118
    pc_cmh_pc_mpf_pfs_cfg_6               :0x4884C00120
    pc_cmh_pc_mpf_pfs_cfg_7               :0x4884C00128
    pc_cmh_pc_mpf_pfm_status_0            :0x4884C00130
    pc_cmh_pc_mpf_pfm_status_1            :0x4884C00138
    pc_cmh_pc_mpf_pfm_status_2            :0x4884C00140
    pc_cmh_pc_mpf_pfm_status_3            :0x4884C00148
    pc_cmh_pc_mpf_pfm_status_4            :0x4884C00150
    pc_cmh_pc_mpf_pfm_status_5            :0x4884C00158
    pc_cmh_pc_mpf_pfm_status_6            :0x4884C00160
    pc_cmh_pc_mpf_pfm_status_7            :0x4884C00168
    pc_cmh_pc_mpf_pfm_status_8            :0x4884C00170
    pc_cmh_pc_mpf_pfm_status_9            :0x4884C00178
    pc_cmh_pc_mpf_pfm_status_10           :0x4884C00180
    pc_cmh_pc_mpf_pfm_status_11           :0x4884C00188
    pc_cmh_pc_fla_cfg                     :0x4884C00190
    pc_cmh_pc_ftg_fiu_stat_cnt_cfg        :0x4884C00198
    pc_cmh_pc_frg_fiu_stat_cnt_cfg        :0x4884C001A8
    pc_cmh_pc_mpf_stat_cnt_cfg            :0x4884C001B8
    pc_cmh_pc_mpf_0_stat_cnt_ena          :0x4884C001C0
    pc_cmh_pc_mpf_0_stat_cnt              :0x4884C001C8
    pc_cmh_pc_mpf_1_stat_cnt_ena          :0x4884C001D0
    pc_cmh_pc_mpf_1_stat_cnt              :0x4884C001D8
    pc_cmh_pc_frg_crd_cnt_sel_cfg         :0x4884C001E0
    pc_cmh_pc_crd_cnt                     :0x4884C001E8
    pc_cmh_pc_ftg_fci_cmd_err_detail_log  :0x4884C001F0
    pc_cmh_pc_ftg_fci_cmd_err_log         :0x4884C001F8
    pc_cmh_pc_ftg_fci_cmd_1st_err_log     :0x4884C00200
    pc_cmh_pc_ftg_fifo_oflow_err_sel_cfg  :0x4884C00208
    pc_cmh_pc_frg_fifo_oflow_err_sel_cfg  :0x4884C00210
    pc_cmh_pc_fifo_oflow_err_log          :0x4884C00218
    pc_cmh_pc_fifo_oflow_1st_err_log      :0x4884C00220
    pc_cmh_pc_frg_crd_cnt_oflow_err_sel_cfg:0x4884C00228
    pc_cmh_pc_cnt_oflow_err_log           :0x4884C00230
    pc_cmh_pc_cnt_oflow_1st_err_log       :0x4884C00238
    pc_cmh_pc_sram_err_inj_cfg            :0x4884C00240
    pc_cmh_pc_sram_log_err                :0x4884C00248
    pc_cmh_pc_sram_log_syndrome           :0x4884C00250
    pc_cmh_pc_sram_log_addr               :0x4884C00258
    pc_cmh_pc_rsm_sts_mem                 :0x4884C10000 0x10000
    pc_cmh_pc_mpf_pfm_cfg                 :0x4884C90000 0x100
    pc_cmh_pc_mpf_handle_mem              :0x4884C91000 0x400
    pc_cmh_pc_ftg_fiu_stat_cnts           :0x4884C93000 0x40
    pc_cmh_pc_frg_fiu_stat_cnts           :0x4884C93200 0x40
    pc_cmh_pc_fla                         :0x4884C93400 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_PC_CMH_PC_AN:0x4884C00000 - 0x4884D00000:0x0000093800:0x0000100000
  ActSize:CA_AN          :0x0000000120. New SA:0x4884D00000
    ca_timeout_thresh_cfg                 :0x4884D00000
    ca_timedout_sta                       :0x4884D00008
    ca_timeout_clr                        :0x4884D00010
    ca_fatal_intr_cause                   :0x4884D00018
    ca_fatal_intr_stat                    :0x4884D00020
    ca_fatal_intr_mask                    :0x4884D00028
    ca_fatal_intr_bset                    :0x4884D00030
    ca_fatal_intr_bclr                    :0x4884D00038
    ca_non_fatal_intr_cause               :0x4884D00040
    ca_non_fatal_intr_stat                :0x4884D00048
    ca_non_fatal_intr_mask                :0x4884D00050
    ca_non_fatal_intr_bset                :0x4884D00058
    ca_non_fatal_intr_bclr                :0x4884D00060
    ca_features                           :0x4884D00068
    ca_spare_pio                          :0x4884D00070
    ca_scratchpad                         :0x4884D00078
    ca_cfg                                :0x4884D00080
    ca_mem_err_inj_cfg                    :0x4884D00088
    ca_sram_log_err                       :0x4884D00090
    ca_sram_log_syndrome                  :0x4884D00098
    ca_sram_log_addr                      :0x4884D000A0
    ca_protl_elog                         :0x4884D000A8
    ca_debug_ctrl                         :0x4884D000B0
    ca_debug_sel                          :0x4884D000B8
    ca_debug_sts                          :0x4884D000C0
    ca_debug_rdq_bus                      :0x4884D000C8
    ca_debug_wrq_bus                      :0x4884D000D0
    ca_debug_snq_bus                      :0x4884D000D8
    ca_debug_rd_req_pend                  :0x4884D000E0
    ca_debug_wr_req_pend                  :0x4884D000E8
    ca_debug_snp_req_pend                 :0x4884D000F0
    ca_nd_rd_req_cntr                     :0x4884D000F8
    ca_wr_req_cntr                        :0x4884D00100
    ca_nd_snp_req_cntr                    :0x4884D00108
    ca_dvm_rd_req_cntr                    :0x4884D00110
    ca_dvm_snp_req_cntr                   :0x4884D00118
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_CA_AN       :0x4884D00000 - 0x4884D00200:0x0000000120:0x0000000200
  ActSize:FLA_AN         :0x0000210000. New SA:0x4885000000
    fla_timeout_thresh_cfg                :0x4885000000
    fla_timedout_sta                      :0x4885000008
    fla_timeout_clr                       :0x4885000010
    fla_fatal_mem_intr_cause              :0x4885000018
    fla_fatal_mem_intr_stat               :0x4885000020
    fla_fatal_mem_intr_mask               :0x4885000028
    fla_fatal_mem_intr_bset               :0x4885000030
    fla_fatal_mem_intr_bclr               :0x4885000038
    fla_non_fatal_mem_intr_cause          :0x4885000040
    fla_non_fatal_mem_intr_stat           :0x4885000048
    fla_non_fatal_mem_intr_mask           :0x4885000050
    fla_non_fatal_mem_intr_bset           :0x4885000058
    fla_non_fatal_mem_intr_bclr           :0x4885000060
    fla_non_fatal_misc_intr_cause         :0x4885000068
    fla_non_fatal_misc_intr_stat          :0x4885000070
    fla_non_fatal_misc_intr_mask          :0x4885000078
    fla_non_fatal_misc_intr_bset          :0x4885000080
    fla_non_fatal_misc_intr_bclr          :0x4885000088
    fla_features                          :0x4885000090
    fla_spare_pio                         :0x4885000098
    fla_scratchpad                        :0x48850000A0
    fla_mem_init_start_cfg                :0x48850000A8
    fla_mem_init_done_sta                 :0x48850000B0
    fla_mem_log_err_sta                   :0x48850000B8
    fla_mem_log_syndrome_sta              :0x48850000C0
    fla_mem_log_addr_sta                  :0x48850000C8
    fla_mem_err_inj_cfg                   :0x48850000D0
    fla_cmd_ring_if_dhs                   :0x48850000D8
    fla_arm_trig_pls                      :0x48850000E0
    fla_trig_sta                          :0x48850000E8
    fla_clr_trig_pls                      :0x48850000F0
    fla_cap_done_sta                      :0x48850000F8
    fla_trig_map_cfg                      :0x4885000100
    fla_trig_type_cfg                     :0x4885000108
    fla_engine_sample_mode_cfg            :0x4885000110
    fla_engine_lane_deskew_cfg            :0x4885000118
    fla_engine_trig_pos_cfg               :0x4885000120
    fla_lut_a_sel_cfg                     :0x4885000128
    fla_lut_a_hit_map_cfg                 :0x4885000130
    fla_lut_b_sel_cfg                     :0x4885000138
    fla_lut_b_hit_map_cfg                 :0x4885000140
    fla_engine0_pattern_a_cfg             :0x4885000148
    fla_engine0_mask_a_cfg                :0x4885000150
    fla_engine0_pattern_b_cfg             :0x4885000158
    fla_engine0_mask_b_cfg                :0x4885000160
    fla_engine0_trig_pos_buf_ptr_sta      :0x4885000168
    fla_engine0_cap_cnt_sta               :0x4885000170
    fla_engine1_pattern_a_cfg             :0x4885000178
    fla_engine1_mask_a_cfg                :0x4885000180
    fla_engine1_pattern_b_cfg             :0x4885000188
    fla_engine1_mask_b_cfg                :0x4885000190
    fla_engine1_trig_pos_buf_ptr_sta      :0x4885000198
    fla_engine1_cap_cnt_sta               :0x48850001A0
    fla_engine2_pattern_a_cfg             :0x48850001A8
    fla_engine2_mask_a_cfg                :0x48850001B0
    fla_engine2_pattern_b_cfg             :0x48850001B8
    fla_engine2_mask_b_cfg                :0x48850001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x48850001C8
    fla_engine2_cap_cnt_sta               :0x48850001D0
    fla_engine3_pattern_a_cfg             :0x48850001D8
    fla_engine3_mask_a_cfg                :0x48850001E0
    fla_engine3_pattern_b_cfg             :0x48850001E8
    fla_engine3_mask_b_cfg                :0x48850001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x48850001F8
    fla_engine3_cap_cnt_sta               :0x4885000200
    fla_engine0_cap_mem_dhs               :0x4885010000 0x10000
    fla_engine1_cap_mem_dhs               :0x4885090000 0x10000
    fla_engine2_cap_mem_dhs               :0x4885110000 0x10000
    fla_engine3_cap_mem_dhs               :0x4885190000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:pc_pc_clk_an_FLA_AN      :0x4885000000 - 0x4885400000:0x0000210000:0x0000400000
AN: pc_pc_clk_an          :0x4885400000
  ROR:pc_pc_clk_an  :0x4884800000 -  pc_pc_clk_an  :0x4885400000
AN: CC_0_AN               :0x4885400000

  ActSize:HSU_PWP_FIP_AN :0x000042C000. New SA:0x6000000000
    hsu_pwp_fip_timeout_thresh_cfg        :0x6000000000
    hsu_pwp_fip_timedout_sta              :0x6000000008
    hsu_pwp_fip_timeout_clr               :0x6000000010
    hsu_pwp_fip_fatal_intr_cause          :0x6000000018
    hsu_pwp_fip_fatal_intr_stat           :0x6000000020
    hsu_pwp_fip_fatal_intr_mask           :0x6000000028
    hsu_pwp_fip_fatal_intr_bset           :0x6000000030
    hsu_pwp_fip_fatal_intr_bclr           :0x6000000038
    hsu_pwp_fip_non_fatal_intr_cause      :0x6000000040
    hsu_pwp_fip_non_fatal_intr_stat       :0x6000000048
    hsu_pwp_fip_non_fatal_intr_mask       :0x6000000050
    hsu_pwp_fip_non_fatal_intr_bset       :0x6000000058
    hsu_pwp_fip_non_fatal_intr_bclr       :0x6000000060
    hsu_pwp_fip_features                  :0x6000000068
    hsu_pwp_fip_spare_pio                 :0x6000000070
    hsu_pwp_fip_scratchpad                :0x6000000078
    csr_pwp1                              :0x6000000080
    csr_pwp2                              :0x6000000088
    csr_pwp_wuen_0                        :0x6000000090
    csr_pwp_wuen_1                        :0x6000000098
    csr_pwp_wuen_2                        :0x60000000A0
    csr_pwp_wuen_3                        :0x60000000A8
    csr_flr_fid                           :0x60000000B0
    csr_pwp_err_log                       :0x60000000D8
    csr_pwp_mem_init_cmd                  :0x60000000E0
    csr_pwp_mem_init_status               :0x60000000E8
    csr_cap_msi_dw0_lo                    :0x60000000F0
    csr_cap_msix_dw0_lo                   :0x60000000F8
    csr_cap_tph_dw0                       :0x6000000100
    csr_cap_ats_dw0                       :0x6000000108
    csr_sta_msix_fm                       :0x6000000110
    csr_fid_base_0                        :0x6000000138
    csr_fid_base_1                        :0x6000000140
    csr_fid_base_2                        :0x6000000148
    csr_fid_base_3                        :0x6000000150
    pwp_fla_ring_module_id_cfg            :0x6000000158
    pwp_mem_err_inj_cfg                   :0x6000000160
    pwp_sram_log_err0                     :0x6000000168
    pwp_sram_log_err1                     :0x6000000170
    pwp_sram_log_syndrome0                :0x6000000178
    pwp_sram_log_syndrome1                :0x6000000180
    pwp_sram_log_addr0                    :0x6000000188
    pwp_sram_log_addr1                    :0x6000000190
    csr_cap_msi_dw0_hi                    :0x6000001000 0x1000
    csr_cap_msi_dw1                       :0x6000009000 0x1000
    csr_cap_msi_dw2                       :0x6000011000 0x1000
    csr_cap_msi_dw3_lo                    :0x6000019000 0x1000
    csr_cap_msix_dw0_hi                   :0x6000021000 0x1000
    csr_cap_msix_dw1                      :0x6000029000 0x1000
    csr_cap_msix_dw2                      :0x6000031000 0x1000
    csr_cap_tph_dw1                       :0x6000039000 0x1000
    csr_cap_tph_dw2                       :0x6000041000 0x1000
    csr_cap_ats_dw1                       :0x6000049000 0x1000
    csr_cap_msi_dw4                       :0x6000051000 0x1000
    csr_cap_msi_pvm                       :0x6000059000 0x1000
    csr_tab_msix_pvm                      :0x6000070000 0x10000
    csr_cap_msi_en                        :0x60000F0000 0x1000
    csr_cap_msix_en                       :0x60000F8000 0x1000
    csr_cap_msix_fm                       :0x6000100000 0x1000
    csr_tab_msix_dw0                      :0x6000110000 0x10000
    csr_tab_msix_dw1                      :0x6000190000 0x10000
    csr_tab_msix_dw2                      :0x6000210000 0x10000
    csr_tab_msix_dw3_hi                   :0x6000290000 0x10000
    csr_tab_msix_fid                      :0x6000310000 0x10000
    csr_tab_msix_lmb                      :0x6000390000 0x1000
    csr_tab_msix_ind                      :0x60003A0000 0x10000
    csr_clr_msix_pend                     :0x6000420000 0x400
    csr_clr_msi_pend                      :0x6000428000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_PWP_FIP_AN  :0x6000000000 - 0x6000800000:0x000042C000:0x0000800000
  ActSize:HSU_PWP_CORE0_AN:0x0000128180. New SA:0x6000800000
    hsu_pwp_core0_timeout_thresh_cfg      :0x6000800000
    hsu_pwp_core0_timedout_sta            :0x6000800008
    hsu_pwp_core0_timeout_clr             :0x6000800010
    hsu_pwp_core0_fatal_intr_cause        :0x6000800018
    hsu_pwp_core0_fatal_intr_stat         :0x6000800020
    hsu_pwp_core0_fatal_intr_mask         :0x6000800028
    hsu_pwp_core0_fatal_intr_bset         :0x6000800030
    hsu_pwp_core0_fatal_intr_bclr         :0x6000800038
    hsu_pwp_core0_non_fatal_intr_cause    :0x6000800040
    hsu_pwp_core0_non_fatal_intr_stat     :0x6000800048
    hsu_pwp_core0_non_fatal_intr_mask     :0x6000800050
    hsu_pwp_core0_non_fatal_intr_bset     :0x6000800058
    hsu_pwp_core0_non_fatal_intr_bclr     :0x6000800060
    hsu_pwp_core0_features                :0x6000800068
    hsu_pwp_core0_spare_pio               :0x6000800070
    hsu_pwp_core0_scratchpad              :0x6000800078
    csr_pwp1_0                            :0x6000800080
    csr_k_gen_0                           :0x6000800088
    csr_k_pexconf_0                       :0x6000800090
    csr_k_rx_cred_0                       :0x60008000C0
    csr_k_lmr_0                           :0x60008000D0
    csr_k_equpreset_0                     :0x60008000E0
    csr_k_equpreset16_0                   :0x6000800100
    csr_cfg_vfregs_0                      :0x6000800110
    csr_test_outl_0                       :0x6000800150
    csr_test_outh_0                       :0x6000800170
    csr_test_out_equ_l_0                  :0x6000800190
    csr_test_out_equ_h_0                  :0x60008001C0
    csr_core_out_0                        :0x60008001F0
    csr_phy_k_0                           :0x6000800200
    csr_phy_ctl_0                         :0x6000800208
    csr_phy_core_status5_0                :0x6000800210
    csr_phy_core_statusl_0                :0x6000800218
    csr_phy_core_statush_0                :0x6000800238
    csr_phy_alert_sbe_0                   :0x6000800258
    csr_phy_alert_dbe_0                   :0x6000800260
    csr_tl_pm_tocontrol_0                 :0x6000800268
    csr_tl_pm_clkcontrol_0                :0x6000800270
    csr_tl_pm_auxpwr_0                    :0x6000800278
    csr_tl_pm_event0_0                    :0x6000800280
    csr_tl_pm_event1_0                    :0x6000800288
    csr_tl_pm_event2_0                    :0x6000800290
    csr_tl_pm_event3_0                    :0x6000800298
    csr_tl_pm_event4_0                    :0x60008002A0
    csr_tl_pm_event5_0                    :0x60008002A8
    csr_tl_pm_event6_0                    :0x60008002B0
    csr_tl_pm_event7_0                    :0x60008002B8
    csr_tl_pm_data0_0                     :0x60008002C0
    csr_tl_pm_data1_0                     :0x60008002C8
    csr_tl_pm_data2_0                     :0x60008002D0
    csr_tl_pm_data3_0                     :0x60008002D8
    csr_tl_pm_data4_0                     :0x60008002E0
    csr_tl_pm_data5_0                     :0x60008002E8
    csr_tl_pm_data6_0                     :0x60008002F0
    csr_tl_pm_data7_0                     :0x60008002F8
    csr_test_in_0                         :0x6000800300
    csr_int_status_0                      :0x6000800308
    csr_clock_freq_0                      :0x6000800310
    csr_tl_pm_bwchange_0                  :0x6000800318
    csr_tl_pm_bwchange_busy_0             :0x6000800320
    csr_tl_report_hotplug_0               :0x6000800328
    csr_tl_report_latency_0               :0x6000800330
    csr_tl_report_vfstate_flr_trig_0      :0x6000800338
    csr_tl_report_vfstate_flr_ack_0       :0x6000800340
    csr_rst_ctrl_0                        :0x6000800348
    pwp_fla_cfg_0                         :0x6000800350
    pwp_mem_err_inj_cfg_0                 :0x6000800358
    pwp_sram_log_err0_0                   :0x6000800360
    pwp_sram_log_err1_0                   :0x6000800368
    pwp_sram_log_syndrome0_0              :0x6000800370
    pwp_sram_log_syndrome1_0              :0x6000800378
    pwp_sram_log_addr0_0                  :0x6000800380
    pwp_sram_log_addr1_0                  :0x6000800388
    csr_k_bar_0                           :0x6000800400 0x80
    csr_k_pciconf_0                       :0x6000801400 0x100
    csr_k_sriov_0                         :0x6000803C00 0x100
    csr_tl_report_state_0                 :0x6000806C00 0x20
    csr_apb_c0_0                          :0x6000808000 0x8000
    csr_apb_c0_1                          :0x6000848000 0x8000
    csr_apb_c0_2                          :0x6000888000 0x8000
    csr_apb_c0_3                          :0x60008C8000 0x8000
    csr_cfgregs_c0_0                      :0x6000908000 0x800
    csr_cfgregs_c0_1                      :0x600090C000 0x800
    csr_cfgregs_c0_2                      :0x6000910000 0x800
    csr_cfgregs_c0_3                      :0x6000914000 0x800
    csr_bar_table_0                       :0x6000918000 0x400
    csr_statsp_0                          :0x6000928000 0x20
    csr_statst_0                          :0x6000928100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_PWP_CORE0_AN:0x6000800000 - 0x6000A00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE1_AN:0x0000128180. New SA:0x6000A00000
    hsu_pwp_core1_timeout_thresh_cfg      :0x6000A00000
    hsu_pwp_core1_timedout_sta            :0x6000A00008
    hsu_pwp_core1_timeout_clr             :0x6000A00010
    hsu_pwp_core1_fatal_intr_cause        :0x6000A00018
    hsu_pwp_core1_fatal_intr_stat         :0x6000A00020
    hsu_pwp_core1_fatal_intr_mask         :0x6000A00028
    hsu_pwp_core1_fatal_intr_bset         :0x6000A00030
    hsu_pwp_core1_fatal_intr_bclr         :0x6000A00038
    hsu_pwp_core1_non_fatal_intr_cause    :0x6000A00040
    hsu_pwp_core1_non_fatal_intr_stat     :0x6000A00048
    hsu_pwp_core1_non_fatal_intr_mask     :0x6000A00050
    hsu_pwp_core1_non_fatal_intr_bset     :0x6000A00058
    hsu_pwp_core1_non_fatal_intr_bclr     :0x6000A00060
    hsu_pwp_core1_features                :0x6000A00068
    hsu_pwp_core1_spare_pio               :0x6000A00070
    hsu_pwp_core1_scratchpad              :0x6000A00078
    csr_pwp1_1                            :0x6000A00080
    csr_k_gen_1                           :0x6000A00088
    csr_k_pexconf_1                       :0x6000A00090
    csr_k_rx_cred_1                       :0x6000A000C0
    csr_k_lmr_1                           :0x6000A000D0
    csr_k_equpreset_1                     :0x6000A000E0
    csr_k_equpreset16_1                   :0x6000A00100
    csr_cfg_vfregs_1                      :0x6000A00110
    csr_test_outl_1                       :0x6000A00150
    csr_test_outh_1                       :0x6000A00170
    csr_test_out_equ_l_1                  :0x6000A00190
    csr_test_out_equ_h_1                  :0x6000A001A8
    csr_core_out_1                        :0x6000A001C0
    csr_phy_k_1                           :0x6000A001D0
    csr_phy_ctl_1                         :0x6000A001D8
    csr_phy_core_status5_1                :0x6000A001E0
    csr_phy_core_statusl_1                :0x6000A001E8
    csr_phy_core_statush_1                :0x6000A001F8
    csr_phy_alert_sbe_1                   :0x6000A00208
    csr_phy_alert_dbe_1                   :0x6000A00210
    csr_tl_pm_tocontrol_1                 :0x6000A00218
    csr_tl_pm_clkcontrol_1                :0x6000A00220
    csr_tl_pm_auxpwr_1                    :0x6000A00228
    csr_tl_pm_event0_1                    :0x6000A00230
    csr_tl_pm_event1_1                    :0x6000A00238
    csr_tl_pm_event2_1                    :0x6000A00240
    csr_tl_pm_event3_1                    :0x6000A00248
    csr_tl_pm_event4_1                    :0x6000A00250
    csr_tl_pm_event5_1                    :0x6000A00258
    csr_tl_pm_event6_1                    :0x6000A00260
    csr_tl_pm_event7_1                    :0x6000A00268
    csr_tl_pm_data0_1                     :0x6000A00270
    csr_tl_pm_data1_1                     :0x6000A00278
    csr_tl_pm_data2_1                     :0x6000A00280
    csr_tl_pm_data3_1                     :0x6000A00288
    csr_tl_pm_data4_1                     :0x6000A00290
    csr_tl_pm_data5_1                     :0x6000A00298
    csr_tl_pm_data6_1                     :0x6000A002A0
    csr_tl_pm_data7_1                     :0x6000A002A8
    csr_test_in_1                         :0x6000A002B0
    csr_int_status_1                      :0x6000A002B8
    csr_clock_freq_1                      :0x6000A002C0
    csr_tl_pm_bwchange_1                  :0x6000A002C8
    csr_tl_pm_bwchange_busy_1             :0x6000A002D0
    csr_tl_report_hotplug_1               :0x6000A002D8
    csr_tl_report_latency_1               :0x6000A002E0
    csr_tl_report_vfstate_flr_trig_1      :0x6000A002E8
    csr_tl_report_vfstate_flr_ack_1       :0x6000A002F0
    csr_rst_ctrl_1                        :0x6000A002F8
    pwp_fla_cfg_1                         :0x6000A00300
    pwp_mem_err_inj_cfg_1                 :0x6000A00308
    pwp_sram_log_err0_1                   :0x6000A00310
    pwp_sram_log_err1_1                   :0x6000A00318
    pwp_sram_log_syndrome0_1              :0x6000A00320
    pwp_sram_log_syndrome1_1              :0x6000A00328
    pwp_sram_log_addr0_1                  :0x6000A00330
    pwp_sram_log_addr1_1                  :0x6000A00338
    csr_k_bar_1                           :0x6000A00380 0x80
    csr_k_pciconf_1                       :0x6000A01400 0x100
    csr_k_sriov_1                         :0x6000A03C00 0x100
    csr_tl_report_state_1                 :0x6000A06C00 0x20
    csr_apb_c1_0                          :0x6000A08000 0x8000
    csr_apb_c1_1                          :0x6000A48000 0x8000
    csr_apb_c1_2                          :0x6000A88000 0x8000
    csr_apb_c1_3                          :0x6000AC8000 0x8000
    csr_cfgregs_c1_0                      :0x6000B08000 0x800
    csr_cfgregs_c1_1                      :0x6000B0C000 0x800
    csr_cfgregs_c1_2                      :0x6000B10000 0x800
    csr_cfgregs_c1_3                      :0x6000B14000 0x800
    csr_bar_table_1                       :0x6000B18000 0x400
    csr_statsp_1                          :0x6000B28000 0x20
    csr_statst_1                          :0x6000B28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_PWP_CORE1_AN:0x6000A00000 - 0x6000C00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE2_AN:0x0000128180. New SA:0x6000C00000
    hsu_pwp_core2_timeout_thresh_cfg      :0x6000C00000
    hsu_pwp_core2_timedout_sta            :0x6000C00008
    hsu_pwp_core2_timeout_clr             :0x6000C00010
    hsu_pwp_core2_fatal_intr_cause        :0x6000C00018
    hsu_pwp_core2_fatal_intr_stat         :0x6000C00020
    hsu_pwp_core2_fatal_intr_mask         :0x6000C00028
    hsu_pwp_core2_fatal_intr_bset         :0x6000C00030
    hsu_pwp_core2_fatal_intr_bclr         :0x6000C00038
    hsu_pwp_core2_non_fatal_intr_cause    :0x6000C00040
    hsu_pwp_core2_non_fatal_intr_stat     :0x6000C00048
    hsu_pwp_core2_non_fatal_intr_mask     :0x6000C00050
    hsu_pwp_core2_non_fatal_intr_bset     :0x6000C00058
    hsu_pwp_core2_non_fatal_intr_bclr     :0x6000C00060
    hsu_pwp_core2_features                :0x6000C00068
    hsu_pwp_core2_spare_pio               :0x6000C00070
    hsu_pwp_core2_scratchpad              :0x6000C00078
    csr_pwp1_2                            :0x6000C00080
    csr_k_gen_2                           :0x6000C00088
    csr_k_pexconf_2                       :0x6000C00090
    csr_k_rx_cred_2                       :0x6000C000C0
    csr_k_lmr_2                           :0x6000C000D0
    csr_k_equpreset_2                     :0x6000C000E0
    csr_k_equpreset16_2                   :0x6000C00100
    csr_cfg_vfregs_2                      :0x6000C00110
    csr_test_outl_2                       :0x6000C00150
    csr_test_outh_2                       :0x6000C00170
    csr_test_out_equ_l_2                  :0x6000C00190
    csr_test_out_equ_h_2                  :0x6000C001A0
    csr_core_out_2                        :0x6000C001B0
    csr_phy_k_2                           :0x6000C001C0
    csr_phy_ctl_2                         :0x6000C001C8
    csr_phy_core_status5_2                :0x6000C001D0
    csr_phy_core_statusl_2                :0x6000C001D8
    csr_phy_core_statush_2                :0x6000C001E0
    csr_phy_alert_sbe_2                   :0x6000C001E8
    csr_phy_alert_dbe_2                   :0x6000C001F0
    csr_tl_pm_tocontrol_2                 :0x6000C001F8
    csr_tl_pm_clkcontrol_2                :0x6000C00200
    csr_tl_pm_auxpwr_2                    :0x6000C00208
    csr_tl_pm_event0_2                    :0x6000C00210
    csr_tl_pm_event1_2                    :0x6000C00218
    csr_tl_pm_event2_2                    :0x6000C00220
    csr_tl_pm_event3_2                    :0x6000C00228
    csr_tl_pm_event4_2                    :0x6000C00230
    csr_tl_pm_event5_2                    :0x6000C00238
    csr_tl_pm_event6_2                    :0x6000C00240
    csr_tl_pm_event7_2                    :0x6000C00248
    csr_tl_pm_data0_2                     :0x6000C00250
    csr_tl_pm_data1_2                     :0x6000C00258
    csr_tl_pm_data2_2                     :0x6000C00260
    csr_tl_pm_data3_2                     :0x6000C00268
    csr_tl_pm_data4_2                     :0x6000C00270
    csr_tl_pm_data5_2                     :0x6000C00278
    csr_tl_pm_data6_2                     :0x6000C00280
    csr_tl_pm_data7_2                     :0x6000C00288
    csr_test_in_2                         :0x6000C00290
    csr_int_status_2                      :0x6000C00298
    csr_clock_freq_2                      :0x6000C002A0
    csr_tl_pm_bwchange_2                  :0x6000C002A8
    csr_tl_pm_bwchange_busy_2             :0x6000C002B0
    csr_tl_report_hotplug_2               :0x6000C002B8
    csr_tl_report_latency_2               :0x6000C002C0
    csr_tl_report_vfstate_flr_trig_2      :0x6000C002C8
    csr_tl_report_vfstate_flr_ack_2       :0x6000C002D0
    csr_rst_ctrl_2                        :0x6000C002D8
    pwp_fla_cfg_2                         :0x6000C002E0
    pwp_mem_err_inj_cfg_2                 :0x6000C002E8
    pwp_sram_log_err0_2                   :0x6000C002F0
    pwp_sram_log_err1_2                   :0x6000C002F8
    pwp_sram_log_syndrome0_2              :0x6000C00300
    pwp_sram_log_syndrome1_2              :0x6000C00308
    pwp_sram_log_addr0_2                  :0x6000C00310
    pwp_sram_log_addr1_2                  :0x6000C00318
    csr_k_bar_2                           :0x6000C00380 0x80
    csr_k_pciconf_2                       :0x6000C01400 0x100
    csr_k_sriov_2                         :0x6000C03C00 0x100
    csr_tl_report_state_2                 :0x6000C06C00 0x20
    csr_apb_c2_0                          :0x6000C08000 0x8000
    csr_apb_c2_1                          :0x6000C48000 0x8000
    csr_apb_c2_2                          :0x6000C88000 0x8000
    csr_apb_c2_3                          :0x6000CC8000 0x8000
    csr_cfgregs_c2_0                      :0x6000D08000 0x800
    csr_cfgregs_c2_1                      :0x6000D0C000 0x800
    csr_cfgregs_c2_2                      :0x6000D10000 0x800
    csr_cfgregs_c2_3                      :0x6000D14000 0x800
    csr_bar_table_2                       :0x6000D18000 0x400
    csr_statsp_2                          :0x6000D28000 0x20
    csr_statst_2                          :0x6000D28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_PWP_CORE2_AN:0x6000C00000 - 0x6000E00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE3_AN:0x0000128180. New SA:0x6000E00000
    hsu_pwp_core3_timeout_thresh_cfg      :0x6000E00000
    hsu_pwp_core3_timedout_sta            :0x6000E00008
    hsu_pwp_core3_timeout_clr             :0x6000E00010
    hsu_pwp_core3_fatal_intr_cause        :0x6000E00018
    hsu_pwp_core3_fatal_intr_stat         :0x6000E00020
    hsu_pwp_core3_fatal_intr_mask         :0x6000E00028
    hsu_pwp_core3_fatal_intr_bset         :0x6000E00030
    hsu_pwp_core3_fatal_intr_bclr         :0x6000E00038
    hsu_pwp_core3_non_fatal_intr_cause    :0x6000E00040
    hsu_pwp_core3_non_fatal_intr_stat     :0x6000E00048
    hsu_pwp_core3_non_fatal_intr_mask     :0x6000E00050
    hsu_pwp_core3_non_fatal_intr_bset     :0x6000E00058
    hsu_pwp_core3_non_fatal_intr_bclr     :0x6000E00060
    hsu_pwp_core3_features                :0x6000E00068
    hsu_pwp_core3_spare_pio               :0x6000E00070
    hsu_pwp_core3_scratchpad              :0x6000E00078
    csr_pwp1_3                            :0x6000E00080
    csr_k_gen_3                           :0x6000E00088
    csr_k_pexconf_3                       :0x6000E00090
    csr_k_rx_cred_3                       :0x6000E000C0
    csr_k_lmr_3                           :0x6000E000D0
    csr_k_equpreset_3                     :0x6000E000E0
    csr_k_equpreset16_3                   :0x6000E00100
    csr_cfg_vfregs_3                      :0x6000E00110
    csr_test_outl_3                       :0x6000E00150
    csr_test_outh_3                       :0x6000E00170
    csr_test_out_equ_l_3                  :0x6000E00190
    csr_test_out_equ_h_3                  :0x6000E001A0
    csr_core_out_3                        :0x6000E001B0
    csr_phy_k_3                           :0x6000E001C0
    csr_phy_ctl_3                         :0x6000E001C8
    csr_phy_core_status5_3                :0x6000E001D0
    csr_phy_core_statusl_3                :0x6000E001D8
    csr_phy_core_statush_3                :0x6000E001E0
    csr_phy_alert_sbe_3                   :0x6000E001E8
    csr_phy_alert_dbe_3                   :0x6000E001F0
    csr_tl_pm_tocontrol_3                 :0x6000E001F8
    csr_tl_pm_clkcontrol_3                :0x6000E00200
    csr_tl_pm_auxpwr_3                    :0x6000E00208
    csr_tl_pm_event0_3                    :0x6000E00210
    csr_tl_pm_event1_3                    :0x6000E00218
    csr_tl_pm_event2_3                    :0x6000E00220
    csr_tl_pm_event3_3                    :0x6000E00228
    csr_tl_pm_event4_3                    :0x6000E00230
    csr_tl_pm_event5_3                    :0x6000E00238
    csr_tl_pm_event6_3                    :0x6000E00240
    csr_tl_pm_event7_3                    :0x6000E00248
    csr_tl_pm_data0_3                     :0x6000E00250
    csr_tl_pm_data1_3                     :0x6000E00258
    csr_tl_pm_data2_3                     :0x6000E00260
    csr_tl_pm_data3_3                     :0x6000E00268
    csr_tl_pm_data4_3                     :0x6000E00270
    csr_tl_pm_data5_3                     :0x6000E00278
    csr_tl_pm_data6_3                     :0x6000E00280
    csr_tl_pm_data7_3                     :0x6000E00288
    csr_test_in_3                         :0x6000E00290
    csr_int_status_3                      :0x6000E00298
    csr_clock_freq_3                      :0x6000E002A0
    csr_tl_pm_bwchange_3                  :0x6000E002A8
    csr_tl_pm_bwchange_busy_3             :0x6000E002B0
    csr_tl_report_hotplug_3               :0x6000E002B8
    csr_tl_report_latency_3               :0x6000E002C0
    csr_tl_report_vfstate_flr_trig_3      :0x6000E002C8
    csr_tl_report_vfstate_flr_ack_3       :0x6000E002D0
    csr_rst_ctrl_3                        :0x6000E002D8
    pwp_fla_cfg_3                         :0x6000E002E0
    pwp_mem_err_inj_cfg_3                 :0x6000E002E8
    pwp_sram_log_err0_3                   :0x6000E002F0
    pwp_sram_log_err1_3                   :0x6000E002F8
    pwp_sram_log_syndrome0_3              :0x6000E00300
    pwp_sram_log_syndrome1_3              :0x6000E00308
    pwp_sram_log_addr0_3                  :0x6000E00310
    pwp_sram_log_addr1_3                  :0x6000E00318
    csr_k_bar_3                           :0x6000E00380 0x80
    csr_k_pciconf_3                       :0x6000E01400 0x100
    csr_k_sriov_3                         :0x6000E03C00 0x100
    csr_tl_report_state_3                 :0x6000E06C00 0x20
    csr_apb_c3_0                          :0x6000E08000 0x8000
    csr_apb_c3_1                          :0x6000E48000 0x8000
    csr_apb_c3_2                          :0x6000E88000 0x8000
    csr_apb_c3_3                          :0x6000EC8000 0x8000
    csr_cfgregs_c3_0                      :0x6000F08000 0x800
    csr_cfgregs_c3_1                      :0x6000F0C000 0x800
    csr_cfgregs_c3_2                      :0x6000F10000 0x800
    csr_cfgregs_c3_3                      :0x6000F14000 0x800
    csr_bar_table_3                       :0x6000F18000 0x400
    csr_statsp_3                          :0x6000F28000 0x20
    csr_statst_3                          :0x6000F28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_PWP_CORE3_AN:0x6000E00000 - 0x6001000000:0x0000128180:0x0000200000
  ActSize:HSU_PTA_AN     :0x000063F100. New SA:0x6001000000
    hsu_pta_timeout_thresh_cfg            :0x6001000000
    hsu_pta_timedout_sta                  :0x6001000008
    hsu_pta_timeout_clr                   :0x6001000010
    hsu_pta_fatal_0_intr_cause            :0x6001000018
    hsu_pta_fatal_0_intr_stat             :0x6001000020
    hsu_pta_fatal_0_intr_mask             :0x6001000028
    hsu_pta_fatal_0_intr_bset             :0x6001000030
    hsu_pta_fatal_0_intr_bclr             :0x6001000038
    hsu_pta_fatal_1_intr_cause            :0x6001000040
    hsu_pta_fatal_1_intr_stat             :0x6001000048
    hsu_pta_fatal_1_intr_mask             :0x6001000050
    hsu_pta_fatal_1_intr_bset             :0x6001000058
    hsu_pta_fatal_1_intr_bclr             :0x6001000060
    hsu_pta_non_fatal_0_intr_cause        :0x6001000068
    hsu_pta_non_fatal_0_intr_stat         :0x6001000070
    hsu_pta_non_fatal_0_intr_mask         :0x6001000078
    hsu_pta_non_fatal_0_intr_bset         :0x6001000080
    hsu_pta_non_fatal_0_intr_bclr         :0x6001000088
    hsu_pta_non_fatal_1_intr_cause        :0x6001000090
    hsu_pta_non_fatal_1_intr_stat         :0x6001000098
    hsu_pta_non_fatal_1_intr_mask         :0x60010000A0
    hsu_pta_non_fatal_1_intr_bset         :0x60010000A8
    hsu_pta_non_fatal_1_intr_bclr         :0x60010000B0
    hsu_pta_features                      :0x60010000B8
    hsu_pta_spare_pio                     :0x60010000C0
    hsu_pta_scratchpad                    :0x60010000C8
    hsu_pta_ep_csr                        :0x60010000D0
    hsu_pta_interrupt_base_stride         :0x60010000D8
    hsu_pta_interrupt_message_address     :0x60010000E0
    hsu_pta_cpl_flr_drop                  :0x60010000E8
    hsu_pta_fla_ring_module_id_cfg        :0x6001000110
    hsu_pta_sram_log_err                  :0x6001000118
    hsu_pta_sram_log_syndrome             :0x6001000120
    hsu_pta_sram_log_addr                 :0x6001000128
    hsu_pta_mem_err_inj_cfg               :0x6001000130
    hsu_pta_vf_partition_lut              :0x6001000180 0x80
    hsu_pta_rmmu                          :0x6001004000 0x4000
    hsu_pta_rid_cam                       :0x6001044000 0x1000
    hsu_pta_emmu                          :0x6001050000 0x10000
    hsu_pta_csr_rid_auth                  :0x6001550000 0x20
    hsu_pta_cpl_crd_ctl                   :0x6001550100 0x20
    hsu_pta_misc_fifo                     :0x6001550200 0x40
    hsu_pta_doorbell_region_lut           :0x6001552000 0x2000
    hsu_pta_doorbell_address_mapping_table:0x6001572000 0x2000
    hsu_pta_vp_lookup_table               :0x6001592000 0x2000
    hsu_pta_crc_profile_lut               :0x60015A2000 0x100
    hsu_pta_interrupt_state               :0x60015A8000 0x8000
    hsu_pta_pending_np_req_cnt_to_vp      :0x60015E8000 0x20
    hsu_pta_tgt_rdb_crd                   :0x60015E8100 0x20
    hsu_pta_queue_empty_stat              :0x60015E8200 0x20
    hsu_pta_stat_cntr                     :0x60015E8400 0x200
    hsu_pta_err_int_cfg                   :0x60015E9400 0x20
    hsu_pta_plda_report_err_cfg           :0x60015E9500 0x20
    hsu_pta_interrupt_data_structure      :0x60015F0000 0x8000
    hsu_pta_oor_pfvf_err_log              :0x6001630000 0x80
    hsu_pta_np_oor_addr_err_log           :0x6001630C00 0x80
    hsu_pta_np_db_access_err_log          :0x6001631800 0x80
    hsu_pta_tlp_ovf_err_log               :0x6001632400 0x80
    hsu_pta_np_csr_reg_access_err_log     :0x6001633000 0x80
    hsu_pta_np_msix_reg_access_err_log    :0x6001633C00 0x80
    hsu_pta_np_pba_reg_access_err_log     :0x6001634800 0x80
    hsu_pta_np_other_reg_access_err_log   :0x6001635400 0x80
    hsu_pta_np_rmmu_miss_err_log          :0x6001636000 0x80
    hsu_pta_p_rmmu_miss_err_log           :0x6001636C00 0x80
    hsu_pta_np_4k_bound_cross_err_log     :0x6001637800 0x80
    hsu_pta_p_4k_bound_cross_err_log      :0x6001638400 0x80
    hsu_pta_p_db_access_err_log           :0x6001639000 0x80
    hsu_pta_p_csr_reg_access_err_log      :0x6001639C00 0x80
    hsu_pta_p_msix_reg_access_err_log     :0x600163A800 0x80
    hsu_pta_p_oor_addr_err_log            :0x600163B400 0x80
    hsu_pta_p_pba_reg_access_err_log      :0x600163C000 0x80
    hsu_pta_p_other_reg_access_err_log    :0x600163CC00 0x80
    hsu_pta_p_poison_wr_err_log           :0x600163D800 0x80
    hsu_pta_p_rc_int_err_log              :0x600163E400 0x20
    hsu_pta_ur_err_log                    :0x600163E500 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_PTA_AN      :0x6001000000 - 0x6001800000:0x000063F100:0x0000800000
  ActSize:HSU_TGT_AN     :0x00002C1000. New SA:0x6001800000
ROOT:HSU_TGT_AN:2:0x0000800000 - 0x6001800000:0x6002000000
    hsu_tgt_timeout_thresh_cfg            :0x6001800000
    hsu_tgt_timedout_sta                  :0x6001800008
    hsu_tgt_timeout_clr                   :0x6001800010
    hsu_tgt_fatal_intr_cause              :0x6001800018
    hsu_tgt_fatal_intr_stat               :0x6001800020
    hsu_tgt_fatal_intr_mask               :0x6001800028
    hsu_tgt_fatal_intr_bset               :0x6001800030
    hsu_tgt_fatal_intr_bclr               :0x6001800038
    hsu_tgt_non_fatal_intr_cause          :0x6001800040
    hsu_tgt_non_fatal_intr_stat           :0x6001800048
    hsu_tgt_non_fatal_intr_mask           :0x6001800050
    hsu_tgt_non_fatal_intr_bset           :0x6001800058
    hsu_tgt_non_fatal_intr_bclr           :0x6001800060
    hsu_tgt_features                      :0x6001800068
    hsu_tgt_spare_pio                     :0x6001800070
    hsu_tgt_scratchpad                    :0x6001800078
    hsu_tgt_csr_gen1                      :0x6001800080
    hsu_tgt_csr_cred_init_snx             :0x6001800088
    hsu_tgt_csr_err_log                   :0x6001800090
    hsu_tgt_csr_mem_init_cmd              :0x6001800098
    hsu_tgt_csr_mem_init_status           :0x60018000A0
    hsu_tgt_csr_mem_dbg_state0            :0x60018000A8
    hsu_tgt_csr_mem_dbg_state1            :0x60018000D8
    hsu_tgt_csr_mem_dbg_state2            :0x6001800100
    hsu_tgt_csr_mem_dbg_state3            :0x6001800128
    hsu_tgt_csr_at_reg1                   :0x6001800150
    hsu_tgt_csr_at_reg2                   :0x6001800158
    hsu_tgt_csr_at_reg3                   :0x6001800160
    hsu_tgt_csr_at_reg4                   :0x6001800168
    hsu_tgt_csr_at_reg5                   :0x6001800170
    hsu_tgt_csr_at_reg6                   :0x6001800178
    hsu_tgt_csr_at_reg7                   :0x6001800180
    hsu_tgt_csr_fla_ring_module_id_cfg    :0x6001800188
    hsu_tgt_csr_mem_err_inj_cfg           :0x6001800190
    hsu_tgt_csr_sram_log_err              :0x6001800198
    hsu_tgt_csr_sram_log_syndrome         :0x60018001A0
    hsu_tgt_csr_sram_log_addr             :0x60018001A8
    hsu_tgt_csr_mid_addr_0                :0x60018001B0
    hsu_tgt_csr_mid_addr_1                :0x60018001B8
    hsu_tgt_csr_mid_addr_2                :0x60018001C0
    hsu_tgt_csr_mid_addr_3                :0x60018001C8
    hsu_tgt_csr_mid_addr_4                :0x60018001D0
    hsu_tgt_csr_mid_addr_5                :0x60018001D8
    hsu_tgt_csr_mid_addr_6                :0x60018001E0
    hsu_tgt_csr_mid_addr_7                :0x60018001E8
    hsu_tgt_csr_mid_addr_8                :0x60018001F0
    hsu_tgt_csr_mid_addr_9                :0x60018001F8
    hsu_tgt_csr_mid_addr_10               :0x6001800200
    hsu_tgt_csr_mid_addr_11               :0x6001800208
    hsu_tgt_csr_mid_addr_12               :0x6001800210
    hsu_tgt_csr_mid_addr_13               :0x6001800218
    hsu_tgt_csr_gen2                      :0x6001800220
    hsu_tgt_csr_mem_ptag                  :0x6001802000 0x2000
    hsu_tgt_csr_mem_llst                  :0x6001822000 0x1000
    hsu_tgt_csr_mem_ftag                  :0x600182A000 0x1000
    hsu_tgt_csr_mem_iramc                 :0x6001832000 0x400
    hsu_tgt_csr_mem_iramd_lo              :0x6001836000 0x400
    hsu_tgt_csr_mem_iramd_hi              :0x600183A000 0x400
    hsu_tgt_csr_mem_rbuf_lo               :0x6001840000 0x8000
    hsu_tgt_csr_mem_rbuf_hi               :0x6001980000 0x8000
    hsu_tgt_csr_mem_tgt_stats             :0x6001AC0000 0x200
    HSU_TGT_AN      :INST[0]:0x6001800000 - 0x6001800000:0x0000800000
    HSU_TGT_AN      :INST[1]:0x6002000000 - 0x6002000000:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_TGT_AN      :0x6001800000 - 0x6002800000:0x00002C1000:0x0000400000
  ActSize:HSU_HDMA_PCIE_FRAMER_AN:0x0000009100. New SA:0x6002800000
ROOT:HSU_HDMA_PCIE_FRAMER_AN:2:0x0000080000 - 0x6002800000:0x6002880000
    hsu_hdma_pcie_framer_timeout_thresh_cfg:0x6002800000
    hsu_hdma_pcie_framer_timedout_sta     :0x6002800008
    hsu_hdma_pcie_framer_timeout_clr      :0x6002800010
    hsu_hdma_pcie_framer_fatal_intr_cause :0x6002800018
    hsu_hdma_pcie_framer_fatal_intr_stat  :0x6002800020
    hsu_hdma_pcie_framer_fatal_intr_mask  :0x6002800028
    hsu_hdma_pcie_framer_fatal_intr_bset  :0x6002800030
    hsu_hdma_pcie_framer_fatal_intr_bclr  :0x6002800038
    hsu_hdma_pcie_framer_non_fatal_intr_cause:0x6002800040
    hsu_hdma_pcie_framer_non_fatal_intr_stat:0x6002800048
    hsu_hdma_pcie_framer_non_fatal_intr_mask:0x6002800050
    hsu_hdma_pcie_framer_non_fatal_intr_bset:0x6002800058
    hsu_hdma_pcie_framer_non_fatal_intr_bclr:0x6002800060
    hsu_hdma_pcie_framer_features         :0x6002800068
    hsu_hdma_pcie_framer_spare_pio        :0x6002800070
    hsu_hdma_pcie_framer_scratchpad       :0x6002800078
    hsu_hdma_pcie_framer_icsr_tag_cfg     :0x6002800080
    hsu_hdma_pcie_framer_mem_err_inj_cfg  :0x6002800088
    hsu_hdma_pcie_framer_sram_log_syndrome:0x6002800090
    hsu_hdma_pcie_framer_sram_log_addr    :0x6002800098
    hsu_hdma_pcie_framer_sram_log_err_0   :0x60028000A0
    hsu_hdma_pcie_framer_sram_log_err_1   :0x60028000A8
    hsu_hdma_pcie_framer_icsr_wdata       :0x60028000C0 0x20
    hsu_hdma_pcie_framer_icsr_rdata       :0x60028001C0 0x20
    hsu_hdma_pcie_framer_icsr_addr        :0x60028002C0 0x20
    hsu_hdma_pcie_framer_icsr_cmd         :0x60028003C0 0x20
    hsu_hdma_pcie_framer_vf_partition_lut :0x6002800500 0x80
    hsu_hdma_pcie_framer_pf_vf_lookup     :0x6002801000 0x1000
    hsu_hdma_pcie_framer_str_ack_mode     :0x6002809000 0x20
    HSU_HDMA_PCIE_FRAMER_AN:INST[0]:0x6002800000 - 0x6002800000:0x0000080000
    HSU_HDMA_PCIE_FRAMER_AN:INST[1]:0x6002880000 - 0x6002880000:0x0000080000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_HDMA_PCIE_FRAMER_AN:0x6002800000 - 0x6002900000:0x0000009100:0x0000010000
  ActSize:DMA_HSU_AN     :0x0000016600. New SA:0x6002900000
    dma_hsu_timeout_thresh_cfg            :0x6002900000
    dma_hsu_timedout_sta                  :0x6002900008
    dma_hsu_timeout_clr                   :0x6002900010
    dma_hsu_fatal_intr_cause              :0x6002900018
    dma_hsu_fatal_intr_stat               :0x6002900020
    dma_hsu_fatal_intr_mask               :0x6002900028
    dma_hsu_fatal_intr_bset               :0x6002900030
    dma_hsu_fatal_intr_bclr               :0x6002900038
    dma_hsu_non_fatal_intr_cause          :0x6002900040
    dma_hsu_non_fatal_intr_stat           :0x6002900048
    dma_hsu_non_fatal_intr_mask           :0x6002900050
    dma_hsu_non_fatal_intr_bset           :0x6002900058
    dma_hsu_non_fatal_intr_bclr           :0x6002900060
    dma_hsu_opr_non_fatal_intr_cause      :0x6002900068
    dma_hsu_opr_non_fatal_intr_stat       :0x6002900070
    dma_hsu_opr_non_fatal_intr_mask       :0x6002900078
    dma_hsu_opr_non_fatal_intr_bset       :0x6002900080
    dma_hsu_opr_non_fatal_intr_bclr       :0x6002900088
    dma_hsu_str_non_fatal0_intr_cause     :0x6002900090
    dma_hsu_str_non_fatal0_intr_stat      :0x6002900098
    dma_hsu_str_non_fatal0_intr_mask      :0x60029000A0
    dma_hsu_str_non_fatal0_intr_bset      :0x60029000A8
    dma_hsu_str_non_fatal0_intr_bclr      :0x60029000B0
    dma_hsu_str_non_fatal1_intr_cause     :0x60029000B8
    dma_hsu_str_non_fatal1_intr_stat      :0x60029000C0
    dma_hsu_str_non_fatal1_intr_mask      :0x60029000C8
    dma_hsu_str_non_fatal1_intr_bset      :0x60029000D0
    dma_hsu_str_non_fatal1_intr_bclr      :0x60029000D8
    dma_hsu_str_non_fatal2_intr_cause     :0x60029000E0
    dma_hsu_str_non_fatal2_intr_stat      :0x60029000E8
    dma_hsu_str_non_fatal2_intr_mask      :0x60029000F0
    dma_hsu_str_non_fatal2_intr_bset      :0x60029000F8
    dma_hsu_str_non_fatal2_intr_bclr      :0x6002900100
    dma_hsu_features                      :0x6002900108
    dma_hsu_spare_pio                     :0x6002900110
    dma_hsu_scratchpad                    :0x6002900118
    dma_hsu_fla_ring_module_id_cfg        :0x6002900120
    dma_hsu_f1_wr_tag_cfg                 :0x6002900128
    dma_hsu_pcie_wr_tag_cfg               :0x6002900130
    dma_hsu_f1_rd_tag_cfg                 :0x6002900138
    dma_hsu_pcie_rd_tag_cfg               :0x6002900140
    dma_hsu_lid_cfg                       :0x6002900148
    dma_hsu_req_limit_cfg                 :0x6002900150
    dma_hsu_rate_limit_cfg                :0x6002900158
    dma_hsu_alloc_cfg_done                :0x6002900160
    dma_hsu_init_status                   :0x6002900168
    dma_hsu_dph_cmd_buf_cfg               :0x6002900170
    dma_hsu_opr_cfg                       :0x6002900178
    dma_hsu_stage_buf_alloc               :0x6002900180
    dma_hsu_gtr_cmd_buf_alloc_0           :0x6002900188
    dma_hsu_gtr_cmd_buf_alloc_1           :0x6002900190
    dma_hsu_gtr_cmd_buf_alloc_2           :0x6002900198
    dma_hsu_gtr_cmd_buf_alloc_3           :0x60029001A0
    dma_hsu_gtr_cmd_buf_alloc_4           :0x60029001A8
    dma_hsu_gtr_cmd_buf_alloc_5           :0x60029001B0
    dma_hsu_gtr_cmd_buf_alloc_6           :0x60029001B8
    dma_hsu_gtr_cmd_buf_alloc_7           :0x60029001C0
    dma_hsu_gtr_cmd_buf_alloc_8           :0x60029001C8
    dma_hsu_gtr_cmd_buf_alloc_9           :0x60029001D0
    dma_hsu_gtr_cmd_buf_alloc_10          :0x60029001D8
    dma_hsu_gtr_cmd_buf_alloc_11          :0x60029001E0
    dma_hsu_str_cmd_buf_alloc_0           :0x60029001E8
    dma_hsu_str_cmd_buf_alloc_1           :0x60029001F0
    dma_hsu_str_cmd_buf_alloc_2           :0x60029001F8
    dma_hsu_str_cmd_buf_alloc_3           :0x6002900200
    dma_hsu_str_cmd_buf_alloc_4           :0x6002900208
    dma_hsu_str_cmd_buf_alloc_5           :0x6002900210
    dma_hsu_str_cmd_buf_alloc_6           :0x6002900218
    dma_hsu_str_cmd_buf_alloc_7           :0x6002900220
    dma_hsu_str_cmd_buf_alloc_8           :0x6002900228
    dma_hsu_str_cmd_buf_alloc_9           :0x6002900230
    dma_hsu_str_cmd_buf_alloc_10          :0x6002900238
    dma_hsu_str_cmd_buf_alloc_11          :0x6002900240
    dma_hsu_cmp_cmd_buf_alloc_0           :0x6002900248
    dma_hsu_cmp_cmd_buf_alloc_1           :0x6002900250
    dma_hsu_cmp_cmd_buf_alloc_2           :0x6002900258
    dma_hsu_cmp_cmd_buf_alloc_3           :0x6002900260
    dma_hsu_cmp_cmd_buf_alloc_4           :0x6002900268
    dma_hsu_cmp_cmd_buf_alloc_5           :0x6002900270
    dma_hsu_cmp_cmd_buf_alloc_6           :0x6002900278
    dma_hsu_cmp_cmd_buf_alloc_7           :0x6002900280
    dma_hsu_cmp_cmd_buf_alloc_8           :0x6002900288
    dma_hsu_cmp_cmd_buf_alloc_9           :0x6002900290
    dma_hsu_cmp_cmd_buf_alloc_10          :0x6002900298
    dma_hsu_cmp_cmd_buf_alloc_11          :0x60029002A0
    dma_hsu_dph_csr_wu_header             :0x60029002A8
    dma_hsu_dph_cmd_buf_occy              :0x60029002B0
    dma_hsu_str_cmd_buf_occy              :0x60029002B8
    dma_hsu_cmp_cmd_buf_occy              :0x60029002C0
    dma_hsu_dph_enq_wu_cnt                :0x60029002C8
    dma_hsu_dph_intr_err_wu_log           :0x60029002D0
    dma_hsu_dph_intr_rord_err_log         :0x60029002F0
    dma_hsu_gtr_thd_cfg_tab_0             :0x60029002F8
    dma_hsu_gtr_thd_cfg_tab_1             :0x6002900300
    dma_hsu_gtr_thd_cfg_tab_2             :0x6002900308
    dma_hsu_gtr_thd_cfg_tab_3             :0x6002900310
    dma_hsu_gtr_thd_cfg_tab_4             :0x6002900318
    dma_hsu_gtr_thd_cfg_tab_5             :0x6002900320
    dma_hsu_gtr_thd_cfg_tab_6             :0x6002900328
    dma_hsu_gtr_thd_cfg_tab_7             :0x6002900330
    dma_hsu_gtr_thd_cfg_tab_8             :0x6002900338
    dma_hsu_gtr_thd_cfg_tab_9             :0x6002900340
    dma_hsu_gtr_thd_cfg_tab_10            :0x6002900348
    dma_hsu_gtr_thd_cfg_tab_11            :0x6002900350
    dma_hsu_gtr_f1_tag_alloc_0            :0x6002900358
    dma_hsu_gtr_f1_tag_alloc_1            :0x6002900360
    dma_hsu_gtr_f1_tag_alloc_2            :0x6002900368
    dma_hsu_gtr_f1_tag_alloc_3            :0x6002900370
    dma_hsu_gtr_f1_tag_alloc_4            :0x6002900378
    dma_hsu_gtr_f1_tag_alloc_5            :0x6002900380
    dma_hsu_gtr_f1_tag_alloc_6            :0x6002900388
    dma_hsu_gtr_f1_tag_alloc_7            :0x6002900390
    dma_hsu_gtr_f1_tag_alloc_8            :0x6002900398
    dma_hsu_gtr_f1_tag_alloc_9            :0x60029003A0
    dma_hsu_gtr_f1_tag_alloc_10           :0x60029003A8
    dma_hsu_gtr_f1_tag_alloc_11           :0x60029003B0
    dma_hsu_gtr_f1_tag_prof_thresh_0      :0x60029003B8
    dma_hsu_gtr_f1_tag_prof_thresh_1      :0x60029003C0
    dma_hsu_gtr_f1_tag_prof_thresh_2      :0x60029003C8
    dma_hsu_gtr_f1_tag_prof_thresh_3      :0x60029003D0
    dma_hsu_gtr_f1_tag_prof_thresh_4      :0x60029003D8
    dma_hsu_gtr_f1_tag_prof_thresh_5      :0x60029003E0
    dma_hsu_gtr_f1_tag_prof_thresh_6      :0x60029003E8
    dma_hsu_gtr_f1_tag_prof_thresh_7      :0x60029003F0
    dma_hsu_pcie_force_free_trigger       :0x60029003F8
    dma_hsu_pcie_force_free_status        :0x6002900400
    dma_hsu_pcie_drain_en                 :0x6002900408
    dma_hsu_pcie_drain2_en                :0x6002900430
    dma_hsu_pcie_timer_tick_mode          :0x6002900450
    dma_hsu_pcie_timer_period             :0x6002900458
    dma_hsu_iop_tag_cfg                   :0x6002900460
    dma_hsu_gtr_pcie_rord_buf_cfg         :0x6002900468
    dma_hsu_gtr_pcie_thd_tag_alloc_0      :0x6002900470
    dma_hsu_gtr_pcie_thd_tag_alloc_1      :0x6002900478
    dma_hsu_gtr_pcie_thd_tag_alloc_2      :0x6002900480
    dma_hsu_gtr_pcie_thd_tag_alloc_3      :0x6002900488
    dma_hsu_gtr_pcie_thd_tag_alloc_4      :0x6002900490
    dma_hsu_gtr_pcie_thd_tag_alloc_5      :0x6002900498
    dma_hsu_gtr_pcie_thd_tag_alloc_6      :0x60029004A0
    dma_hsu_gtr_pcie_thd_tag_alloc_7      :0x60029004A8
    dma_hsu_gtr_pcie_thd_tag_alloc_8      :0x60029004B0
    dma_hsu_gtr_pcie_thd_tag_alloc_9      :0x60029004B8
    dma_hsu_gtr_pcie_thd_tag_alloc_10     :0x60029004C0
    dma_hsu_gtr_pcie_thd_tag_alloc_11     :0x60029004C8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_0     :0x60029004D0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_1     :0x60029004D8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_2     :0x60029004E0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_3     :0x60029004E8
    dma_hsu_gtr_pcie_ptr_prof_thresh_0    :0x60029004F0
    dma_hsu_gtr_pcie_ptr_prof_thresh_1    :0x60029004F8
    dma_hsu_gtr_pcie_ptr_prof_thresh_2    :0x6002900500
    dma_hsu_gtr_pcie_ptr_prof_thresh_3    :0x6002900508
    dma_hsu_gtr_pcie_ptr_prof_thresh_4    :0x6002900510
    dma_hsu_gtr_pcie_ptr_prof_thresh_5    :0x6002900518
    dma_hsu_gtr_pcie_ptr_prof_thresh_6    :0x6002900520
    dma_hsu_gtr_pcie_ptr_prof_thresh_7    :0x6002900528
    dma_hsu_gtr_glb_alloc_status          :0x6002900530
    dma_hsu_gtr_hsu_preproc_invalid_err_cnt:0x6002900538
    dma_hsu_gtr_hsu_preproc_fid_err_cnt   :0x6002900540
    dma_hsu_gtr_hsu_preproc_reqcnt_err_cnt:0x6002900548
    dma_hsu_gtr_hsu_preproc_in_timeout_err_cnt:0x6002900550
    dma_hsu_opr_enq_cmd_lst_cnt_0         :0x6002900558
    dma_hsu_opr_enq_cmd_lst_cnt_1         :0x6002900560
    dma_hsu_opr_enq_cmd_lst_cnt_2         :0x6002900568
    dma_hsu_opr_enq_cmd_lst_cnt_3         :0x6002900570
    dma_hsu_opr_enq_cmd_lst_cnt_4         :0x6002900578
    dma_hsu_opr_enq_cmd_lst_cnt_5         :0x6002900580
    dma_hsu_opr_enq_cmd_lst_cnt_6         :0x6002900588
    dma_hsu_opr_enq_cmd_lst_cnt_7         :0x6002900590
    dma_hsu_opr_enq_cmd_lst_cnt_8         :0x6002900598
    dma_hsu_opr_enq_cmd_lst_cnt_9         :0x60029005A0
    dma_hsu_opr_enq_cmd_lst_cnt_10        :0x60029005A8
    dma_hsu_opr_enq_cmd_lst_cnt_11        :0x60029005B0
    dma_hsu_opr_enq_cmd_lst_cnt_12        :0x60029005B8
    dma_hsu_opr_enq_cmd_lst_cnt_13        :0x60029005C0
    dma_hsu_opr_enq_cmd_lst_cnt_14        :0x60029005C8
    dma_hsu_opr_enq_cmd_lst_cnt_15        :0x60029005D0
    dma_hsu_cmp_enq_cmd_lst_cnt           :0x60029005D8
    dma_hsu_cmp_wus_sent_cnt              :0x60029005E0
    dma_hsu_cmp_err_wus_sent_cnt          :0x60029005E8
    dma_hsu_cmp_iop_wus_sent_cnt          :0x60029005F0
    dma_hsu_cmp_iop_err_wus_sent_cnt      :0x60029005F8
    dma_hsu_dmi_cfg                       :0x6002900600
    dma_hsu_dmi_cmp_pcie_wr_cnt           :0x6002900608
    dma_hsu_dmi_str_pcie_wr_cnt           :0x6002900610
    dma_hsu_dmi_gtr_pcie_rd_cnt           :0x6002900618
    dma_hsu_dmi_iop_pcie_req_cnt          :0x6002900620
    dma_hsu_dmi_p_resp_cnt                :0x6002900628
    dma_hsu_dmi_np_resp_cnt               :0x6002900630
    dma_hsu_dmi_lsn_sent_cnt              :0x6002900638
    dma_hsu_dmi_lsn_rcvd_cnt              :0x6002900640
    dma_hsu_dmi_ldn_sent_cnt              :0x6002900648
    dma_hsu_dmi_ldn_rcvd_cnt              :0x6002900650
    dma_hsu_sram_log_err                  :0x6002900658
    dma_hsu_sram_log_syndrome             :0x6002900660
    dma_hsu_sram_log_addr                 :0x6002900668
    dma_hsu_mem_err_inj_cfg               :0x6002900670
    dma_hsu_dph_fla_mux_sel               :0x6002900678
    dma_hsu_gtr_fla_mux_sel               :0x6002900680
    dma_hsu_cmp_fla_mux_sel               :0x6002900688
    dma_hsu_dmi_fla_mux_sel               :0x6002900690
    dma_hsu_iop_fla_mux_sel               :0x6002900698
    dma_hsu_opr_fla_mux_sel               :0x60029006A0
    dma_hsu_dph_fla_obus                  :0x60029006A8
    dma_hsu_gtr_fla_obus                  :0x60029006B0
    dma_hsu_cmp_fla_obus                  :0x60029006B8
    dma_hsu_dmi_fla_obus                  :0x60029006C0
    dma_hsu_iop_fla_obus                  :0x60029006C8
    dma_hsu_opr_fla_obus                  :0x60029006D0
    dma_hsu_crc64v_poly0_cfg              :0x6002900800 0x200
    dma_hsu_crc64v_poly1_cfg              :0x6002901800 0x200
    dma_hsu_dph_cmd_buf_thd_occy          :0x6002902800 0x80
    dma_hsu_str_cmd_buf_thd_occy          :0x6002902C00 0x80
    dma_hsu_gtr_cmd_buf_thd_occy          :0x6002903000 0x80
    dma_hsu_cmp_cmd_buf_thd_occy          :0x6002903400 0x80
    dma_hsu_dph_rord_tag_tab              :0x6002903800 0x400
    dma_hsu_dph_rord_fifo_head            :0x6002905800 0x80
    dma_hsu_dph_intr_parser_err_log       :0x6002905C00 0x80
    dma_hsu_dph_gtr_thd_crd_cnt           :0x6002906000 0x80
    dma_hsu_dph_iop_thd_crd_cnt           :0x6002906400 0x20
    dma_hsu_dph_per_thd_wu_cnt            :0x6002906500 0x80
    dma_hsu_iop_bm_addr_cfg               :0x6002906900 0x100
    dma_hsu_gtr_opr_credit                :0x6002907100 0x80
    dma_hsu_gtr_thd_alloc_status          :0x6002907500 0x80
    dma_hsu_gtr_pcie_ctrl_alloc_status    :0x6002907900 0x20
    dma_hsu_gtr_per_thd_byte_cnt          :0x6002907A00 0x80
    dma_hsu_gtr_intr_parser_err_log       :0x6002907E00 0x80
    dma_hsu_gtr_f1_rord_tag_tab           :0x6002909000 0x1000
    dma_hsu_gtr_pcie_rord_tag_tab         :0x6002911000 0x800
    dma_hsu_gtr_rord_fifo_head            :0x6002915000 0x80
    dma_hsu_str_dbg_probe                 :0x6002915400 0x40
    dma_hsu_str_stats_cnt_probe           :0x6002915600 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_DMA_HSU_AN      :0x6002900000 - 0x6002920000:0x0000016600:0x0000020000
  ActSize:FEP_HU_AN      :0x0000000248. New SA:0x6002920000
    fep_hu_timeout_thresh_cfg             :0x6002920000
    fep_hu_timedout_sta                   :0x6002920008
    fep_hu_timeout_clr                    :0x6002920010
    fep_hu_fatal_intr_cause               :0x6002920018
    fep_hu_fatal_intr_stat                :0x6002920020
    fep_hu_fatal_intr_mask                :0x6002920028
    fep_hu_fatal_intr_bset                :0x6002920030
    fep_hu_fatal_intr_bclr                :0x6002920038
    fep_hu_non_fatal_intr_cause           :0x6002920040
    fep_hu_non_fatal_intr_stat            :0x6002920048
    fep_hu_non_fatal_intr_mask            :0x6002920050
    fep_hu_non_fatal_intr_bset            :0x6002920058
    fep_hu_non_fatal_intr_bclr            :0x6002920060
    fep_hu_features                       :0x6002920068
    fep_hu_spare_pio                      :0x6002920070
    fep_hu_scratchpad                     :0x6002920078
    fep_hu_misc_cfg                       :0x6002920080
    fep_hu_mem_err_inj_cfg                :0x6002920088
    fep_hu_fla_ring_module_id_cfg         :0x6002920090
    fep_hu_fla_cfg                        :0x6002920098
    fep_hu_fla_sta                        :0x60029200A0
    fep_hu_local_id                       :0x60029200A8
    fep_hu_strict_order                   :0x60029200B0
    fep_hu_cmn_snx_cdt_init_val           :0x60029200B8
    fep_hu_hdma_sn_filter                 :0x60029200C0
    fep_hu_cmn_sn_filter                  :0x60029200C8
    fep_hu_snx_sn_filter                  :0x60029200D0
    fep_hu_cmn_lsn_arb_cfg                :0x60029200D8
    fep_hu_snx_lsn_arb_cfg                :0x60029200E0
    fep_hu_dest_cfg_cmd_0                 :0x60029200E8
    fep_hu_dest_cfg_cmd_1                 :0x60029200F0
    fep_hu_dest_cfg_cmd_2                 :0x60029200F8
    fep_hu_dest_cfg_cmd_3                 :0x6002920100
    fep_hu_hbm_ddr_hash                   :0x6002920108
    fep_hu_ddr_hash                       :0x6002920110
    fep_hu_addr_trans_hbm_pc_rsvd0_cfg    :0x6002920118
    fep_hu_addr_trans_nu_mu_cfg           :0x6002920120
    fep_hu_addr_trans_hu_nvram_ddr_cfg    :0x6002920128
    fep_hu_addr_trans_rsvd1_cfg           :0x6002920130
    fep_hu_addr_trans_rsvd2_cfg           :0x6002920138
    fep_hu_addr_trans_default_cfg         :0x6002920140
    fep_hu_sn_sent_cnt                    :0x6002920148
    fep_hu_sn_rcvd_cnt                    :0x6002920150
    fep_hu_lsn_addr_trans_err_cnt         :0x6002920158
    fep_hu_lsn_unknown_dest_err_cnt       :0x6002920160
    fep_hu_lsn_msg_filter_err_cnt         :0x6002920168
    fep_hu_sn_msg_sent_incr_en            :0x6002920170
    fep_hu_tgt_sn_sent_cnt                :0x6002920178
    fep_hu_hdma_sn_sent_cnt               :0x6002920180
    fep_hu_cmn_sn_sent_cnt                :0x6002920188
    fep_hu_snx_sn_sent_cnt                :0x6002920190
    fep_hu_dn_ej_cnt                      :0x6002920198
    fep_hu_dn_inj_cnt                     :0x60029201A0
    fep_hu_ldn_addr_trans_err_cnt         :0x60029201A8
    fep_hu_ldn_unknown_dest_err_cnt       :0x60029201B0
    fep_hu_dn_metadata_merr_cnt           :0x60029201B8
    fep_hu_dn_metadata_serr_cnt           :0x60029201C0
    fep_hu_dn_data_merr_cnt               :0x60029201C8
    fep_hu_dn_data_serr_cnt               :0x60029201D0
    fep_hu_lsn_msg_filter_log             :0x60029201D8
    fep_hu_lsn_addr_trans_log             :0x60029201F0
    fep_hu_lsn_unknown_dest_log           :0x6002920208
    fep_hu_ldn_addr_trans_log             :0x6002920220
    fep_hu_ldn_unknown_dest_log           :0x6002920230
    fep_hu_dn_ecc_err_addr_log            :0x6002920240
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_FEPW_HU_AN_FEP_HU_AN:0x6002920000 - 0x6002920400:0x0000000248:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x6002940000
    dnr_timeout_thresh_cfg                :0x6002940000
    dnr_timedout_sta                      :0x6002940008
    dnr_timeout_clr                       :0x6002940010
    dnr_fatal_intr_cause                  :0x6002940018
    dnr_fatal_intr_stat                   :0x6002940020
    dnr_fatal_intr_mask                   :0x6002940028
    dnr_fatal_intr_bset                   :0x6002940030
    dnr_fatal_intr_bclr                   :0x6002940038
    dnr_non_fatal_intr_cause              :0x6002940040
    dnr_non_fatal_intr_stat               :0x6002940048
    dnr_non_fatal_intr_mask               :0x6002940050
    dnr_non_fatal_intr_bset               :0x6002940058
    dnr_non_fatal_intr_bclr               :0x6002940060
    dnr_features                          :0x6002940068
    dnr_spare_pio                         :0x6002940070
    dnr_scratchpad                        :0x6002940078
    dnr_alt_ej_port_0                     :0x6002940080
    dnr_alt_ej_port_1                     :0x6002940088
    dnr_alt_ej_port_2                     :0x6002940090
    dnr_alt_ej_port_3                     :0x6002940098
    dnr_alt_ej_port_4                     :0x60029400A0
    dnr_cong_ctrl                         :0x60029400A8
    dnr_route_cfg                         :0x60029400B0
    dnr_credit_cfg                        :0x60029400B8
    dnr_injection_credit_cfg              :0x60029400C0
    dnr_vc_sel_wt_cfg                     :0x60029400C8
    dnr_default_dgid_cfg                  :0x60029400D0
    dnr_fla_ring_module_id_cfg            :0x60029400D8
    dnr_credit_watchdog_timer_cfg         :0x60029400E0
    dnr_dbg_ibuf_occ_cnt                  :0x60029400E8
    dnr_dbg_intf_buf_occ_cnt              :0x60029400F0
    dnr_dbg_inj_credit_cnt                :0x60029400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x6002940100
    dnr_dbg_ibuf_credit_cnt_1             :0x6002940108
    dnr_dbg_ibuf_credit_cnt_2             :0x6002940110
    dnr_dbg_ibuf_credit_cnt_3             :0x6002940118
    dnr_dbg_ebuf_credit_cnt               :0x6002940120
    dnr_intr_dgid_out_of_range_log        :0x6002940128
    dnr_gid_to_coords_map                 :0x6002942000 0x2000
    dnr_wt_table_0                        :0x6002952000 0x800
    dnr_wt_table_1                        :0x6002956000 0x800
    dnr_wt_table_2                        :0x600295A000 0x800
    dnr_wt_table_3                        :0x600295E000 0x800
    dnr_wt_table_4                        :0x6002962000 0x800
    dnr_injpipe_dbg_probe0                :0x6002966000 0x40
    dnr_injpipe_dbg_probe1                :0x6002966200 0x40
    dnr_ejpipe_dbg_probe0                 :0x6002966400 0x40
    dnr_ejpipe_dbg_probe1                 :0x6002966600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x6002966800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x6002966A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x6002966C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x6002966E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x6002967000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x6002967200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x6002967400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x6002967600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x6002967800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x6002967A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_FEPW_HU_AN_DNR_AN:0x6002940000 - 0x6002980000:0x0000027C00:0x0000040000
AN: FEPW_HU_AN            :0x6002980000
 FEPW_HU_AN    :0x6002980000
  ActSize:HSU_WQSI_AN    :0x00003C0000. New SA:0x6002C00000
    hsu_wqsi_timeout_thresh_cfg           :0x6002C00000
    hsu_wqsi_timedout_sta                 :0x6002C00008
    hsu_wqsi_timeout_clr                  :0x6002C00010
    hsu_wqsi_fatal_intr_cause             :0x6002C00018
    hsu_wqsi_fatal_intr_stat              :0x6002C00020
    hsu_wqsi_fatal_intr_mask              :0x6002C00028
    hsu_wqsi_fatal_intr_bset              :0x6002C00030
    hsu_wqsi_fatal_intr_bclr              :0x6002C00038
    hsu_wqsi_non_fatal_intr_cause         :0x6002C00040
    hsu_wqsi_non_fatal_intr_stat          :0x6002C00048
    hsu_wqsi_non_fatal_intr_mask          :0x6002C00050
    hsu_wqsi_non_fatal_intr_bset          :0x6002C00058
    hsu_wqsi_non_fatal_intr_bclr          :0x6002C00060
    hsu_wqsi_features                     :0x6002C00068
    hsu_wqsi_spare_pio                    :0x6002C00070
    hsu_wqsi_scratchpad                   :0x6002C00078
    hsu_wqsi_configs                      :0x6002C00080
    hsu_wqsi_ctrl_alloc_cfg_0             :0x6002C00088
    hsu_wqsi_ctrl_alloc_cfg_1             :0x6002C00090
    hsu_wqsi_ctrl_alloc_cfg_2             :0x6002C00098
    hsu_wqsi_ctrl_alloc_cfg_3             :0x6002C000A0
    hsu_wqsi_ctrl_alloc_cfg_4             :0x6002C000A8
    hsu_wqsi_ctrl_alloc_cfg_5             :0x6002C000B0
    hsu_wqsi_ctrl_alloc_cfg_6             :0x6002C000B8
    hsu_wqsi_ctrl_alloc_cfg_7             :0x6002C000C0
    hsu_wqsi_ctrl_alloc_cfg_8             :0x6002C000C8
    hsu_wqsi_ctrl_alloc_cfg_9             :0x6002C000D0
    hsu_wqsi_ctrl_alloc_cfg_10            :0x6002C000D8
    hsu_wqsi_ctrl_alloc_cfg_11            :0x6002C000E0
    hsu_wqsi_ctrl_alloc_reserve_cfg_done  :0x6002C000E8
    hsu_wqsi_ignore_vp_color_0            :0x6002C000F0
    hsu_wqsi_ignore_vp_color_1            :0x6002C000F8
    hsu_wqsi_ignore_vp_color_2            :0x6002C00100
    hsu_wqsi_rwu_global_xoff_thresh       :0x6002C00108
    hsu_wqsi_region_threshold_0           :0x6002C00110
    hsu_wqsi_region_threshold_1           :0x6002C00118
    hsu_wqsi_region_threshold_2           :0x6002C00120
    hsu_wqsi_region_threshold_3           :0x6002C00128
    hsu_wqsi_region_threshold_4           :0x6002C00130
    hsu_wqsi_region_threshold_5           :0x6002C00138
    hsu_wqsi_region_threshold_6           :0x6002C00140
    hsu_wqsi_region_threshold_7           :0x6002C00148
    hsu_wqsi_region_threshold_8           :0x6002C00150
    hsu_wqsi_region_threshold_9           :0x6002C00158
    hsu_wqsi_region_threshold_10          :0x6002C00160
    hsu_wqsi_region_threshold_11          :0x6002C00168
    hsu_wqsi_region_threshold_12          :0x6002C00170
    hsu_wqsi_region_threshold_13          :0x6002C00178
    hsu_wqsi_region_threshold_14          :0x6002C00180
    hsu_wqsi_region_color_codepoints      :0x6002C00188
    hsu_wqsi_wrr_credit_0                 :0x6002C00190
    hsu_wqsi_wrr_credit_1                 :0x6002C00198
    hsu_wqsi_wrr_credit_2                 :0x6002C001A0
    hsu_wqsi_pta_credit_0                 :0x6002C001A8
    hsu_wqsi_pta_credit_1                 :0x6002C001B0
    hsu_wqsi_pta_credit_2                 :0x6002C001B8
    hsu_wqsi_tgt_credit_0                 :0x6002C001C0
    hsu_wqsi_tgt_credit_1                 :0x6002C001C8
    hsu_wqsi_tgt_credit_2                 :0x6002C001D0
    hsu_wqsi_dbcache_lock                 :0x6002C001D8
    hsu_wqsi_dbcache_query                :0x6002C001E0
    hsu_wqsi_mem_init_trigger             :0x6002C001E8
    hsu_wqsi_mem_init_done                :0x6002C001F0
    hsu_wqsi_queue_cnt_sel_0              :0x6002C001F8
    hsu_wqsi_queue_cnt_sel_1              :0x6002C00200
    hsu_wqsi_queue_cnt_sel_2              :0x6002C00208
    hsu_wqsi_queue_cnt_sel_3              :0x6002C00210
    hsu_wqsi_queue_cnt_sel_4              :0x6002C00218
    hsu_wqsi_queue_cnt_sel_5              :0x6002C00220
    hsu_wqsi_queue_cnt_sel_6              :0x6002C00228
    hsu_wqsi_queue_cnt_sel_7              :0x6002C00230
    hsu_wqsi_queue_cnt_sel_8              :0x6002C00238
    hsu_wqsi_queue_cnt_sel_9              :0x6002C00240
    hsu_wqsi_queue_cnt_sel_10             :0x6002C00248
    hsu_wqsi_queue_cnt_sel_11             :0x6002C00250
    hsu_wqsi_queue_cnt_sel_12             :0x6002C00258
    hsu_wqsi_queue_cnt_sel_13             :0x6002C00260
    hsu_wqsi_queue_cnt_sel_14             :0x6002C00268
    hsu_wqsi_queue_cnt_sel_15             :0x6002C00270
    hsu_wqsi_queue_cnt_mode               :0x6002C00278
    hsu_wqsi_glb_queue_op_cnt             :0x6002C00280
    hsu_wqsi_rwu_ibuf_occupancy           :0x6002C00288
    hsu_wqsi_rwu_ibuf_freepool_cnt        :0x6002C00290
    hsu_wqsi_wu_cmd                       :0x6002C00298
    hsu_wqsi_wu_queue                     :0x6002C002A0
    hsu_wqsi_wu_sw_opcodes_0              :0x6002C002A8
    hsu_wqsi_wu_sw_opcodes_1              :0x6002C002B0
    hsu_wqsi_wu_sw_opcodes_2              :0x6002C002B8
    hsu_wqsi_wu_sw_opcodes_3              :0x6002C002C0
    hsu_wqsi_wu_sw_opcodes_4              :0x6002C002C8
    hsu_wqsi_dbcache_enq_cnt              :0x6002C002D0
    hsu_wqsi_dbcache_func_enq_sel         :0x6002C002D8
    hsu_wqsi_dbcache_func_enq_cnt         :0x6002C002E0
    hsu_wqsi_dbcache_block_evict_cnt      :0x6002C002E8
    hsu_wqsi_dbg_config                   :0x6002C002F0
    hsu_wqsi_fla_dbus                     :0x6002C002F8
    hsu_wqsi_fla_ring_module_id_cfg       :0x6002C00300
    hsu_wqsi_sram_log_err                 :0x6002C00308
    hsu_wqsi_sram_log_syndrome            :0x6002C00310
    hsu_wqsi_sram_log_addr                :0x6002C00318
    hsu_wqsi_mem_err_inj_cfg              :0x6002C00320
    hsu_wqsi_bitalloc                     :0x6002C08000 0x8000
    hsu_wqsi_queue_op_cnt                 :0x6002C48000 0x80
    hsu_wqsi_per_func_op_cnt              :0x6002C4A000 0x2000
    hsu_wqsi_per_enq_infc_flit_cnt        :0x6002C5A000 0x40
    hsu_wqsi_per_deq_infc_flit_cnt        :0x6002C5A200 0x40
    hsu_wqsi_cwu_occupancy                :0x6002C5A400 0x40
    hsu_wqsi_rwu_occupancy                :0x6002C5A600 0x80
    hsu_wqsi_head_tail_ptr                :0x6002C5C000 0x2000
    hsu_wqsi_nxt_wu_ptr                   :0x6002C70000 0x8000
    hsu_wqsi_rwu_ibuf_entry               :0x6002CC0000 0x20000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_WQSI_AN     :0x6002C00000 - 0x6003000000:0x00003C0000:0x0000400000
  ActSize:HSU_WQSE_AN    :0x0000B81000. New SA:0x6003000000
    hsu_wqse_timeout_thresh_cfg           :0x6003000000
    hsu_wqse_timedout_sta                 :0x6003000008
    hsu_wqse_timeout_clr                  :0x6003000010
    hsu_wqse_fatal_intr_cause             :0x6003000018
    hsu_wqse_fatal_intr_stat              :0x6003000020
    hsu_wqse_fatal_intr_mask              :0x6003000028
    hsu_wqse_fatal_intr_bset              :0x6003000030
    hsu_wqse_fatal_intr_bclr              :0x6003000038
    hsu_wqse_non_fatal_intr_cause         :0x6003000040
    hsu_wqse_non_fatal_intr_stat          :0x6003000048
    hsu_wqse_non_fatal_intr_mask          :0x6003000050
    hsu_wqse_non_fatal_intr_bset          :0x6003000058
    hsu_wqse_non_fatal_intr_bclr          :0x6003000060
    hsu_wqse_features                     :0x6003000068
    hsu_wqse_spare_pio                    :0x6003000070
    hsu_wqse_scratchpad                   :0x6003000078
    hsu_wqse_configs                      :0x6003000080
    hsu_wqse_func_rate_tab_head           :0x6003000088
    hsu_wqse_func_rate_oper_time          :0x6003000090
    hsu_wqse_func_rate_period             :0x6003000098
    hsu_wqse_group_config_tab_0           :0x60030000A0
    hsu_wqse_group_config_tab_1           :0x60030000A8
    hsu_wqse_group_config_tab_2           :0x60030000B0
    hsu_wqse_group_config_tab_3           :0x60030000B8
    hsu_wqse_group_config_tab_4           :0x60030000C0
    hsu_wqse_group_config_tab_5           :0x60030000C8
    hsu_wqse_group_config_tab_6           :0x60030000D0
    hsu_wqse_group_config_tab_7           :0x60030000D8
    hsu_wqse_group_config_tab_8           :0x60030000E0
    hsu_wqse_group_config_tab_9           :0x60030000E8
    hsu_wqse_group_config_tab_10          :0x60030000F0
    hsu_wqse_group_config_tab_11          :0x60030000F8
    hsu_wqse_group_config_tab_12          :0x6003000100
    hsu_wqse_group_config_tab_13          :0x6003000108
    hsu_wqse_group_config_tab_14          :0x6003000110
    hsu_wqse_group_config_tab_15          :0x6003000118
    hsu_wqse_group_config_tab_16          :0x6003000120
    hsu_wqse_group_config_tab_17          :0x6003000128
    hsu_wqse_group_config_tab_18          :0x6003000130
    hsu_wqse_group_config_tab_19          :0x6003000138
    hsu_wqse_group_config_tab_20          :0x6003000140
    hsu_wqse_group_config_tab_21          :0x6003000148
    hsu_wqse_group_config_tab_22          :0x6003000150
    hsu_wqse_group_config_tab_23          :0x6003000158
    hsu_wqse_group_config_tab_24          :0x6003000160
    hsu_wqse_group_config_tab_25          :0x6003000168
    hsu_wqse_group_config_tab_26          :0x6003000170
    hsu_wqse_group_config_tab_27          :0x6003000178
    hsu_wqse_group_config_tab_28          :0x6003000180
    hsu_wqse_group_config_tab_29          :0x6003000188
    hsu_wqse_group_config_tab_30          :0x6003000190
    hsu_wqse_group_config_tab_31          :0x6003000198
    hsu_wqse_group_config_tab_32          :0x60030001A0
    hsu_wqse_group_config_tab_33          :0x60030001A8
    hsu_wqse_group_config_tab_34          :0x60030001B0
    hsu_wqse_group_config_tab_35          :0x60030001B8
    hsu_wqse_group_config_tab_36          :0x60030001C0
    hsu_wqse_group_config_tab_37          :0x60030001C8
    hsu_wqse_group_config_tab_38          :0x60030001D0
    hsu_wqse_group_config_tab_39          :0x60030001D8
    hsu_wqse_group_config_tab_40          :0x60030001E0
    hsu_wqse_group_config_tab_41          :0x60030001E8
    hsu_wqse_group_config_tab_42          :0x60030001F0
    hsu_wqse_group_config_tab_43          :0x60030001F8
    hsu_wqse_group_config_tab_44          :0x6003000200
    hsu_wqse_group_config_tab_45          :0x6003000208
    hsu_wqse_group_config_tab_46          :0x6003000210
    hsu_wqse_group_config_tab_47          :0x6003000218
    hsu_wqse_group_config_tab_48          :0x6003000220
    hsu_wqse_group_config_tab_49          :0x6003000228
    hsu_wqse_group_config_tab_50          :0x6003000230
    hsu_wqse_group_config_tab_51          :0x6003000238
    hsu_wqse_group_config_tab_52          :0x6003000240
    hsu_wqse_group_config_tab_53          :0x6003000248
    hsu_wqse_group_config_tab_54          :0x6003000250
    hsu_wqse_group_config_tab_55          :0x6003000258
    hsu_wqse_group_config_tab_56          :0x6003000260
    hsu_wqse_group_config_tab_57          :0x6003000268
    hsu_wqse_group_config_tab_58          :0x6003000270
    hsu_wqse_group_config_tab_59          :0x6003000278
    hsu_wqse_wu_cnt_threshold_0           :0x6003000280
    hsu_wqse_wu_cnt_threshold_1           :0x6003000288
    hsu_wqse_wu_cnt_threshold_2           :0x6003000290
    hsu_wqse_wu_cnt_threshold_3           :0x6003000298
    hsu_wqse_wu_cnt_threshold_4           :0x60030002A0
    hsu_wqse_wu_cnt_threshold_5           :0x60030002A8
    hsu_wqse_wu_cnt_threshold_6           :0x60030002B0
    hsu_wqse_wu_cnt_threshold_7           :0x60030002B8
    hsu_wqse_wu_cnt_threshold_8           :0x60030002C0
    hsu_wqse_wu_cnt_threshold_9           :0x60030002C8
    hsu_wqse_wu_cnt_threshold_10          :0x60030002D0
    hsu_wqse_wu_cnt_threshold_11          :0x60030002D8
    hsu_wqse_wu_cnt_threshold_12          :0x60030002E0
    hsu_wqse_wu_cnt_threshold_13          :0x60030002E8
    hsu_wqse_wu_cnt_threshold_14          :0x60030002F0
    hsu_wqse_wu_cnt_threshold_15          :0x60030002F8
    hsu_wqse_wu_cnt_threshold_16          :0x6003000300
    hsu_wqse_wu_cnt_threshold_17          :0x6003000308
    hsu_wqse_wu_cnt_threshold_18          :0x6003000310
    hsu_wqse_wu_cnt_threshold_19          :0x6003000318
    hsu_wqse_wu_cnt_threshold_20          :0x6003000320
    hsu_wqse_wu_cnt_threshold_21          :0x6003000328
    hsu_wqse_wu_cnt_threshold_22          :0x6003000330
    hsu_wqse_wu_cnt_threshold_23          :0x6003000338
    hsu_wqse_wu_cnt_threshold_24          :0x6003000340
    hsu_wqse_wu_cnt_threshold_25          :0x6003000348
    hsu_wqse_wu_cnt_threshold_26          :0x6003000350
    hsu_wqse_wu_cnt_threshold_27          :0x6003000358
    hsu_wqse_wu_cnt_threshold_28          :0x6003000360
    hsu_wqse_wu_cnt_threshold_29          :0x6003000368
    hsu_wqse_wu_cnt_threshold_30          :0x6003000370
    hsu_wqse_wu_cnt_threshold_31          :0x6003000378
    hsu_wqse_wu_cnt_threshold_32          :0x6003000380
    hsu_wqse_wu_cnt_threshold_33          :0x6003000388
    hsu_wqse_wu_cnt_threshold_34          :0x6003000390
    hsu_wqse_wu_cnt_threshold_35          :0x6003000398
    hsu_wqse_wu_cnt_threshold_36          :0x60030003A0
    hsu_wqse_wu_cnt_threshold_37          :0x60030003A8
    hsu_wqse_wu_cnt_threshold_38          :0x60030003B0
    hsu_wqse_wu_cnt_threshold_39          :0x60030003B8
    hsu_wqse_wu_cnt_threshold_40          :0x60030003C0
    hsu_wqse_wu_cnt_threshold_41          :0x60030003C8
    hsu_wqse_wu_cnt_threshold_42          :0x60030003D0
    hsu_wqse_wu_cnt_threshold_43          :0x60030003D8
    hsu_wqse_wu_cnt_threshold_44          :0x60030003E0
    hsu_wqse_wu_cnt_threshold_45          :0x60030003E8
    hsu_wqse_wu_cnt_threshold_46          :0x60030003F0
    hsu_wqse_wu_cnt_threshold_47          :0x60030003F8
    hsu_wqse_wu_cnt_threshold_48          :0x6003000400
    hsu_wqse_wu_cnt_threshold_49          :0x6003000408
    hsu_wqse_wu_cnt_threshold_50          :0x6003000410
    hsu_wqse_wu_cnt_threshold_51          :0x6003000418
    hsu_wqse_wu_cnt_threshold_52          :0x6003000420
    hsu_wqse_wu_cnt_threshold_53          :0x6003000428
    hsu_wqse_wu_cnt_threshold_54          :0x6003000430
    hsu_wqse_wu_cnt_threshold_55          :0x6003000438
    hsu_wqse_wu_cnt_threshold_56          :0x6003000440
    hsu_wqse_wu_cnt_threshold_57          :0x6003000448
    hsu_wqse_wu_cnt_threshold_58          :0x6003000450
    hsu_wqse_wu_cnt_threshold_59          :0x6003000458
    hsu_wqse_wu_cnt_threshold_60          :0x6003000460
    hsu_wqse_wu_cnt_threshold_61          :0x6003000468
    hsu_wqse_wu_cnt_threshold_62          :0x6003000470
    hsu_wqse_wu_cnt_threshold_63          :0x6003000478
    hsu_wqse_wu_cnt_threshold_64          :0x6003000480
    hsu_wqse_wu_cnt_threshold_65          :0x6003000488
    hsu_wqse_wu_cnt_threshold_66          :0x6003000490
    hsu_wqse_wu_cnt_threshold_67          :0x6003000498
    hsu_wqse_wu_cnt_threshold_68          :0x60030004A0
    hsu_wqse_wu_cnt_threshold_69          :0x60030004A8
    hsu_wqse_wu_cnt_threshold_70          :0x60030004B0
    hsu_wqse_wu_cnt_threshold_71          :0x60030004B8
    hsu_wqse_wu_cnt_threshold_72          :0x60030004C0
    hsu_wqse_wu_cnt_threshold_73          :0x60030004C8
    hsu_wqse_wu_cnt_threshold_74          :0x60030004D0
    hsu_wqse_wu_cnt_threshold_75          :0x60030004D8
    hsu_wqse_wu_cnt_threshold_76          :0x60030004E0
    hsu_wqse_wu_cnt_threshold_77          :0x60030004E8
    hsu_wqse_wu_cnt_threshold_78          :0x60030004F0
    hsu_wqse_wu_cnt_threshold_79          :0x60030004F8
    hsu_wqse_wu_cnt_threshold_80          :0x6003000500
    hsu_wqse_wu_cnt_threshold_81          :0x6003000508
    hsu_wqse_wu_cnt_threshold_82          :0x6003000510
    hsu_wqse_wu_cnt_threshold_83          :0x6003000518
    hsu_wqse_wu_cnt_threshold_84          :0x6003000520
    hsu_wqse_wu_cnt_threshold_85          :0x6003000528
    hsu_wqse_wu_cnt_threshold_86          :0x6003000530
    hsu_wqse_wu_cnt_threshold_87          :0x6003000538
    hsu_wqse_wu_cnt_threshold_88          :0x6003000540
    hsu_wqse_wu_cnt_threshold_89          :0x6003000548
    hsu_wqse_wu_cnt_threshold_90          :0x6003000550
    hsu_wqse_wu_cnt_threshold_91          :0x6003000558
    hsu_wqse_wu_cnt_threshold_92          :0x6003000560
    hsu_wqse_wu_cnt_threshold_93          :0x6003000568
    hsu_wqse_wu_cnt_threshold_94          :0x6003000570
    hsu_wqse_wu_cnt_threshold_95          :0x6003000578
    hsu_wqse_wu_cnt_threshold_96          :0x6003000580
    hsu_wqse_wu_cnt_threshold_97          :0x6003000588
    hsu_wqse_wu_cnt_threshold_98          :0x6003000590
    hsu_wqse_wu_cnt_threshold_99          :0x6003000598
    hsu_wqse_wu_cnt_threshold_100         :0x60030005A0
    hsu_wqse_wu_cnt_threshold_101         :0x60030005A8
    hsu_wqse_wu_cnt_threshold_102         :0x60030005B0
    hsu_wqse_wu_cnt_threshold_103         :0x60030005B8
    hsu_wqse_wu_cnt_threshold_104         :0x60030005C0
    hsu_wqse_wu_cnt_threshold_105         :0x60030005C8
    hsu_wqse_wu_cnt_threshold_106         :0x60030005D0
    hsu_wqse_wu_cnt_threshold_107         :0x60030005D8
    hsu_wqse_wu_cnt_threshold_108         :0x60030005E0
    hsu_wqse_wu_cnt_threshold_109         :0x60030005E8
    hsu_wqse_wu_cnt_threshold_110         :0x60030005F0
    hsu_wqse_wu_cnt_threshold_111         :0x60030005F8
    hsu_wqse_wu_cnt_threshold_112         :0x6003000600
    hsu_wqse_wu_cnt_threshold_113         :0x6003000608
    hsu_wqse_wu_cnt_threshold_114         :0x6003000610
    hsu_wqse_wu_cnt_threshold_115         :0x6003000618
    hsu_wqse_wu_cnt_threshold_116         :0x6003000620
    hsu_wqse_wu_cnt_threshold_117         :0x6003000628
    hsu_wqse_wu_cnt_threshold_118         :0x6003000630
    hsu_wqse_wu_cnt_threshold_119         :0x6003000638
    hsu_wqse_wu_cnt_threshold_120         :0x6003000640
    hsu_wqse_wu_cnt_threshold_121         :0x6003000648
    hsu_wqse_wu_cnt_threshold_122         :0x6003000650
    hsu_wqse_wu_cnt_threshold_123         :0x6003000658
    hsu_wqse_wu_cnt_threshold_124         :0x6003000660
    hsu_wqse_wu_cnt_threshold_125         :0x6003000668
    hsu_wqse_wu_cnt_threshold_126         :0x6003000670
    hsu_wqse_wu_cnt_threshold_127         :0x6003000678
    hsu_wqse_wu_cnt_threshold_128         :0x6003000680
    hsu_wqse_wu_cnt_threshold_129         :0x6003000688
    hsu_wqse_wu_cnt_threshold_130         :0x6003000690
    hsu_wqse_wu_cnt_threshold_131         :0x6003000698
    hsu_wqse_wu_cnt_threshold_132         :0x60030006A0
    hsu_wqse_wu_cnt_threshold_133         :0x60030006A8
    hsu_wqse_wu_cnt_threshold_134         :0x60030006B0
    hsu_wqse_wu_cnt_threshold_135         :0x60030006B8
    hsu_wqse_wu_cnt_threshold_136         :0x60030006C0
    hsu_wqse_wu_cnt_threshold_137         :0x60030006C8
    hsu_wqse_wu_cnt_threshold_138         :0x60030006D0
    hsu_wqse_wu_cnt_threshold_139         :0x60030006D8
    hsu_wqse_wu_cnt_threshold_140         :0x60030006E0
    hsu_wqse_wu_cnt_threshold_141         :0x60030006E8
    hsu_wqse_wu_cnt_threshold_142         :0x60030006F0
    hsu_wqse_wu_cnt_threshold_143         :0x60030006F8
    hsu_wqse_wu_cnt_threshold_144         :0x6003000700
    hsu_wqse_wu_cnt_threshold_145         :0x6003000708
    hsu_wqse_wu_cnt_threshold_146         :0x6003000710
    hsu_wqse_wu_cnt_threshold_147         :0x6003000718
    hsu_wqse_wu_cnt_threshold_148         :0x6003000720
    hsu_wqse_wu_cnt_threshold_149         :0x6003000728
    hsu_wqse_wu_cnt_threshold_150         :0x6003000730
    hsu_wqse_wu_cnt_threshold_151         :0x6003000738
    hsu_wqse_wu_cnt_threshold_152         :0x6003000740
    hsu_wqse_wu_cnt_threshold_153         :0x6003000748
    hsu_wqse_wu_cnt_threshold_154         :0x6003000750
    hsu_wqse_wu_cnt_threshold_155         :0x6003000758
    hsu_wqse_wu_cnt_threshold_156         :0x6003000760
    hsu_wqse_wu_cnt_threshold_157         :0x6003000768
    hsu_wqse_wu_cnt_threshold_158         :0x6003000770
    hsu_wqse_wu_cnt_threshold_159         :0x6003000778
    hsu_wqse_wu_cnt_threshold_160         :0x6003000780
    hsu_wqse_wu_cnt_threshold_161         :0x6003000788
    hsu_wqse_wu_cnt_threshold_162         :0x6003000790
    hsu_wqse_wu_cnt_threshold_163         :0x6003000798
    hsu_wqse_wu_cnt_threshold_164         :0x60030007A0
    hsu_wqse_wu_cnt_threshold_165         :0x60030007A8
    hsu_wqse_wu_cnt_threshold_166         :0x60030007B0
    hsu_wqse_wu_cnt_threshold_167         :0x60030007B8
    hsu_wqse_wu_cnt_threshold_168         :0x60030007C0
    hsu_wqse_wu_cnt_threshold_169         :0x60030007C8
    hsu_wqse_wu_cnt_threshold_170         :0x60030007D0
    hsu_wqse_wu_cnt_threshold_171         :0x60030007D8
    hsu_wqse_wu_cnt_threshold_172         :0x60030007E0
    hsu_wqse_wu_cnt_threshold_173         :0x60030007E8
    hsu_wqse_wu_cnt_threshold_174         :0x60030007F0
    hsu_wqse_wu_cnt_threshold_175         :0x60030007F8
    hsu_wqse_wu_cnt_threshold_176         :0x6003000800
    hsu_wqse_wu_cnt_threshold_177         :0x6003000808
    hsu_wqse_wu_cnt_threshold_178         :0x6003000810
    hsu_wqse_wu_cnt_threshold_179         :0x6003000818
    hsu_wqse_wu_cnt_threshold_180         :0x6003000820
    hsu_wqse_wu_cnt_threshold_181         :0x6003000828
    hsu_wqse_wu_cnt_threshold_182         :0x6003000830
    hsu_wqse_wu_cnt_threshold_183         :0x6003000838
    hsu_wqse_wu_cnt_threshold_184         :0x6003000840
    hsu_wqse_wu_cnt_threshold_185         :0x6003000848
    hsu_wqse_wu_cnt_threshold_186         :0x6003000850
    hsu_wqse_wu_cnt_threshold_187         :0x6003000858
    hsu_wqse_wu_cnt_threshold_188         :0x6003000860
    hsu_wqse_wu_cnt_threshold_189         :0x6003000868
    hsu_wqse_wu_cnt_threshold_190         :0x6003000870
    hsu_wqse_wu_cnt_threshold_191         :0x6003000878
    hsu_wqse_wu_cnt_threshold_192         :0x6003000880
    hsu_wqse_wu_cnt_threshold_193         :0x6003000888
    hsu_wqse_wu_cnt_threshold_194         :0x6003000890
    hsu_wqse_wu_cnt_threshold_195         :0x6003000898
    hsu_wqse_wu_cnt_threshold_196         :0x60030008A0
    hsu_wqse_wu_cnt_threshold_197         :0x60030008A8
    hsu_wqse_wu_cnt_threshold_198         :0x60030008B0
    hsu_wqse_wu_cnt_threshold_199         :0x60030008B8
    hsu_wqse_wu_cnt_threshold_200         :0x60030008C0
    hsu_wqse_wu_cnt_threshold_201         :0x60030008C8
    hsu_wqse_wu_cnt_threshold_202         :0x60030008D0
    hsu_wqse_wu_cnt_threshold_203         :0x60030008D8
    hsu_wqse_wu_cnt_threshold_204         :0x60030008E0
    hsu_wqse_wu_cnt_threshold_205         :0x60030008E8
    hsu_wqse_wu_cnt_threshold_206         :0x60030008F0
    hsu_wqse_wu_cnt_threshold_207         :0x60030008F8
    hsu_wqse_wu_cnt_threshold_208         :0x6003000900
    hsu_wqse_wu_cnt_threshold_209         :0x6003000908
    hsu_wqse_wu_cnt_threshold_210         :0x6003000910
    hsu_wqse_wu_cnt_threshold_211         :0x6003000918
    hsu_wqse_wu_cnt_threshold_212         :0x6003000920
    hsu_wqse_wu_cnt_threshold_213         :0x6003000928
    hsu_wqse_wu_cnt_threshold_214         :0x6003000930
    hsu_wqse_wu_cnt_threshold_215         :0x6003000938
    hsu_wqse_wu_cnt_threshold_216         :0x6003000940
    hsu_wqse_wu_cnt_threshold_217         :0x6003000948
    hsu_wqse_wu_cnt_threshold_218         :0x6003000950
    hsu_wqse_wu_cnt_threshold_219         :0x6003000958
    hsu_wqse_wu_cnt_threshold_220         :0x6003000960
    hsu_wqse_wu_cnt_threshold_221         :0x6003000968
    hsu_wqse_wu_cnt_threshold_222         :0x6003000970
    hsu_wqse_wu_cnt_threshold_223         :0x6003000978
    hsu_wqse_wu_cnt_threshold_224         :0x6003000980
    hsu_wqse_wu_cnt_threshold_225         :0x6003000988
    hsu_wqse_wu_cnt_threshold_226         :0x6003000990
    hsu_wqse_wu_cnt_threshold_227         :0x6003000998
    hsu_wqse_wu_cnt_threshold_228         :0x60030009A0
    hsu_wqse_wu_cnt_threshold_229         :0x60030009A8
    hsu_wqse_wu_cnt_threshold_230         :0x60030009B0
    hsu_wqse_wu_cnt_threshold_231         :0x60030009B8
    hsu_wqse_wu_cnt_threshold_232         :0x60030009C0
    hsu_wqse_wu_cnt_threshold_233         :0x60030009C8
    hsu_wqse_wu_cnt_threshold_234         :0x60030009D0
    hsu_wqse_wu_cnt_threshold_235         :0x60030009D8
    hsu_wqse_wu_cnt_threshold_236         :0x60030009E0
    hsu_wqse_wu_cnt_threshold_237         :0x60030009E8
    hsu_wqse_wu_cnt_threshold_238         :0x60030009F0
    hsu_wqse_wu_cnt_threshold_239         :0x60030009F8
    hsu_wqse_byt_cnt_threshold_0          :0x6003000A00
    hsu_wqse_byt_cnt_threshold_1          :0x6003000A08
    hsu_wqse_byt_cnt_threshold_2          :0x6003000A10
    hsu_wqse_byt_cnt_threshold_3          :0x6003000A18
    hsu_wqse_byt_cnt_threshold_4          :0x6003000A20
    hsu_wqse_byt_cnt_threshold_5          :0x6003000A28
    hsu_wqse_byt_cnt_threshold_6          :0x6003000A30
    hsu_wqse_byt_cnt_threshold_7          :0x6003000A38
    hsu_wqse_byt_cnt_threshold_8          :0x6003000A40
    hsu_wqse_byt_cnt_threshold_9          :0x6003000A48
    hsu_wqse_byt_cnt_threshold_10         :0x6003000A50
    hsu_wqse_byt_cnt_threshold_11         :0x6003000A58
    hsu_wqse_byt_cnt_threshold_12         :0x6003000A60
    hsu_wqse_byt_cnt_threshold_13         :0x6003000A68
    hsu_wqse_byt_cnt_threshold_14         :0x6003000A70
    hsu_wqse_byt_cnt_threshold_15         :0x6003000A78
    hsu_wqse_byt_cnt_threshold_16         :0x6003000A80
    hsu_wqse_byt_cnt_threshold_17         :0x6003000A88
    hsu_wqse_byt_cnt_threshold_18         :0x6003000A90
    hsu_wqse_byt_cnt_threshold_19         :0x6003000A98
    hsu_wqse_byt_cnt_threshold_20         :0x6003000AA0
    hsu_wqse_byt_cnt_threshold_21         :0x6003000AA8
    hsu_wqse_byt_cnt_threshold_22         :0x6003000AB0
    hsu_wqse_byt_cnt_threshold_23         :0x6003000AB8
    hsu_wqse_byt_cnt_threshold_24         :0x6003000AC0
    hsu_wqse_byt_cnt_threshold_25         :0x6003000AC8
    hsu_wqse_byt_cnt_threshold_26         :0x6003000AD0
    hsu_wqse_byt_cnt_threshold_27         :0x6003000AD8
    hsu_wqse_byt_cnt_threshold_28         :0x6003000AE0
    hsu_wqse_byt_cnt_threshold_29         :0x6003000AE8
    hsu_wqse_byt_cnt_threshold_30         :0x6003000AF0
    hsu_wqse_byt_cnt_threshold_31         :0x6003000AF8
    hsu_wqse_byt_cnt_threshold_32         :0x6003000B00
    hsu_wqse_byt_cnt_threshold_33         :0x6003000B08
    hsu_wqse_byt_cnt_threshold_34         :0x6003000B10
    hsu_wqse_byt_cnt_threshold_35         :0x6003000B18
    hsu_wqse_byt_cnt_threshold_36         :0x6003000B20
    hsu_wqse_byt_cnt_threshold_37         :0x6003000B28
    hsu_wqse_byt_cnt_threshold_38         :0x6003000B30
    hsu_wqse_byt_cnt_threshold_39         :0x6003000B38
    hsu_wqse_byt_cnt_threshold_40         :0x6003000B40
    hsu_wqse_byt_cnt_threshold_41         :0x6003000B48
    hsu_wqse_byt_cnt_threshold_42         :0x6003000B50
    hsu_wqse_byt_cnt_threshold_43         :0x6003000B58
    hsu_wqse_byt_cnt_threshold_44         :0x6003000B60
    hsu_wqse_byt_cnt_threshold_45         :0x6003000B68
    hsu_wqse_byt_cnt_threshold_46         :0x6003000B70
    hsu_wqse_byt_cnt_threshold_47         :0x6003000B78
    hsu_wqse_byt_cnt_threshold_48         :0x6003000B80
    hsu_wqse_byt_cnt_threshold_49         :0x6003000B88
    hsu_wqse_byt_cnt_threshold_50         :0x6003000B90
    hsu_wqse_byt_cnt_threshold_51         :0x6003000B98
    hsu_wqse_byt_cnt_threshold_52         :0x6003000BA0
    hsu_wqse_byt_cnt_threshold_53         :0x6003000BA8
    hsu_wqse_byt_cnt_threshold_54         :0x6003000BB0
    hsu_wqse_byt_cnt_threshold_55         :0x6003000BB8
    hsu_wqse_byt_cnt_threshold_56         :0x6003000BC0
    hsu_wqse_byt_cnt_threshold_57         :0x6003000BC8
    hsu_wqse_byt_cnt_threshold_58         :0x6003000BD0
    hsu_wqse_byt_cnt_threshold_59         :0x6003000BD8
    hsu_wqse_mem_init_trigger             :0x6003000BE0
    hsu_wqse_mem_init_done                :0x6003000BE8
    hsu_wqse_glb_color                    :0x6003000BF0
    hsu_wqse_glb_wu_cnt                   :0x6003000BF8
    hsu_wqse_glb_so_wu_cnt                :0x6003000C00
    hsu_wqse_glb_byt_cnt                  :0x6003000C08
    hsu_wqse_queue_cnt_sel_0              :0x6003000C10
    hsu_wqse_queue_cnt_sel_1              :0x6003000C18
    hsu_wqse_queue_cnt_sel_2              :0x6003000C20
    hsu_wqse_queue_cnt_sel_3              :0x6003000C28
    hsu_wqse_queue_cnt_sel_4              :0x6003000C30
    hsu_wqse_queue_cnt_sel_5              :0x6003000C38
    hsu_wqse_queue_cnt_sel_6              :0x6003000C40
    hsu_wqse_queue_cnt_sel_7              :0x6003000C48
    hsu_wqse_queue_cnt_sel_8              :0x6003000C50
    hsu_wqse_queue_cnt_sel_9              :0x6003000C58
    hsu_wqse_queue_cnt_sel_10             :0x6003000C60
    hsu_wqse_queue_cnt_sel_11             :0x6003000C68
    hsu_wqse_queue_cnt_sel_12             :0x6003000C70
    hsu_wqse_queue_cnt_sel_13             :0x6003000C78
    hsu_wqse_queue_cnt_sel_14             :0x6003000C80
    hsu_wqse_queue_cnt_sel_15             :0x6003000C88
    hsu_wqse_spec_funcop_cnt_sel_0        :0x6003000C90
    hsu_wqse_spec_funcop_cnt_sel_1        :0x6003000C98
    hsu_wqse_spec_funcop_cnt_sel_2        :0x6003000CA0
    hsu_wqse_spec_funcop_cnt_sel_3        :0x6003000CA8
    hsu_wqse_spec_funcop_cnt_sel_4        :0x6003000CB0
    hsu_wqse_spec_funcop_cnt_sel_5        :0x6003000CB8
    hsu_wqse_spec_funcop_cnt_sel_6        :0x6003000CC0
    hsu_wqse_spec_funcop_cnt_sel_7        :0x6003000CC8
    hsu_wqse_spec_funcop_cnt_sel_8        :0x6003000CD0
    hsu_wqse_spec_funcop_cnt_sel_9        :0x6003000CD8
    hsu_wqse_spec_funcop_cnt_sel_10       :0x6003000CE0
    hsu_wqse_spec_funcop_cnt_sel_11       :0x6003000CE8
    hsu_wqse_spec_funcop_cnt_sel_12       :0x6003000CF0
    hsu_wqse_spec_funcop_cnt_sel_13       :0x6003000CF8
    hsu_wqse_spec_funcop_cnt_sel_14       :0x6003000D00
    hsu_wqse_spec_funcop_cnt_sel_15       :0x6003000D08
    hsu_wqse_spec_funcop_cnt_sel_16       :0x6003000D10
    hsu_wqse_spec_funcop_cnt_sel_17       :0x6003000D18
    hsu_wqse_spec_funcop_cnt_sel_18       :0x6003000D20
    hsu_wqse_spec_funcop_cnt_sel_19       :0x6003000D28
    hsu_wqse_glb_queue_op_cnt             :0x6003000D30
    hsu_wqse_glb_rate_wakeup_enq_op_cnt   :0x6003000D38
    hsu_wqse_dbg_config                   :0x6003000D40
    hsu_wqse_fla_ring_module_id_cfg       :0x6003000D48
    hsu_wqse_fla_dbus                     :0x6003000D50
    hsu_wqse_sram_log_err                 :0x6003000D58
    hsu_wqse_sram_log_syndrome            :0x6003000D60
    hsu_wqse_sram_log_addr                :0x6003000D68
    hsu_wqse_mem_err_inj_cfg              :0x6003000D70
    hsu_wqse_queue_cfg_tab                :0x6003004000 0x4000
    hsu_wqse_queue_parent_tab             :0x6003024000 0x4000
    hsu_wqse_func_cfg_tab                 :0x6003044000 0x4000
    hsu_wqse_func_parent_tab              :0x6003064000 0x4000
    hsu_wqse_func_rate_tab                :0x6003088000 0x8000
    hsu_wqse_hdma_credit                  :0x6003108000 0x200
    hsu_wqse_bitalloc                     :0x6003110000 0x8000
    hsu_wqse_queue_status_vec             :0x6003150000 0x4000
    hsu_wqse_queue_status_pwu_cnt         :0x6003170000 0x4000
    hsu_wqse_queue_status_tab             :0x6003190000 0x4000
    hsu_wqse_queue_counter_status         :0x60031B0000 0x4000
    hsu_wqse_func_status_tab              :0x60031D0000 0x4000
    hsu_wqse_func_rate_status             :0x60031F0000 0x4000
    hsu_wqse_queue_op_cnt                 :0x6003210000 0x80
    hsu_wqse_spec_funcop_cnt              :0x6003210400 0x100
    hsu_wqse_funcop_cnt                   :0x6003212000 0x2000
    hsu_wqse_ctrl_op_cnt                  :0x6003222000 0x80
    hsu_wqse_per_enq_infc_flit_cnt        :0x6003222400 0x20
    hsu_wqse_per_deq_infc_flit_cnt        :0x6003222500 0x20
    hsu_wqse_per_notif_infc_flit_cnt      :0x6003222600 0x20
    hsu_wqse_headtail                     :0x6003224000 0x4000
    hsu_wqse_nextwu                       :0x6003250000 0x10000
    hsu_wqse_wu_ebuf                      :0x6003300000 0x40000
    hsu_wqse_nextq                        :0x6003B00000 0x4000
    hsu_wqse_func_rich_node               :0x6003B20000 0x4000
    hsu_wqse_func_poor_node               :0x6003B40000 0x4000
    hsu_wqse_nextfunc                     :0x6003B60000 0x4000
    hsu_wqse_groupnode                    :0x6003B80000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_WQSE_AN     :0x6003000000 - 0x6004000000:0x0000B81000:0x0001000000
  ActSize:HSU_MSC_AN     :0x0000004E00. New SA:0x6004000000
    hsu_msc_timeout_thresh_cfg            :0x6004000000
    hsu_msc_timedout_sta                  :0x6004000008
    hsu_msc_timeout_clr                   :0x6004000010
    hsu_msc_fatal_intr_cause              :0x6004000018
    hsu_msc_fatal_intr_stat               :0x6004000020
    hsu_msc_fatal_intr_mask               :0x6004000028
    hsu_msc_fatal_intr_bset               :0x6004000030
    hsu_msc_fatal_intr_bclr               :0x6004000038
    hsu_msc_non_fatal_intr_cause          :0x6004000040
    hsu_msc_non_fatal_intr_stat           :0x6004000048
    hsu_msc_non_fatal_intr_mask           :0x6004000050
    hsu_msc_non_fatal_intr_bset           :0x6004000058
    hsu_msc_non_fatal_intr_bclr           :0x6004000060
    hsu_msc_features                      :0x6004000068
    hsu_msc_spare_pio                     :0x6004000070
    hsu_msc_scratchpad                    :0x6004000078
    hsu_msc_configs                       :0x6004000080
    hsu_cpc                               :0x6004000088
    hsu_msc_non_fatal_interrupt_status    :0x6004000090
    hsu_msc_fatal_interrupt_status        :0x6004000098
    hsu_msc_mid_prefetch_thresh_0         :0x60040000A0
    hsu_msc_mid_prefetch_thresh_1         :0x60040000A8
    hsu_msc_mid_prefetch_thresh_2         :0x60040000B0
    hsu_msc_mid_prefetch_thresh_3         :0x60040000B8
    hsu_msc_mid_prefetch_thresh_4         :0x60040000C0
    hsu_msc_mid_prefetch_thresh_5         :0x60040000C8
    hsu_msc_mid_prefetch_thresh_6         :0x60040000D0
    hsu_msc_mid_prefetch_thresh_7         :0x60040000D8
    hsu_msc_mid_prefetch_thresh_8         :0x60040000E0
    hsu_msc_mid_prefetch_thresh_9         :0x60040000E8
    hsu_msc_mid_prefetch_thresh_10        :0x60040000F0
    hsu_msc_mid_prefetch_thresh_11        :0x60040000F8
    hsu_msc_mid_prefetch_thresh_12        :0x6004000100
    hsu_msc_mid_prefetch_thresh_13        :0x6004000108
    hsu_msc_bn_credit                     :0x6004000110
    hsu_msc_bn_wrr_weight                 :0x6004000118
    hsu_msc_f1_glb_wu_crd_thresh          :0x6004000120
    hsu_msc_wu_crd_prefetch_cfg           :0x6004000128
    hsu_msc_wu_crd_cnt_cfg                :0x6004000130
    hsu_msc_spinlock                      :0x6004000138
    hsu_msc_scratchtab_0                  :0x6004000140
    hsu_msc_scratchtab_1                  :0x6004000148
    hsu_msc_scratchtab_2                  :0x6004000150
    hsu_msc_scratchtab_3                  :0x6004000158
    hsu_msc_scratchtab_4                  :0x6004000160
    hsu_msc_scratchtab_5                  :0x6004000168
    hsu_msc_scratchtab_6                  :0x6004000170
    hsu_msc_scratchtab_7                  :0x6004000178
    hsu_msc_scratchtab_8                  :0x6004000180
    hsu_msc_scratchtab_9                  :0x6004000188
    hsu_msc_scratchtab_10                 :0x6004000190
    hsu_msc_scratchtab_11                 :0x6004000198
    hsu_msc_scratchtab_12                 :0x60040001A0
    hsu_msc_scratchtab_13                 :0x60040001A8
    hsu_msc_scratchtab_14                 :0x60040001B0
    hsu_msc_scratchtab_15                 :0x60040001B8
    hsu_msc_spinlock_csr_addr_0           :0x60040001C0
    hsu_msc_spinlock_csr_addr_1           :0x60040001C8
    hsu_msc_mem_init_trigger              :0x60040001D0
    hsu_msc_mem_init_done                 :0x60040001D8
    hsu_msc_inst_type                     :0x60040001E0
    hsu_msc_wu_crd_cnt                    :0x60040001E8
    hsu_msc_wu_crd_gnt_num                :0x60040001F0
    hsu_msc_wu_crd_usage                  :0x6004000200
    hsu_msc_csr_ctrl_in_flit_cnt          :0x6004000210
    hsu_msc_csr_master_out_flit_cnt       :0x6004000220
    hsu_msc_bn_flit_cnt                   :0x6004000230
    hsu_msc_csr_ctrl_rsp_err_log          :0x6004000240
    hsu_msc_sram_log_err                  :0x6004000250
    hsu_msc_sram_log_syndrome             :0x6004000258
    hsu_msc_sram_log_addr                 :0x6004000260
    hsu_msc_mem_err_inj_cfg               :0x6004000268
    hsu_msc_fla_ring_module_id_cfg        :0x6004000270
    hsu_msc_sbus_cfg                      :0x6004000278
    hsu_msc_sbus_reset                    :0x6004000280
    hsu_msc_tgt_mid_thresh                :0x6004000400 0x200
    hsu_msc_tgt_csr_cpl_credit            :0x6004001400 0x20
    hsu_msc_wqsi_color_tab                :0x6004001500 0x80
    hsu_msc_wqse_color_tab                :0x6004001C00 0x400
    hsu_msc_fep_lsn_flit_cnt              :0x6004003C00 0x40
    hsu_msc_wqse_flit_cnt                 :0x6004004000 0x20
    hsu_msc_tgt_mid_flit_cnt              :0x6004004100 0x20
    hsu_msc_tgt_csr_flit_cnt              :0x6004004200 0x40
    hsu_msc_wu_notif_flit_cnt             :0x6004004600 0x40
    hsu_msc_running_mid_cnt               :0x6004004A00 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_HSU_MSC_AN      :0x6004000000 - 0x6004008000:0x0000004E00:0x0000008000
  ActSize:FLA_AN         :0x0000210000. New SA:0x6004400000
    fla_timeout_thresh_cfg                :0x6004400000
    fla_timedout_sta                      :0x6004400008
    fla_timeout_clr                       :0x6004400010
    fla_fatal_mem_intr_cause              :0x6004400018
    fla_fatal_mem_intr_stat               :0x6004400020
    fla_fatal_mem_intr_mask               :0x6004400028
    fla_fatal_mem_intr_bset               :0x6004400030
    fla_fatal_mem_intr_bclr               :0x6004400038
    fla_non_fatal_mem_intr_cause          :0x6004400040
    fla_non_fatal_mem_intr_stat           :0x6004400048
    fla_non_fatal_mem_intr_mask           :0x6004400050
    fla_non_fatal_mem_intr_bset           :0x6004400058
    fla_non_fatal_mem_intr_bclr           :0x6004400060
    fla_non_fatal_misc_intr_cause         :0x6004400068
    fla_non_fatal_misc_intr_stat          :0x6004400070
    fla_non_fatal_misc_intr_mask          :0x6004400078
    fla_non_fatal_misc_intr_bset          :0x6004400080
    fla_non_fatal_misc_intr_bclr          :0x6004400088
    fla_features                          :0x6004400090
    fla_spare_pio                         :0x6004400098
    fla_scratchpad                        :0x60044000A0
    fla_mem_init_start_cfg                :0x60044000A8
    fla_mem_init_done_sta                 :0x60044000B0
    fla_mem_log_err_sta                   :0x60044000B8
    fla_mem_log_syndrome_sta              :0x60044000C0
    fla_mem_log_addr_sta                  :0x60044000C8
    fla_mem_err_inj_cfg                   :0x60044000D0
    fla_cmd_ring_if_dhs                   :0x60044000D8
    fla_arm_trig_pls                      :0x60044000E0
    fla_trig_sta                          :0x60044000E8
    fla_clr_trig_pls                      :0x60044000F0
    fla_cap_done_sta                      :0x60044000F8
    fla_trig_map_cfg                      :0x6004400100
    fla_trig_type_cfg                     :0x6004400108
    fla_engine_sample_mode_cfg            :0x6004400110
    fla_engine_lane_deskew_cfg            :0x6004400118
    fla_engine_trig_pos_cfg               :0x6004400120
    fla_lut_a_sel_cfg                     :0x6004400128
    fla_lut_a_hit_map_cfg                 :0x6004400130
    fla_lut_b_sel_cfg                     :0x6004400138
    fla_lut_b_hit_map_cfg                 :0x6004400140
    fla_engine0_pattern_a_cfg             :0x6004400148
    fla_engine0_mask_a_cfg                :0x6004400150
    fla_engine0_pattern_b_cfg             :0x6004400158
    fla_engine0_mask_b_cfg                :0x6004400160
    fla_engine0_trig_pos_buf_ptr_sta      :0x6004400168
    fla_engine0_cap_cnt_sta               :0x6004400170
    fla_engine1_pattern_a_cfg             :0x6004400178
    fla_engine1_mask_a_cfg                :0x6004400180
    fla_engine1_pattern_b_cfg             :0x6004400188
    fla_engine1_mask_b_cfg                :0x6004400190
    fla_engine1_trig_pos_buf_ptr_sta      :0x6004400198
    fla_engine1_cap_cnt_sta               :0x60044001A0
    fla_engine2_pattern_a_cfg             :0x60044001A8
    fla_engine2_mask_a_cfg                :0x60044001B0
    fla_engine2_pattern_b_cfg             :0x60044001B8
    fla_engine2_mask_b_cfg                :0x60044001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x60044001C8
    fla_engine2_cap_cnt_sta               :0x60044001D0
    fla_engine3_pattern_a_cfg             :0x60044001D8
    fla_engine3_mask_a_cfg                :0x60044001E0
    fla_engine3_pattern_b_cfg             :0x60044001E8
    fla_engine3_mask_b_cfg                :0x60044001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x60044001F8
    fla_engine3_cap_cnt_sta               :0x6004400200
    fla_engine0_cap_mem_dhs               :0x6004410000 0x10000
    fla_engine1_cap_mem_dhs               :0x6004490000 0x10000
    fla_engine2_cap_mem_dhs               :0x6004510000 0x10000
    fla_engine3_cap_mem_dhs               :0x6004590000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_0_AN_FLA_AN          :0x6004400000 - 0x6004800000:0x0000210000:0x0000400000
AN: HSU_0_AN              :0x6004800000

  ActSize:HSU_PWP_FIP_AN :0x000042C000. New SA:0x6800000000
    hsu_pwp_fip_timeout_thresh_cfg        :0x6800000000
    hsu_pwp_fip_timedout_sta              :0x6800000008
    hsu_pwp_fip_timeout_clr               :0x6800000010
    hsu_pwp_fip_fatal_intr_cause          :0x6800000018
    hsu_pwp_fip_fatal_intr_stat           :0x6800000020
    hsu_pwp_fip_fatal_intr_mask           :0x6800000028
    hsu_pwp_fip_fatal_intr_bset           :0x6800000030
    hsu_pwp_fip_fatal_intr_bclr           :0x6800000038
    hsu_pwp_fip_non_fatal_intr_cause      :0x6800000040
    hsu_pwp_fip_non_fatal_intr_stat       :0x6800000048
    hsu_pwp_fip_non_fatal_intr_mask       :0x6800000050
    hsu_pwp_fip_non_fatal_intr_bset       :0x6800000058
    hsu_pwp_fip_non_fatal_intr_bclr       :0x6800000060
    hsu_pwp_fip_features                  :0x6800000068
    hsu_pwp_fip_spare_pio                 :0x6800000070
    hsu_pwp_fip_scratchpad                :0x6800000078
    csr_pwp1                              :0x6800000080
    csr_pwp2                              :0x6800000088
    csr_pwp_wuen_0                        :0x6800000090
    csr_pwp_wuen_1                        :0x6800000098
    csr_pwp_wuen_2                        :0x68000000A0
    csr_pwp_wuen_3                        :0x68000000A8
    csr_flr_fid                           :0x68000000B0
    csr_pwp_err_log                       :0x68000000D8
    csr_pwp_mem_init_cmd                  :0x68000000E0
    csr_pwp_mem_init_status               :0x68000000E8
    csr_cap_msi_dw0_lo                    :0x68000000F0
    csr_cap_msix_dw0_lo                   :0x68000000F8
    csr_cap_tph_dw0                       :0x6800000100
    csr_cap_ats_dw0                       :0x6800000108
    csr_sta_msix_fm                       :0x6800000110
    csr_fid_base_0                        :0x6800000138
    csr_fid_base_1                        :0x6800000140
    csr_fid_base_2                        :0x6800000148
    csr_fid_base_3                        :0x6800000150
    pwp_fla_ring_module_id_cfg            :0x6800000158
    pwp_mem_err_inj_cfg                   :0x6800000160
    pwp_sram_log_err0                     :0x6800000168
    pwp_sram_log_err1                     :0x6800000170
    pwp_sram_log_syndrome0                :0x6800000178
    pwp_sram_log_syndrome1                :0x6800000180
    pwp_sram_log_addr0                    :0x6800000188
    pwp_sram_log_addr1                    :0x6800000190
    csr_cap_msi_dw0_hi                    :0x6800001000 0x1000
    csr_cap_msi_dw1                       :0x6800009000 0x1000
    csr_cap_msi_dw2                       :0x6800011000 0x1000
    csr_cap_msi_dw3_lo                    :0x6800019000 0x1000
    csr_cap_msix_dw0_hi                   :0x6800021000 0x1000
    csr_cap_msix_dw1                      :0x6800029000 0x1000
    csr_cap_msix_dw2                      :0x6800031000 0x1000
    csr_cap_tph_dw1                       :0x6800039000 0x1000
    csr_cap_tph_dw2                       :0x6800041000 0x1000
    csr_cap_ats_dw1                       :0x6800049000 0x1000
    csr_cap_msi_dw4                       :0x6800051000 0x1000
    csr_cap_msi_pvm                       :0x6800059000 0x1000
    csr_tab_msix_pvm                      :0x6800070000 0x10000
    csr_cap_msi_en                        :0x68000F0000 0x1000
    csr_cap_msix_en                       :0x68000F8000 0x1000
    csr_cap_msix_fm                       :0x6800100000 0x1000
    csr_tab_msix_dw0                      :0x6800110000 0x10000
    csr_tab_msix_dw1                      :0x6800190000 0x10000
    csr_tab_msix_dw2                      :0x6800210000 0x10000
    csr_tab_msix_dw3_hi                   :0x6800290000 0x10000
    csr_tab_msix_fid                      :0x6800310000 0x10000
    csr_tab_msix_lmb                      :0x6800390000 0x1000
    csr_tab_msix_ind                      :0x68003A0000 0x10000
    csr_clr_msix_pend                     :0x6800420000 0x400
    csr_clr_msi_pend                      :0x6800428000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_PWP_FIP_AN  :0x6800000000 - 0x6800800000:0x000042C000:0x0000800000
  ActSize:HSU_PWP_CORE0_AN:0x0000128180. New SA:0x6800800000
    hsu_pwp_core0_timeout_thresh_cfg      :0x6800800000
    hsu_pwp_core0_timedout_sta            :0x6800800008
    hsu_pwp_core0_timeout_clr             :0x6800800010
    hsu_pwp_core0_fatal_intr_cause        :0x6800800018
    hsu_pwp_core0_fatal_intr_stat         :0x6800800020
    hsu_pwp_core0_fatal_intr_mask         :0x6800800028
    hsu_pwp_core0_fatal_intr_bset         :0x6800800030
    hsu_pwp_core0_fatal_intr_bclr         :0x6800800038
    hsu_pwp_core0_non_fatal_intr_cause    :0x6800800040
    hsu_pwp_core0_non_fatal_intr_stat     :0x6800800048
    hsu_pwp_core0_non_fatal_intr_mask     :0x6800800050
    hsu_pwp_core0_non_fatal_intr_bset     :0x6800800058
    hsu_pwp_core0_non_fatal_intr_bclr     :0x6800800060
    hsu_pwp_core0_features                :0x6800800068
    hsu_pwp_core0_spare_pio               :0x6800800070
    hsu_pwp_core0_scratchpad              :0x6800800078
    csr_pwp1_0                            :0x6800800080
    csr_k_gen_0                           :0x6800800088
    csr_k_pexconf_0                       :0x6800800090
    csr_k_rx_cred_0                       :0x68008000C0
    csr_k_lmr_0                           :0x68008000D0
    csr_k_equpreset_0                     :0x68008000E0
    csr_k_equpreset16_0                   :0x6800800100
    csr_cfg_vfregs_0                      :0x6800800110
    csr_test_outl_0                       :0x6800800150
    csr_test_outh_0                       :0x6800800170
    csr_test_out_equ_l_0                  :0x6800800190
    csr_test_out_equ_h_0                  :0x68008001C0
    csr_core_out_0                        :0x68008001F0
    csr_phy_k_0                           :0x6800800200
    csr_phy_ctl_0                         :0x6800800208
    csr_phy_core_status5_0                :0x6800800210
    csr_phy_core_statusl_0                :0x6800800218
    csr_phy_core_statush_0                :0x6800800238
    csr_phy_alert_sbe_0                   :0x6800800258
    csr_phy_alert_dbe_0                   :0x6800800260
    csr_tl_pm_tocontrol_0                 :0x6800800268
    csr_tl_pm_clkcontrol_0                :0x6800800270
    csr_tl_pm_auxpwr_0                    :0x6800800278
    csr_tl_pm_event0_0                    :0x6800800280
    csr_tl_pm_event1_0                    :0x6800800288
    csr_tl_pm_event2_0                    :0x6800800290
    csr_tl_pm_event3_0                    :0x6800800298
    csr_tl_pm_event4_0                    :0x68008002A0
    csr_tl_pm_event5_0                    :0x68008002A8
    csr_tl_pm_event6_0                    :0x68008002B0
    csr_tl_pm_event7_0                    :0x68008002B8
    csr_tl_pm_data0_0                     :0x68008002C0
    csr_tl_pm_data1_0                     :0x68008002C8
    csr_tl_pm_data2_0                     :0x68008002D0
    csr_tl_pm_data3_0                     :0x68008002D8
    csr_tl_pm_data4_0                     :0x68008002E0
    csr_tl_pm_data5_0                     :0x68008002E8
    csr_tl_pm_data6_0                     :0x68008002F0
    csr_tl_pm_data7_0                     :0x68008002F8
    csr_test_in_0                         :0x6800800300
    csr_int_status_0                      :0x6800800308
    csr_clock_freq_0                      :0x6800800310
    csr_tl_pm_bwchange_0                  :0x6800800318
    csr_tl_pm_bwchange_busy_0             :0x6800800320
    csr_tl_report_hotplug_0               :0x6800800328
    csr_tl_report_latency_0               :0x6800800330
    csr_tl_report_vfstate_flr_trig_0      :0x6800800338
    csr_tl_report_vfstate_flr_ack_0       :0x6800800340
    csr_rst_ctrl_0                        :0x6800800348
    pwp_fla_cfg_0                         :0x6800800350
    pwp_mem_err_inj_cfg_0                 :0x6800800358
    pwp_sram_log_err0_0                   :0x6800800360
    pwp_sram_log_err1_0                   :0x6800800368
    pwp_sram_log_syndrome0_0              :0x6800800370
    pwp_sram_log_syndrome1_0              :0x6800800378
    pwp_sram_log_addr0_0                  :0x6800800380
    pwp_sram_log_addr1_0                  :0x6800800388
    csr_k_bar_0                           :0x6800800400 0x80
    csr_k_pciconf_0                       :0x6800801400 0x100
    csr_k_sriov_0                         :0x6800803C00 0x100
    csr_tl_report_state_0                 :0x6800806C00 0x20
    csr_apb_c0_0                          :0x6800808000 0x8000
    csr_apb_c0_1                          :0x6800848000 0x8000
    csr_apb_c0_2                          :0x6800888000 0x8000
    csr_apb_c0_3                          :0x68008C8000 0x8000
    csr_cfgregs_c0_0                      :0x6800908000 0x800
    csr_cfgregs_c0_1                      :0x680090C000 0x800
    csr_cfgregs_c0_2                      :0x6800910000 0x800
    csr_cfgregs_c0_3                      :0x6800914000 0x800
    csr_bar_table_0                       :0x6800918000 0x400
    csr_statsp_0                          :0x6800928000 0x20
    csr_statst_0                          :0x6800928100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_PWP_CORE0_AN:0x6800800000 - 0x6800A00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE1_AN:0x0000128180. New SA:0x6800A00000
    hsu_pwp_core1_timeout_thresh_cfg      :0x6800A00000
    hsu_pwp_core1_timedout_sta            :0x6800A00008
    hsu_pwp_core1_timeout_clr             :0x6800A00010
    hsu_pwp_core1_fatal_intr_cause        :0x6800A00018
    hsu_pwp_core1_fatal_intr_stat         :0x6800A00020
    hsu_pwp_core1_fatal_intr_mask         :0x6800A00028
    hsu_pwp_core1_fatal_intr_bset         :0x6800A00030
    hsu_pwp_core1_fatal_intr_bclr         :0x6800A00038
    hsu_pwp_core1_non_fatal_intr_cause    :0x6800A00040
    hsu_pwp_core1_non_fatal_intr_stat     :0x6800A00048
    hsu_pwp_core1_non_fatal_intr_mask     :0x6800A00050
    hsu_pwp_core1_non_fatal_intr_bset     :0x6800A00058
    hsu_pwp_core1_non_fatal_intr_bclr     :0x6800A00060
    hsu_pwp_core1_features                :0x6800A00068
    hsu_pwp_core1_spare_pio               :0x6800A00070
    hsu_pwp_core1_scratchpad              :0x6800A00078
    csr_pwp1_1                            :0x6800A00080
    csr_k_gen_1                           :0x6800A00088
    csr_k_pexconf_1                       :0x6800A00090
    csr_k_rx_cred_1                       :0x6800A000C0
    csr_k_lmr_1                           :0x6800A000D0
    csr_k_equpreset_1                     :0x6800A000E0
    csr_k_equpreset16_1                   :0x6800A00100
    csr_cfg_vfregs_1                      :0x6800A00110
    csr_test_outl_1                       :0x6800A00150
    csr_test_outh_1                       :0x6800A00170
    csr_test_out_equ_l_1                  :0x6800A00190
    csr_test_out_equ_h_1                  :0x6800A001A8
    csr_core_out_1                        :0x6800A001C0
    csr_phy_k_1                           :0x6800A001D0
    csr_phy_ctl_1                         :0x6800A001D8
    csr_phy_core_status5_1                :0x6800A001E0
    csr_phy_core_statusl_1                :0x6800A001E8
    csr_phy_core_statush_1                :0x6800A001F8
    csr_phy_alert_sbe_1                   :0x6800A00208
    csr_phy_alert_dbe_1                   :0x6800A00210
    csr_tl_pm_tocontrol_1                 :0x6800A00218
    csr_tl_pm_clkcontrol_1                :0x6800A00220
    csr_tl_pm_auxpwr_1                    :0x6800A00228
    csr_tl_pm_event0_1                    :0x6800A00230
    csr_tl_pm_event1_1                    :0x6800A00238
    csr_tl_pm_event2_1                    :0x6800A00240
    csr_tl_pm_event3_1                    :0x6800A00248
    csr_tl_pm_event4_1                    :0x6800A00250
    csr_tl_pm_event5_1                    :0x6800A00258
    csr_tl_pm_event6_1                    :0x6800A00260
    csr_tl_pm_event7_1                    :0x6800A00268
    csr_tl_pm_data0_1                     :0x6800A00270
    csr_tl_pm_data1_1                     :0x6800A00278
    csr_tl_pm_data2_1                     :0x6800A00280
    csr_tl_pm_data3_1                     :0x6800A00288
    csr_tl_pm_data4_1                     :0x6800A00290
    csr_tl_pm_data5_1                     :0x6800A00298
    csr_tl_pm_data6_1                     :0x6800A002A0
    csr_tl_pm_data7_1                     :0x6800A002A8
    csr_test_in_1                         :0x6800A002B0
    csr_int_status_1                      :0x6800A002B8
    csr_clock_freq_1                      :0x6800A002C0
    csr_tl_pm_bwchange_1                  :0x6800A002C8
    csr_tl_pm_bwchange_busy_1             :0x6800A002D0
    csr_tl_report_hotplug_1               :0x6800A002D8
    csr_tl_report_latency_1               :0x6800A002E0
    csr_tl_report_vfstate_flr_trig_1      :0x6800A002E8
    csr_tl_report_vfstate_flr_ack_1       :0x6800A002F0
    csr_rst_ctrl_1                        :0x6800A002F8
    pwp_fla_cfg_1                         :0x6800A00300
    pwp_mem_err_inj_cfg_1                 :0x6800A00308
    pwp_sram_log_err0_1                   :0x6800A00310
    pwp_sram_log_err1_1                   :0x6800A00318
    pwp_sram_log_syndrome0_1              :0x6800A00320
    pwp_sram_log_syndrome1_1              :0x6800A00328
    pwp_sram_log_addr0_1                  :0x6800A00330
    pwp_sram_log_addr1_1                  :0x6800A00338
    csr_k_bar_1                           :0x6800A00380 0x80
    csr_k_pciconf_1                       :0x6800A01400 0x100
    csr_k_sriov_1                         :0x6800A03C00 0x100
    csr_tl_report_state_1                 :0x6800A06C00 0x20
    csr_apb_c1_0                          :0x6800A08000 0x8000
    csr_apb_c1_1                          :0x6800A48000 0x8000
    csr_apb_c1_2                          :0x6800A88000 0x8000
    csr_apb_c1_3                          :0x6800AC8000 0x8000
    csr_cfgregs_c1_0                      :0x6800B08000 0x800
    csr_cfgregs_c1_1                      :0x6800B0C000 0x800
    csr_cfgregs_c1_2                      :0x6800B10000 0x800
    csr_cfgregs_c1_3                      :0x6800B14000 0x800
    csr_bar_table_1                       :0x6800B18000 0x400
    csr_statsp_1                          :0x6800B28000 0x20
    csr_statst_1                          :0x6800B28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_PWP_CORE1_AN:0x6800A00000 - 0x6800C00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE2_AN:0x0000128180. New SA:0x6800C00000
    hsu_pwp_core2_timeout_thresh_cfg      :0x6800C00000
    hsu_pwp_core2_timedout_sta            :0x6800C00008
    hsu_pwp_core2_timeout_clr             :0x6800C00010
    hsu_pwp_core2_fatal_intr_cause        :0x6800C00018
    hsu_pwp_core2_fatal_intr_stat         :0x6800C00020
    hsu_pwp_core2_fatal_intr_mask         :0x6800C00028
    hsu_pwp_core2_fatal_intr_bset         :0x6800C00030
    hsu_pwp_core2_fatal_intr_bclr         :0x6800C00038
    hsu_pwp_core2_non_fatal_intr_cause    :0x6800C00040
    hsu_pwp_core2_non_fatal_intr_stat     :0x6800C00048
    hsu_pwp_core2_non_fatal_intr_mask     :0x6800C00050
    hsu_pwp_core2_non_fatal_intr_bset     :0x6800C00058
    hsu_pwp_core2_non_fatal_intr_bclr     :0x6800C00060
    hsu_pwp_core2_features                :0x6800C00068
    hsu_pwp_core2_spare_pio               :0x6800C00070
    hsu_pwp_core2_scratchpad              :0x6800C00078
    csr_pwp1_2                            :0x6800C00080
    csr_k_gen_2                           :0x6800C00088
    csr_k_pexconf_2                       :0x6800C00090
    csr_k_rx_cred_2                       :0x6800C000C0
    csr_k_lmr_2                           :0x6800C000D0
    csr_k_equpreset_2                     :0x6800C000E0
    csr_k_equpreset16_2                   :0x6800C00100
    csr_cfg_vfregs_2                      :0x6800C00110
    csr_test_outl_2                       :0x6800C00150
    csr_test_outh_2                       :0x6800C00170
    csr_test_out_equ_l_2                  :0x6800C00190
    csr_test_out_equ_h_2                  :0x6800C001A0
    csr_core_out_2                        :0x6800C001B0
    csr_phy_k_2                           :0x6800C001C0
    csr_phy_ctl_2                         :0x6800C001C8
    csr_phy_core_status5_2                :0x6800C001D0
    csr_phy_core_statusl_2                :0x6800C001D8
    csr_phy_core_statush_2                :0x6800C001E0
    csr_phy_alert_sbe_2                   :0x6800C001E8
    csr_phy_alert_dbe_2                   :0x6800C001F0
    csr_tl_pm_tocontrol_2                 :0x6800C001F8
    csr_tl_pm_clkcontrol_2                :0x6800C00200
    csr_tl_pm_auxpwr_2                    :0x6800C00208
    csr_tl_pm_event0_2                    :0x6800C00210
    csr_tl_pm_event1_2                    :0x6800C00218
    csr_tl_pm_event2_2                    :0x6800C00220
    csr_tl_pm_event3_2                    :0x6800C00228
    csr_tl_pm_event4_2                    :0x6800C00230
    csr_tl_pm_event5_2                    :0x6800C00238
    csr_tl_pm_event6_2                    :0x6800C00240
    csr_tl_pm_event7_2                    :0x6800C00248
    csr_tl_pm_data0_2                     :0x6800C00250
    csr_tl_pm_data1_2                     :0x6800C00258
    csr_tl_pm_data2_2                     :0x6800C00260
    csr_tl_pm_data3_2                     :0x6800C00268
    csr_tl_pm_data4_2                     :0x6800C00270
    csr_tl_pm_data5_2                     :0x6800C00278
    csr_tl_pm_data6_2                     :0x6800C00280
    csr_tl_pm_data7_2                     :0x6800C00288
    csr_test_in_2                         :0x6800C00290
    csr_int_status_2                      :0x6800C00298
    csr_clock_freq_2                      :0x6800C002A0
    csr_tl_pm_bwchange_2                  :0x6800C002A8
    csr_tl_pm_bwchange_busy_2             :0x6800C002B0
    csr_tl_report_hotplug_2               :0x6800C002B8
    csr_tl_report_latency_2               :0x6800C002C0
    csr_tl_report_vfstate_flr_trig_2      :0x6800C002C8
    csr_tl_report_vfstate_flr_ack_2       :0x6800C002D0
    csr_rst_ctrl_2                        :0x6800C002D8
    pwp_fla_cfg_2                         :0x6800C002E0
    pwp_mem_err_inj_cfg_2                 :0x6800C002E8
    pwp_sram_log_err0_2                   :0x6800C002F0
    pwp_sram_log_err1_2                   :0x6800C002F8
    pwp_sram_log_syndrome0_2              :0x6800C00300
    pwp_sram_log_syndrome1_2              :0x6800C00308
    pwp_sram_log_addr0_2                  :0x6800C00310
    pwp_sram_log_addr1_2                  :0x6800C00318
    csr_k_bar_2                           :0x6800C00380 0x80
    csr_k_pciconf_2                       :0x6800C01400 0x100
    csr_k_sriov_2                         :0x6800C03C00 0x100
    csr_tl_report_state_2                 :0x6800C06C00 0x20
    csr_apb_c2_0                          :0x6800C08000 0x8000
    csr_apb_c2_1                          :0x6800C48000 0x8000
    csr_apb_c2_2                          :0x6800C88000 0x8000
    csr_apb_c2_3                          :0x6800CC8000 0x8000
    csr_cfgregs_c2_0                      :0x6800D08000 0x800
    csr_cfgregs_c2_1                      :0x6800D0C000 0x800
    csr_cfgregs_c2_2                      :0x6800D10000 0x800
    csr_cfgregs_c2_3                      :0x6800D14000 0x800
    csr_bar_table_2                       :0x6800D18000 0x400
    csr_statsp_2                          :0x6800D28000 0x20
    csr_statst_2                          :0x6800D28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_PWP_CORE2_AN:0x6800C00000 - 0x6800E00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE3_AN:0x0000128180. New SA:0x6800E00000
    hsu_pwp_core3_timeout_thresh_cfg      :0x6800E00000
    hsu_pwp_core3_timedout_sta            :0x6800E00008
    hsu_pwp_core3_timeout_clr             :0x6800E00010
    hsu_pwp_core3_fatal_intr_cause        :0x6800E00018
    hsu_pwp_core3_fatal_intr_stat         :0x6800E00020
    hsu_pwp_core3_fatal_intr_mask         :0x6800E00028
    hsu_pwp_core3_fatal_intr_bset         :0x6800E00030
    hsu_pwp_core3_fatal_intr_bclr         :0x6800E00038
    hsu_pwp_core3_non_fatal_intr_cause    :0x6800E00040
    hsu_pwp_core3_non_fatal_intr_stat     :0x6800E00048
    hsu_pwp_core3_non_fatal_intr_mask     :0x6800E00050
    hsu_pwp_core3_non_fatal_intr_bset     :0x6800E00058
    hsu_pwp_core3_non_fatal_intr_bclr     :0x6800E00060
    hsu_pwp_core3_features                :0x6800E00068
    hsu_pwp_core3_spare_pio               :0x6800E00070
    hsu_pwp_core3_scratchpad              :0x6800E00078
    csr_pwp1_3                            :0x6800E00080
    csr_k_gen_3                           :0x6800E00088
    csr_k_pexconf_3                       :0x6800E00090
    csr_k_rx_cred_3                       :0x6800E000C0
    csr_k_lmr_3                           :0x6800E000D0
    csr_k_equpreset_3                     :0x6800E000E0
    csr_k_equpreset16_3                   :0x6800E00100
    csr_cfg_vfregs_3                      :0x6800E00110
    csr_test_outl_3                       :0x6800E00150
    csr_test_outh_3                       :0x6800E00170
    csr_test_out_equ_l_3                  :0x6800E00190
    csr_test_out_equ_h_3                  :0x6800E001A0
    csr_core_out_3                        :0x6800E001B0
    csr_phy_k_3                           :0x6800E001C0
    csr_phy_ctl_3                         :0x6800E001C8
    csr_phy_core_status5_3                :0x6800E001D0
    csr_phy_core_statusl_3                :0x6800E001D8
    csr_phy_core_statush_3                :0x6800E001E0
    csr_phy_alert_sbe_3                   :0x6800E001E8
    csr_phy_alert_dbe_3                   :0x6800E001F0
    csr_tl_pm_tocontrol_3                 :0x6800E001F8
    csr_tl_pm_clkcontrol_3                :0x6800E00200
    csr_tl_pm_auxpwr_3                    :0x6800E00208
    csr_tl_pm_event0_3                    :0x6800E00210
    csr_tl_pm_event1_3                    :0x6800E00218
    csr_tl_pm_event2_3                    :0x6800E00220
    csr_tl_pm_event3_3                    :0x6800E00228
    csr_tl_pm_event4_3                    :0x6800E00230
    csr_tl_pm_event5_3                    :0x6800E00238
    csr_tl_pm_event6_3                    :0x6800E00240
    csr_tl_pm_event7_3                    :0x6800E00248
    csr_tl_pm_data0_3                     :0x6800E00250
    csr_tl_pm_data1_3                     :0x6800E00258
    csr_tl_pm_data2_3                     :0x6800E00260
    csr_tl_pm_data3_3                     :0x6800E00268
    csr_tl_pm_data4_3                     :0x6800E00270
    csr_tl_pm_data5_3                     :0x6800E00278
    csr_tl_pm_data6_3                     :0x6800E00280
    csr_tl_pm_data7_3                     :0x6800E00288
    csr_test_in_3                         :0x6800E00290
    csr_int_status_3                      :0x6800E00298
    csr_clock_freq_3                      :0x6800E002A0
    csr_tl_pm_bwchange_3                  :0x6800E002A8
    csr_tl_pm_bwchange_busy_3             :0x6800E002B0
    csr_tl_report_hotplug_3               :0x6800E002B8
    csr_tl_report_latency_3               :0x6800E002C0
    csr_tl_report_vfstate_flr_trig_3      :0x6800E002C8
    csr_tl_report_vfstate_flr_ack_3       :0x6800E002D0
    csr_rst_ctrl_3                        :0x6800E002D8
    pwp_fla_cfg_3                         :0x6800E002E0
    pwp_mem_err_inj_cfg_3                 :0x6800E002E8
    pwp_sram_log_err0_3                   :0x6800E002F0
    pwp_sram_log_err1_3                   :0x6800E002F8
    pwp_sram_log_syndrome0_3              :0x6800E00300
    pwp_sram_log_syndrome1_3              :0x6800E00308
    pwp_sram_log_addr0_3                  :0x6800E00310
    pwp_sram_log_addr1_3                  :0x6800E00318
    csr_k_bar_3                           :0x6800E00380 0x80
    csr_k_pciconf_3                       :0x6800E01400 0x100
    csr_k_sriov_3                         :0x6800E03C00 0x100
    csr_tl_report_state_3                 :0x6800E06C00 0x20
    csr_apb_c3_0                          :0x6800E08000 0x8000
    csr_apb_c3_1                          :0x6800E48000 0x8000
    csr_apb_c3_2                          :0x6800E88000 0x8000
    csr_apb_c3_3                          :0x6800EC8000 0x8000
    csr_cfgregs_c3_0                      :0x6800F08000 0x800
    csr_cfgregs_c3_1                      :0x6800F0C000 0x800
    csr_cfgregs_c3_2                      :0x6800F10000 0x800
    csr_cfgregs_c3_3                      :0x6800F14000 0x800
    csr_bar_table_3                       :0x6800F18000 0x400
    csr_statsp_3                          :0x6800F28000 0x20
    csr_statst_3                          :0x6800F28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_PWP_CORE3_AN:0x6800E00000 - 0x6801000000:0x0000128180:0x0000200000
  ActSize:HSU_PTA_AN     :0x000063F100. New SA:0x6801000000
    hsu_pta_timeout_thresh_cfg            :0x6801000000
    hsu_pta_timedout_sta                  :0x6801000008
    hsu_pta_timeout_clr                   :0x6801000010
    hsu_pta_fatal_0_intr_cause            :0x6801000018
    hsu_pta_fatal_0_intr_stat             :0x6801000020
    hsu_pta_fatal_0_intr_mask             :0x6801000028
    hsu_pta_fatal_0_intr_bset             :0x6801000030
    hsu_pta_fatal_0_intr_bclr             :0x6801000038
    hsu_pta_fatal_1_intr_cause            :0x6801000040
    hsu_pta_fatal_1_intr_stat             :0x6801000048
    hsu_pta_fatal_1_intr_mask             :0x6801000050
    hsu_pta_fatal_1_intr_bset             :0x6801000058
    hsu_pta_fatal_1_intr_bclr             :0x6801000060
    hsu_pta_non_fatal_0_intr_cause        :0x6801000068
    hsu_pta_non_fatal_0_intr_stat         :0x6801000070
    hsu_pta_non_fatal_0_intr_mask         :0x6801000078
    hsu_pta_non_fatal_0_intr_bset         :0x6801000080
    hsu_pta_non_fatal_0_intr_bclr         :0x6801000088
    hsu_pta_non_fatal_1_intr_cause        :0x6801000090
    hsu_pta_non_fatal_1_intr_stat         :0x6801000098
    hsu_pta_non_fatal_1_intr_mask         :0x68010000A0
    hsu_pta_non_fatal_1_intr_bset         :0x68010000A8
    hsu_pta_non_fatal_1_intr_bclr         :0x68010000B0
    hsu_pta_features                      :0x68010000B8
    hsu_pta_spare_pio                     :0x68010000C0
    hsu_pta_scratchpad                    :0x68010000C8
    hsu_pta_ep_csr                        :0x68010000D0
    hsu_pta_interrupt_base_stride         :0x68010000D8
    hsu_pta_interrupt_message_address     :0x68010000E0
    hsu_pta_cpl_flr_drop                  :0x68010000E8
    hsu_pta_fla_ring_module_id_cfg        :0x6801000110
    hsu_pta_sram_log_err                  :0x6801000118
    hsu_pta_sram_log_syndrome             :0x6801000120
    hsu_pta_sram_log_addr                 :0x6801000128
    hsu_pta_mem_err_inj_cfg               :0x6801000130
    hsu_pta_vf_partition_lut              :0x6801000180 0x80
    hsu_pta_rmmu                          :0x6801004000 0x4000
    hsu_pta_rid_cam                       :0x6801044000 0x1000
    hsu_pta_emmu                          :0x6801050000 0x10000
    hsu_pta_csr_rid_auth                  :0x6801550000 0x20
    hsu_pta_cpl_crd_ctl                   :0x6801550100 0x20
    hsu_pta_misc_fifo                     :0x6801550200 0x40
    hsu_pta_doorbell_region_lut           :0x6801552000 0x2000
    hsu_pta_doorbell_address_mapping_table:0x6801572000 0x2000
    hsu_pta_vp_lookup_table               :0x6801592000 0x2000
    hsu_pta_crc_profile_lut               :0x68015A2000 0x100
    hsu_pta_interrupt_state               :0x68015A8000 0x8000
    hsu_pta_pending_np_req_cnt_to_vp      :0x68015E8000 0x20
    hsu_pta_tgt_rdb_crd                   :0x68015E8100 0x20
    hsu_pta_queue_empty_stat              :0x68015E8200 0x20
    hsu_pta_stat_cntr                     :0x68015E8400 0x200
    hsu_pta_err_int_cfg                   :0x68015E9400 0x20
    hsu_pta_plda_report_err_cfg           :0x68015E9500 0x20
    hsu_pta_interrupt_data_structure      :0x68015F0000 0x8000
    hsu_pta_oor_pfvf_err_log              :0x6801630000 0x80
    hsu_pta_np_oor_addr_err_log           :0x6801630C00 0x80
    hsu_pta_np_db_access_err_log          :0x6801631800 0x80
    hsu_pta_tlp_ovf_err_log               :0x6801632400 0x80
    hsu_pta_np_csr_reg_access_err_log     :0x6801633000 0x80
    hsu_pta_np_msix_reg_access_err_log    :0x6801633C00 0x80
    hsu_pta_np_pba_reg_access_err_log     :0x6801634800 0x80
    hsu_pta_np_other_reg_access_err_log   :0x6801635400 0x80
    hsu_pta_np_rmmu_miss_err_log          :0x6801636000 0x80
    hsu_pta_p_rmmu_miss_err_log           :0x6801636C00 0x80
    hsu_pta_np_4k_bound_cross_err_log     :0x6801637800 0x80
    hsu_pta_p_4k_bound_cross_err_log      :0x6801638400 0x80
    hsu_pta_p_db_access_err_log           :0x6801639000 0x80
    hsu_pta_p_csr_reg_access_err_log      :0x6801639C00 0x80
    hsu_pta_p_msix_reg_access_err_log     :0x680163A800 0x80
    hsu_pta_p_oor_addr_err_log            :0x680163B400 0x80
    hsu_pta_p_pba_reg_access_err_log      :0x680163C000 0x80
    hsu_pta_p_other_reg_access_err_log    :0x680163CC00 0x80
    hsu_pta_p_poison_wr_err_log           :0x680163D800 0x80
    hsu_pta_p_rc_int_err_log              :0x680163E400 0x20
    hsu_pta_ur_err_log                    :0x680163E500 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_PTA_AN      :0x6801000000 - 0x6801800000:0x000063F100:0x0000800000
  ActSize:HSU_TGT_AN     :0x00002C1000. New SA:0x6801800000
ROOT:HSU_TGT_AN:2:0x0000800000 - 0x6801800000:0x6802000000
    hsu_tgt_timeout_thresh_cfg            :0x6801800000
    hsu_tgt_timedout_sta                  :0x6801800008
    hsu_tgt_timeout_clr                   :0x6801800010
    hsu_tgt_fatal_intr_cause              :0x6801800018
    hsu_tgt_fatal_intr_stat               :0x6801800020
    hsu_tgt_fatal_intr_mask               :0x6801800028
    hsu_tgt_fatal_intr_bset               :0x6801800030
    hsu_tgt_fatal_intr_bclr               :0x6801800038
    hsu_tgt_non_fatal_intr_cause          :0x6801800040
    hsu_tgt_non_fatal_intr_stat           :0x6801800048
    hsu_tgt_non_fatal_intr_mask           :0x6801800050
    hsu_tgt_non_fatal_intr_bset           :0x6801800058
    hsu_tgt_non_fatal_intr_bclr           :0x6801800060
    hsu_tgt_features                      :0x6801800068
    hsu_tgt_spare_pio                     :0x6801800070
    hsu_tgt_scratchpad                    :0x6801800078
    hsu_tgt_csr_gen1                      :0x6801800080
    hsu_tgt_csr_cred_init_snx             :0x6801800088
    hsu_tgt_csr_err_log                   :0x6801800090
    hsu_tgt_csr_mem_init_cmd              :0x6801800098
    hsu_tgt_csr_mem_init_status           :0x68018000A0
    hsu_tgt_csr_mem_dbg_state0            :0x68018000A8
    hsu_tgt_csr_mem_dbg_state1            :0x68018000D8
    hsu_tgt_csr_mem_dbg_state2            :0x6801800100
    hsu_tgt_csr_mem_dbg_state3            :0x6801800128
    hsu_tgt_csr_at_reg1                   :0x6801800150
    hsu_tgt_csr_at_reg2                   :0x6801800158
    hsu_tgt_csr_at_reg3                   :0x6801800160
    hsu_tgt_csr_at_reg4                   :0x6801800168
    hsu_tgt_csr_at_reg5                   :0x6801800170
    hsu_tgt_csr_at_reg6                   :0x6801800178
    hsu_tgt_csr_at_reg7                   :0x6801800180
    hsu_tgt_csr_fla_ring_module_id_cfg    :0x6801800188
    hsu_tgt_csr_mem_err_inj_cfg           :0x6801800190
    hsu_tgt_csr_sram_log_err              :0x6801800198
    hsu_tgt_csr_sram_log_syndrome         :0x68018001A0
    hsu_tgt_csr_sram_log_addr             :0x68018001A8
    hsu_tgt_csr_mid_addr_0                :0x68018001B0
    hsu_tgt_csr_mid_addr_1                :0x68018001B8
    hsu_tgt_csr_mid_addr_2                :0x68018001C0
    hsu_tgt_csr_mid_addr_3                :0x68018001C8
    hsu_tgt_csr_mid_addr_4                :0x68018001D0
    hsu_tgt_csr_mid_addr_5                :0x68018001D8
    hsu_tgt_csr_mid_addr_6                :0x68018001E0
    hsu_tgt_csr_mid_addr_7                :0x68018001E8
    hsu_tgt_csr_mid_addr_8                :0x68018001F0
    hsu_tgt_csr_mid_addr_9                :0x68018001F8
    hsu_tgt_csr_mid_addr_10               :0x6801800200
    hsu_tgt_csr_mid_addr_11               :0x6801800208
    hsu_tgt_csr_mid_addr_12               :0x6801800210
    hsu_tgt_csr_mid_addr_13               :0x6801800218
    hsu_tgt_csr_gen2                      :0x6801800220
    hsu_tgt_csr_mem_ptag                  :0x6801802000 0x2000
    hsu_tgt_csr_mem_llst                  :0x6801822000 0x1000
    hsu_tgt_csr_mem_ftag                  :0x680182A000 0x1000
    hsu_tgt_csr_mem_iramc                 :0x6801832000 0x400
    hsu_tgt_csr_mem_iramd_lo              :0x6801836000 0x400
    hsu_tgt_csr_mem_iramd_hi              :0x680183A000 0x400
    hsu_tgt_csr_mem_rbuf_lo               :0x6801840000 0x8000
    hsu_tgt_csr_mem_rbuf_hi               :0x6801980000 0x8000
    hsu_tgt_csr_mem_tgt_stats             :0x6801AC0000 0x200
    HSU_TGT_AN      :INST[0]:0x6801800000 - 0x6801800000:0x0000800000
    HSU_TGT_AN      :INST[1]:0x6802000000 - 0x6802000000:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_TGT_AN      :0x6801800000 - 0x6802800000:0x00002C1000:0x0000400000
  ActSize:HSU_HDMA_PCIE_FRAMER_AN:0x0000009100. New SA:0x6802800000
ROOT:HSU_HDMA_PCIE_FRAMER_AN:2:0x0000080000 - 0x6802800000:0x6802880000
    hsu_hdma_pcie_framer_timeout_thresh_cfg:0x6802800000
    hsu_hdma_pcie_framer_timedout_sta     :0x6802800008
    hsu_hdma_pcie_framer_timeout_clr      :0x6802800010
    hsu_hdma_pcie_framer_fatal_intr_cause :0x6802800018
    hsu_hdma_pcie_framer_fatal_intr_stat  :0x6802800020
    hsu_hdma_pcie_framer_fatal_intr_mask  :0x6802800028
    hsu_hdma_pcie_framer_fatal_intr_bset  :0x6802800030
    hsu_hdma_pcie_framer_fatal_intr_bclr  :0x6802800038
    hsu_hdma_pcie_framer_non_fatal_intr_cause:0x6802800040
    hsu_hdma_pcie_framer_non_fatal_intr_stat:0x6802800048
    hsu_hdma_pcie_framer_non_fatal_intr_mask:0x6802800050
    hsu_hdma_pcie_framer_non_fatal_intr_bset:0x6802800058
    hsu_hdma_pcie_framer_non_fatal_intr_bclr:0x6802800060
    hsu_hdma_pcie_framer_features         :0x6802800068
    hsu_hdma_pcie_framer_spare_pio        :0x6802800070
    hsu_hdma_pcie_framer_scratchpad       :0x6802800078
    hsu_hdma_pcie_framer_icsr_tag_cfg     :0x6802800080
    hsu_hdma_pcie_framer_mem_err_inj_cfg  :0x6802800088
    hsu_hdma_pcie_framer_sram_log_syndrome:0x6802800090
    hsu_hdma_pcie_framer_sram_log_addr    :0x6802800098
    hsu_hdma_pcie_framer_sram_log_err_0   :0x68028000A0
    hsu_hdma_pcie_framer_sram_log_err_1   :0x68028000A8
    hsu_hdma_pcie_framer_icsr_wdata       :0x68028000C0 0x20
    hsu_hdma_pcie_framer_icsr_rdata       :0x68028001C0 0x20
    hsu_hdma_pcie_framer_icsr_addr        :0x68028002C0 0x20
    hsu_hdma_pcie_framer_icsr_cmd         :0x68028003C0 0x20
    hsu_hdma_pcie_framer_vf_partition_lut :0x6802800500 0x80
    hsu_hdma_pcie_framer_pf_vf_lookup     :0x6802801000 0x1000
    hsu_hdma_pcie_framer_str_ack_mode     :0x6802809000 0x20
    HSU_HDMA_PCIE_FRAMER_AN:INST[0]:0x6802800000 - 0x6802800000:0x0000080000
    HSU_HDMA_PCIE_FRAMER_AN:INST[1]:0x6802880000 - 0x6802880000:0x0000080000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_HSU_HDMA_PCIE_FRAMER_AN:0x6802800000 - 0x6802900000:0x0000009100:0x0000010000
  ActSize:DMA_HSU_AN     :0x0000016600. New SA:0x6802900000
    dma_hsu_timeout_thresh_cfg            :0x6802900000
    dma_hsu_timedout_sta                  :0x6802900008
    dma_hsu_timeout_clr                   :0x6802900010
    dma_hsu_fatal_intr_cause              :0x6802900018
    dma_hsu_fatal_intr_stat               :0x6802900020
    dma_hsu_fatal_intr_mask               :0x6802900028
    dma_hsu_fatal_intr_bset               :0x6802900030
    dma_hsu_fatal_intr_bclr               :0x6802900038
    dma_hsu_non_fatal_intr_cause          :0x6802900040
    dma_hsu_non_fatal_intr_stat           :0x6802900048
    dma_hsu_non_fatal_intr_mask           :0x6802900050
    dma_hsu_non_fatal_intr_bset           :0x6802900058
    dma_hsu_non_fatal_intr_bclr           :0x6802900060
    dma_hsu_opr_non_fatal_intr_cause      :0x6802900068
    dma_hsu_opr_non_fatal_intr_stat       :0x6802900070
    dma_hsu_opr_non_fatal_intr_mask       :0x6802900078
    dma_hsu_opr_non_fatal_intr_bset       :0x6802900080
    dma_hsu_opr_non_fatal_intr_bclr       :0x6802900088
    dma_hsu_str_non_fatal0_intr_cause     :0x6802900090
    dma_hsu_str_non_fatal0_intr_stat      :0x6802900098
    dma_hsu_str_non_fatal0_intr_mask      :0x68029000A0
    dma_hsu_str_non_fatal0_intr_bset      :0x68029000A8
    dma_hsu_str_non_fatal0_intr_bclr      :0x68029000B0
    dma_hsu_str_non_fatal1_intr_cause     :0x68029000B8
    dma_hsu_str_non_fatal1_intr_stat      :0x68029000C0
    dma_hsu_str_non_fatal1_intr_mask      :0x68029000C8
    dma_hsu_str_non_fatal1_intr_bset      :0x68029000D0
    dma_hsu_str_non_fatal1_intr_bclr      :0x68029000D8
    dma_hsu_str_non_fatal2_intr_cause     :0x68029000E0
    dma_hsu_str_non_fatal2_intr_stat      :0x68029000E8
    dma_hsu_str_non_fatal2_intr_mask      :0x68029000F0
    dma_hsu_str_non_fatal2_intr_bset      :0x68029000F8
    dma_hsu_str_non_fatal2_intr_bclr      :0x6802900100
    dma_hsu_features                      :0x6802900108
    dma_hsu_spare_pio                     :0x6802900110
    dma_hsu_scratchpad                    :0x6802900118
    dma_hsu_fla_ring_module_id_cfg        :0x6802900120
    dma_hsu_f1_wr_tag_cfg                 :0x6802900128
    dma_hsu_pcie_wr_tag_cfg               :0x6802900130
    dma_hsu_f1_rd_tag_cfg                 :0x6802900138
    dma_hsu_pcie_rd_tag_cfg               :0x6802900140
    dma_hsu_lid_cfg                       :0x6802900148
    dma_hsu_req_limit_cfg                 :0x6802900150
    dma_hsu_rate_limit_cfg                :0x6802900158
    dma_hsu_alloc_cfg_done                :0x6802900160
    dma_hsu_init_status                   :0x6802900168
    dma_hsu_dph_cmd_buf_cfg               :0x6802900170
    dma_hsu_opr_cfg                       :0x6802900178
    dma_hsu_stage_buf_alloc               :0x6802900180
    dma_hsu_gtr_cmd_buf_alloc_0           :0x6802900188
    dma_hsu_gtr_cmd_buf_alloc_1           :0x6802900190
    dma_hsu_gtr_cmd_buf_alloc_2           :0x6802900198
    dma_hsu_gtr_cmd_buf_alloc_3           :0x68029001A0
    dma_hsu_gtr_cmd_buf_alloc_4           :0x68029001A8
    dma_hsu_gtr_cmd_buf_alloc_5           :0x68029001B0
    dma_hsu_gtr_cmd_buf_alloc_6           :0x68029001B8
    dma_hsu_gtr_cmd_buf_alloc_7           :0x68029001C0
    dma_hsu_gtr_cmd_buf_alloc_8           :0x68029001C8
    dma_hsu_gtr_cmd_buf_alloc_9           :0x68029001D0
    dma_hsu_gtr_cmd_buf_alloc_10          :0x68029001D8
    dma_hsu_gtr_cmd_buf_alloc_11          :0x68029001E0
    dma_hsu_str_cmd_buf_alloc_0           :0x68029001E8
    dma_hsu_str_cmd_buf_alloc_1           :0x68029001F0
    dma_hsu_str_cmd_buf_alloc_2           :0x68029001F8
    dma_hsu_str_cmd_buf_alloc_3           :0x6802900200
    dma_hsu_str_cmd_buf_alloc_4           :0x6802900208
    dma_hsu_str_cmd_buf_alloc_5           :0x6802900210
    dma_hsu_str_cmd_buf_alloc_6           :0x6802900218
    dma_hsu_str_cmd_buf_alloc_7           :0x6802900220
    dma_hsu_str_cmd_buf_alloc_8           :0x6802900228
    dma_hsu_str_cmd_buf_alloc_9           :0x6802900230
    dma_hsu_str_cmd_buf_alloc_10          :0x6802900238
    dma_hsu_str_cmd_buf_alloc_11          :0x6802900240
    dma_hsu_cmp_cmd_buf_alloc_0           :0x6802900248
    dma_hsu_cmp_cmd_buf_alloc_1           :0x6802900250
    dma_hsu_cmp_cmd_buf_alloc_2           :0x6802900258
    dma_hsu_cmp_cmd_buf_alloc_3           :0x6802900260
    dma_hsu_cmp_cmd_buf_alloc_4           :0x6802900268
    dma_hsu_cmp_cmd_buf_alloc_5           :0x6802900270
    dma_hsu_cmp_cmd_buf_alloc_6           :0x6802900278
    dma_hsu_cmp_cmd_buf_alloc_7           :0x6802900280
    dma_hsu_cmp_cmd_buf_alloc_8           :0x6802900288
    dma_hsu_cmp_cmd_buf_alloc_9           :0x6802900290
    dma_hsu_cmp_cmd_buf_alloc_10          :0x6802900298
    dma_hsu_cmp_cmd_buf_alloc_11          :0x68029002A0
    dma_hsu_dph_csr_wu_header             :0x68029002A8
    dma_hsu_dph_cmd_buf_occy              :0x68029002B0
    dma_hsu_str_cmd_buf_occy              :0x68029002B8
    dma_hsu_cmp_cmd_buf_occy              :0x68029002C0
    dma_hsu_dph_enq_wu_cnt                :0x68029002C8
    dma_hsu_dph_intr_err_wu_log           :0x68029002D0
    dma_hsu_dph_intr_rord_err_log         :0x68029002F0
    dma_hsu_gtr_thd_cfg_tab_0             :0x68029002F8
    dma_hsu_gtr_thd_cfg_tab_1             :0x6802900300
    dma_hsu_gtr_thd_cfg_tab_2             :0x6802900308
    dma_hsu_gtr_thd_cfg_tab_3             :0x6802900310
    dma_hsu_gtr_thd_cfg_tab_4             :0x6802900318
    dma_hsu_gtr_thd_cfg_tab_5             :0x6802900320
    dma_hsu_gtr_thd_cfg_tab_6             :0x6802900328
    dma_hsu_gtr_thd_cfg_tab_7             :0x6802900330
    dma_hsu_gtr_thd_cfg_tab_8             :0x6802900338
    dma_hsu_gtr_thd_cfg_tab_9             :0x6802900340
    dma_hsu_gtr_thd_cfg_tab_10            :0x6802900348
    dma_hsu_gtr_thd_cfg_tab_11            :0x6802900350
    dma_hsu_gtr_f1_tag_alloc_0            :0x6802900358
    dma_hsu_gtr_f1_tag_alloc_1            :0x6802900360
    dma_hsu_gtr_f1_tag_alloc_2            :0x6802900368
    dma_hsu_gtr_f1_tag_alloc_3            :0x6802900370
    dma_hsu_gtr_f1_tag_alloc_4            :0x6802900378
    dma_hsu_gtr_f1_tag_alloc_5            :0x6802900380
    dma_hsu_gtr_f1_tag_alloc_6            :0x6802900388
    dma_hsu_gtr_f1_tag_alloc_7            :0x6802900390
    dma_hsu_gtr_f1_tag_alloc_8            :0x6802900398
    dma_hsu_gtr_f1_tag_alloc_9            :0x68029003A0
    dma_hsu_gtr_f1_tag_alloc_10           :0x68029003A8
    dma_hsu_gtr_f1_tag_alloc_11           :0x68029003B0
    dma_hsu_gtr_f1_tag_prof_thresh_0      :0x68029003B8
    dma_hsu_gtr_f1_tag_prof_thresh_1      :0x68029003C0
    dma_hsu_gtr_f1_tag_prof_thresh_2      :0x68029003C8
    dma_hsu_gtr_f1_tag_prof_thresh_3      :0x68029003D0
    dma_hsu_gtr_f1_tag_prof_thresh_4      :0x68029003D8
    dma_hsu_gtr_f1_tag_prof_thresh_5      :0x68029003E0
    dma_hsu_gtr_f1_tag_prof_thresh_6      :0x68029003E8
    dma_hsu_gtr_f1_tag_prof_thresh_7      :0x68029003F0
    dma_hsu_pcie_force_free_trigger       :0x68029003F8
    dma_hsu_pcie_force_free_status        :0x6802900400
    dma_hsu_pcie_drain_en                 :0x6802900408
    dma_hsu_pcie_drain2_en                :0x6802900430
    dma_hsu_pcie_timer_tick_mode          :0x6802900450
    dma_hsu_pcie_timer_period             :0x6802900458
    dma_hsu_iop_tag_cfg                   :0x6802900460
    dma_hsu_gtr_pcie_rord_buf_cfg         :0x6802900468
    dma_hsu_gtr_pcie_thd_tag_alloc_0      :0x6802900470
    dma_hsu_gtr_pcie_thd_tag_alloc_1      :0x6802900478
    dma_hsu_gtr_pcie_thd_tag_alloc_2      :0x6802900480
    dma_hsu_gtr_pcie_thd_tag_alloc_3      :0x6802900488
    dma_hsu_gtr_pcie_thd_tag_alloc_4      :0x6802900490
    dma_hsu_gtr_pcie_thd_tag_alloc_5      :0x6802900498
    dma_hsu_gtr_pcie_thd_tag_alloc_6      :0x68029004A0
    dma_hsu_gtr_pcie_thd_tag_alloc_7      :0x68029004A8
    dma_hsu_gtr_pcie_thd_tag_alloc_8      :0x68029004B0
    dma_hsu_gtr_pcie_thd_tag_alloc_9      :0x68029004B8
    dma_hsu_gtr_pcie_thd_tag_alloc_10     :0x68029004C0
    dma_hsu_gtr_pcie_thd_tag_alloc_11     :0x68029004C8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_0     :0x68029004D0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_1     :0x68029004D8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_2     :0x68029004E0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_3     :0x68029004E8
    dma_hsu_gtr_pcie_ptr_prof_thresh_0    :0x68029004F0
    dma_hsu_gtr_pcie_ptr_prof_thresh_1    :0x68029004F8
    dma_hsu_gtr_pcie_ptr_prof_thresh_2    :0x6802900500
    dma_hsu_gtr_pcie_ptr_prof_thresh_3    :0x6802900508
    dma_hsu_gtr_pcie_ptr_prof_thresh_4    :0x6802900510
    dma_hsu_gtr_pcie_ptr_prof_thresh_5    :0x6802900518
    dma_hsu_gtr_pcie_ptr_prof_thresh_6    :0x6802900520
    dma_hsu_gtr_pcie_ptr_prof_thresh_7    :0x6802900528
    dma_hsu_gtr_glb_alloc_status          :0x6802900530
    dma_hsu_gtr_hsu_preproc_invalid_err_cnt:0x6802900538
    dma_hsu_gtr_hsu_preproc_fid_err_cnt   :0x6802900540
    dma_hsu_gtr_hsu_preproc_reqcnt_err_cnt:0x6802900548
    dma_hsu_gtr_hsu_preproc_in_timeout_err_cnt:0x6802900550
    dma_hsu_opr_enq_cmd_lst_cnt_0         :0x6802900558
    dma_hsu_opr_enq_cmd_lst_cnt_1         :0x6802900560
    dma_hsu_opr_enq_cmd_lst_cnt_2         :0x6802900568
    dma_hsu_opr_enq_cmd_lst_cnt_3         :0x6802900570
    dma_hsu_opr_enq_cmd_lst_cnt_4         :0x6802900578
    dma_hsu_opr_enq_cmd_lst_cnt_5         :0x6802900580
    dma_hsu_opr_enq_cmd_lst_cnt_6         :0x6802900588
    dma_hsu_opr_enq_cmd_lst_cnt_7         :0x6802900590
    dma_hsu_opr_enq_cmd_lst_cnt_8         :0x6802900598
    dma_hsu_opr_enq_cmd_lst_cnt_9         :0x68029005A0
    dma_hsu_opr_enq_cmd_lst_cnt_10        :0x68029005A8
    dma_hsu_opr_enq_cmd_lst_cnt_11        :0x68029005B0
    dma_hsu_opr_enq_cmd_lst_cnt_12        :0x68029005B8
    dma_hsu_opr_enq_cmd_lst_cnt_13        :0x68029005C0
    dma_hsu_opr_enq_cmd_lst_cnt_14        :0x68029005C8
    dma_hsu_opr_enq_cmd_lst_cnt_15        :0x68029005D0
    dma_hsu_cmp_enq_cmd_lst_cnt           :0x68029005D8
    dma_hsu_cmp_wus_sent_cnt              :0x68029005E0
    dma_hsu_cmp_err_wus_sent_cnt          :0x68029005E8
    dma_hsu_cmp_iop_wus_sent_cnt          :0x68029005F0
    dma_hsu_cmp_iop_err_wus_sent_cnt      :0x68029005F8
    dma_hsu_dmi_cfg                       :0x6802900600
    dma_hsu_dmi_cmp_pcie_wr_cnt           :0x6802900608
    dma_hsu_dmi_str_pcie_wr_cnt           :0x6802900610
    dma_hsu_dmi_gtr_pcie_rd_cnt           :0x6802900618
    dma_hsu_dmi_iop_pcie_req_cnt          :0x6802900620
    dma_hsu_dmi_p_resp_cnt                :0x6802900628
    dma_hsu_dmi_np_resp_cnt               :0x6802900630
    dma_hsu_dmi_lsn_sent_cnt              :0x6802900638
    dma_hsu_dmi_lsn_rcvd_cnt              :0x6802900640
    dma_hsu_dmi_ldn_sent_cnt              :0x6802900648
    dma_hsu_dmi_ldn_rcvd_cnt              :0x6802900650
    dma_hsu_sram_log_err                  :0x6802900658
    dma_hsu_sram_log_syndrome             :0x6802900660
    dma_hsu_sram_log_addr                 :0x6802900668
    dma_hsu_mem_err_inj_cfg               :0x6802900670
    dma_hsu_dph_fla_mux_sel               :0x6802900678
    dma_hsu_gtr_fla_mux_sel               :0x6802900680
    dma_hsu_cmp_fla_mux_sel               :0x6802900688
    dma_hsu_dmi_fla_mux_sel               :0x6802900690
    dma_hsu_iop_fla_mux_sel               :0x6802900698
    dma_hsu_opr_fla_mux_sel               :0x68029006A0
    dma_hsu_dph_fla_obus                  :0x68029006A8
    dma_hsu_gtr_fla_obus                  :0x68029006B0
    dma_hsu_cmp_fla_obus                  :0x68029006B8
    dma_hsu_dmi_fla_obus                  :0x68029006C0
    dma_hsu_iop_fla_obus                  :0x68029006C8
    dma_hsu_opr_fla_obus                  :0x68029006D0
    dma_hsu_crc64v_poly0_cfg              :0x6802900800 0x200
    dma_hsu_crc64v_poly1_cfg              :0x6802901800 0x200
    dma_hsu_dph_cmd_buf_thd_occy          :0x6802902800 0x80
    dma_hsu_str_cmd_buf_thd_occy          :0x6802902C00 0x80
    dma_hsu_gtr_cmd_buf_thd_occy          :0x6802903000 0x80
    dma_hsu_cmp_cmd_buf_thd_occy          :0x6802903400 0x80
    dma_hsu_dph_rord_tag_tab              :0x6802903800 0x400
    dma_hsu_dph_rord_fifo_head            :0x6802905800 0x80
    dma_hsu_dph_intr_parser_err_log       :0x6802905C00 0x80
    dma_hsu_dph_gtr_thd_crd_cnt           :0x6802906000 0x80
    dma_hsu_dph_iop_thd_crd_cnt           :0x6802906400 0x20
    dma_hsu_dph_per_thd_wu_cnt            :0x6802906500 0x80
    dma_hsu_iop_bm_addr_cfg               :0x6802906900 0x100
    dma_hsu_gtr_opr_credit                :0x6802907100 0x80
    dma_hsu_gtr_thd_alloc_status          :0x6802907500 0x80
    dma_hsu_gtr_pcie_ctrl_alloc_status    :0x6802907900 0x20
    dma_hsu_gtr_per_thd_byte_cnt          :0x6802907A00 0x80
    dma_hsu_gtr_intr_parser_err_log       :0x6802907E00 0x80
    dma_hsu_gtr_f1_rord_tag_tab           :0x6802909000 0x1000
    dma_hsu_gtr_pcie_rord_tag_tab         :0x6802911000 0x800
    dma_hsu_gtr_rord_fifo_head            :0x6802915000 0x80
    dma_hsu_str_dbg_probe                 :0x6802915400 0x40
    dma_hsu_str_stats_cnt_probe           :0x6802915600 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_DMA_HSU_AN      :0x6802900000 - 0x6802920000:0x0000016600:0x0000020000
  ActSize:FEP_HU_AN      :0x0000000248. New SA:0x6802920000
    fep_hu_timeout_thresh_cfg             :0x6802920000
    fep_hu_timedout_sta                   :0x6802920008
    fep_hu_timeout_clr                    :0x6802920010
    fep_hu_fatal_intr_cause               :0x6802920018
    fep_hu_fatal_intr_stat                :0x6802920020
    fep_hu_fatal_intr_mask                :0x6802920028
    fep_hu_fatal_intr_bset                :0x6802920030
    fep_hu_fatal_intr_bclr                :0x6802920038
    fep_hu_non_fatal_intr_cause           :0x6802920040
    fep_hu_non_fatal_intr_stat            :0x6802920048
    fep_hu_non_fatal_intr_mask            :0x6802920050
    fep_hu_non_fatal_intr_bset            :0x6802920058
    fep_hu_non_fatal_intr_bclr            :0x6802920060
    fep_hu_features                       :0x6802920068
    fep_hu_spare_pio                      :0x6802920070
    fep_hu_scratchpad                     :0x6802920078
    fep_hu_misc_cfg                       :0x6802920080
    fep_hu_mem_err_inj_cfg                :0x6802920088
    fep_hu_fla_ring_module_id_cfg         :0x6802920090
    fep_hu_fla_cfg                        :0x6802920098
    fep_hu_fla_sta                        :0x68029200A0
    fep_hu_local_id                       :0x68029200A8
    fep_hu_strict_order                   :0x68029200B0
    fep_hu_cmn_snx_cdt_init_val           :0x68029200B8
    fep_hu_hdma_sn_filter                 :0x68029200C0
    fep_hu_cmn_sn_filter                  :0x68029200C8
    fep_hu_snx_sn_filter                  :0x68029200D0
    fep_hu_cmn_lsn_arb_cfg                :0x68029200D8
    fep_hu_snx_lsn_arb_cfg                :0x68029200E0
    fep_hu_dest_cfg_cmd_0                 :0x68029200E8
    fep_hu_dest_cfg_cmd_1                 :0x68029200F0
    fep_hu_dest_cfg_cmd_2                 :0x68029200F8
    fep_hu_dest_cfg_cmd_3                 :0x6802920100
    fep_hu_hbm_ddr_hash                   :0x6802920108
    fep_hu_ddr_hash                       :0x6802920110
    fep_hu_addr_trans_hbm_pc_rsvd0_cfg    :0x6802920118
    fep_hu_addr_trans_nu_mu_cfg           :0x6802920120
    fep_hu_addr_trans_hu_nvram_ddr_cfg    :0x6802920128
    fep_hu_addr_trans_rsvd1_cfg           :0x6802920130
    fep_hu_addr_trans_rsvd2_cfg           :0x6802920138
    fep_hu_addr_trans_default_cfg         :0x6802920140
    fep_hu_sn_sent_cnt                    :0x6802920148
    fep_hu_sn_rcvd_cnt                    :0x6802920150
    fep_hu_lsn_addr_trans_err_cnt         :0x6802920158
    fep_hu_lsn_unknown_dest_err_cnt       :0x6802920160
    fep_hu_lsn_msg_filter_err_cnt         :0x6802920168
    fep_hu_sn_msg_sent_incr_en            :0x6802920170
    fep_hu_tgt_sn_sent_cnt                :0x6802920178
    fep_hu_hdma_sn_sent_cnt               :0x6802920180
    fep_hu_cmn_sn_sent_cnt                :0x6802920188
    fep_hu_snx_sn_sent_cnt                :0x6802920190
    fep_hu_dn_ej_cnt                      :0x6802920198
    fep_hu_dn_inj_cnt                     :0x68029201A0
    fep_hu_ldn_addr_trans_err_cnt         :0x68029201A8
    fep_hu_ldn_unknown_dest_err_cnt       :0x68029201B0
    fep_hu_dn_metadata_merr_cnt           :0x68029201B8
    fep_hu_dn_metadata_serr_cnt           :0x68029201C0
    fep_hu_dn_data_merr_cnt               :0x68029201C8
    fep_hu_dn_data_serr_cnt               :0x68029201D0
    fep_hu_lsn_msg_filter_log             :0x68029201D8
    fep_hu_lsn_addr_trans_log             :0x68029201F0
    fep_hu_lsn_unknown_dest_log           :0x6802920208
    fep_hu_ldn_addr_trans_log             :0x6802920220
    fep_hu_ldn_unknown_dest_log           :0x6802920230
    fep_hu_dn_ecc_err_addr_log            :0x6802920240
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_FEPW_HU_AN_FEP_HU_AN:0x6802920000 - 0x6802920400:0x0000000248:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x6802940000
    dnr_timeout_thresh_cfg                :0x6802940000
    dnr_timedout_sta                      :0x6802940008
    dnr_timeout_clr                       :0x6802940010
    dnr_fatal_intr_cause                  :0x6802940018
    dnr_fatal_intr_stat                   :0x6802940020
    dnr_fatal_intr_mask                   :0x6802940028
    dnr_fatal_intr_bset                   :0x6802940030
    dnr_fatal_intr_bclr                   :0x6802940038
    dnr_non_fatal_intr_cause              :0x6802940040
    dnr_non_fatal_intr_stat               :0x6802940048
    dnr_non_fatal_intr_mask               :0x6802940050
    dnr_non_fatal_intr_bset               :0x6802940058
    dnr_non_fatal_intr_bclr               :0x6802940060
    dnr_features                          :0x6802940068
    dnr_spare_pio                         :0x6802940070
    dnr_scratchpad                        :0x6802940078
    dnr_alt_ej_port_0                     :0x6802940080
    dnr_alt_ej_port_1                     :0x6802940088
    dnr_alt_ej_port_2                     :0x6802940090
    dnr_alt_ej_port_3                     :0x6802940098
    dnr_alt_ej_port_4                     :0x68029400A0
    dnr_cong_ctrl                         :0x68029400A8
    dnr_route_cfg                         :0x68029400B0
    dnr_credit_cfg                        :0x68029400B8
    dnr_injection_credit_cfg              :0x68029400C0
    dnr_vc_sel_wt_cfg                     :0x68029400C8
    dnr_default_dgid_cfg                  :0x68029400D0
    dnr_fla_ring_module_id_cfg            :0x68029400D8
    dnr_credit_watchdog_timer_cfg         :0x68029400E0
    dnr_dbg_ibuf_occ_cnt                  :0x68029400E8
    dnr_dbg_intf_buf_occ_cnt              :0x68029400F0
    dnr_dbg_inj_credit_cnt                :0x68029400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x6802940100
    dnr_dbg_ibuf_credit_cnt_1             :0x6802940108
    dnr_dbg_ibuf_credit_cnt_2             :0x6802940110
    dnr_dbg_ibuf_credit_cnt_3             :0x6802940118
    dnr_dbg_ebuf_credit_cnt               :0x6802940120
    dnr_intr_dgid_out_of_range_log        :0x6802940128
    dnr_gid_to_coords_map                 :0x6802942000 0x2000
    dnr_wt_table_0                        :0x6802952000 0x800
    dnr_wt_table_1                        :0x6802956000 0x800
    dnr_wt_table_2                        :0x680295A000 0x800
    dnr_wt_table_3                        :0x680295E000 0x800
    dnr_wt_table_4                        :0x6802962000 0x800
    dnr_injpipe_dbg_probe0                :0x6802966000 0x40
    dnr_injpipe_dbg_probe1                :0x6802966200 0x40
    dnr_ejpipe_dbg_probe0                 :0x6802966400 0x40
    dnr_ejpipe_dbg_probe1                 :0x6802966600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x6802966800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x6802966A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x6802966C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x6802966E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x6802967000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x6802967200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x6802967400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x6802967600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x6802967800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x6802967A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_1_AN_FEPW_HU_AN_DNR_AN:0x6802940000 - 0x6802980000:0x0000027C00:0x0000040000
AN: FEPW_HU_AN            :0x6802980000
 FEPW_HU_AN    :0x6802980000
AN: HSU_1_AN              :0x6802980000

  ActSize:HSU_PWP_FIP_AN :0x000042C000. New SA:0x7000000000
    hsu_pwp_fip_timeout_thresh_cfg        :0x7000000000
    hsu_pwp_fip_timedout_sta              :0x7000000008
    hsu_pwp_fip_timeout_clr               :0x7000000010
    hsu_pwp_fip_fatal_intr_cause          :0x7000000018
    hsu_pwp_fip_fatal_intr_stat           :0x7000000020
    hsu_pwp_fip_fatal_intr_mask           :0x7000000028
    hsu_pwp_fip_fatal_intr_bset           :0x7000000030
    hsu_pwp_fip_fatal_intr_bclr           :0x7000000038
    hsu_pwp_fip_non_fatal_intr_cause      :0x7000000040
    hsu_pwp_fip_non_fatal_intr_stat       :0x7000000048
    hsu_pwp_fip_non_fatal_intr_mask       :0x7000000050
    hsu_pwp_fip_non_fatal_intr_bset       :0x7000000058
    hsu_pwp_fip_non_fatal_intr_bclr       :0x7000000060
    hsu_pwp_fip_features                  :0x7000000068
    hsu_pwp_fip_spare_pio                 :0x7000000070
    hsu_pwp_fip_scratchpad                :0x7000000078
    csr_pwp1                              :0x7000000080
    csr_pwp2                              :0x7000000088
    csr_pwp_wuen_0                        :0x7000000090
    csr_pwp_wuen_1                        :0x7000000098
    csr_pwp_wuen_2                        :0x70000000A0
    csr_pwp_wuen_3                        :0x70000000A8
    csr_flr_fid                           :0x70000000B0
    csr_pwp_err_log                       :0x70000000D8
    csr_pwp_mem_init_cmd                  :0x70000000E0
    csr_pwp_mem_init_status               :0x70000000E8
    csr_cap_msi_dw0_lo                    :0x70000000F0
    csr_cap_msix_dw0_lo                   :0x70000000F8
    csr_cap_tph_dw0                       :0x7000000100
    csr_cap_ats_dw0                       :0x7000000108
    csr_sta_msix_fm                       :0x7000000110
    csr_fid_base_0                        :0x7000000138
    csr_fid_base_1                        :0x7000000140
    csr_fid_base_2                        :0x7000000148
    csr_fid_base_3                        :0x7000000150
    pwp_fla_ring_module_id_cfg            :0x7000000158
    pwp_mem_err_inj_cfg                   :0x7000000160
    pwp_sram_log_err0                     :0x7000000168
    pwp_sram_log_err1                     :0x7000000170
    pwp_sram_log_syndrome0                :0x7000000178
    pwp_sram_log_syndrome1                :0x7000000180
    pwp_sram_log_addr0                    :0x7000000188
    pwp_sram_log_addr1                    :0x7000000190
    csr_cap_msi_dw0_hi                    :0x7000001000 0x1000
    csr_cap_msi_dw1                       :0x7000009000 0x1000
    csr_cap_msi_dw2                       :0x7000011000 0x1000
    csr_cap_msi_dw3_lo                    :0x7000019000 0x1000
    csr_cap_msix_dw0_hi                   :0x7000021000 0x1000
    csr_cap_msix_dw1                      :0x7000029000 0x1000
    csr_cap_msix_dw2                      :0x7000031000 0x1000
    csr_cap_tph_dw1                       :0x7000039000 0x1000
    csr_cap_tph_dw2                       :0x7000041000 0x1000
    csr_cap_ats_dw1                       :0x7000049000 0x1000
    csr_cap_msi_dw4                       :0x7000051000 0x1000
    csr_cap_msi_pvm                       :0x7000059000 0x1000
    csr_tab_msix_pvm                      :0x7000070000 0x10000
    csr_cap_msi_en                        :0x70000F0000 0x1000
    csr_cap_msix_en                       :0x70000F8000 0x1000
    csr_cap_msix_fm                       :0x7000100000 0x1000
    csr_tab_msix_dw0                      :0x7000110000 0x10000
    csr_tab_msix_dw1                      :0x7000190000 0x10000
    csr_tab_msix_dw2                      :0x7000210000 0x10000
    csr_tab_msix_dw3_hi                   :0x7000290000 0x10000
    csr_tab_msix_fid                      :0x7000310000 0x10000
    csr_tab_msix_lmb                      :0x7000390000 0x1000
    csr_tab_msix_ind                      :0x70003A0000 0x10000
    csr_clr_msix_pend                     :0x7000420000 0x400
    csr_clr_msi_pend                      :0x7000428000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_PWP_FIP_AN  :0x7000000000 - 0x7000800000:0x000042C000:0x0000800000
  ActSize:HSU_PWP_CORE0_AN:0x0000128180. New SA:0x7000800000
    hsu_pwp_core0_timeout_thresh_cfg      :0x7000800000
    hsu_pwp_core0_timedout_sta            :0x7000800008
    hsu_pwp_core0_timeout_clr             :0x7000800010
    hsu_pwp_core0_fatal_intr_cause        :0x7000800018
    hsu_pwp_core0_fatal_intr_stat         :0x7000800020
    hsu_pwp_core0_fatal_intr_mask         :0x7000800028
    hsu_pwp_core0_fatal_intr_bset         :0x7000800030
    hsu_pwp_core0_fatal_intr_bclr         :0x7000800038
    hsu_pwp_core0_non_fatal_intr_cause    :0x7000800040
    hsu_pwp_core0_non_fatal_intr_stat     :0x7000800048
    hsu_pwp_core0_non_fatal_intr_mask     :0x7000800050
    hsu_pwp_core0_non_fatal_intr_bset     :0x7000800058
    hsu_pwp_core0_non_fatal_intr_bclr     :0x7000800060
    hsu_pwp_core0_features                :0x7000800068
    hsu_pwp_core0_spare_pio               :0x7000800070
    hsu_pwp_core0_scratchpad              :0x7000800078
    csr_pwp1_0                            :0x7000800080
    csr_k_gen_0                           :0x7000800088
    csr_k_pexconf_0                       :0x7000800090
    csr_k_rx_cred_0                       :0x70008000C0
    csr_k_lmr_0                           :0x70008000D0
    csr_k_equpreset_0                     :0x70008000E0
    csr_k_equpreset16_0                   :0x7000800100
    csr_cfg_vfregs_0                      :0x7000800110
    csr_test_outl_0                       :0x7000800150
    csr_test_outh_0                       :0x7000800170
    csr_test_out_equ_l_0                  :0x7000800190
    csr_test_out_equ_h_0                  :0x70008001C0
    csr_core_out_0                        :0x70008001F0
    csr_phy_k_0                           :0x7000800200
    csr_phy_ctl_0                         :0x7000800208
    csr_phy_core_status5_0                :0x7000800210
    csr_phy_core_statusl_0                :0x7000800218
    csr_phy_core_statush_0                :0x7000800238
    csr_phy_alert_sbe_0                   :0x7000800258
    csr_phy_alert_dbe_0                   :0x7000800260
    csr_tl_pm_tocontrol_0                 :0x7000800268
    csr_tl_pm_clkcontrol_0                :0x7000800270
    csr_tl_pm_auxpwr_0                    :0x7000800278
    csr_tl_pm_event0_0                    :0x7000800280
    csr_tl_pm_event1_0                    :0x7000800288
    csr_tl_pm_event2_0                    :0x7000800290
    csr_tl_pm_event3_0                    :0x7000800298
    csr_tl_pm_event4_0                    :0x70008002A0
    csr_tl_pm_event5_0                    :0x70008002A8
    csr_tl_pm_event6_0                    :0x70008002B0
    csr_tl_pm_event7_0                    :0x70008002B8
    csr_tl_pm_data0_0                     :0x70008002C0
    csr_tl_pm_data1_0                     :0x70008002C8
    csr_tl_pm_data2_0                     :0x70008002D0
    csr_tl_pm_data3_0                     :0x70008002D8
    csr_tl_pm_data4_0                     :0x70008002E0
    csr_tl_pm_data5_0                     :0x70008002E8
    csr_tl_pm_data6_0                     :0x70008002F0
    csr_tl_pm_data7_0                     :0x70008002F8
    csr_test_in_0                         :0x7000800300
    csr_int_status_0                      :0x7000800308
    csr_clock_freq_0                      :0x7000800310
    csr_tl_pm_bwchange_0                  :0x7000800318
    csr_tl_pm_bwchange_busy_0             :0x7000800320
    csr_tl_report_hotplug_0               :0x7000800328
    csr_tl_report_latency_0               :0x7000800330
    csr_tl_report_vfstate_flr_trig_0      :0x7000800338
    csr_tl_report_vfstate_flr_ack_0       :0x7000800340
    csr_rst_ctrl_0                        :0x7000800348
    pwp_fla_cfg_0                         :0x7000800350
    pwp_mem_err_inj_cfg_0                 :0x7000800358
    pwp_sram_log_err0_0                   :0x7000800360
    pwp_sram_log_err1_0                   :0x7000800368
    pwp_sram_log_syndrome0_0              :0x7000800370
    pwp_sram_log_syndrome1_0              :0x7000800378
    pwp_sram_log_addr0_0                  :0x7000800380
    pwp_sram_log_addr1_0                  :0x7000800388
    csr_k_bar_0                           :0x7000800400 0x80
    csr_k_pciconf_0                       :0x7000801400 0x100
    csr_k_sriov_0                         :0x7000803C00 0x100
    csr_tl_report_state_0                 :0x7000806C00 0x20
    csr_apb_c0_0                          :0x7000808000 0x8000
    csr_apb_c0_1                          :0x7000848000 0x8000
    csr_apb_c0_2                          :0x7000888000 0x8000
    csr_apb_c0_3                          :0x70008C8000 0x8000
    csr_cfgregs_c0_0                      :0x7000908000 0x800
    csr_cfgregs_c0_1                      :0x700090C000 0x800
    csr_cfgregs_c0_2                      :0x7000910000 0x800
    csr_cfgregs_c0_3                      :0x7000914000 0x800
    csr_bar_table_0                       :0x7000918000 0x400
    csr_statsp_0                          :0x7000928000 0x20
    csr_statst_0                          :0x7000928100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_PWP_CORE0_AN:0x7000800000 - 0x7000A00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE1_AN:0x0000128180. New SA:0x7000A00000
    hsu_pwp_core1_timeout_thresh_cfg      :0x7000A00000
    hsu_pwp_core1_timedout_sta            :0x7000A00008
    hsu_pwp_core1_timeout_clr             :0x7000A00010
    hsu_pwp_core1_fatal_intr_cause        :0x7000A00018
    hsu_pwp_core1_fatal_intr_stat         :0x7000A00020
    hsu_pwp_core1_fatal_intr_mask         :0x7000A00028
    hsu_pwp_core1_fatal_intr_bset         :0x7000A00030
    hsu_pwp_core1_fatal_intr_bclr         :0x7000A00038
    hsu_pwp_core1_non_fatal_intr_cause    :0x7000A00040
    hsu_pwp_core1_non_fatal_intr_stat     :0x7000A00048
    hsu_pwp_core1_non_fatal_intr_mask     :0x7000A00050
    hsu_pwp_core1_non_fatal_intr_bset     :0x7000A00058
    hsu_pwp_core1_non_fatal_intr_bclr     :0x7000A00060
    hsu_pwp_core1_features                :0x7000A00068
    hsu_pwp_core1_spare_pio               :0x7000A00070
    hsu_pwp_core1_scratchpad              :0x7000A00078
    csr_pwp1_1                            :0x7000A00080
    csr_k_gen_1                           :0x7000A00088
    csr_k_pexconf_1                       :0x7000A00090
    csr_k_rx_cred_1                       :0x7000A000C0
    csr_k_lmr_1                           :0x7000A000D0
    csr_k_equpreset_1                     :0x7000A000E0
    csr_k_equpreset16_1                   :0x7000A00100
    csr_cfg_vfregs_1                      :0x7000A00110
    csr_test_outl_1                       :0x7000A00150
    csr_test_outh_1                       :0x7000A00170
    csr_test_out_equ_l_1                  :0x7000A00190
    csr_test_out_equ_h_1                  :0x7000A001A8
    csr_core_out_1                        :0x7000A001C0
    csr_phy_k_1                           :0x7000A001D0
    csr_phy_ctl_1                         :0x7000A001D8
    csr_phy_core_status5_1                :0x7000A001E0
    csr_phy_core_statusl_1                :0x7000A001E8
    csr_phy_core_statush_1                :0x7000A001F8
    csr_phy_alert_sbe_1                   :0x7000A00208
    csr_phy_alert_dbe_1                   :0x7000A00210
    csr_tl_pm_tocontrol_1                 :0x7000A00218
    csr_tl_pm_clkcontrol_1                :0x7000A00220
    csr_tl_pm_auxpwr_1                    :0x7000A00228
    csr_tl_pm_event0_1                    :0x7000A00230
    csr_tl_pm_event1_1                    :0x7000A00238
    csr_tl_pm_event2_1                    :0x7000A00240
    csr_tl_pm_event3_1                    :0x7000A00248
    csr_tl_pm_event4_1                    :0x7000A00250
    csr_tl_pm_event5_1                    :0x7000A00258
    csr_tl_pm_event6_1                    :0x7000A00260
    csr_tl_pm_event7_1                    :0x7000A00268
    csr_tl_pm_data0_1                     :0x7000A00270
    csr_tl_pm_data1_1                     :0x7000A00278
    csr_tl_pm_data2_1                     :0x7000A00280
    csr_tl_pm_data3_1                     :0x7000A00288
    csr_tl_pm_data4_1                     :0x7000A00290
    csr_tl_pm_data5_1                     :0x7000A00298
    csr_tl_pm_data6_1                     :0x7000A002A0
    csr_tl_pm_data7_1                     :0x7000A002A8
    csr_test_in_1                         :0x7000A002B0
    csr_int_status_1                      :0x7000A002B8
    csr_clock_freq_1                      :0x7000A002C0
    csr_tl_pm_bwchange_1                  :0x7000A002C8
    csr_tl_pm_bwchange_busy_1             :0x7000A002D0
    csr_tl_report_hotplug_1               :0x7000A002D8
    csr_tl_report_latency_1               :0x7000A002E0
    csr_tl_report_vfstate_flr_trig_1      :0x7000A002E8
    csr_tl_report_vfstate_flr_ack_1       :0x7000A002F0
    csr_rst_ctrl_1                        :0x7000A002F8
    pwp_fla_cfg_1                         :0x7000A00300
    pwp_mem_err_inj_cfg_1                 :0x7000A00308
    pwp_sram_log_err0_1                   :0x7000A00310
    pwp_sram_log_err1_1                   :0x7000A00318
    pwp_sram_log_syndrome0_1              :0x7000A00320
    pwp_sram_log_syndrome1_1              :0x7000A00328
    pwp_sram_log_addr0_1                  :0x7000A00330
    pwp_sram_log_addr1_1                  :0x7000A00338
    csr_k_bar_1                           :0x7000A00380 0x80
    csr_k_pciconf_1                       :0x7000A01400 0x100
    csr_k_sriov_1                         :0x7000A03C00 0x100
    csr_tl_report_state_1                 :0x7000A06C00 0x20
    csr_apb_c1_0                          :0x7000A08000 0x8000
    csr_apb_c1_1                          :0x7000A48000 0x8000
    csr_apb_c1_2                          :0x7000A88000 0x8000
    csr_apb_c1_3                          :0x7000AC8000 0x8000
    csr_cfgregs_c1_0                      :0x7000B08000 0x800
    csr_cfgregs_c1_1                      :0x7000B0C000 0x800
    csr_cfgregs_c1_2                      :0x7000B10000 0x800
    csr_cfgregs_c1_3                      :0x7000B14000 0x800
    csr_bar_table_1                       :0x7000B18000 0x400
    csr_statsp_1                          :0x7000B28000 0x20
    csr_statst_1                          :0x7000B28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_PWP_CORE1_AN:0x7000A00000 - 0x7000C00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE2_AN:0x0000128180. New SA:0x7000C00000
    hsu_pwp_core2_timeout_thresh_cfg      :0x7000C00000
    hsu_pwp_core2_timedout_sta            :0x7000C00008
    hsu_pwp_core2_timeout_clr             :0x7000C00010
    hsu_pwp_core2_fatal_intr_cause        :0x7000C00018
    hsu_pwp_core2_fatal_intr_stat         :0x7000C00020
    hsu_pwp_core2_fatal_intr_mask         :0x7000C00028
    hsu_pwp_core2_fatal_intr_bset         :0x7000C00030
    hsu_pwp_core2_fatal_intr_bclr         :0x7000C00038
    hsu_pwp_core2_non_fatal_intr_cause    :0x7000C00040
    hsu_pwp_core2_non_fatal_intr_stat     :0x7000C00048
    hsu_pwp_core2_non_fatal_intr_mask     :0x7000C00050
    hsu_pwp_core2_non_fatal_intr_bset     :0x7000C00058
    hsu_pwp_core2_non_fatal_intr_bclr     :0x7000C00060
    hsu_pwp_core2_features                :0x7000C00068
    hsu_pwp_core2_spare_pio               :0x7000C00070
    hsu_pwp_core2_scratchpad              :0x7000C00078
    csr_pwp1_2                            :0x7000C00080
    csr_k_gen_2                           :0x7000C00088
    csr_k_pexconf_2                       :0x7000C00090
    csr_k_rx_cred_2                       :0x7000C000C0
    csr_k_lmr_2                           :0x7000C000D0
    csr_k_equpreset_2                     :0x7000C000E0
    csr_k_equpreset16_2                   :0x7000C00100
    csr_cfg_vfregs_2                      :0x7000C00110
    csr_test_outl_2                       :0x7000C00150
    csr_test_outh_2                       :0x7000C00170
    csr_test_out_equ_l_2                  :0x7000C00190
    csr_test_out_equ_h_2                  :0x7000C001A0
    csr_core_out_2                        :0x7000C001B0
    csr_phy_k_2                           :0x7000C001C0
    csr_phy_ctl_2                         :0x7000C001C8
    csr_phy_core_status5_2                :0x7000C001D0
    csr_phy_core_statusl_2                :0x7000C001D8
    csr_phy_core_statush_2                :0x7000C001E0
    csr_phy_alert_sbe_2                   :0x7000C001E8
    csr_phy_alert_dbe_2                   :0x7000C001F0
    csr_tl_pm_tocontrol_2                 :0x7000C001F8
    csr_tl_pm_clkcontrol_2                :0x7000C00200
    csr_tl_pm_auxpwr_2                    :0x7000C00208
    csr_tl_pm_event0_2                    :0x7000C00210
    csr_tl_pm_event1_2                    :0x7000C00218
    csr_tl_pm_event2_2                    :0x7000C00220
    csr_tl_pm_event3_2                    :0x7000C00228
    csr_tl_pm_event4_2                    :0x7000C00230
    csr_tl_pm_event5_2                    :0x7000C00238
    csr_tl_pm_event6_2                    :0x7000C00240
    csr_tl_pm_event7_2                    :0x7000C00248
    csr_tl_pm_data0_2                     :0x7000C00250
    csr_tl_pm_data1_2                     :0x7000C00258
    csr_tl_pm_data2_2                     :0x7000C00260
    csr_tl_pm_data3_2                     :0x7000C00268
    csr_tl_pm_data4_2                     :0x7000C00270
    csr_tl_pm_data5_2                     :0x7000C00278
    csr_tl_pm_data6_2                     :0x7000C00280
    csr_tl_pm_data7_2                     :0x7000C00288
    csr_test_in_2                         :0x7000C00290
    csr_int_status_2                      :0x7000C00298
    csr_clock_freq_2                      :0x7000C002A0
    csr_tl_pm_bwchange_2                  :0x7000C002A8
    csr_tl_pm_bwchange_busy_2             :0x7000C002B0
    csr_tl_report_hotplug_2               :0x7000C002B8
    csr_tl_report_latency_2               :0x7000C002C0
    csr_tl_report_vfstate_flr_trig_2      :0x7000C002C8
    csr_tl_report_vfstate_flr_ack_2       :0x7000C002D0
    csr_rst_ctrl_2                        :0x7000C002D8
    pwp_fla_cfg_2                         :0x7000C002E0
    pwp_mem_err_inj_cfg_2                 :0x7000C002E8
    pwp_sram_log_err0_2                   :0x7000C002F0
    pwp_sram_log_err1_2                   :0x7000C002F8
    pwp_sram_log_syndrome0_2              :0x7000C00300
    pwp_sram_log_syndrome1_2              :0x7000C00308
    pwp_sram_log_addr0_2                  :0x7000C00310
    pwp_sram_log_addr1_2                  :0x7000C00318
    csr_k_bar_2                           :0x7000C00380 0x80
    csr_k_pciconf_2                       :0x7000C01400 0x100
    csr_k_sriov_2                         :0x7000C03C00 0x100
    csr_tl_report_state_2                 :0x7000C06C00 0x20
    csr_apb_c2_0                          :0x7000C08000 0x8000
    csr_apb_c2_1                          :0x7000C48000 0x8000
    csr_apb_c2_2                          :0x7000C88000 0x8000
    csr_apb_c2_3                          :0x7000CC8000 0x8000
    csr_cfgregs_c2_0                      :0x7000D08000 0x800
    csr_cfgregs_c2_1                      :0x7000D0C000 0x800
    csr_cfgregs_c2_2                      :0x7000D10000 0x800
    csr_cfgregs_c2_3                      :0x7000D14000 0x800
    csr_bar_table_2                       :0x7000D18000 0x400
    csr_statsp_2                          :0x7000D28000 0x20
    csr_statst_2                          :0x7000D28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_PWP_CORE2_AN:0x7000C00000 - 0x7000E00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE3_AN:0x0000128180. New SA:0x7000E00000
    hsu_pwp_core3_timeout_thresh_cfg      :0x7000E00000
    hsu_pwp_core3_timedout_sta            :0x7000E00008
    hsu_pwp_core3_timeout_clr             :0x7000E00010
    hsu_pwp_core3_fatal_intr_cause        :0x7000E00018
    hsu_pwp_core3_fatal_intr_stat         :0x7000E00020
    hsu_pwp_core3_fatal_intr_mask         :0x7000E00028
    hsu_pwp_core3_fatal_intr_bset         :0x7000E00030
    hsu_pwp_core3_fatal_intr_bclr         :0x7000E00038
    hsu_pwp_core3_non_fatal_intr_cause    :0x7000E00040
    hsu_pwp_core3_non_fatal_intr_stat     :0x7000E00048
    hsu_pwp_core3_non_fatal_intr_mask     :0x7000E00050
    hsu_pwp_core3_non_fatal_intr_bset     :0x7000E00058
    hsu_pwp_core3_non_fatal_intr_bclr     :0x7000E00060
    hsu_pwp_core3_features                :0x7000E00068
    hsu_pwp_core3_spare_pio               :0x7000E00070
    hsu_pwp_core3_scratchpad              :0x7000E00078
    csr_pwp1_3                            :0x7000E00080
    csr_k_gen_3                           :0x7000E00088
    csr_k_pexconf_3                       :0x7000E00090
    csr_k_rx_cred_3                       :0x7000E000C0
    csr_k_lmr_3                           :0x7000E000D0
    csr_k_equpreset_3                     :0x7000E000E0
    csr_k_equpreset16_3                   :0x7000E00100
    csr_cfg_vfregs_3                      :0x7000E00110
    csr_test_outl_3                       :0x7000E00150
    csr_test_outh_3                       :0x7000E00170
    csr_test_out_equ_l_3                  :0x7000E00190
    csr_test_out_equ_h_3                  :0x7000E001A0
    csr_core_out_3                        :0x7000E001B0
    csr_phy_k_3                           :0x7000E001C0
    csr_phy_ctl_3                         :0x7000E001C8
    csr_phy_core_status5_3                :0x7000E001D0
    csr_phy_core_statusl_3                :0x7000E001D8
    csr_phy_core_statush_3                :0x7000E001E0
    csr_phy_alert_sbe_3                   :0x7000E001E8
    csr_phy_alert_dbe_3                   :0x7000E001F0
    csr_tl_pm_tocontrol_3                 :0x7000E001F8
    csr_tl_pm_clkcontrol_3                :0x7000E00200
    csr_tl_pm_auxpwr_3                    :0x7000E00208
    csr_tl_pm_event0_3                    :0x7000E00210
    csr_tl_pm_event1_3                    :0x7000E00218
    csr_tl_pm_event2_3                    :0x7000E00220
    csr_tl_pm_event3_3                    :0x7000E00228
    csr_tl_pm_event4_3                    :0x7000E00230
    csr_tl_pm_event5_3                    :0x7000E00238
    csr_tl_pm_event6_3                    :0x7000E00240
    csr_tl_pm_event7_3                    :0x7000E00248
    csr_tl_pm_data0_3                     :0x7000E00250
    csr_tl_pm_data1_3                     :0x7000E00258
    csr_tl_pm_data2_3                     :0x7000E00260
    csr_tl_pm_data3_3                     :0x7000E00268
    csr_tl_pm_data4_3                     :0x7000E00270
    csr_tl_pm_data5_3                     :0x7000E00278
    csr_tl_pm_data6_3                     :0x7000E00280
    csr_tl_pm_data7_3                     :0x7000E00288
    csr_test_in_3                         :0x7000E00290
    csr_int_status_3                      :0x7000E00298
    csr_clock_freq_3                      :0x7000E002A0
    csr_tl_pm_bwchange_3                  :0x7000E002A8
    csr_tl_pm_bwchange_busy_3             :0x7000E002B0
    csr_tl_report_hotplug_3               :0x7000E002B8
    csr_tl_report_latency_3               :0x7000E002C0
    csr_tl_report_vfstate_flr_trig_3      :0x7000E002C8
    csr_tl_report_vfstate_flr_ack_3       :0x7000E002D0
    csr_rst_ctrl_3                        :0x7000E002D8
    pwp_fla_cfg_3                         :0x7000E002E0
    pwp_mem_err_inj_cfg_3                 :0x7000E002E8
    pwp_sram_log_err0_3                   :0x7000E002F0
    pwp_sram_log_err1_3                   :0x7000E002F8
    pwp_sram_log_syndrome0_3              :0x7000E00300
    pwp_sram_log_syndrome1_3              :0x7000E00308
    pwp_sram_log_addr0_3                  :0x7000E00310
    pwp_sram_log_addr1_3                  :0x7000E00318
    csr_k_bar_3                           :0x7000E00380 0x80
    csr_k_pciconf_3                       :0x7000E01400 0x100
    csr_k_sriov_3                         :0x7000E03C00 0x100
    csr_tl_report_state_3                 :0x7000E06C00 0x20
    csr_apb_c3_0                          :0x7000E08000 0x8000
    csr_apb_c3_1                          :0x7000E48000 0x8000
    csr_apb_c3_2                          :0x7000E88000 0x8000
    csr_apb_c3_3                          :0x7000EC8000 0x8000
    csr_cfgregs_c3_0                      :0x7000F08000 0x800
    csr_cfgregs_c3_1                      :0x7000F0C000 0x800
    csr_cfgregs_c3_2                      :0x7000F10000 0x800
    csr_cfgregs_c3_3                      :0x7000F14000 0x800
    csr_bar_table_3                       :0x7000F18000 0x400
    csr_statsp_3                          :0x7000F28000 0x20
    csr_statst_3                          :0x7000F28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_PWP_CORE3_AN:0x7000E00000 - 0x7001000000:0x0000128180:0x0000200000
  ActSize:HSU_PTA_AN     :0x000063F100. New SA:0x7001000000
    hsu_pta_timeout_thresh_cfg            :0x7001000000
    hsu_pta_timedout_sta                  :0x7001000008
    hsu_pta_timeout_clr                   :0x7001000010
    hsu_pta_fatal_0_intr_cause            :0x7001000018
    hsu_pta_fatal_0_intr_stat             :0x7001000020
    hsu_pta_fatal_0_intr_mask             :0x7001000028
    hsu_pta_fatal_0_intr_bset             :0x7001000030
    hsu_pta_fatal_0_intr_bclr             :0x7001000038
    hsu_pta_fatal_1_intr_cause            :0x7001000040
    hsu_pta_fatal_1_intr_stat             :0x7001000048
    hsu_pta_fatal_1_intr_mask             :0x7001000050
    hsu_pta_fatal_1_intr_bset             :0x7001000058
    hsu_pta_fatal_1_intr_bclr             :0x7001000060
    hsu_pta_non_fatal_0_intr_cause        :0x7001000068
    hsu_pta_non_fatal_0_intr_stat         :0x7001000070
    hsu_pta_non_fatal_0_intr_mask         :0x7001000078
    hsu_pta_non_fatal_0_intr_bset         :0x7001000080
    hsu_pta_non_fatal_0_intr_bclr         :0x7001000088
    hsu_pta_non_fatal_1_intr_cause        :0x7001000090
    hsu_pta_non_fatal_1_intr_stat         :0x7001000098
    hsu_pta_non_fatal_1_intr_mask         :0x70010000A0
    hsu_pta_non_fatal_1_intr_bset         :0x70010000A8
    hsu_pta_non_fatal_1_intr_bclr         :0x70010000B0
    hsu_pta_features                      :0x70010000B8
    hsu_pta_spare_pio                     :0x70010000C0
    hsu_pta_scratchpad                    :0x70010000C8
    hsu_pta_ep_csr                        :0x70010000D0
    hsu_pta_interrupt_base_stride         :0x70010000D8
    hsu_pta_interrupt_message_address     :0x70010000E0
    hsu_pta_cpl_flr_drop                  :0x70010000E8
    hsu_pta_fla_ring_module_id_cfg        :0x7001000110
    hsu_pta_sram_log_err                  :0x7001000118
    hsu_pta_sram_log_syndrome             :0x7001000120
    hsu_pta_sram_log_addr                 :0x7001000128
    hsu_pta_mem_err_inj_cfg               :0x7001000130
    hsu_pta_vf_partition_lut              :0x7001000180 0x80
    hsu_pta_rmmu                          :0x7001004000 0x4000
    hsu_pta_rid_cam                       :0x7001044000 0x1000
    hsu_pta_emmu                          :0x7001050000 0x10000
    hsu_pta_csr_rid_auth                  :0x7001550000 0x20
    hsu_pta_cpl_crd_ctl                   :0x7001550100 0x20
    hsu_pta_misc_fifo                     :0x7001550200 0x40
    hsu_pta_doorbell_region_lut           :0x7001552000 0x2000
    hsu_pta_doorbell_address_mapping_table:0x7001572000 0x2000
    hsu_pta_vp_lookup_table               :0x7001592000 0x2000
    hsu_pta_crc_profile_lut               :0x70015A2000 0x100
    hsu_pta_interrupt_state               :0x70015A8000 0x8000
    hsu_pta_pending_np_req_cnt_to_vp      :0x70015E8000 0x20
    hsu_pta_tgt_rdb_crd                   :0x70015E8100 0x20
    hsu_pta_queue_empty_stat              :0x70015E8200 0x20
    hsu_pta_stat_cntr                     :0x70015E8400 0x200
    hsu_pta_err_int_cfg                   :0x70015E9400 0x20
    hsu_pta_plda_report_err_cfg           :0x70015E9500 0x20
    hsu_pta_interrupt_data_structure      :0x70015F0000 0x8000
    hsu_pta_oor_pfvf_err_log              :0x7001630000 0x80
    hsu_pta_np_oor_addr_err_log           :0x7001630C00 0x80
    hsu_pta_np_db_access_err_log          :0x7001631800 0x80
    hsu_pta_tlp_ovf_err_log               :0x7001632400 0x80
    hsu_pta_np_csr_reg_access_err_log     :0x7001633000 0x80
    hsu_pta_np_msix_reg_access_err_log    :0x7001633C00 0x80
    hsu_pta_np_pba_reg_access_err_log     :0x7001634800 0x80
    hsu_pta_np_other_reg_access_err_log   :0x7001635400 0x80
    hsu_pta_np_rmmu_miss_err_log          :0x7001636000 0x80
    hsu_pta_p_rmmu_miss_err_log           :0x7001636C00 0x80
    hsu_pta_np_4k_bound_cross_err_log     :0x7001637800 0x80
    hsu_pta_p_4k_bound_cross_err_log      :0x7001638400 0x80
    hsu_pta_p_db_access_err_log           :0x7001639000 0x80
    hsu_pta_p_csr_reg_access_err_log      :0x7001639C00 0x80
    hsu_pta_p_msix_reg_access_err_log     :0x700163A800 0x80
    hsu_pta_p_oor_addr_err_log            :0x700163B400 0x80
    hsu_pta_p_pba_reg_access_err_log      :0x700163C000 0x80
    hsu_pta_p_other_reg_access_err_log    :0x700163CC00 0x80
    hsu_pta_p_poison_wr_err_log           :0x700163D800 0x80
    hsu_pta_p_rc_int_err_log              :0x700163E400 0x20
    hsu_pta_ur_err_log                    :0x700163E500 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_PTA_AN      :0x7001000000 - 0x7001800000:0x000063F100:0x0000800000
  ActSize:HSU_TGT_AN     :0x00002C1000. New SA:0x7001800000
ROOT:HSU_TGT_AN:2:0x0000800000 - 0x7001800000:0x7002000000
    hsu_tgt_timeout_thresh_cfg            :0x7001800000
    hsu_tgt_timedout_sta                  :0x7001800008
    hsu_tgt_timeout_clr                   :0x7001800010
    hsu_tgt_fatal_intr_cause              :0x7001800018
    hsu_tgt_fatal_intr_stat               :0x7001800020
    hsu_tgt_fatal_intr_mask               :0x7001800028
    hsu_tgt_fatal_intr_bset               :0x7001800030
    hsu_tgt_fatal_intr_bclr               :0x7001800038
    hsu_tgt_non_fatal_intr_cause          :0x7001800040
    hsu_tgt_non_fatal_intr_stat           :0x7001800048
    hsu_tgt_non_fatal_intr_mask           :0x7001800050
    hsu_tgt_non_fatal_intr_bset           :0x7001800058
    hsu_tgt_non_fatal_intr_bclr           :0x7001800060
    hsu_tgt_features                      :0x7001800068
    hsu_tgt_spare_pio                     :0x7001800070
    hsu_tgt_scratchpad                    :0x7001800078
    hsu_tgt_csr_gen1                      :0x7001800080
    hsu_tgt_csr_cred_init_snx             :0x7001800088
    hsu_tgt_csr_err_log                   :0x7001800090
    hsu_tgt_csr_mem_init_cmd              :0x7001800098
    hsu_tgt_csr_mem_init_status           :0x70018000A0
    hsu_tgt_csr_mem_dbg_state0            :0x70018000A8
    hsu_tgt_csr_mem_dbg_state1            :0x70018000D8
    hsu_tgt_csr_mem_dbg_state2            :0x7001800100
    hsu_tgt_csr_mem_dbg_state3            :0x7001800128
    hsu_tgt_csr_at_reg1                   :0x7001800150
    hsu_tgt_csr_at_reg2                   :0x7001800158
    hsu_tgt_csr_at_reg3                   :0x7001800160
    hsu_tgt_csr_at_reg4                   :0x7001800168
    hsu_tgt_csr_at_reg5                   :0x7001800170
    hsu_tgt_csr_at_reg6                   :0x7001800178
    hsu_tgt_csr_at_reg7                   :0x7001800180
    hsu_tgt_csr_fla_ring_module_id_cfg    :0x7001800188
    hsu_tgt_csr_mem_err_inj_cfg           :0x7001800190
    hsu_tgt_csr_sram_log_err              :0x7001800198
    hsu_tgt_csr_sram_log_syndrome         :0x70018001A0
    hsu_tgt_csr_sram_log_addr             :0x70018001A8
    hsu_tgt_csr_mid_addr_0                :0x70018001B0
    hsu_tgt_csr_mid_addr_1                :0x70018001B8
    hsu_tgt_csr_mid_addr_2                :0x70018001C0
    hsu_tgt_csr_mid_addr_3                :0x70018001C8
    hsu_tgt_csr_mid_addr_4                :0x70018001D0
    hsu_tgt_csr_mid_addr_5                :0x70018001D8
    hsu_tgt_csr_mid_addr_6                :0x70018001E0
    hsu_tgt_csr_mid_addr_7                :0x70018001E8
    hsu_tgt_csr_mid_addr_8                :0x70018001F0
    hsu_tgt_csr_mid_addr_9                :0x70018001F8
    hsu_tgt_csr_mid_addr_10               :0x7001800200
    hsu_tgt_csr_mid_addr_11               :0x7001800208
    hsu_tgt_csr_mid_addr_12               :0x7001800210
    hsu_tgt_csr_mid_addr_13               :0x7001800218
    hsu_tgt_csr_gen2                      :0x7001800220
    hsu_tgt_csr_mem_ptag                  :0x7001802000 0x2000
    hsu_tgt_csr_mem_llst                  :0x7001822000 0x1000
    hsu_tgt_csr_mem_ftag                  :0x700182A000 0x1000
    hsu_tgt_csr_mem_iramc                 :0x7001832000 0x400
    hsu_tgt_csr_mem_iramd_lo              :0x7001836000 0x400
    hsu_tgt_csr_mem_iramd_hi              :0x700183A000 0x400
    hsu_tgt_csr_mem_rbuf_lo               :0x7001840000 0x8000
    hsu_tgt_csr_mem_rbuf_hi               :0x7001980000 0x8000
    hsu_tgt_csr_mem_tgt_stats             :0x7001AC0000 0x200
    HSU_TGT_AN      :INST[0]:0x7001800000 - 0x7001800000:0x0000800000
    HSU_TGT_AN      :INST[1]:0x7002000000 - 0x7002000000:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_TGT_AN      :0x7001800000 - 0x7002800000:0x00002C1000:0x0000400000
  ActSize:HSU_HDMA_PCIE_FRAMER_AN:0x0000009100. New SA:0x7002800000
ROOT:HSU_HDMA_PCIE_FRAMER_AN:2:0x0000080000 - 0x7002800000:0x7002880000
    hsu_hdma_pcie_framer_timeout_thresh_cfg:0x7002800000
    hsu_hdma_pcie_framer_timedout_sta     :0x7002800008
    hsu_hdma_pcie_framer_timeout_clr      :0x7002800010
    hsu_hdma_pcie_framer_fatal_intr_cause :0x7002800018
    hsu_hdma_pcie_framer_fatal_intr_stat  :0x7002800020
    hsu_hdma_pcie_framer_fatal_intr_mask  :0x7002800028
    hsu_hdma_pcie_framer_fatal_intr_bset  :0x7002800030
    hsu_hdma_pcie_framer_fatal_intr_bclr  :0x7002800038
    hsu_hdma_pcie_framer_non_fatal_intr_cause:0x7002800040
    hsu_hdma_pcie_framer_non_fatal_intr_stat:0x7002800048
    hsu_hdma_pcie_framer_non_fatal_intr_mask:0x7002800050
    hsu_hdma_pcie_framer_non_fatal_intr_bset:0x7002800058
    hsu_hdma_pcie_framer_non_fatal_intr_bclr:0x7002800060
    hsu_hdma_pcie_framer_features         :0x7002800068
    hsu_hdma_pcie_framer_spare_pio        :0x7002800070
    hsu_hdma_pcie_framer_scratchpad       :0x7002800078
    hsu_hdma_pcie_framer_icsr_tag_cfg     :0x7002800080
    hsu_hdma_pcie_framer_mem_err_inj_cfg  :0x7002800088
    hsu_hdma_pcie_framer_sram_log_syndrome:0x7002800090
    hsu_hdma_pcie_framer_sram_log_addr    :0x7002800098
    hsu_hdma_pcie_framer_sram_log_err_0   :0x70028000A0
    hsu_hdma_pcie_framer_sram_log_err_1   :0x70028000A8
    hsu_hdma_pcie_framer_icsr_wdata       :0x70028000C0 0x20
    hsu_hdma_pcie_framer_icsr_rdata       :0x70028001C0 0x20
    hsu_hdma_pcie_framer_icsr_addr        :0x70028002C0 0x20
    hsu_hdma_pcie_framer_icsr_cmd         :0x70028003C0 0x20
    hsu_hdma_pcie_framer_vf_partition_lut :0x7002800500 0x80
    hsu_hdma_pcie_framer_pf_vf_lookup     :0x7002801000 0x1000
    hsu_hdma_pcie_framer_str_ack_mode     :0x7002809000 0x20
    HSU_HDMA_PCIE_FRAMER_AN:INST[0]:0x7002800000 - 0x7002800000:0x0000080000
    HSU_HDMA_PCIE_FRAMER_AN:INST[1]:0x7002880000 - 0x7002880000:0x0000080000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_HSU_HDMA_PCIE_FRAMER_AN:0x7002800000 - 0x7002900000:0x0000009100:0x0000010000
  ActSize:DMA_HSU_AN     :0x0000016600. New SA:0x7002900000
    dma_hsu_timeout_thresh_cfg            :0x7002900000
    dma_hsu_timedout_sta                  :0x7002900008
    dma_hsu_timeout_clr                   :0x7002900010
    dma_hsu_fatal_intr_cause              :0x7002900018
    dma_hsu_fatal_intr_stat               :0x7002900020
    dma_hsu_fatal_intr_mask               :0x7002900028
    dma_hsu_fatal_intr_bset               :0x7002900030
    dma_hsu_fatal_intr_bclr               :0x7002900038
    dma_hsu_non_fatal_intr_cause          :0x7002900040
    dma_hsu_non_fatal_intr_stat           :0x7002900048
    dma_hsu_non_fatal_intr_mask           :0x7002900050
    dma_hsu_non_fatal_intr_bset           :0x7002900058
    dma_hsu_non_fatal_intr_bclr           :0x7002900060
    dma_hsu_opr_non_fatal_intr_cause      :0x7002900068
    dma_hsu_opr_non_fatal_intr_stat       :0x7002900070
    dma_hsu_opr_non_fatal_intr_mask       :0x7002900078
    dma_hsu_opr_non_fatal_intr_bset       :0x7002900080
    dma_hsu_opr_non_fatal_intr_bclr       :0x7002900088
    dma_hsu_str_non_fatal0_intr_cause     :0x7002900090
    dma_hsu_str_non_fatal0_intr_stat      :0x7002900098
    dma_hsu_str_non_fatal0_intr_mask      :0x70029000A0
    dma_hsu_str_non_fatal0_intr_bset      :0x70029000A8
    dma_hsu_str_non_fatal0_intr_bclr      :0x70029000B0
    dma_hsu_str_non_fatal1_intr_cause     :0x70029000B8
    dma_hsu_str_non_fatal1_intr_stat      :0x70029000C0
    dma_hsu_str_non_fatal1_intr_mask      :0x70029000C8
    dma_hsu_str_non_fatal1_intr_bset      :0x70029000D0
    dma_hsu_str_non_fatal1_intr_bclr      :0x70029000D8
    dma_hsu_str_non_fatal2_intr_cause     :0x70029000E0
    dma_hsu_str_non_fatal2_intr_stat      :0x70029000E8
    dma_hsu_str_non_fatal2_intr_mask      :0x70029000F0
    dma_hsu_str_non_fatal2_intr_bset      :0x70029000F8
    dma_hsu_str_non_fatal2_intr_bclr      :0x7002900100
    dma_hsu_features                      :0x7002900108
    dma_hsu_spare_pio                     :0x7002900110
    dma_hsu_scratchpad                    :0x7002900118
    dma_hsu_fla_ring_module_id_cfg        :0x7002900120
    dma_hsu_f1_wr_tag_cfg                 :0x7002900128
    dma_hsu_pcie_wr_tag_cfg               :0x7002900130
    dma_hsu_f1_rd_tag_cfg                 :0x7002900138
    dma_hsu_pcie_rd_tag_cfg               :0x7002900140
    dma_hsu_lid_cfg                       :0x7002900148
    dma_hsu_req_limit_cfg                 :0x7002900150
    dma_hsu_rate_limit_cfg                :0x7002900158
    dma_hsu_alloc_cfg_done                :0x7002900160
    dma_hsu_init_status                   :0x7002900168
    dma_hsu_dph_cmd_buf_cfg               :0x7002900170
    dma_hsu_opr_cfg                       :0x7002900178
    dma_hsu_stage_buf_alloc               :0x7002900180
    dma_hsu_gtr_cmd_buf_alloc_0           :0x7002900188
    dma_hsu_gtr_cmd_buf_alloc_1           :0x7002900190
    dma_hsu_gtr_cmd_buf_alloc_2           :0x7002900198
    dma_hsu_gtr_cmd_buf_alloc_3           :0x70029001A0
    dma_hsu_gtr_cmd_buf_alloc_4           :0x70029001A8
    dma_hsu_gtr_cmd_buf_alloc_5           :0x70029001B0
    dma_hsu_gtr_cmd_buf_alloc_6           :0x70029001B8
    dma_hsu_gtr_cmd_buf_alloc_7           :0x70029001C0
    dma_hsu_gtr_cmd_buf_alloc_8           :0x70029001C8
    dma_hsu_gtr_cmd_buf_alloc_9           :0x70029001D0
    dma_hsu_gtr_cmd_buf_alloc_10          :0x70029001D8
    dma_hsu_gtr_cmd_buf_alloc_11          :0x70029001E0
    dma_hsu_str_cmd_buf_alloc_0           :0x70029001E8
    dma_hsu_str_cmd_buf_alloc_1           :0x70029001F0
    dma_hsu_str_cmd_buf_alloc_2           :0x70029001F8
    dma_hsu_str_cmd_buf_alloc_3           :0x7002900200
    dma_hsu_str_cmd_buf_alloc_4           :0x7002900208
    dma_hsu_str_cmd_buf_alloc_5           :0x7002900210
    dma_hsu_str_cmd_buf_alloc_6           :0x7002900218
    dma_hsu_str_cmd_buf_alloc_7           :0x7002900220
    dma_hsu_str_cmd_buf_alloc_8           :0x7002900228
    dma_hsu_str_cmd_buf_alloc_9           :0x7002900230
    dma_hsu_str_cmd_buf_alloc_10          :0x7002900238
    dma_hsu_str_cmd_buf_alloc_11          :0x7002900240
    dma_hsu_cmp_cmd_buf_alloc_0           :0x7002900248
    dma_hsu_cmp_cmd_buf_alloc_1           :0x7002900250
    dma_hsu_cmp_cmd_buf_alloc_2           :0x7002900258
    dma_hsu_cmp_cmd_buf_alloc_3           :0x7002900260
    dma_hsu_cmp_cmd_buf_alloc_4           :0x7002900268
    dma_hsu_cmp_cmd_buf_alloc_5           :0x7002900270
    dma_hsu_cmp_cmd_buf_alloc_6           :0x7002900278
    dma_hsu_cmp_cmd_buf_alloc_7           :0x7002900280
    dma_hsu_cmp_cmd_buf_alloc_8           :0x7002900288
    dma_hsu_cmp_cmd_buf_alloc_9           :0x7002900290
    dma_hsu_cmp_cmd_buf_alloc_10          :0x7002900298
    dma_hsu_cmp_cmd_buf_alloc_11          :0x70029002A0
    dma_hsu_dph_csr_wu_header             :0x70029002A8
    dma_hsu_dph_cmd_buf_occy              :0x70029002B0
    dma_hsu_str_cmd_buf_occy              :0x70029002B8
    dma_hsu_cmp_cmd_buf_occy              :0x70029002C0
    dma_hsu_dph_enq_wu_cnt                :0x70029002C8
    dma_hsu_dph_intr_err_wu_log           :0x70029002D0
    dma_hsu_dph_intr_rord_err_log         :0x70029002F0
    dma_hsu_gtr_thd_cfg_tab_0             :0x70029002F8
    dma_hsu_gtr_thd_cfg_tab_1             :0x7002900300
    dma_hsu_gtr_thd_cfg_tab_2             :0x7002900308
    dma_hsu_gtr_thd_cfg_tab_3             :0x7002900310
    dma_hsu_gtr_thd_cfg_tab_4             :0x7002900318
    dma_hsu_gtr_thd_cfg_tab_5             :0x7002900320
    dma_hsu_gtr_thd_cfg_tab_6             :0x7002900328
    dma_hsu_gtr_thd_cfg_tab_7             :0x7002900330
    dma_hsu_gtr_thd_cfg_tab_8             :0x7002900338
    dma_hsu_gtr_thd_cfg_tab_9             :0x7002900340
    dma_hsu_gtr_thd_cfg_tab_10            :0x7002900348
    dma_hsu_gtr_thd_cfg_tab_11            :0x7002900350
    dma_hsu_gtr_f1_tag_alloc_0            :0x7002900358
    dma_hsu_gtr_f1_tag_alloc_1            :0x7002900360
    dma_hsu_gtr_f1_tag_alloc_2            :0x7002900368
    dma_hsu_gtr_f1_tag_alloc_3            :0x7002900370
    dma_hsu_gtr_f1_tag_alloc_4            :0x7002900378
    dma_hsu_gtr_f1_tag_alloc_5            :0x7002900380
    dma_hsu_gtr_f1_tag_alloc_6            :0x7002900388
    dma_hsu_gtr_f1_tag_alloc_7            :0x7002900390
    dma_hsu_gtr_f1_tag_alloc_8            :0x7002900398
    dma_hsu_gtr_f1_tag_alloc_9            :0x70029003A0
    dma_hsu_gtr_f1_tag_alloc_10           :0x70029003A8
    dma_hsu_gtr_f1_tag_alloc_11           :0x70029003B0
    dma_hsu_gtr_f1_tag_prof_thresh_0      :0x70029003B8
    dma_hsu_gtr_f1_tag_prof_thresh_1      :0x70029003C0
    dma_hsu_gtr_f1_tag_prof_thresh_2      :0x70029003C8
    dma_hsu_gtr_f1_tag_prof_thresh_3      :0x70029003D0
    dma_hsu_gtr_f1_tag_prof_thresh_4      :0x70029003D8
    dma_hsu_gtr_f1_tag_prof_thresh_5      :0x70029003E0
    dma_hsu_gtr_f1_tag_prof_thresh_6      :0x70029003E8
    dma_hsu_gtr_f1_tag_prof_thresh_7      :0x70029003F0
    dma_hsu_pcie_force_free_trigger       :0x70029003F8
    dma_hsu_pcie_force_free_status        :0x7002900400
    dma_hsu_pcie_drain_en                 :0x7002900408
    dma_hsu_pcie_drain2_en                :0x7002900430
    dma_hsu_pcie_timer_tick_mode          :0x7002900450
    dma_hsu_pcie_timer_period             :0x7002900458
    dma_hsu_iop_tag_cfg                   :0x7002900460
    dma_hsu_gtr_pcie_rord_buf_cfg         :0x7002900468
    dma_hsu_gtr_pcie_thd_tag_alloc_0      :0x7002900470
    dma_hsu_gtr_pcie_thd_tag_alloc_1      :0x7002900478
    dma_hsu_gtr_pcie_thd_tag_alloc_2      :0x7002900480
    dma_hsu_gtr_pcie_thd_tag_alloc_3      :0x7002900488
    dma_hsu_gtr_pcie_thd_tag_alloc_4      :0x7002900490
    dma_hsu_gtr_pcie_thd_tag_alloc_5      :0x7002900498
    dma_hsu_gtr_pcie_thd_tag_alloc_6      :0x70029004A0
    dma_hsu_gtr_pcie_thd_tag_alloc_7      :0x70029004A8
    dma_hsu_gtr_pcie_thd_tag_alloc_8      :0x70029004B0
    dma_hsu_gtr_pcie_thd_tag_alloc_9      :0x70029004B8
    dma_hsu_gtr_pcie_thd_tag_alloc_10     :0x70029004C0
    dma_hsu_gtr_pcie_thd_tag_alloc_11     :0x70029004C8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_0     :0x70029004D0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_1     :0x70029004D8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_2     :0x70029004E0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_3     :0x70029004E8
    dma_hsu_gtr_pcie_ptr_prof_thresh_0    :0x70029004F0
    dma_hsu_gtr_pcie_ptr_prof_thresh_1    :0x70029004F8
    dma_hsu_gtr_pcie_ptr_prof_thresh_2    :0x7002900500
    dma_hsu_gtr_pcie_ptr_prof_thresh_3    :0x7002900508
    dma_hsu_gtr_pcie_ptr_prof_thresh_4    :0x7002900510
    dma_hsu_gtr_pcie_ptr_prof_thresh_5    :0x7002900518
    dma_hsu_gtr_pcie_ptr_prof_thresh_6    :0x7002900520
    dma_hsu_gtr_pcie_ptr_prof_thresh_7    :0x7002900528
    dma_hsu_gtr_glb_alloc_status          :0x7002900530
    dma_hsu_gtr_hsu_preproc_invalid_err_cnt:0x7002900538
    dma_hsu_gtr_hsu_preproc_fid_err_cnt   :0x7002900540
    dma_hsu_gtr_hsu_preproc_reqcnt_err_cnt:0x7002900548
    dma_hsu_gtr_hsu_preproc_in_timeout_err_cnt:0x7002900550
    dma_hsu_opr_enq_cmd_lst_cnt_0         :0x7002900558
    dma_hsu_opr_enq_cmd_lst_cnt_1         :0x7002900560
    dma_hsu_opr_enq_cmd_lst_cnt_2         :0x7002900568
    dma_hsu_opr_enq_cmd_lst_cnt_3         :0x7002900570
    dma_hsu_opr_enq_cmd_lst_cnt_4         :0x7002900578
    dma_hsu_opr_enq_cmd_lst_cnt_5         :0x7002900580
    dma_hsu_opr_enq_cmd_lst_cnt_6         :0x7002900588
    dma_hsu_opr_enq_cmd_lst_cnt_7         :0x7002900590
    dma_hsu_opr_enq_cmd_lst_cnt_8         :0x7002900598
    dma_hsu_opr_enq_cmd_lst_cnt_9         :0x70029005A0
    dma_hsu_opr_enq_cmd_lst_cnt_10        :0x70029005A8
    dma_hsu_opr_enq_cmd_lst_cnt_11        :0x70029005B0
    dma_hsu_opr_enq_cmd_lst_cnt_12        :0x70029005B8
    dma_hsu_opr_enq_cmd_lst_cnt_13        :0x70029005C0
    dma_hsu_opr_enq_cmd_lst_cnt_14        :0x70029005C8
    dma_hsu_opr_enq_cmd_lst_cnt_15        :0x70029005D0
    dma_hsu_cmp_enq_cmd_lst_cnt           :0x70029005D8
    dma_hsu_cmp_wus_sent_cnt              :0x70029005E0
    dma_hsu_cmp_err_wus_sent_cnt          :0x70029005E8
    dma_hsu_cmp_iop_wus_sent_cnt          :0x70029005F0
    dma_hsu_cmp_iop_err_wus_sent_cnt      :0x70029005F8
    dma_hsu_dmi_cfg                       :0x7002900600
    dma_hsu_dmi_cmp_pcie_wr_cnt           :0x7002900608
    dma_hsu_dmi_str_pcie_wr_cnt           :0x7002900610
    dma_hsu_dmi_gtr_pcie_rd_cnt           :0x7002900618
    dma_hsu_dmi_iop_pcie_req_cnt          :0x7002900620
    dma_hsu_dmi_p_resp_cnt                :0x7002900628
    dma_hsu_dmi_np_resp_cnt               :0x7002900630
    dma_hsu_dmi_lsn_sent_cnt              :0x7002900638
    dma_hsu_dmi_lsn_rcvd_cnt              :0x7002900640
    dma_hsu_dmi_ldn_sent_cnt              :0x7002900648
    dma_hsu_dmi_ldn_rcvd_cnt              :0x7002900650
    dma_hsu_sram_log_err                  :0x7002900658
    dma_hsu_sram_log_syndrome             :0x7002900660
    dma_hsu_sram_log_addr                 :0x7002900668
    dma_hsu_mem_err_inj_cfg               :0x7002900670
    dma_hsu_dph_fla_mux_sel               :0x7002900678
    dma_hsu_gtr_fla_mux_sel               :0x7002900680
    dma_hsu_cmp_fla_mux_sel               :0x7002900688
    dma_hsu_dmi_fla_mux_sel               :0x7002900690
    dma_hsu_iop_fla_mux_sel               :0x7002900698
    dma_hsu_opr_fla_mux_sel               :0x70029006A0
    dma_hsu_dph_fla_obus                  :0x70029006A8
    dma_hsu_gtr_fla_obus                  :0x70029006B0
    dma_hsu_cmp_fla_obus                  :0x70029006B8
    dma_hsu_dmi_fla_obus                  :0x70029006C0
    dma_hsu_iop_fla_obus                  :0x70029006C8
    dma_hsu_opr_fla_obus                  :0x70029006D0
    dma_hsu_crc64v_poly0_cfg              :0x7002900800 0x200
    dma_hsu_crc64v_poly1_cfg              :0x7002901800 0x200
    dma_hsu_dph_cmd_buf_thd_occy          :0x7002902800 0x80
    dma_hsu_str_cmd_buf_thd_occy          :0x7002902C00 0x80
    dma_hsu_gtr_cmd_buf_thd_occy          :0x7002903000 0x80
    dma_hsu_cmp_cmd_buf_thd_occy          :0x7002903400 0x80
    dma_hsu_dph_rord_tag_tab              :0x7002903800 0x400
    dma_hsu_dph_rord_fifo_head            :0x7002905800 0x80
    dma_hsu_dph_intr_parser_err_log       :0x7002905C00 0x80
    dma_hsu_dph_gtr_thd_crd_cnt           :0x7002906000 0x80
    dma_hsu_dph_iop_thd_crd_cnt           :0x7002906400 0x20
    dma_hsu_dph_per_thd_wu_cnt            :0x7002906500 0x80
    dma_hsu_iop_bm_addr_cfg               :0x7002906900 0x100
    dma_hsu_gtr_opr_credit                :0x7002907100 0x80
    dma_hsu_gtr_thd_alloc_status          :0x7002907500 0x80
    dma_hsu_gtr_pcie_ctrl_alloc_status    :0x7002907900 0x20
    dma_hsu_gtr_per_thd_byte_cnt          :0x7002907A00 0x80
    dma_hsu_gtr_intr_parser_err_log       :0x7002907E00 0x80
    dma_hsu_gtr_f1_rord_tag_tab           :0x7002909000 0x1000
    dma_hsu_gtr_pcie_rord_tag_tab         :0x7002911000 0x800
    dma_hsu_gtr_rord_fifo_head            :0x7002915000 0x80
    dma_hsu_str_dbg_probe                 :0x7002915400 0x40
    dma_hsu_str_stats_cnt_probe           :0x7002915600 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_DMA_HSU_AN      :0x7002900000 - 0x7002920000:0x0000016600:0x0000020000
  ActSize:FEP_HU_AN      :0x0000000248. New SA:0x7002920000
    fep_hu_timeout_thresh_cfg             :0x7002920000
    fep_hu_timedout_sta                   :0x7002920008
    fep_hu_timeout_clr                    :0x7002920010
    fep_hu_fatal_intr_cause               :0x7002920018
    fep_hu_fatal_intr_stat                :0x7002920020
    fep_hu_fatal_intr_mask                :0x7002920028
    fep_hu_fatal_intr_bset                :0x7002920030
    fep_hu_fatal_intr_bclr                :0x7002920038
    fep_hu_non_fatal_intr_cause           :0x7002920040
    fep_hu_non_fatal_intr_stat            :0x7002920048
    fep_hu_non_fatal_intr_mask            :0x7002920050
    fep_hu_non_fatal_intr_bset            :0x7002920058
    fep_hu_non_fatal_intr_bclr            :0x7002920060
    fep_hu_features                       :0x7002920068
    fep_hu_spare_pio                      :0x7002920070
    fep_hu_scratchpad                     :0x7002920078
    fep_hu_misc_cfg                       :0x7002920080
    fep_hu_mem_err_inj_cfg                :0x7002920088
    fep_hu_fla_ring_module_id_cfg         :0x7002920090
    fep_hu_fla_cfg                        :0x7002920098
    fep_hu_fla_sta                        :0x70029200A0
    fep_hu_local_id                       :0x70029200A8
    fep_hu_strict_order                   :0x70029200B0
    fep_hu_cmn_snx_cdt_init_val           :0x70029200B8
    fep_hu_hdma_sn_filter                 :0x70029200C0
    fep_hu_cmn_sn_filter                  :0x70029200C8
    fep_hu_snx_sn_filter                  :0x70029200D0
    fep_hu_cmn_lsn_arb_cfg                :0x70029200D8
    fep_hu_snx_lsn_arb_cfg                :0x70029200E0
    fep_hu_dest_cfg_cmd_0                 :0x70029200E8
    fep_hu_dest_cfg_cmd_1                 :0x70029200F0
    fep_hu_dest_cfg_cmd_2                 :0x70029200F8
    fep_hu_dest_cfg_cmd_3                 :0x7002920100
    fep_hu_hbm_ddr_hash                   :0x7002920108
    fep_hu_ddr_hash                       :0x7002920110
    fep_hu_addr_trans_hbm_pc_rsvd0_cfg    :0x7002920118
    fep_hu_addr_trans_nu_mu_cfg           :0x7002920120
    fep_hu_addr_trans_hu_nvram_ddr_cfg    :0x7002920128
    fep_hu_addr_trans_rsvd1_cfg           :0x7002920130
    fep_hu_addr_trans_rsvd2_cfg           :0x7002920138
    fep_hu_addr_trans_default_cfg         :0x7002920140
    fep_hu_sn_sent_cnt                    :0x7002920148
    fep_hu_sn_rcvd_cnt                    :0x7002920150
    fep_hu_lsn_addr_trans_err_cnt         :0x7002920158
    fep_hu_lsn_unknown_dest_err_cnt       :0x7002920160
    fep_hu_lsn_msg_filter_err_cnt         :0x7002920168
    fep_hu_sn_msg_sent_incr_en            :0x7002920170
    fep_hu_tgt_sn_sent_cnt                :0x7002920178
    fep_hu_hdma_sn_sent_cnt               :0x7002920180
    fep_hu_cmn_sn_sent_cnt                :0x7002920188
    fep_hu_snx_sn_sent_cnt                :0x7002920190
    fep_hu_dn_ej_cnt                      :0x7002920198
    fep_hu_dn_inj_cnt                     :0x70029201A0
    fep_hu_ldn_addr_trans_err_cnt         :0x70029201A8
    fep_hu_ldn_unknown_dest_err_cnt       :0x70029201B0
    fep_hu_dn_metadata_merr_cnt           :0x70029201B8
    fep_hu_dn_metadata_serr_cnt           :0x70029201C0
    fep_hu_dn_data_merr_cnt               :0x70029201C8
    fep_hu_dn_data_serr_cnt               :0x70029201D0
    fep_hu_lsn_msg_filter_log             :0x70029201D8
    fep_hu_lsn_addr_trans_log             :0x70029201F0
    fep_hu_lsn_unknown_dest_log           :0x7002920208
    fep_hu_ldn_addr_trans_log             :0x7002920220
    fep_hu_ldn_unknown_dest_log           :0x7002920230
    fep_hu_dn_ecc_err_addr_log            :0x7002920240
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_FEPW_HU_AN_FEP_HU_AN:0x7002920000 - 0x7002920400:0x0000000248:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x7002940000
    dnr_timeout_thresh_cfg                :0x7002940000
    dnr_timedout_sta                      :0x7002940008
    dnr_timeout_clr                       :0x7002940010
    dnr_fatal_intr_cause                  :0x7002940018
    dnr_fatal_intr_stat                   :0x7002940020
    dnr_fatal_intr_mask                   :0x7002940028
    dnr_fatal_intr_bset                   :0x7002940030
    dnr_fatal_intr_bclr                   :0x7002940038
    dnr_non_fatal_intr_cause              :0x7002940040
    dnr_non_fatal_intr_stat               :0x7002940048
    dnr_non_fatal_intr_mask               :0x7002940050
    dnr_non_fatal_intr_bset               :0x7002940058
    dnr_non_fatal_intr_bclr               :0x7002940060
    dnr_features                          :0x7002940068
    dnr_spare_pio                         :0x7002940070
    dnr_scratchpad                        :0x7002940078
    dnr_alt_ej_port_0                     :0x7002940080
    dnr_alt_ej_port_1                     :0x7002940088
    dnr_alt_ej_port_2                     :0x7002940090
    dnr_alt_ej_port_3                     :0x7002940098
    dnr_alt_ej_port_4                     :0x70029400A0
    dnr_cong_ctrl                         :0x70029400A8
    dnr_route_cfg                         :0x70029400B0
    dnr_credit_cfg                        :0x70029400B8
    dnr_injection_credit_cfg              :0x70029400C0
    dnr_vc_sel_wt_cfg                     :0x70029400C8
    dnr_default_dgid_cfg                  :0x70029400D0
    dnr_fla_ring_module_id_cfg            :0x70029400D8
    dnr_credit_watchdog_timer_cfg         :0x70029400E0
    dnr_dbg_ibuf_occ_cnt                  :0x70029400E8
    dnr_dbg_intf_buf_occ_cnt              :0x70029400F0
    dnr_dbg_inj_credit_cnt                :0x70029400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x7002940100
    dnr_dbg_ibuf_credit_cnt_1             :0x7002940108
    dnr_dbg_ibuf_credit_cnt_2             :0x7002940110
    dnr_dbg_ibuf_credit_cnt_3             :0x7002940118
    dnr_dbg_ebuf_credit_cnt               :0x7002940120
    dnr_intr_dgid_out_of_range_log        :0x7002940128
    dnr_gid_to_coords_map                 :0x7002942000 0x2000
    dnr_wt_table_0                        :0x7002952000 0x800
    dnr_wt_table_1                        :0x7002956000 0x800
    dnr_wt_table_2                        :0x700295A000 0x800
    dnr_wt_table_3                        :0x700295E000 0x800
    dnr_wt_table_4                        :0x7002962000 0x800
    dnr_injpipe_dbg_probe0                :0x7002966000 0x40
    dnr_injpipe_dbg_probe1                :0x7002966200 0x40
    dnr_ejpipe_dbg_probe0                 :0x7002966400 0x40
    dnr_ejpipe_dbg_probe1                 :0x7002966600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x7002966800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x7002966A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x7002966C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x7002966E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x7002967000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x7002967200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x7002967400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x7002967600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x7002967800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x7002967A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_2_AN_FEPW_HU_AN_DNR_AN:0x7002940000 - 0x7002980000:0x0000027C00:0x0000040000
AN: FEPW_HU_AN            :0x7002980000
 FEPW_HU_AN    :0x7002980000
AN: HSU_2_AN              :0x7002980000

  ActSize:HSU_PWP_FIP_AN :0x000042C000. New SA:0x7800000000
    hsu_pwp_fip_timeout_thresh_cfg        :0x7800000000
    hsu_pwp_fip_timedout_sta              :0x7800000008
    hsu_pwp_fip_timeout_clr               :0x7800000010
    hsu_pwp_fip_fatal_intr_cause          :0x7800000018
    hsu_pwp_fip_fatal_intr_stat           :0x7800000020
    hsu_pwp_fip_fatal_intr_mask           :0x7800000028
    hsu_pwp_fip_fatal_intr_bset           :0x7800000030
    hsu_pwp_fip_fatal_intr_bclr           :0x7800000038
    hsu_pwp_fip_non_fatal_intr_cause      :0x7800000040
    hsu_pwp_fip_non_fatal_intr_stat       :0x7800000048
    hsu_pwp_fip_non_fatal_intr_mask       :0x7800000050
    hsu_pwp_fip_non_fatal_intr_bset       :0x7800000058
    hsu_pwp_fip_non_fatal_intr_bclr       :0x7800000060
    hsu_pwp_fip_features                  :0x7800000068
    hsu_pwp_fip_spare_pio                 :0x7800000070
    hsu_pwp_fip_scratchpad                :0x7800000078
    csr_pwp1                              :0x7800000080
    csr_pwp2                              :0x7800000088
    csr_pwp_wuen_0                        :0x7800000090
    csr_pwp_wuen_1                        :0x7800000098
    csr_pwp_wuen_2                        :0x78000000A0
    csr_pwp_wuen_3                        :0x78000000A8
    csr_flr_fid                           :0x78000000B0
    csr_pwp_err_log                       :0x78000000D8
    csr_pwp_mem_init_cmd                  :0x78000000E0
    csr_pwp_mem_init_status               :0x78000000E8
    csr_cap_msi_dw0_lo                    :0x78000000F0
    csr_cap_msix_dw0_lo                   :0x78000000F8
    csr_cap_tph_dw0                       :0x7800000100
    csr_cap_ats_dw0                       :0x7800000108
    csr_sta_msix_fm                       :0x7800000110
    csr_fid_base_0                        :0x7800000138
    csr_fid_base_1                        :0x7800000140
    csr_fid_base_2                        :0x7800000148
    csr_fid_base_3                        :0x7800000150
    pwp_fla_ring_module_id_cfg            :0x7800000158
    pwp_mem_err_inj_cfg                   :0x7800000160
    pwp_sram_log_err0                     :0x7800000168
    pwp_sram_log_err1                     :0x7800000170
    pwp_sram_log_syndrome0                :0x7800000178
    pwp_sram_log_syndrome1                :0x7800000180
    pwp_sram_log_addr0                    :0x7800000188
    pwp_sram_log_addr1                    :0x7800000190
    csr_cap_msi_dw0_hi                    :0x7800001000 0x1000
    csr_cap_msi_dw1                       :0x7800009000 0x1000
    csr_cap_msi_dw2                       :0x7800011000 0x1000
    csr_cap_msi_dw3_lo                    :0x7800019000 0x1000
    csr_cap_msix_dw0_hi                   :0x7800021000 0x1000
    csr_cap_msix_dw1                      :0x7800029000 0x1000
    csr_cap_msix_dw2                      :0x7800031000 0x1000
    csr_cap_tph_dw1                       :0x7800039000 0x1000
    csr_cap_tph_dw2                       :0x7800041000 0x1000
    csr_cap_ats_dw1                       :0x7800049000 0x1000
    csr_cap_msi_dw4                       :0x7800051000 0x1000
    csr_cap_msi_pvm                       :0x7800059000 0x1000
    csr_tab_msix_pvm                      :0x7800070000 0x10000
    csr_cap_msi_en                        :0x78000F0000 0x1000
    csr_cap_msix_en                       :0x78000F8000 0x1000
    csr_cap_msix_fm                       :0x7800100000 0x1000
    csr_tab_msix_dw0                      :0x7800110000 0x10000
    csr_tab_msix_dw1                      :0x7800190000 0x10000
    csr_tab_msix_dw2                      :0x7800210000 0x10000
    csr_tab_msix_dw3_hi                   :0x7800290000 0x10000
    csr_tab_msix_fid                      :0x7800310000 0x10000
    csr_tab_msix_lmb                      :0x7800390000 0x1000
    csr_tab_msix_ind                      :0x78003A0000 0x10000
    csr_clr_msix_pend                     :0x7800420000 0x400
    csr_clr_msi_pend                      :0x7800428000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_PWP_FIP_AN  :0x7800000000 - 0x7800800000:0x000042C000:0x0000800000
  ActSize:HSU_PWP_CORE0_AN:0x0000128180. New SA:0x7800800000
    hsu_pwp_core0_timeout_thresh_cfg      :0x7800800000
    hsu_pwp_core0_timedout_sta            :0x7800800008
    hsu_pwp_core0_timeout_clr             :0x7800800010
    hsu_pwp_core0_fatal_intr_cause        :0x7800800018
    hsu_pwp_core0_fatal_intr_stat         :0x7800800020
    hsu_pwp_core0_fatal_intr_mask         :0x7800800028
    hsu_pwp_core0_fatal_intr_bset         :0x7800800030
    hsu_pwp_core0_fatal_intr_bclr         :0x7800800038
    hsu_pwp_core0_non_fatal_intr_cause    :0x7800800040
    hsu_pwp_core0_non_fatal_intr_stat     :0x7800800048
    hsu_pwp_core0_non_fatal_intr_mask     :0x7800800050
    hsu_pwp_core0_non_fatal_intr_bset     :0x7800800058
    hsu_pwp_core0_non_fatal_intr_bclr     :0x7800800060
    hsu_pwp_core0_features                :0x7800800068
    hsu_pwp_core0_spare_pio               :0x7800800070
    hsu_pwp_core0_scratchpad              :0x7800800078
    csr_pwp1_0                            :0x7800800080
    csr_k_gen_0                           :0x7800800088
    csr_k_pexconf_0                       :0x7800800090
    csr_k_rx_cred_0                       :0x78008000C0
    csr_k_lmr_0                           :0x78008000D0
    csr_k_equpreset_0                     :0x78008000E0
    csr_k_equpreset16_0                   :0x7800800100
    csr_cfg_vfregs_0                      :0x7800800110
    csr_test_outl_0                       :0x7800800150
    csr_test_outh_0                       :0x7800800170
    csr_test_out_equ_l_0                  :0x7800800190
    csr_test_out_equ_h_0                  :0x78008001C0
    csr_core_out_0                        :0x78008001F0
    csr_phy_k_0                           :0x7800800200
    csr_phy_ctl_0                         :0x7800800208
    csr_phy_core_status5_0                :0x7800800210
    csr_phy_core_statusl_0                :0x7800800218
    csr_phy_core_statush_0                :0x7800800238
    csr_phy_alert_sbe_0                   :0x7800800258
    csr_phy_alert_dbe_0                   :0x7800800260
    csr_tl_pm_tocontrol_0                 :0x7800800268
    csr_tl_pm_clkcontrol_0                :0x7800800270
    csr_tl_pm_auxpwr_0                    :0x7800800278
    csr_tl_pm_event0_0                    :0x7800800280
    csr_tl_pm_event1_0                    :0x7800800288
    csr_tl_pm_event2_0                    :0x7800800290
    csr_tl_pm_event3_0                    :0x7800800298
    csr_tl_pm_event4_0                    :0x78008002A0
    csr_tl_pm_event5_0                    :0x78008002A8
    csr_tl_pm_event6_0                    :0x78008002B0
    csr_tl_pm_event7_0                    :0x78008002B8
    csr_tl_pm_data0_0                     :0x78008002C0
    csr_tl_pm_data1_0                     :0x78008002C8
    csr_tl_pm_data2_0                     :0x78008002D0
    csr_tl_pm_data3_0                     :0x78008002D8
    csr_tl_pm_data4_0                     :0x78008002E0
    csr_tl_pm_data5_0                     :0x78008002E8
    csr_tl_pm_data6_0                     :0x78008002F0
    csr_tl_pm_data7_0                     :0x78008002F8
    csr_test_in_0                         :0x7800800300
    csr_int_status_0                      :0x7800800308
    csr_clock_freq_0                      :0x7800800310
    csr_tl_pm_bwchange_0                  :0x7800800318
    csr_tl_pm_bwchange_busy_0             :0x7800800320
    csr_tl_report_hotplug_0               :0x7800800328
    csr_tl_report_latency_0               :0x7800800330
    csr_tl_report_vfstate_flr_trig_0      :0x7800800338
    csr_tl_report_vfstate_flr_ack_0       :0x7800800340
    csr_rst_ctrl_0                        :0x7800800348
    pwp_fla_cfg_0                         :0x7800800350
    pwp_mem_err_inj_cfg_0                 :0x7800800358
    pwp_sram_log_err0_0                   :0x7800800360
    pwp_sram_log_err1_0                   :0x7800800368
    pwp_sram_log_syndrome0_0              :0x7800800370
    pwp_sram_log_syndrome1_0              :0x7800800378
    pwp_sram_log_addr0_0                  :0x7800800380
    pwp_sram_log_addr1_0                  :0x7800800388
    csr_k_bar_0                           :0x7800800400 0x80
    csr_k_pciconf_0                       :0x7800801400 0x100
    csr_k_sriov_0                         :0x7800803C00 0x100
    csr_tl_report_state_0                 :0x7800806C00 0x20
    csr_apb_c0_0                          :0x7800808000 0x8000
    csr_apb_c0_1                          :0x7800848000 0x8000
    csr_apb_c0_2                          :0x7800888000 0x8000
    csr_apb_c0_3                          :0x78008C8000 0x8000
    csr_cfgregs_c0_0                      :0x7800908000 0x800
    csr_cfgregs_c0_1                      :0x780090C000 0x800
    csr_cfgregs_c0_2                      :0x7800910000 0x800
    csr_cfgregs_c0_3                      :0x7800914000 0x800
    csr_bar_table_0                       :0x7800918000 0x400
    csr_statsp_0                          :0x7800928000 0x20
    csr_statst_0                          :0x7800928100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_PWP_CORE0_AN:0x7800800000 - 0x7800A00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE1_AN:0x0000128180. New SA:0x7800A00000
    hsu_pwp_core1_timeout_thresh_cfg      :0x7800A00000
    hsu_pwp_core1_timedout_sta            :0x7800A00008
    hsu_pwp_core1_timeout_clr             :0x7800A00010
    hsu_pwp_core1_fatal_intr_cause        :0x7800A00018
    hsu_pwp_core1_fatal_intr_stat         :0x7800A00020
    hsu_pwp_core1_fatal_intr_mask         :0x7800A00028
    hsu_pwp_core1_fatal_intr_bset         :0x7800A00030
    hsu_pwp_core1_fatal_intr_bclr         :0x7800A00038
    hsu_pwp_core1_non_fatal_intr_cause    :0x7800A00040
    hsu_pwp_core1_non_fatal_intr_stat     :0x7800A00048
    hsu_pwp_core1_non_fatal_intr_mask     :0x7800A00050
    hsu_pwp_core1_non_fatal_intr_bset     :0x7800A00058
    hsu_pwp_core1_non_fatal_intr_bclr     :0x7800A00060
    hsu_pwp_core1_features                :0x7800A00068
    hsu_pwp_core1_spare_pio               :0x7800A00070
    hsu_pwp_core1_scratchpad              :0x7800A00078
    csr_pwp1_1                            :0x7800A00080
    csr_k_gen_1                           :0x7800A00088
    csr_k_pexconf_1                       :0x7800A00090
    csr_k_rx_cred_1                       :0x7800A000C0
    csr_k_lmr_1                           :0x7800A000D0
    csr_k_equpreset_1                     :0x7800A000E0
    csr_k_equpreset16_1                   :0x7800A00100
    csr_cfg_vfregs_1                      :0x7800A00110
    csr_test_outl_1                       :0x7800A00150
    csr_test_outh_1                       :0x7800A00170
    csr_test_out_equ_l_1                  :0x7800A00190
    csr_test_out_equ_h_1                  :0x7800A001A8
    csr_core_out_1                        :0x7800A001C0
    csr_phy_k_1                           :0x7800A001D0
    csr_phy_ctl_1                         :0x7800A001D8
    csr_phy_core_status5_1                :0x7800A001E0
    csr_phy_core_statusl_1                :0x7800A001E8
    csr_phy_core_statush_1                :0x7800A001F8
    csr_phy_alert_sbe_1                   :0x7800A00208
    csr_phy_alert_dbe_1                   :0x7800A00210
    csr_tl_pm_tocontrol_1                 :0x7800A00218
    csr_tl_pm_clkcontrol_1                :0x7800A00220
    csr_tl_pm_auxpwr_1                    :0x7800A00228
    csr_tl_pm_event0_1                    :0x7800A00230
    csr_tl_pm_event1_1                    :0x7800A00238
    csr_tl_pm_event2_1                    :0x7800A00240
    csr_tl_pm_event3_1                    :0x7800A00248
    csr_tl_pm_event4_1                    :0x7800A00250
    csr_tl_pm_event5_1                    :0x7800A00258
    csr_tl_pm_event6_1                    :0x7800A00260
    csr_tl_pm_event7_1                    :0x7800A00268
    csr_tl_pm_data0_1                     :0x7800A00270
    csr_tl_pm_data1_1                     :0x7800A00278
    csr_tl_pm_data2_1                     :0x7800A00280
    csr_tl_pm_data3_1                     :0x7800A00288
    csr_tl_pm_data4_1                     :0x7800A00290
    csr_tl_pm_data5_1                     :0x7800A00298
    csr_tl_pm_data6_1                     :0x7800A002A0
    csr_tl_pm_data7_1                     :0x7800A002A8
    csr_test_in_1                         :0x7800A002B0
    csr_int_status_1                      :0x7800A002B8
    csr_clock_freq_1                      :0x7800A002C0
    csr_tl_pm_bwchange_1                  :0x7800A002C8
    csr_tl_pm_bwchange_busy_1             :0x7800A002D0
    csr_tl_report_hotplug_1               :0x7800A002D8
    csr_tl_report_latency_1               :0x7800A002E0
    csr_tl_report_vfstate_flr_trig_1      :0x7800A002E8
    csr_tl_report_vfstate_flr_ack_1       :0x7800A002F0
    csr_rst_ctrl_1                        :0x7800A002F8
    pwp_fla_cfg_1                         :0x7800A00300
    pwp_mem_err_inj_cfg_1                 :0x7800A00308
    pwp_sram_log_err0_1                   :0x7800A00310
    pwp_sram_log_err1_1                   :0x7800A00318
    pwp_sram_log_syndrome0_1              :0x7800A00320
    pwp_sram_log_syndrome1_1              :0x7800A00328
    pwp_sram_log_addr0_1                  :0x7800A00330
    pwp_sram_log_addr1_1                  :0x7800A00338
    csr_k_bar_1                           :0x7800A00380 0x80
    csr_k_pciconf_1                       :0x7800A01400 0x100
    csr_k_sriov_1                         :0x7800A03C00 0x100
    csr_tl_report_state_1                 :0x7800A06C00 0x20
    csr_apb_c1_0                          :0x7800A08000 0x8000
    csr_apb_c1_1                          :0x7800A48000 0x8000
    csr_apb_c1_2                          :0x7800A88000 0x8000
    csr_apb_c1_3                          :0x7800AC8000 0x8000
    csr_cfgregs_c1_0                      :0x7800B08000 0x800
    csr_cfgregs_c1_1                      :0x7800B0C000 0x800
    csr_cfgregs_c1_2                      :0x7800B10000 0x800
    csr_cfgregs_c1_3                      :0x7800B14000 0x800
    csr_bar_table_1                       :0x7800B18000 0x400
    csr_statsp_1                          :0x7800B28000 0x20
    csr_statst_1                          :0x7800B28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_PWP_CORE1_AN:0x7800A00000 - 0x7800C00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE2_AN:0x0000128180. New SA:0x7800C00000
    hsu_pwp_core2_timeout_thresh_cfg      :0x7800C00000
    hsu_pwp_core2_timedout_sta            :0x7800C00008
    hsu_pwp_core2_timeout_clr             :0x7800C00010
    hsu_pwp_core2_fatal_intr_cause        :0x7800C00018
    hsu_pwp_core2_fatal_intr_stat         :0x7800C00020
    hsu_pwp_core2_fatal_intr_mask         :0x7800C00028
    hsu_pwp_core2_fatal_intr_bset         :0x7800C00030
    hsu_pwp_core2_fatal_intr_bclr         :0x7800C00038
    hsu_pwp_core2_non_fatal_intr_cause    :0x7800C00040
    hsu_pwp_core2_non_fatal_intr_stat     :0x7800C00048
    hsu_pwp_core2_non_fatal_intr_mask     :0x7800C00050
    hsu_pwp_core2_non_fatal_intr_bset     :0x7800C00058
    hsu_pwp_core2_non_fatal_intr_bclr     :0x7800C00060
    hsu_pwp_core2_features                :0x7800C00068
    hsu_pwp_core2_spare_pio               :0x7800C00070
    hsu_pwp_core2_scratchpad              :0x7800C00078
    csr_pwp1_2                            :0x7800C00080
    csr_k_gen_2                           :0x7800C00088
    csr_k_pexconf_2                       :0x7800C00090
    csr_k_rx_cred_2                       :0x7800C000C0
    csr_k_lmr_2                           :0x7800C000D0
    csr_k_equpreset_2                     :0x7800C000E0
    csr_k_equpreset16_2                   :0x7800C00100
    csr_cfg_vfregs_2                      :0x7800C00110
    csr_test_outl_2                       :0x7800C00150
    csr_test_outh_2                       :0x7800C00170
    csr_test_out_equ_l_2                  :0x7800C00190
    csr_test_out_equ_h_2                  :0x7800C001A0
    csr_core_out_2                        :0x7800C001B0
    csr_phy_k_2                           :0x7800C001C0
    csr_phy_ctl_2                         :0x7800C001C8
    csr_phy_core_status5_2                :0x7800C001D0
    csr_phy_core_statusl_2                :0x7800C001D8
    csr_phy_core_statush_2                :0x7800C001E0
    csr_phy_alert_sbe_2                   :0x7800C001E8
    csr_phy_alert_dbe_2                   :0x7800C001F0
    csr_tl_pm_tocontrol_2                 :0x7800C001F8
    csr_tl_pm_clkcontrol_2                :0x7800C00200
    csr_tl_pm_auxpwr_2                    :0x7800C00208
    csr_tl_pm_event0_2                    :0x7800C00210
    csr_tl_pm_event1_2                    :0x7800C00218
    csr_tl_pm_event2_2                    :0x7800C00220
    csr_tl_pm_event3_2                    :0x7800C00228
    csr_tl_pm_event4_2                    :0x7800C00230
    csr_tl_pm_event5_2                    :0x7800C00238
    csr_tl_pm_event6_2                    :0x7800C00240
    csr_tl_pm_event7_2                    :0x7800C00248
    csr_tl_pm_data0_2                     :0x7800C00250
    csr_tl_pm_data1_2                     :0x7800C00258
    csr_tl_pm_data2_2                     :0x7800C00260
    csr_tl_pm_data3_2                     :0x7800C00268
    csr_tl_pm_data4_2                     :0x7800C00270
    csr_tl_pm_data5_2                     :0x7800C00278
    csr_tl_pm_data6_2                     :0x7800C00280
    csr_tl_pm_data7_2                     :0x7800C00288
    csr_test_in_2                         :0x7800C00290
    csr_int_status_2                      :0x7800C00298
    csr_clock_freq_2                      :0x7800C002A0
    csr_tl_pm_bwchange_2                  :0x7800C002A8
    csr_tl_pm_bwchange_busy_2             :0x7800C002B0
    csr_tl_report_hotplug_2               :0x7800C002B8
    csr_tl_report_latency_2               :0x7800C002C0
    csr_tl_report_vfstate_flr_trig_2      :0x7800C002C8
    csr_tl_report_vfstate_flr_ack_2       :0x7800C002D0
    csr_rst_ctrl_2                        :0x7800C002D8
    pwp_fla_cfg_2                         :0x7800C002E0
    pwp_mem_err_inj_cfg_2                 :0x7800C002E8
    pwp_sram_log_err0_2                   :0x7800C002F0
    pwp_sram_log_err1_2                   :0x7800C002F8
    pwp_sram_log_syndrome0_2              :0x7800C00300
    pwp_sram_log_syndrome1_2              :0x7800C00308
    pwp_sram_log_addr0_2                  :0x7800C00310
    pwp_sram_log_addr1_2                  :0x7800C00318
    csr_k_bar_2                           :0x7800C00380 0x80
    csr_k_pciconf_2                       :0x7800C01400 0x100
    csr_k_sriov_2                         :0x7800C03C00 0x100
    csr_tl_report_state_2                 :0x7800C06C00 0x20
    csr_apb_c2_0                          :0x7800C08000 0x8000
    csr_apb_c2_1                          :0x7800C48000 0x8000
    csr_apb_c2_2                          :0x7800C88000 0x8000
    csr_apb_c2_3                          :0x7800CC8000 0x8000
    csr_cfgregs_c2_0                      :0x7800D08000 0x800
    csr_cfgregs_c2_1                      :0x7800D0C000 0x800
    csr_cfgregs_c2_2                      :0x7800D10000 0x800
    csr_cfgregs_c2_3                      :0x7800D14000 0x800
    csr_bar_table_2                       :0x7800D18000 0x400
    csr_statsp_2                          :0x7800D28000 0x20
    csr_statst_2                          :0x7800D28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_PWP_CORE2_AN:0x7800C00000 - 0x7800E00000:0x0000128180:0x0000200000
  ActSize:HSU_PWP_CORE3_AN:0x0000128180. New SA:0x7800E00000
    hsu_pwp_core3_timeout_thresh_cfg      :0x7800E00000
    hsu_pwp_core3_timedout_sta            :0x7800E00008
    hsu_pwp_core3_timeout_clr             :0x7800E00010
    hsu_pwp_core3_fatal_intr_cause        :0x7800E00018
    hsu_pwp_core3_fatal_intr_stat         :0x7800E00020
    hsu_pwp_core3_fatal_intr_mask         :0x7800E00028
    hsu_pwp_core3_fatal_intr_bset         :0x7800E00030
    hsu_pwp_core3_fatal_intr_bclr         :0x7800E00038
    hsu_pwp_core3_non_fatal_intr_cause    :0x7800E00040
    hsu_pwp_core3_non_fatal_intr_stat     :0x7800E00048
    hsu_pwp_core3_non_fatal_intr_mask     :0x7800E00050
    hsu_pwp_core3_non_fatal_intr_bset     :0x7800E00058
    hsu_pwp_core3_non_fatal_intr_bclr     :0x7800E00060
    hsu_pwp_core3_features                :0x7800E00068
    hsu_pwp_core3_spare_pio               :0x7800E00070
    hsu_pwp_core3_scratchpad              :0x7800E00078
    csr_pwp1_3                            :0x7800E00080
    csr_k_gen_3                           :0x7800E00088
    csr_k_pexconf_3                       :0x7800E00090
    csr_k_rx_cred_3                       :0x7800E000C0
    csr_k_lmr_3                           :0x7800E000D0
    csr_k_equpreset_3                     :0x7800E000E0
    csr_k_equpreset16_3                   :0x7800E00100
    csr_cfg_vfregs_3                      :0x7800E00110
    csr_test_outl_3                       :0x7800E00150
    csr_test_outh_3                       :0x7800E00170
    csr_test_out_equ_l_3                  :0x7800E00190
    csr_test_out_equ_h_3                  :0x7800E001A0
    csr_core_out_3                        :0x7800E001B0
    csr_phy_k_3                           :0x7800E001C0
    csr_phy_ctl_3                         :0x7800E001C8
    csr_phy_core_status5_3                :0x7800E001D0
    csr_phy_core_statusl_3                :0x7800E001D8
    csr_phy_core_statush_3                :0x7800E001E0
    csr_phy_alert_sbe_3                   :0x7800E001E8
    csr_phy_alert_dbe_3                   :0x7800E001F0
    csr_tl_pm_tocontrol_3                 :0x7800E001F8
    csr_tl_pm_clkcontrol_3                :0x7800E00200
    csr_tl_pm_auxpwr_3                    :0x7800E00208
    csr_tl_pm_event0_3                    :0x7800E00210
    csr_tl_pm_event1_3                    :0x7800E00218
    csr_tl_pm_event2_3                    :0x7800E00220
    csr_tl_pm_event3_3                    :0x7800E00228
    csr_tl_pm_event4_3                    :0x7800E00230
    csr_tl_pm_event5_3                    :0x7800E00238
    csr_tl_pm_event6_3                    :0x7800E00240
    csr_tl_pm_event7_3                    :0x7800E00248
    csr_tl_pm_data0_3                     :0x7800E00250
    csr_tl_pm_data1_3                     :0x7800E00258
    csr_tl_pm_data2_3                     :0x7800E00260
    csr_tl_pm_data3_3                     :0x7800E00268
    csr_tl_pm_data4_3                     :0x7800E00270
    csr_tl_pm_data5_3                     :0x7800E00278
    csr_tl_pm_data6_3                     :0x7800E00280
    csr_tl_pm_data7_3                     :0x7800E00288
    csr_test_in_3                         :0x7800E00290
    csr_int_status_3                      :0x7800E00298
    csr_clock_freq_3                      :0x7800E002A0
    csr_tl_pm_bwchange_3                  :0x7800E002A8
    csr_tl_pm_bwchange_busy_3             :0x7800E002B0
    csr_tl_report_hotplug_3               :0x7800E002B8
    csr_tl_report_latency_3               :0x7800E002C0
    csr_tl_report_vfstate_flr_trig_3      :0x7800E002C8
    csr_tl_report_vfstate_flr_ack_3       :0x7800E002D0
    csr_rst_ctrl_3                        :0x7800E002D8
    pwp_fla_cfg_3                         :0x7800E002E0
    pwp_mem_err_inj_cfg_3                 :0x7800E002E8
    pwp_sram_log_err0_3                   :0x7800E002F0
    pwp_sram_log_err1_3                   :0x7800E002F8
    pwp_sram_log_syndrome0_3              :0x7800E00300
    pwp_sram_log_syndrome1_3              :0x7800E00308
    pwp_sram_log_addr0_3                  :0x7800E00310
    pwp_sram_log_addr1_3                  :0x7800E00318
    csr_k_bar_3                           :0x7800E00380 0x80
    csr_k_pciconf_3                       :0x7800E01400 0x100
    csr_k_sriov_3                         :0x7800E03C00 0x100
    csr_tl_report_state_3                 :0x7800E06C00 0x20
    csr_apb_c3_0                          :0x7800E08000 0x8000
    csr_apb_c3_1                          :0x7800E48000 0x8000
    csr_apb_c3_2                          :0x7800E88000 0x8000
    csr_apb_c3_3                          :0x7800EC8000 0x8000
    csr_cfgregs_c3_0                      :0x7800F08000 0x800
    csr_cfgregs_c3_1                      :0x7800F0C000 0x800
    csr_cfgregs_c3_2                      :0x7800F10000 0x800
    csr_cfgregs_c3_3                      :0x7800F14000 0x800
    csr_bar_table_3                       :0x7800F18000 0x400
    csr_statsp_3                          :0x7800F28000 0x20
    csr_statst_3                          :0x7800F28100 0x10
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_PWP_CORE3_AN:0x7800E00000 - 0x7801000000:0x0000128180:0x0000200000
  ActSize:HSU_PTA_AN     :0x000063F100. New SA:0x7801000000
    hsu_pta_timeout_thresh_cfg            :0x7801000000
    hsu_pta_timedout_sta                  :0x7801000008
    hsu_pta_timeout_clr                   :0x7801000010
    hsu_pta_fatal_0_intr_cause            :0x7801000018
    hsu_pta_fatal_0_intr_stat             :0x7801000020
    hsu_pta_fatal_0_intr_mask             :0x7801000028
    hsu_pta_fatal_0_intr_bset             :0x7801000030
    hsu_pta_fatal_0_intr_bclr             :0x7801000038
    hsu_pta_fatal_1_intr_cause            :0x7801000040
    hsu_pta_fatal_1_intr_stat             :0x7801000048
    hsu_pta_fatal_1_intr_mask             :0x7801000050
    hsu_pta_fatal_1_intr_bset             :0x7801000058
    hsu_pta_fatal_1_intr_bclr             :0x7801000060
    hsu_pta_non_fatal_0_intr_cause        :0x7801000068
    hsu_pta_non_fatal_0_intr_stat         :0x7801000070
    hsu_pta_non_fatal_0_intr_mask         :0x7801000078
    hsu_pta_non_fatal_0_intr_bset         :0x7801000080
    hsu_pta_non_fatal_0_intr_bclr         :0x7801000088
    hsu_pta_non_fatal_1_intr_cause        :0x7801000090
    hsu_pta_non_fatal_1_intr_stat         :0x7801000098
    hsu_pta_non_fatal_1_intr_mask         :0x78010000A0
    hsu_pta_non_fatal_1_intr_bset         :0x78010000A8
    hsu_pta_non_fatal_1_intr_bclr         :0x78010000B0
    hsu_pta_features                      :0x78010000B8
    hsu_pta_spare_pio                     :0x78010000C0
    hsu_pta_scratchpad                    :0x78010000C8
    hsu_pta_ep_csr                        :0x78010000D0
    hsu_pta_interrupt_base_stride         :0x78010000D8
    hsu_pta_interrupt_message_address     :0x78010000E0
    hsu_pta_cpl_flr_drop                  :0x78010000E8
    hsu_pta_fla_ring_module_id_cfg        :0x7801000110
    hsu_pta_sram_log_err                  :0x7801000118
    hsu_pta_sram_log_syndrome             :0x7801000120
    hsu_pta_sram_log_addr                 :0x7801000128
    hsu_pta_mem_err_inj_cfg               :0x7801000130
    hsu_pta_vf_partition_lut              :0x7801000180 0x80
    hsu_pta_rmmu                          :0x7801004000 0x4000
    hsu_pta_rid_cam                       :0x7801044000 0x1000
    hsu_pta_emmu                          :0x7801050000 0x10000
    hsu_pta_csr_rid_auth                  :0x7801550000 0x20
    hsu_pta_cpl_crd_ctl                   :0x7801550100 0x20
    hsu_pta_misc_fifo                     :0x7801550200 0x40
    hsu_pta_doorbell_region_lut           :0x7801552000 0x2000
    hsu_pta_doorbell_address_mapping_table:0x7801572000 0x2000
    hsu_pta_vp_lookup_table               :0x7801592000 0x2000
    hsu_pta_crc_profile_lut               :0x78015A2000 0x100
    hsu_pta_interrupt_state               :0x78015A8000 0x8000
    hsu_pta_pending_np_req_cnt_to_vp      :0x78015E8000 0x20
    hsu_pta_tgt_rdb_crd                   :0x78015E8100 0x20
    hsu_pta_queue_empty_stat              :0x78015E8200 0x20
    hsu_pta_stat_cntr                     :0x78015E8400 0x200
    hsu_pta_err_int_cfg                   :0x78015E9400 0x20
    hsu_pta_plda_report_err_cfg           :0x78015E9500 0x20
    hsu_pta_interrupt_data_structure      :0x78015F0000 0x8000
    hsu_pta_oor_pfvf_err_log              :0x7801630000 0x80
    hsu_pta_np_oor_addr_err_log           :0x7801630C00 0x80
    hsu_pta_np_db_access_err_log          :0x7801631800 0x80
    hsu_pta_tlp_ovf_err_log               :0x7801632400 0x80
    hsu_pta_np_csr_reg_access_err_log     :0x7801633000 0x80
    hsu_pta_np_msix_reg_access_err_log    :0x7801633C00 0x80
    hsu_pta_np_pba_reg_access_err_log     :0x7801634800 0x80
    hsu_pta_np_other_reg_access_err_log   :0x7801635400 0x80
    hsu_pta_np_rmmu_miss_err_log          :0x7801636000 0x80
    hsu_pta_p_rmmu_miss_err_log           :0x7801636C00 0x80
    hsu_pta_np_4k_bound_cross_err_log     :0x7801637800 0x80
    hsu_pta_p_4k_bound_cross_err_log      :0x7801638400 0x80
    hsu_pta_p_db_access_err_log           :0x7801639000 0x80
    hsu_pta_p_csr_reg_access_err_log      :0x7801639C00 0x80
    hsu_pta_p_msix_reg_access_err_log     :0x780163A800 0x80
    hsu_pta_p_oor_addr_err_log            :0x780163B400 0x80
    hsu_pta_p_pba_reg_access_err_log      :0x780163C000 0x80
    hsu_pta_p_other_reg_access_err_log    :0x780163CC00 0x80
    hsu_pta_p_poison_wr_err_log           :0x780163D800 0x80
    hsu_pta_p_rc_int_err_log              :0x780163E400 0x20
    hsu_pta_ur_err_log                    :0x780163E500 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_PTA_AN      :0x7801000000 - 0x7801800000:0x000063F100:0x0000800000
  ActSize:HSU_TGT_AN     :0x00002C1000. New SA:0x7801800000
ROOT:HSU_TGT_AN:2:0x0000800000 - 0x7801800000:0x7802000000
    hsu_tgt_timeout_thresh_cfg            :0x7801800000
    hsu_tgt_timedout_sta                  :0x7801800008
    hsu_tgt_timeout_clr                   :0x7801800010
    hsu_tgt_fatal_intr_cause              :0x7801800018
    hsu_tgt_fatal_intr_stat               :0x7801800020
    hsu_tgt_fatal_intr_mask               :0x7801800028
    hsu_tgt_fatal_intr_bset               :0x7801800030
    hsu_tgt_fatal_intr_bclr               :0x7801800038
    hsu_tgt_non_fatal_intr_cause          :0x7801800040
    hsu_tgt_non_fatal_intr_stat           :0x7801800048
    hsu_tgt_non_fatal_intr_mask           :0x7801800050
    hsu_tgt_non_fatal_intr_bset           :0x7801800058
    hsu_tgt_non_fatal_intr_bclr           :0x7801800060
    hsu_tgt_features                      :0x7801800068
    hsu_tgt_spare_pio                     :0x7801800070
    hsu_tgt_scratchpad                    :0x7801800078
    hsu_tgt_csr_gen1                      :0x7801800080
    hsu_tgt_csr_cred_init_snx             :0x7801800088
    hsu_tgt_csr_err_log                   :0x7801800090
    hsu_tgt_csr_mem_init_cmd              :0x7801800098
    hsu_tgt_csr_mem_init_status           :0x78018000A0
    hsu_tgt_csr_mem_dbg_state0            :0x78018000A8
    hsu_tgt_csr_mem_dbg_state1            :0x78018000D8
    hsu_tgt_csr_mem_dbg_state2            :0x7801800100
    hsu_tgt_csr_mem_dbg_state3            :0x7801800128
    hsu_tgt_csr_at_reg1                   :0x7801800150
    hsu_tgt_csr_at_reg2                   :0x7801800158
    hsu_tgt_csr_at_reg3                   :0x7801800160
    hsu_tgt_csr_at_reg4                   :0x7801800168
    hsu_tgt_csr_at_reg5                   :0x7801800170
    hsu_tgt_csr_at_reg6                   :0x7801800178
    hsu_tgt_csr_at_reg7                   :0x7801800180
    hsu_tgt_csr_fla_ring_module_id_cfg    :0x7801800188
    hsu_tgt_csr_mem_err_inj_cfg           :0x7801800190
    hsu_tgt_csr_sram_log_err              :0x7801800198
    hsu_tgt_csr_sram_log_syndrome         :0x78018001A0
    hsu_tgt_csr_sram_log_addr             :0x78018001A8
    hsu_tgt_csr_mid_addr_0                :0x78018001B0
    hsu_tgt_csr_mid_addr_1                :0x78018001B8
    hsu_tgt_csr_mid_addr_2                :0x78018001C0
    hsu_tgt_csr_mid_addr_3                :0x78018001C8
    hsu_tgt_csr_mid_addr_4                :0x78018001D0
    hsu_tgt_csr_mid_addr_5                :0x78018001D8
    hsu_tgt_csr_mid_addr_6                :0x78018001E0
    hsu_tgt_csr_mid_addr_7                :0x78018001E8
    hsu_tgt_csr_mid_addr_8                :0x78018001F0
    hsu_tgt_csr_mid_addr_9                :0x78018001F8
    hsu_tgt_csr_mid_addr_10               :0x7801800200
    hsu_tgt_csr_mid_addr_11               :0x7801800208
    hsu_tgt_csr_mid_addr_12               :0x7801800210
    hsu_tgt_csr_mid_addr_13               :0x7801800218
    hsu_tgt_csr_gen2                      :0x7801800220
    hsu_tgt_csr_mem_ptag                  :0x7801802000 0x2000
    hsu_tgt_csr_mem_llst                  :0x7801822000 0x1000
    hsu_tgt_csr_mem_ftag                  :0x780182A000 0x1000
    hsu_tgt_csr_mem_iramc                 :0x7801832000 0x400
    hsu_tgt_csr_mem_iramd_lo              :0x7801836000 0x400
    hsu_tgt_csr_mem_iramd_hi              :0x780183A000 0x400
    hsu_tgt_csr_mem_rbuf_lo               :0x7801840000 0x8000
    hsu_tgt_csr_mem_rbuf_hi               :0x7801980000 0x8000
    hsu_tgt_csr_mem_tgt_stats             :0x7801AC0000 0x200
    HSU_TGT_AN      :INST[0]:0x7801800000 - 0x7801800000:0x0000800000
    HSU_TGT_AN      :INST[1]:0x7802000000 - 0x7802000000:0x0000800000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_TGT_AN      :0x7801800000 - 0x7802800000:0x00002C1000:0x0000400000
  ActSize:HSU_HDMA_PCIE_FRAMER_AN:0x0000009100. New SA:0x7802800000
ROOT:HSU_HDMA_PCIE_FRAMER_AN:2:0x0000080000 - 0x7802800000:0x7802880000
    hsu_hdma_pcie_framer_timeout_thresh_cfg:0x7802800000
    hsu_hdma_pcie_framer_timedout_sta     :0x7802800008
    hsu_hdma_pcie_framer_timeout_clr      :0x7802800010
    hsu_hdma_pcie_framer_fatal_intr_cause :0x7802800018
    hsu_hdma_pcie_framer_fatal_intr_stat  :0x7802800020
    hsu_hdma_pcie_framer_fatal_intr_mask  :0x7802800028
    hsu_hdma_pcie_framer_fatal_intr_bset  :0x7802800030
    hsu_hdma_pcie_framer_fatal_intr_bclr  :0x7802800038
    hsu_hdma_pcie_framer_non_fatal_intr_cause:0x7802800040
    hsu_hdma_pcie_framer_non_fatal_intr_stat:0x7802800048
    hsu_hdma_pcie_framer_non_fatal_intr_mask:0x7802800050
    hsu_hdma_pcie_framer_non_fatal_intr_bset:0x7802800058
    hsu_hdma_pcie_framer_non_fatal_intr_bclr:0x7802800060
    hsu_hdma_pcie_framer_features         :0x7802800068
    hsu_hdma_pcie_framer_spare_pio        :0x7802800070
    hsu_hdma_pcie_framer_scratchpad       :0x7802800078
    hsu_hdma_pcie_framer_icsr_tag_cfg     :0x7802800080
    hsu_hdma_pcie_framer_mem_err_inj_cfg  :0x7802800088
    hsu_hdma_pcie_framer_sram_log_syndrome:0x7802800090
    hsu_hdma_pcie_framer_sram_log_addr    :0x7802800098
    hsu_hdma_pcie_framer_sram_log_err_0   :0x78028000A0
    hsu_hdma_pcie_framer_sram_log_err_1   :0x78028000A8
    hsu_hdma_pcie_framer_icsr_wdata       :0x78028000C0 0x20
    hsu_hdma_pcie_framer_icsr_rdata       :0x78028001C0 0x20
    hsu_hdma_pcie_framer_icsr_addr        :0x78028002C0 0x20
    hsu_hdma_pcie_framer_icsr_cmd         :0x78028003C0 0x20
    hsu_hdma_pcie_framer_vf_partition_lut :0x7802800500 0x80
    hsu_hdma_pcie_framer_pf_vf_lookup     :0x7802801000 0x1000
    hsu_hdma_pcie_framer_str_ack_mode     :0x7802809000 0x20
    HSU_HDMA_PCIE_FRAMER_AN:INST[0]:0x7802800000 - 0x7802800000:0x0000080000
    HSU_HDMA_PCIE_FRAMER_AN:INST[1]:0x7802880000 - 0x7802880000:0x0000080000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_HDMA_PCIE_FRAMER_AN:0x7802800000 - 0x7802900000:0x0000009100:0x0000010000
  ActSize:DMA_HSU_AN     :0x0000016600. New SA:0x7802900000
    dma_hsu_timeout_thresh_cfg            :0x7802900000
    dma_hsu_timedout_sta                  :0x7802900008
    dma_hsu_timeout_clr                   :0x7802900010
    dma_hsu_fatal_intr_cause              :0x7802900018
    dma_hsu_fatal_intr_stat               :0x7802900020
    dma_hsu_fatal_intr_mask               :0x7802900028
    dma_hsu_fatal_intr_bset               :0x7802900030
    dma_hsu_fatal_intr_bclr               :0x7802900038
    dma_hsu_non_fatal_intr_cause          :0x7802900040
    dma_hsu_non_fatal_intr_stat           :0x7802900048
    dma_hsu_non_fatal_intr_mask           :0x7802900050
    dma_hsu_non_fatal_intr_bset           :0x7802900058
    dma_hsu_non_fatal_intr_bclr           :0x7802900060
    dma_hsu_opr_non_fatal_intr_cause      :0x7802900068
    dma_hsu_opr_non_fatal_intr_stat       :0x7802900070
    dma_hsu_opr_non_fatal_intr_mask       :0x7802900078
    dma_hsu_opr_non_fatal_intr_bset       :0x7802900080
    dma_hsu_opr_non_fatal_intr_bclr       :0x7802900088
    dma_hsu_str_non_fatal0_intr_cause     :0x7802900090
    dma_hsu_str_non_fatal0_intr_stat      :0x7802900098
    dma_hsu_str_non_fatal0_intr_mask      :0x78029000A0
    dma_hsu_str_non_fatal0_intr_bset      :0x78029000A8
    dma_hsu_str_non_fatal0_intr_bclr      :0x78029000B0
    dma_hsu_str_non_fatal1_intr_cause     :0x78029000B8
    dma_hsu_str_non_fatal1_intr_stat      :0x78029000C0
    dma_hsu_str_non_fatal1_intr_mask      :0x78029000C8
    dma_hsu_str_non_fatal1_intr_bset      :0x78029000D0
    dma_hsu_str_non_fatal1_intr_bclr      :0x78029000D8
    dma_hsu_str_non_fatal2_intr_cause     :0x78029000E0
    dma_hsu_str_non_fatal2_intr_stat      :0x78029000E8
    dma_hsu_str_non_fatal2_intr_mask      :0x78029000F0
    dma_hsu_str_non_fatal2_intr_bset      :0x78029000F8
    dma_hsu_str_non_fatal2_intr_bclr      :0x7802900100
    dma_hsu_features                      :0x7802900108
    dma_hsu_spare_pio                     :0x7802900110
    dma_hsu_scratchpad                    :0x7802900118
    dma_hsu_fla_ring_module_id_cfg        :0x7802900120
    dma_hsu_f1_wr_tag_cfg                 :0x7802900128
    dma_hsu_pcie_wr_tag_cfg               :0x7802900130
    dma_hsu_f1_rd_tag_cfg                 :0x7802900138
    dma_hsu_pcie_rd_tag_cfg               :0x7802900140
    dma_hsu_lid_cfg                       :0x7802900148
    dma_hsu_req_limit_cfg                 :0x7802900150
    dma_hsu_rate_limit_cfg                :0x7802900158
    dma_hsu_alloc_cfg_done                :0x7802900160
    dma_hsu_init_status                   :0x7802900168
    dma_hsu_dph_cmd_buf_cfg               :0x7802900170
    dma_hsu_opr_cfg                       :0x7802900178
    dma_hsu_stage_buf_alloc               :0x7802900180
    dma_hsu_gtr_cmd_buf_alloc_0           :0x7802900188
    dma_hsu_gtr_cmd_buf_alloc_1           :0x7802900190
    dma_hsu_gtr_cmd_buf_alloc_2           :0x7802900198
    dma_hsu_gtr_cmd_buf_alloc_3           :0x78029001A0
    dma_hsu_gtr_cmd_buf_alloc_4           :0x78029001A8
    dma_hsu_gtr_cmd_buf_alloc_5           :0x78029001B0
    dma_hsu_gtr_cmd_buf_alloc_6           :0x78029001B8
    dma_hsu_gtr_cmd_buf_alloc_7           :0x78029001C0
    dma_hsu_gtr_cmd_buf_alloc_8           :0x78029001C8
    dma_hsu_gtr_cmd_buf_alloc_9           :0x78029001D0
    dma_hsu_gtr_cmd_buf_alloc_10          :0x78029001D8
    dma_hsu_gtr_cmd_buf_alloc_11          :0x78029001E0
    dma_hsu_str_cmd_buf_alloc_0           :0x78029001E8
    dma_hsu_str_cmd_buf_alloc_1           :0x78029001F0
    dma_hsu_str_cmd_buf_alloc_2           :0x78029001F8
    dma_hsu_str_cmd_buf_alloc_3           :0x7802900200
    dma_hsu_str_cmd_buf_alloc_4           :0x7802900208
    dma_hsu_str_cmd_buf_alloc_5           :0x7802900210
    dma_hsu_str_cmd_buf_alloc_6           :0x7802900218
    dma_hsu_str_cmd_buf_alloc_7           :0x7802900220
    dma_hsu_str_cmd_buf_alloc_8           :0x7802900228
    dma_hsu_str_cmd_buf_alloc_9           :0x7802900230
    dma_hsu_str_cmd_buf_alloc_10          :0x7802900238
    dma_hsu_str_cmd_buf_alloc_11          :0x7802900240
    dma_hsu_cmp_cmd_buf_alloc_0           :0x7802900248
    dma_hsu_cmp_cmd_buf_alloc_1           :0x7802900250
    dma_hsu_cmp_cmd_buf_alloc_2           :0x7802900258
    dma_hsu_cmp_cmd_buf_alloc_3           :0x7802900260
    dma_hsu_cmp_cmd_buf_alloc_4           :0x7802900268
    dma_hsu_cmp_cmd_buf_alloc_5           :0x7802900270
    dma_hsu_cmp_cmd_buf_alloc_6           :0x7802900278
    dma_hsu_cmp_cmd_buf_alloc_7           :0x7802900280
    dma_hsu_cmp_cmd_buf_alloc_8           :0x7802900288
    dma_hsu_cmp_cmd_buf_alloc_9           :0x7802900290
    dma_hsu_cmp_cmd_buf_alloc_10          :0x7802900298
    dma_hsu_cmp_cmd_buf_alloc_11          :0x78029002A0
    dma_hsu_dph_csr_wu_header             :0x78029002A8
    dma_hsu_dph_cmd_buf_occy              :0x78029002B0
    dma_hsu_str_cmd_buf_occy              :0x78029002B8
    dma_hsu_cmp_cmd_buf_occy              :0x78029002C0
    dma_hsu_dph_enq_wu_cnt                :0x78029002C8
    dma_hsu_dph_intr_err_wu_log           :0x78029002D0
    dma_hsu_dph_intr_rord_err_log         :0x78029002F0
    dma_hsu_gtr_thd_cfg_tab_0             :0x78029002F8
    dma_hsu_gtr_thd_cfg_tab_1             :0x7802900300
    dma_hsu_gtr_thd_cfg_tab_2             :0x7802900308
    dma_hsu_gtr_thd_cfg_tab_3             :0x7802900310
    dma_hsu_gtr_thd_cfg_tab_4             :0x7802900318
    dma_hsu_gtr_thd_cfg_tab_5             :0x7802900320
    dma_hsu_gtr_thd_cfg_tab_6             :0x7802900328
    dma_hsu_gtr_thd_cfg_tab_7             :0x7802900330
    dma_hsu_gtr_thd_cfg_tab_8             :0x7802900338
    dma_hsu_gtr_thd_cfg_tab_9             :0x7802900340
    dma_hsu_gtr_thd_cfg_tab_10            :0x7802900348
    dma_hsu_gtr_thd_cfg_tab_11            :0x7802900350
    dma_hsu_gtr_f1_tag_alloc_0            :0x7802900358
    dma_hsu_gtr_f1_tag_alloc_1            :0x7802900360
    dma_hsu_gtr_f1_tag_alloc_2            :0x7802900368
    dma_hsu_gtr_f1_tag_alloc_3            :0x7802900370
    dma_hsu_gtr_f1_tag_alloc_4            :0x7802900378
    dma_hsu_gtr_f1_tag_alloc_5            :0x7802900380
    dma_hsu_gtr_f1_tag_alloc_6            :0x7802900388
    dma_hsu_gtr_f1_tag_alloc_7            :0x7802900390
    dma_hsu_gtr_f1_tag_alloc_8            :0x7802900398
    dma_hsu_gtr_f1_tag_alloc_9            :0x78029003A0
    dma_hsu_gtr_f1_tag_alloc_10           :0x78029003A8
    dma_hsu_gtr_f1_tag_alloc_11           :0x78029003B0
    dma_hsu_gtr_f1_tag_prof_thresh_0      :0x78029003B8
    dma_hsu_gtr_f1_tag_prof_thresh_1      :0x78029003C0
    dma_hsu_gtr_f1_tag_prof_thresh_2      :0x78029003C8
    dma_hsu_gtr_f1_tag_prof_thresh_3      :0x78029003D0
    dma_hsu_gtr_f1_tag_prof_thresh_4      :0x78029003D8
    dma_hsu_gtr_f1_tag_prof_thresh_5      :0x78029003E0
    dma_hsu_gtr_f1_tag_prof_thresh_6      :0x78029003E8
    dma_hsu_gtr_f1_tag_prof_thresh_7      :0x78029003F0
    dma_hsu_pcie_force_free_trigger       :0x78029003F8
    dma_hsu_pcie_force_free_status        :0x7802900400
    dma_hsu_pcie_drain_en                 :0x7802900408
    dma_hsu_pcie_drain2_en                :0x7802900430
    dma_hsu_pcie_timer_tick_mode          :0x7802900450
    dma_hsu_pcie_timer_period             :0x7802900458
    dma_hsu_iop_tag_cfg                   :0x7802900460
    dma_hsu_gtr_pcie_rord_buf_cfg         :0x7802900468
    dma_hsu_gtr_pcie_thd_tag_alloc_0      :0x7802900470
    dma_hsu_gtr_pcie_thd_tag_alloc_1      :0x7802900478
    dma_hsu_gtr_pcie_thd_tag_alloc_2      :0x7802900480
    dma_hsu_gtr_pcie_thd_tag_alloc_3      :0x7802900488
    dma_hsu_gtr_pcie_thd_tag_alloc_4      :0x7802900490
    dma_hsu_gtr_pcie_thd_tag_alloc_5      :0x7802900498
    dma_hsu_gtr_pcie_thd_tag_alloc_6      :0x78029004A0
    dma_hsu_gtr_pcie_thd_tag_alloc_7      :0x78029004A8
    dma_hsu_gtr_pcie_thd_tag_alloc_8      :0x78029004B0
    dma_hsu_gtr_pcie_thd_tag_alloc_9      :0x78029004B8
    dma_hsu_gtr_pcie_thd_tag_alloc_10     :0x78029004C0
    dma_hsu_gtr_pcie_thd_tag_alloc_11     :0x78029004C8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_0     :0x78029004D0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_1     :0x78029004D8
    dma_hsu_gtr_pcie_ctrl_tag_alloc_2     :0x78029004E0
    dma_hsu_gtr_pcie_ctrl_tag_alloc_3     :0x78029004E8
    dma_hsu_gtr_pcie_ptr_prof_thresh_0    :0x78029004F0
    dma_hsu_gtr_pcie_ptr_prof_thresh_1    :0x78029004F8
    dma_hsu_gtr_pcie_ptr_prof_thresh_2    :0x7802900500
    dma_hsu_gtr_pcie_ptr_prof_thresh_3    :0x7802900508
    dma_hsu_gtr_pcie_ptr_prof_thresh_4    :0x7802900510
    dma_hsu_gtr_pcie_ptr_prof_thresh_5    :0x7802900518
    dma_hsu_gtr_pcie_ptr_prof_thresh_6    :0x7802900520
    dma_hsu_gtr_pcie_ptr_prof_thresh_7    :0x7802900528
    dma_hsu_gtr_glb_alloc_status          :0x7802900530
    dma_hsu_gtr_hsu_preproc_invalid_err_cnt:0x7802900538
    dma_hsu_gtr_hsu_preproc_fid_err_cnt   :0x7802900540
    dma_hsu_gtr_hsu_preproc_reqcnt_err_cnt:0x7802900548
    dma_hsu_gtr_hsu_preproc_in_timeout_err_cnt:0x7802900550
    dma_hsu_opr_enq_cmd_lst_cnt_0         :0x7802900558
    dma_hsu_opr_enq_cmd_lst_cnt_1         :0x7802900560
    dma_hsu_opr_enq_cmd_lst_cnt_2         :0x7802900568
    dma_hsu_opr_enq_cmd_lst_cnt_3         :0x7802900570
    dma_hsu_opr_enq_cmd_lst_cnt_4         :0x7802900578
    dma_hsu_opr_enq_cmd_lst_cnt_5         :0x7802900580
    dma_hsu_opr_enq_cmd_lst_cnt_6         :0x7802900588
    dma_hsu_opr_enq_cmd_lst_cnt_7         :0x7802900590
    dma_hsu_opr_enq_cmd_lst_cnt_8         :0x7802900598
    dma_hsu_opr_enq_cmd_lst_cnt_9         :0x78029005A0
    dma_hsu_opr_enq_cmd_lst_cnt_10        :0x78029005A8
    dma_hsu_opr_enq_cmd_lst_cnt_11        :0x78029005B0
    dma_hsu_opr_enq_cmd_lst_cnt_12        :0x78029005B8
    dma_hsu_opr_enq_cmd_lst_cnt_13        :0x78029005C0
    dma_hsu_opr_enq_cmd_lst_cnt_14        :0x78029005C8
    dma_hsu_opr_enq_cmd_lst_cnt_15        :0x78029005D0
    dma_hsu_cmp_enq_cmd_lst_cnt           :0x78029005D8
    dma_hsu_cmp_wus_sent_cnt              :0x78029005E0
    dma_hsu_cmp_err_wus_sent_cnt          :0x78029005E8
    dma_hsu_cmp_iop_wus_sent_cnt          :0x78029005F0
    dma_hsu_cmp_iop_err_wus_sent_cnt      :0x78029005F8
    dma_hsu_dmi_cfg                       :0x7802900600
    dma_hsu_dmi_cmp_pcie_wr_cnt           :0x7802900608
    dma_hsu_dmi_str_pcie_wr_cnt           :0x7802900610
    dma_hsu_dmi_gtr_pcie_rd_cnt           :0x7802900618
    dma_hsu_dmi_iop_pcie_req_cnt          :0x7802900620
    dma_hsu_dmi_p_resp_cnt                :0x7802900628
    dma_hsu_dmi_np_resp_cnt               :0x7802900630
    dma_hsu_dmi_lsn_sent_cnt              :0x7802900638
    dma_hsu_dmi_lsn_rcvd_cnt              :0x7802900640
    dma_hsu_dmi_ldn_sent_cnt              :0x7802900648
    dma_hsu_dmi_ldn_rcvd_cnt              :0x7802900650
    dma_hsu_sram_log_err                  :0x7802900658
    dma_hsu_sram_log_syndrome             :0x7802900660
    dma_hsu_sram_log_addr                 :0x7802900668
    dma_hsu_mem_err_inj_cfg               :0x7802900670
    dma_hsu_dph_fla_mux_sel               :0x7802900678
    dma_hsu_gtr_fla_mux_sel               :0x7802900680
    dma_hsu_cmp_fla_mux_sel               :0x7802900688
    dma_hsu_dmi_fla_mux_sel               :0x7802900690
    dma_hsu_iop_fla_mux_sel               :0x7802900698
    dma_hsu_opr_fla_mux_sel               :0x78029006A0
    dma_hsu_dph_fla_obus                  :0x78029006A8
    dma_hsu_gtr_fla_obus                  :0x78029006B0
    dma_hsu_cmp_fla_obus                  :0x78029006B8
    dma_hsu_dmi_fla_obus                  :0x78029006C0
    dma_hsu_iop_fla_obus                  :0x78029006C8
    dma_hsu_opr_fla_obus                  :0x78029006D0
    dma_hsu_crc64v_poly0_cfg              :0x7802900800 0x200
    dma_hsu_crc64v_poly1_cfg              :0x7802901800 0x200
    dma_hsu_dph_cmd_buf_thd_occy          :0x7802902800 0x80
    dma_hsu_str_cmd_buf_thd_occy          :0x7802902C00 0x80
    dma_hsu_gtr_cmd_buf_thd_occy          :0x7802903000 0x80
    dma_hsu_cmp_cmd_buf_thd_occy          :0x7802903400 0x80
    dma_hsu_dph_rord_tag_tab              :0x7802903800 0x400
    dma_hsu_dph_rord_fifo_head            :0x7802905800 0x80
    dma_hsu_dph_intr_parser_err_log       :0x7802905C00 0x80
    dma_hsu_dph_gtr_thd_crd_cnt           :0x7802906000 0x80
    dma_hsu_dph_iop_thd_crd_cnt           :0x7802906400 0x20
    dma_hsu_dph_per_thd_wu_cnt            :0x7802906500 0x80
    dma_hsu_iop_bm_addr_cfg               :0x7802906900 0x100
    dma_hsu_gtr_opr_credit                :0x7802907100 0x80
    dma_hsu_gtr_thd_alloc_status          :0x7802907500 0x80
    dma_hsu_gtr_pcie_ctrl_alloc_status    :0x7802907900 0x20
    dma_hsu_gtr_per_thd_byte_cnt          :0x7802907A00 0x80
    dma_hsu_gtr_intr_parser_err_log       :0x7802907E00 0x80
    dma_hsu_gtr_f1_rord_tag_tab           :0x7802909000 0x1000
    dma_hsu_gtr_pcie_rord_tag_tab         :0x7802911000 0x800
    dma_hsu_gtr_rord_fifo_head            :0x7802915000 0x80
    dma_hsu_str_dbg_probe                 :0x7802915400 0x40
    dma_hsu_str_stats_cnt_probe           :0x7802915600 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_DMA_HSU_AN      :0x7802900000 - 0x7802920000:0x0000016600:0x0000020000
  ActSize:FEP_HU_AN      :0x0000000248. New SA:0x7802920000
    fep_hu_timeout_thresh_cfg             :0x7802920000
    fep_hu_timedout_sta                   :0x7802920008
    fep_hu_timeout_clr                    :0x7802920010
    fep_hu_fatal_intr_cause               :0x7802920018
    fep_hu_fatal_intr_stat                :0x7802920020
    fep_hu_fatal_intr_mask                :0x7802920028
    fep_hu_fatal_intr_bset                :0x7802920030
    fep_hu_fatal_intr_bclr                :0x7802920038
    fep_hu_non_fatal_intr_cause           :0x7802920040
    fep_hu_non_fatal_intr_stat            :0x7802920048
    fep_hu_non_fatal_intr_mask            :0x7802920050
    fep_hu_non_fatal_intr_bset            :0x7802920058
    fep_hu_non_fatal_intr_bclr            :0x7802920060
    fep_hu_features                       :0x7802920068
    fep_hu_spare_pio                      :0x7802920070
    fep_hu_scratchpad                     :0x7802920078
    fep_hu_misc_cfg                       :0x7802920080
    fep_hu_mem_err_inj_cfg                :0x7802920088
    fep_hu_fla_ring_module_id_cfg         :0x7802920090
    fep_hu_fla_cfg                        :0x7802920098
    fep_hu_fla_sta                        :0x78029200A0
    fep_hu_local_id                       :0x78029200A8
    fep_hu_strict_order                   :0x78029200B0
    fep_hu_cmn_snx_cdt_init_val           :0x78029200B8
    fep_hu_hdma_sn_filter                 :0x78029200C0
    fep_hu_cmn_sn_filter                  :0x78029200C8
    fep_hu_snx_sn_filter                  :0x78029200D0
    fep_hu_cmn_lsn_arb_cfg                :0x78029200D8
    fep_hu_snx_lsn_arb_cfg                :0x78029200E0
    fep_hu_dest_cfg_cmd_0                 :0x78029200E8
    fep_hu_dest_cfg_cmd_1                 :0x78029200F0
    fep_hu_dest_cfg_cmd_2                 :0x78029200F8
    fep_hu_dest_cfg_cmd_3                 :0x7802920100
    fep_hu_hbm_ddr_hash                   :0x7802920108
    fep_hu_ddr_hash                       :0x7802920110
    fep_hu_addr_trans_hbm_pc_rsvd0_cfg    :0x7802920118
    fep_hu_addr_trans_nu_mu_cfg           :0x7802920120
    fep_hu_addr_trans_hu_nvram_ddr_cfg    :0x7802920128
    fep_hu_addr_trans_rsvd1_cfg           :0x7802920130
    fep_hu_addr_trans_rsvd2_cfg           :0x7802920138
    fep_hu_addr_trans_default_cfg         :0x7802920140
    fep_hu_sn_sent_cnt                    :0x7802920148
    fep_hu_sn_rcvd_cnt                    :0x7802920150
    fep_hu_lsn_addr_trans_err_cnt         :0x7802920158
    fep_hu_lsn_unknown_dest_err_cnt       :0x7802920160
    fep_hu_lsn_msg_filter_err_cnt         :0x7802920168
    fep_hu_sn_msg_sent_incr_en            :0x7802920170
    fep_hu_tgt_sn_sent_cnt                :0x7802920178
    fep_hu_hdma_sn_sent_cnt               :0x7802920180
    fep_hu_cmn_sn_sent_cnt                :0x7802920188
    fep_hu_snx_sn_sent_cnt                :0x7802920190
    fep_hu_dn_ej_cnt                      :0x7802920198
    fep_hu_dn_inj_cnt                     :0x78029201A0
    fep_hu_ldn_addr_trans_err_cnt         :0x78029201A8
    fep_hu_ldn_unknown_dest_err_cnt       :0x78029201B0
    fep_hu_dn_metadata_merr_cnt           :0x78029201B8
    fep_hu_dn_metadata_serr_cnt           :0x78029201C0
    fep_hu_dn_data_merr_cnt               :0x78029201C8
    fep_hu_dn_data_serr_cnt               :0x78029201D0
    fep_hu_lsn_msg_filter_log             :0x78029201D8
    fep_hu_lsn_addr_trans_log             :0x78029201F0
    fep_hu_lsn_unknown_dest_log           :0x7802920208
    fep_hu_ldn_addr_trans_log             :0x7802920220
    fep_hu_ldn_unknown_dest_log           :0x7802920230
    fep_hu_dn_ecc_err_addr_log            :0x7802920240
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_FEPW_HU_AN_FEP_HU_AN:0x7802920000 - 0x7802920400:0x0000000248:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x7802940000
    dnr_timeout_thresh_cfg                :0x7802940000
    dnr_timedout_sta                      :0x7802940008
    dnr_timeout_clr                       :0x7802940010
    dnr_fatal_intr_cause                  :0x7802940018
    dnr_fatal_intr_stat                   :0x7802940020
    dnr_fatal_intr_mask                   :0x7802940028
    dnr_fatal_intr_bset                   :0x7802940030
    dnr_fatal_intr_bclr                   :0x7802940038
    dnr_non_fatal_intr_cause              :0x7802940040
    dnr_non_fatal_intr_stat               :0x7802940048
    dnr_non_fatal_intr_mask               :0x7802940050
    dnr_non_fatal_intr_bset               :0x7802940058
    dnr_non_fatal_intr_bclr               :0x7802940060
    dnr_features                          :0x7802940068
    dnr_spare_pio                         :0x7802940070
    dnr_scratchpad                        :0x7802940078
    dnr_alt_ej_port_0                     :0x7802940080
    dnr_alt_ej_port_1                     :0x7802940088
    dnr_alt_ej_port_2                     :0x7802940090
    dnr_alt_ej_port_3                     :0x7802940098
    dnr_alt_ej_port_4                     :0x78029400A0
    dnr_cong_ctrl                         :0x78029400A8
    dnr_route_cfg                         :0x78029400B0
    dnr_credit_cfg                        :0x78029400B8
    dnr_injection_credit_cfg              :0x78029400C0
    dnr_vc_sel_wt_cfg                     :0x78029400C8
    dnr_default_dgid_cfg                  :0x78029400D0
    dnr_fla_ring_module_id_cfg            :0x78029400D8
    dnr_credit_watchdog_timer_cfg         :0x78029400E0
    dnr_dbg_ibuf_occ_cnt                  :0x78029400E8
    dnr_dbg_intf_buf_occ_cnt              :0x78029400F0
    dnr_dbg_inj_credit_cnt                :0x78029400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x7802940100
    dnr_dbg_ibuf_credit_cnt_1             :0x7802940108
    dnr_dbg_ibuf_credit_cnt_2             :0x7802940110
    dnr_dbg_ibuf_credit_cnt_3             :0x7802940118
    dnr_dbg_ebuf_credit_cnt               :0x7802940120
    dnr_intr_dgid_out_of_range_log        :0x7802940128
    dnr_gid_to_coords_map                 :0x7802942000 0x2000
    dnr_wt_table_0                        :0x7802952000 0x800
    dnr_wt_table_1                        :0x7802956000 0x800
    dnr_wt_table_2                        :0x780295A000 0x800
    dnr_wt_table_3                        :0x780295E000 0x800
    dnr_wt_table_4                        :0x7802962000 0x800
    dnr_injpipe_dbg_probe0                :0x7802966000 0x40
    dnr_injpipe_dbg_probe1                :0x7802966200 0x40
    dnr_ejpipe_dbg_probe0                 :0x7802966400 0x40
    dnr_ejpipe_dbg_probe1                 :0x7802966600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x7802966800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x7802966A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x7802966C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x7802966E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x7802967000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x7802967200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x7802967400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x7802967600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x7802967800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x7802967A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_FEPW_HU_AN_DNR_AN:0x7802940000 - 0x7802980000:0x0000027C00:0x0000040000
AN: FEPW_HU_AN            :0x7802980000
 FEPW_HU_AN    :0x7802980000
  ActSize:HSU_WQSI_AN    :0x00003C0000. New SA:0x7802C00000
    hsu_wqsi_timeout_thresh_cfg           :0x7802C00000
    hsu_wqsi_timedout_sta                 :0x7802C00008
    hsu_wqsi_timeout_clr                  :0x7802C00010
    hsu_wqsi_fatal_intr_cause             :0x7802C00018
    hsu_wqsi_fatal_intr_stat              :0x7802C00020
    hsu_wqsi_fatal_intr_mask              :0x7802C00028
    hsu_wqsi_fatal_intr_bset              :0x7802C00030
    hsu_wqsi_fatal_intr_bclr              :0x7802C00038
    hsu_wqsi_non_fatal_intr_cause         :0x7802C00040
    hsu_wqsi_non_fatal_intr_stat          :0x7802C00048
    hsu_wqsi_non_fatal_intr_mask          :0x7802C00050
    hsu_wqsi_non_fatal_intr_bset          :0x7802C00058
    hsu_wqsi_non_fatal_intr_bclr          :0x7802C00060
    hsu_wqsi_features                     :0x7802C00068
    hsu_wqsi_spare_pio                    :0x7802C00070
    hsu_wqsi_scratchpad                   :0x7802C00078
    hsu_wqsi_configs                      :0x7802C00080
    hsu_wqsi_ctrl_alloc_cfg_0             :0x7802C00088
    hsu_wqsi_ctrl_alloc_cfg_1             :0x7802C00090
    hsu_wqsi_ctrl_alloc_cfg_2             :0x7802C00098
    hsu_wqsi_ctrl_alloc_cfg_3             :0x7802C000A0
    hsu_wqsi_ctrl_alloc_cfg_4             :0x7802C000A8
    hsu_wqsi_ctrl_alloc_cfg_5             :0x7802C000B0
    hsu_wqsi_ctrl_alloc_cfg_6             :0x7802C000B8
    hsu_wqsi_ctrl_alloc_cfg_7             :0x7802C000C0
    hsu_wqsi_ctrl_alloc_cfg_8             :0x7802C000C8
    hsu_wqsi_ctrl_alloc_cfg_9             :0x7802C000D0
    hsu_wqsi_ctrl_alloc_cfg_10            :0x7802C000D8
    hsu_wqsi_ctrl_alloc_cfg_11            :0x7802C000E0
    hsu_wqsi_ctrl_alloc_reserve_cfg_done  :0x7802C000E8
    hsu_wqsi_ignore_vp_color_0            :0x7802C000F0
    hsu_wqsi_ignore_vp_color_1            :0x7802C000F8
    hsu_wqsi_ignore_vp_color_2            :0x7802C00100
    hsu_wqsi_rwu_global_xoff_thresh       :0x7802C00108
    hsu_wqsi_region_threshold_0           :0x7802C00110
    hsu_wqsi_region_threshold_1           :0x7802C00118
    hsu_wqsi_region_threshold_2           :0x7802C00120
    hsu_wqsi_region_threshold_3           :0x7802C00128
    hsu_wqsi_region_threshold_4           :0x7802C00130
    hsu_wqsi_region_threshold_5           :0x7802C00138
    hsu_wqsi_region_threshold_6           :0x7802C00140
    hsu_wqsi_region_threshold_7           :0x7802C00148
    hsu_wqsi_region_threshold_8           :0x7802C00150
    hsu_wqsi_region_threshold_9           :0x7802C00158
    hsu_wqsi_region_threshold_10          :0x7802C00160
    hsu_wqsi_region_threshold_11          :0x7802C00168
    hsu_wqsi_region_threshold_12          :0x7802C00170
    hsu_wqsi_region_threshold_13          :0x7802C00178
    hsu_wqsi_region_threshold_14          :0x7802C00180
    hsu_wqsi_region_color_codepoints      :0x7802C00188
    hsu_wqsi_wrr_credit_0                 :0x7802C00190
    hsu_wqsi_wrr_credit_1                 :0x7802C00198
    hsu_wqsi_wrr_credit_2                 :0x7802C001A0
    hsu_wqsi_pta_credit_0                 :0x7802C001A8
    hsu_wqsi_pta_credit_1                 :0x7802C001B0
    hsu_wqsi_pta_credit_2                 :0x7802C001B8
    hsu_wqsi_tgt_credit_0                 :0x7802C001C0
    hsu_wqsi_tgt_credit_1                 :0x7802C001C8
    hsu_wqsi_tgt_credit_2                 :0x7802C001D0
    hsu_wqsi_dbcache_lock                 :0x7802C001D8
    hsu_wqsi_dbcache_query                :0x7802C001E0
    hsu_wqsi_mem_init_trigger             :0x7802C001E8
    hsu_wqsi_mem_init_done                :0x7802C001F0
    hsu_wqsi_queue_cnt_sel_0              :0x7802C001F8
    hsu_wqsi_queue_cnt_sel_1              :0x7802C00200
    hsu_wqsi_queue_cnt_sel_2              :0x7802C00208
    hsu_wqsi_queue_cnt_sel_3              :0x7802C00210
    hsu_wqsi_queue_cnt_sel_4              :0x7802C00218
    hsu_wqsi_queue_cnt_sel_5              :0x7802C00220
    hsu_wqsi_queue_cnt_sel_6              :0x7802C00228
    hsu_wqsi_queue_cnt_sel_7              :0x7802C00230
    hsu_wqsi_queue_cnt_sel_8              :0x7802C00238
    hsu_wqsi_queue_cnt_sel_9              :0x7802C00240
    hsu_wqsi_queue_cnt_sel_10             :0x7802C00248
    hsu_wqsi_queue_cnt_sel_11             :0x7802C00250
    hsu_wqsi_queue_cnt_sel_12             :0x7802C00258
    hsu_wqsi_queue_cnt_sel_13             :0x7802C00260
    hsu_wqsi_queue_cnt_sel_14             :0x7802C00268
    hsu_wqsi_queue_cnt_sel_15             :0x7802C00270
    hsu_wqsi_queue_cnt_mode               :0x7802C00278
    hsu_wqsi_glb_queue_op_cnt             :0x7802C00280
    hsu_wqsi_rwu_ibuf_occupancy           :0x7802C00288
    hsu_wqsi_rwu_ibuf_freepool_cnt        :0x7802C00290
    hsu_wqsi_wu_cmd                       :0x7802C00298
    hsu_wqsi_wu_queue                     :0x7802C002A0
    hsu_wqsi_wu_sw_opcodes_0              :0x7802C002A8
    hsu_wqsi_wu_sw_opcodes_1              :0x7802C002B0
    hsu_wqsi_wu_sw_opcodes_2              :0x7802C002B8
    hsu_wqsi_wu_sw_opcodes_3              :0x7802C002C0
    hsu_wqsi_wu_sw_opcodes_4              :0x7802C002C8
    hsu_wqsi_dbcache_enq_cnt              :0x7802C002D0
    hsu_wqsi_dbcache_func_enq_sel         :0x7802C002D8
    hsu_wqsi_dbcache_func_enq_cnt         :0x7802C002E0
    hsu_wqsi_dbcache_block_evict_cnt      :0x7802C002E8
    hsu_wqsi_dbg_config                   :0x7802C002F0
    hsu_wqsi_fla_dbus                     :0x7802C002F8
    hsu_wqsi_fla_ring_module_id_cfg       :0x7802C00300
    hsu_wqsi_sram_log_err                 :0x7802C00308
    hsu_wqsi_sram_log_syndrome            :0x7802C00310
    hsu_wqsi_sram_log_addr                :0x7802C00318
    hsu_wqsi_mem_err_inj_cfg              :0x7802C00320
    hsu_wqsi_bitalloc                     :0x7802C08000 0x8000
    hsu_wqsi_queue_op_cnt                 :0x7802C48000 0x80
    hsu_wqsi_per_func_op_cnt              :0x7802C4A000 0x2000
    hsu_wqsi_per_enq_infc_flit_cnt        :0x7802C5A000 0x40
    hsu_wqsi_per_deq_infc_flit_cnt        :0x7802C5A200 0x40
    hsu_wqsi_cwu_occupancy                :0x7802C5A400 0x40
    hsu_wqsi_rwu_occupancy                :0x7802C5A600 0x80
    hsu_wqsi_head_tail_ptr                :0x7802C5C000 0x2000
    hsu_wqsi_nxt_wu_ptr                   :0x7802C70000 0x8000
    hsu_wqsi_rwu_ibuf_entry               :0x7802CC0000 0x20000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_WQSI_AN     :0x7802C00000 - 0x7803000000:0x00003C0000:0x0000400000
  ActSize:HSU_WQSE_AN    :0x0000B81000. New SA:0x7803000000
    hsu_wqse_timeout_thresh_cfg           :0x7803000000
    hsu_wqse_timedout_sta                 :0x7803000008
    hsu_wqse_timeout_clr                  :0x7803000010
    hsu_wqse_fatal_intr_cause             :0x7803000018
    hsu_wqse_fatal_intr_stat              :0x7803000020
    hsu_wqse_fatal_intr_mask              :0x7803000028
    hsu_wqse_fatal_intr_bset              :0x7803000030
    hsu_wqse_fatal_intr_bclr              :0x7803000038
    hsu_wqse_non_fatal_intr_cause         :0x7803000040
    hsu_wqse_non_fatal_intr_stat          :0x7803000048
    hsu_wqse_non_fatal_intr_mask          :0x7803000050
    hsu_wqse_non_fatal_intr_bset          :0x7803000058
    hsu_wqse_non_fatal_intr_bclr          :0x7803000060
    hsu_wqse_features                     :0x7803000068
    hsu_wqse_spare_pio                    :0x7803000070
    hsu_wqse_scratchpad                   :0x7803000078
    hsu_wqse_configs                      :0x7803000080
    hsu_wqse_func_rate_tab_head           :0x7803000088
    hsu_wqse_func_rate_oper_time          :0x7803000090
    hsu_wqse_func_rate_period             :0x7803000098
    hsu_wqse_group_config_tab_0           :0x78030000A0
    hsu_wqse_group_config_tab_1           :0x78030000A8
    hsu_wqse_group_config_tab_2           :0x78030000B0
    hsu_wqse_group_config_tab_3           :0x78030000B8
    hsu_wqse_group_config_tab_4           :0x78030000C0
    hsu_wqse_group_config_tab_5           :0x78030000C8
    hsu_wqse_group_config_tab_6           :0x78030000D0
    hsu_wqse_group_config_tab_7           :0x78030000D8
    hsu_wqse_group_config_tab_8           :0x78030000E0
    hsu_wqse_group_config_tab_9           :0x78030000E8
    hsu_wqse_group_config_tab_10          :0x78030000F0
    hsu_wqse_group_config_tab_11          :0x78030000F8
    hsu_wqse_group_config_tab_12          :0x7803000100
    hsu_wqse_group_config_tab_13          :0x7803000108
    hsu_wqse_group_config_tab_14          :0x7803000110
    hsu_wqse_group_config_tab_15          :0x7803000118
    hsu_wqse_group_config_tab_16          :0x7803000120
    hsu_wqse_group_config_tab_17          :0x7803000128
    hsu_wqse_group_config_tab_18          :0x7803000130
    hsu_wqse_group_config_tab_19          :0x7803000138
    hsu_wqse_group_config_tab_20          :0x7803000140
    hsu_wqse_group_config_tab_21          :0x7803000148
    hsu_wqse_group_config_tab_22          :0x7803000150
    hsu_wqse_group_config_tab_23          :0x7803000158
    hsu_wqse_group_config_tab_24          :0x7803000160
    hsu_wqse_group_config_tab_25          :0x7803000168
    hsu_wqse_group_config_tab_26          :0x7803000170
    hsu_wqse_group_config_tab_27          :0x7803000178
    hsu_wqse_group_config_tab_28          :0x7803000180
    hsu_wqse_group_config_tab_29          :0x7803000188
    hsu_wqse_group_config_tab_30          :0x7803000190
    hsu_wqse_group_config_tab_31          :0x7803000198
    hsu_wqse_group_config_tab_32          :0x78030001A0
    hsu_wqse_group_config_tab_33          :0x78030001A8
    hsu_wqse_group_config_tab_34          :0x78030001B0
    hsu_wqse_group_config_tab_35          :0x78030001B8
    hsu_wqse_group_config_tab_36          :0x78030001C0
    hsu_wqse_group_config_tab_37          :0x78030001C8
    hsu_wqse_group_config_tab_38          :0x78030001D0
    hsu_wqse_group_config_tab_39          :0x78030001D8
    hsu_wqse_group_config_tab_40          :0x78030001E0
    hsu_wqse_group_config_tab_41          :0x78030001E8
    hsu_wqse_group_config_tab_42          :0x78030001F0
    hsu_wqse_group_config_tab_43          :0x78030001F8
    hsu_wqse_group_config_tab_44          :0x7803000200
    hsu_wqse_group_config_tab_45          :0x7803000208
    hsu_wqse_group_config_tab_46          :0x7803000210
    hsu_wqse_group_config_tab_47          :0x7803000218
    hsu_wqse_group_config_tab_48          :0x7803000220
    hsu_wqse_group_config_tab_49          :0x7803000228
    hsu_wqse_group_config_tab_50          :0x7803000230
    hsu_wqse_group_config_tab_51          :0x7803000238
    hsu_wqse_group_config_tab_52          :0x7803000240
    hsu_wqse_group_config_tab_53          :0x7803000248
    hsu_wqse_group_config_tab_54          :0x7803000250
    hsu_wqse_group_config_tab_55          :0x7803000258
    hsu_wqse_group_config_tab_56          :0x7803000260
    hsu_wqse_group_config_tab_57          :0x7803000268
    hsu_wqse_group_config_tab_58          :0x7803000270
    hsu_wqse_group_config_tab_59          :0x7803000278
    hsu_wqse_wu_cnt_threshold_0           :0x7803000280
    hsu_wqse_wu_cnt_threshold_1           :0x7803000288
    hsu_wqse_wu_cnt_threshold_2           :0x7803000290
    hsu_wqse_wu_cnt_threshold_3           :0x7803000298
    hsu_wqse_wu_cnt_threshold_4           :0x78030002A0
    hsu_wqse_wu_cnt_threshold_5           :0x78030002A8
    hsu_wqse_wu_cnt_threshold_6           :0x78030002B0
    hsu_wqse_wu_cnt_threshold_7           :0x78030002B8
    hsu_wqse_wu_cnt_threshold_8           :0x78030002C0
    hsu_wqse_wu_cnt_threshold_9           :0x78030002C8
    hsu_wqse_wu_cnt_threshold_10          :0x78030002D0
    hsu_wqse_wu_cnt_threshold_11          :0x78030002D8
    hsu_wqse_wu_cnt_threshold_12          :0x78030002E0
    hsu_wqse_wu_cnt_threshold_13          :0x78030002E8
    hsu_wqse_wu_cnt_threshold_14          :0x78030002F0
    hsu_wqse_wu_cnt_threshold_15          :0x78030002F8
    hsu_wqse_wu_cnt_threshold_16          :0x7803000300
    hsu_wqse_wu_cnt_threshold_17          :0x7803000308
    hsu_wqse_wu_cnt_threshold_18          :0x7803000310
    hsu_wqse_wu_cnt_threshold_19          :0x7803000318
    hsu_wqse_wu_cnt_threshold_20          :0x7803000320
    hsu_wqse_wu_cnt_threshold_21          :0x7803000328
    hsu_wqse_wu_cnt_threshold_22          :0x7803000330
    hsu_wqse_wu_cnt_threshold_23          :0x7803000338
    hsu_wqse_wu_cnt_threshold_24          :0x7803000340
    hsu_wqse_wu_cnt_threshold_25          :0x7803000348
    hsu_wqse_wu_cnt_threshold_26          :0x7803000350
    hsu_wqse_wu_cnt_threshold_27          :0x7803000358
    hsu_wqse_wu_cnt_threshold_28          :0x7803000360
    hsu_wqse_wu_cnt_threshold_29          :0x7803000368
    hsu_wqse_wu_cnt_threshold_30          :0x7803000370
    hsu_wqse_wu_cnt_threshold_31          :0x7803000378
    hsu_wqse_wu_cnt_threshold_32          :0x7803000380
    hsu_wqse_wu_cnt_threshold_33          :0x7803000388
    hsu_wqse_wu_cnt_threshold_34          :0x7803000390
    hsu_wqse_wu_cnt_threshold_35          :0x7803000398
    hsu_wqse_wu_cnt_threshold_36          :0x78030003A0
    hsu_wqse_wu_cnt_threshold_37          :0x78030003A8
    hsu_wqse_wu_cnt_threshold_38          :0x78030003B0
    hsu_wqse_wu_cnt_threshold_39          :0x78030003B8
    hsu_wqse_wu_cnt_threshold_40          :0x78030003C0
    hsu_wqse_wu_cnt_threshold_41          :0x78030003C8
    hsu_wqse_wu_cnt_threshold_42          :0x78030003D0
    hsu_wqse_wu_cnt_threshold_43          :0x78030003D8
    hsu_wqse_wu_cnt_threshold_44          :0x78030003E0
    hsu_wqse_wu_cnt_threshold_45          :0x78030003E8
    hsu_wqse_wu_cnt_threshold_46          :0x78030003F0
    hsu_wqse_wu_cnt_threshold_47          :0x78030003F8
    hsu_wqse_wu_cnt_threshold_48          :0x7803000400
    hsu_wqse_wu_cnt_threshold_49          :0x7803000408
    hsu_wqse_wu_cnt_threshold_50          :0x7803000410
    hsu_wqse_wu_cnt_threshold_51          :0x7803000418
    hsu_wqse_wu_cnt_threshold_52          :0x7803000420
    hsu_wqse_wu_cnt_threshold_53          :0x7803000428
    hsu_wqse_wu_cnt_threshold_54          :0x7803000430
    hsu_wqse_wu_cnt_threshold_55          :0x7803000438
    hsu_wqse_wu_cnt_threshold_56          :0x7803000440
    hsu_wqse_wu_cnt_threshold_57          :0x7803000448
    hsu_wqse_wu_cnt_threshold_58          :0x7803000450
    hsu_wqse_wu_cnt_threshold_59          :0x7803000458
    hsu_wqse_wu_cnt_threshold_60          :0x7803000460
    hsu_wqse_wu_cnt_threshold_61          :0x7803000468
    hsu_wqse_wu_cnt_threshold_62          :0x7803000470
    hsu_wqse_wu_cnt_threshold_63          :0x7803000478
    hsu_wqse_wu_cnt_threshold_64          :0x7803000480
    hsu_wqse_wu_cnt_threshold_65          :0x7803000488
    hsu_wqse_wu_cnt_threshold_66          :0x7803000490
    hsu_wqse_wu_cnt_threshold_67          :0x7803000498
    hsu_wqse_wu_cnt_threshold_68          :0x78030004A0
    hsu_wqse_wu_cnt_threshold_69          :0x78030004A8
    hsu_wqse_wu_cnt_threshold_70          :0x78030004B0
    hsu_wqse_wu_cnt_threshold_71          :0x78030004B8
    hsu_wqse_wu_cnt_threshold_72          :0x78030004C0
    hsu_wqse_wu_cnt_threshold_73          :0x78030004C8
    hsu_wqse_wu_cnt_threshold_74          :0x78030004D0
    hsu_wqse_wu_cnt_threshold_75          :0x78030004D8
    hsu_wqse_wu_cnt_threshold_76          :0x78030004E0
    hsu_wqse_wu_cnt_threshold_77          :0x78030004E8
    hsu_wqse_wu_cnt_threshold_78          :0x78030004F0
    hsu_wqse_wu_cnt_threshold_79          :0x78030004F8
    hsu_wqse_wu_cnt_threshold_80          :0x7803000500
    hsu_wqse_wu_cnt_threshold_81          :0x7803000508
    hsu_wqse_wu_cnt_threshold_82          :0x7803000510
    hsu_wqse_wu_cnt_threshold_83          :0x7803000518
    hsu_wqse_wu_cnt_threshold_84          :0x7803000520
    hsu_wqse_wu_cnt_threshold_85          :0x7803000528
    hsu_wqse_wu_cnt_threshold_86          :0x7803000530
    hsu_wqse_wu_cnt_threshold_87          :0x7803000538
    hsu_wqse_wu_cnt_threshold_88          :0x7803000540
    hsu_wqse_wu_cnt_threshold_89          :0x7803000548
    hsu_wqse_wu_cnt_threshold_90          :0x7803000550
    hsu_wqse_wu_cnt_threshold_91          :0x7803000558
    hsu_wqse_wu_cnt_threshold_92          :0x7803000560
    hsu_wqse_wu_cnt_threshold_93          :0x7803000568
    hsu_wqse_wu_cnt_threshold_94          :0x7803000570
    hsu_wqse_wu_cnt_threshold_95          :0x7803000578
    hsu_wqse_wu_cnt_threshold_96          :0x7803000580
    hsu_wqse_wu_cnt_threshold_97          :0x7803000588
    hsu_wqse_wu_cnt_threshold_98          :0x7803000590
    hsu_wqse_wu_cnt_threshold_99          :0x7803000598
    hsu_wqse_wu_cnt_threshold_100         :0x78030005A0
    hsu_wqse_wu_cnt_threshold_101         :0x78030005A8
    hsu_wqse_wu_cnt_threshold_102         :0x78030005B0
    hsu_wqse_wu_cnt_threshold_103         :0x78030005B8
    hsu_wqse_wu_cnt_threshold_104         :0x78030005C0
    hsu_wqse_wu_cnt_threshold_105         :0x78030005C8
    hsu_wqse_wu_cnt_threshold_106         :0x78030005D0
    hsu_wqse_wu_cnt_threshold_107         :0x78030005D8
    hsu_wqse_wu_cnt_threshold_108         :0x78030005E0
    hsu_wqse_wu_cnt_threshold_109         :0x78030005E8
    hsu_wqse_wu_cnt_threshold_110         :0x78030005F0
    hsu_wqse_wu_cnt_threshold_111         :0x78030005F8
    hsu_wqse_wu_cnt_threshold_112         :0x7803000600
    hsu_wqse_wu_cnt_threshold_113         :0x7803000608
    hsu_wqse_wu_cnt_threshold_114         :0x7803000610
    hsu_wqse_wu_cnt_threshold_115         :0x7803000618
    hsu_wqse_wu_cnt_threshold_116         :0x7803000620
    hsu_wqse_wu_cnt_threshold_117         :0x7803000628
    hsu_wqse_wu_cnt_threshold_118         :0x7803000630
    hsu_wqse_wu_cnt_threshold_119         :0x7803000638
    hsu_wqse_wu_cnt_threshold_120         :0x7803000640
    hsu_wqse_wu_cnt_threshold_121         :0x7803000648
    hsu_wqse_wu_cnt_threshold_122         :0x7803000650
    hsu_wqse_wu_cnt_threshold_123         :0x7803000658
    hsu_wqse_wu_cnt_threshold_124         :0x7803000660
    hsu_wqse_wu_cnt_threshold_125         :0x7803000668
    hsu_wqse_wu_cnt_threshold_126         :0x7803000670
    hsu_wqse_wu_cnt_threshold_127         :0x7803000678
    hsu_wqse_wu_cnt_threshold_128         :0x7803000680
    hsu_wqse_wu_cnt_threshold_129         :0x7803000688
    hsu_wqse_wu_cnt_threshold_130         :0x7803000690
    hsu_wqse_wu_cnt_threshold_131         :0x7803000698
    hsu_wqse_wu_cnt_threshold_132         :0x78030006A0
    hsu_wqse_wu_cnt_threshold_133         :0x78030006A8
    hsu_wqse_wu_cnt_threshold_134         :0x78030006B0
    hsu_wqse_wu_cnt_threshold_135         :0x78030006B8
    hsu_wqse_wu_cnt_threshold_136         :0x78030006C0
    hsu_wqse_wu_cnt_threshold_137         :0x78030006C8
    hsu_wqse_wu_cnt_threshold_138         :0x78030006D0
    hsu_wqse_wu_cnt_threshold_139         :0x78030006D8
    hsu_wqse_wu_cnt_threshold_140         :0x78030006E0
    hsu_wqse_wu_cnt_threshold_141         :0x78030006E8
    hsu_wqse_wu_cnt_threshold_142         :0x78030006F0
    hsu_wqse_wu_cnt_threshold_143         :0x78030006F8
    hsu_wqse_wu_cnt_threshold_144         :0x7803000700
    hsu_wqse_wu_cnt_threshold_145         :0x7803000708
    hsu_wqse_wu_cnt_threshold_146         :0x7803000710
    hsu_wqse_wu_cnt_threshold_147         :0x7803000718
    hsu_wqse_wu_cnt_threshold_148         :0x7803000720
    hsu_wqse_wu_cnt_threshold_149         :0x7803000728
    hsu_wqse_wu_cnt_threshold_150         :0x7803000730
    hsu_wqse_wu_cnt_threshold_151         :0x7803000738
    hsu_wqse_wu_cnt_threshold_152         :0x7803000740
    hsu_wqse_wu_cnt_threshold_153         :0x7803000748
    hsu_wqse_wu_cnt_threshold_154         :0x7803000750
    hsu_wqse_wu_cnt_threshold_155         :0x7803000758
    hsu_wqse_wu_cnt_threshold_156         :0x7803000760
    hsu_wqse_wu_cnt_threshold_157         :0x7803000768
    hsu_wqse_wu_cnt_threshold_158         :0x7803000770
    hsu_wqse_wu_cnt_threshold_159         :0x7803000778
    hsu_wqse_wu_cnt_threshold_160         :0x7803000780
    hsu_wqse_wu_cnt_threshold_161         :0x7803000788
    hsu_wqse_wu_cnt_threshold_162         :0x7803000790
    hsu_wqse_wu_cnt_threshold_163         :0x7803000798
    hsu_wqse_wu_cnt_threshold_164         :0x78030007A0
    hsu_wqse_wu_cnt_threshold_165         :0x78030007A8
    hsu_wqse_wu_cnt_threshold_166         :0x78030007B0
    hsu_wqse_wu_cnt_threshold_167         :0x78030007B8
    hsu_wqse_wu_cnt_threshold_168         :0x78030007C0
    hsu_wqse_wu_cnt_threshold_169         :0x78030007C8
    hsu_wqse_wu_cnt_threshold_170         :0x78030007D0
    hsu_wqse_wu_cnt_threshold_171         :0x78030007D8
    hsu_wqse_wu_cnt_threshold_172         :0x78030007E0
    hsu_wqse_wu_cnt_threshold_173         :0x78030007E8
    hsu_wqse_wu_cnt_threshold_174         :0x78030007F0
    hsu_wqse_wu_cnt_threshold_175         :0x78030007F8
    hsu_wqse_wu_cnt_threshold_176         :0x7803000800
    hsu_wqse_wu_cnt_threshold_177         :0x7803000808
    hsu_wqse_wu_cnt_threshold_178         :0x7803000810
    hsu_wqse_wu_cnt_threshold_179         :0x7803000818
    hsu_wqse_wu_cnt_threshold_180         :0x7803000820
    hsu_wqse_wu_cnt_threshold_181         :0x7803000828
    hsu_wqse_wu_cnt_threshold_182         :0x7803000830
    hsu_wqse_wu_cnt_threshold_183         :0x7803000838
    hsu_wqse_wu_cnt_threshold_184         :0x7803000840
    hsu_wqse_wu_cnt_threshold_185         :0x7803000848
    hsu_wqse_wu_cnt_threshold_186         :0x7803000850
    hsu_wqse_wu_cnt_threshold_187         :0x7803000858
    hsu_wqse_wu_cnt_threshold_188         :0x7803000860
    hsu_wqse_wu_cnt_threshold_189         :0x7803000868
    hsu_wqse_wu_cnt_threshold_190         :0x7803000870
    hsu_wqse_wu_cnt_threshold_191         :0x7803000878
    hsu_wqse_wu_cnt_threshold_192         :0x7803000880
    hsu_wqse_wu_cnt_threshold_193         :0x7803000888
    hsu_wqse_wu_cnt_threshold_194         :0x7803000890
    hsu_wqse_wu_cnt_threshold_195         :0x7803000898
    hsu_wqse_wu_cnt_threshold_196         :0x78030008A0
    hsu_wqse_wu_cnt_threshold_197         :0x78030008A8
    hsu_wqse_wu_cnt_threshold_198         :0x78030008B0
    hsu_wqse_wu_cnt_threshold_199         :0x78030008B8
    hsu_wqse_wu_cnt_threshold_200         :0x78030008C0
    hsu_wqse_wu_cnt_threshold_201         :0x78030008C8
    hsu_wqse_wu_cnt_threshold_202         :0x78030008D0
    hsu_wqse_wu_cnt_threshold_203         :0x78030008D8
    hsu_wqse_wu_cnt_threshold_204         :0x78030008E0
    hsu_wqse_wu_cnt_threshold_205         :0x78030008E8
    hsu_wqse_wu_cnt_threshold_206         :0x78030008F0
    hsu_wqse_wu_cnt_threshold_207         :0x78030008F8
    hsu_wqse_wu_cnt_threshold_208         :0x7803000900
    hsu_wqse_wu_cnt_threshold_209         :0x7803000908
    hsu_wqse_wu_cnt_threshold_210         :0x7803000910
    hsu_wqse_wu_cnt_threshold_211         :0x7803000918
    hsu_wqse_wu_cnt_threshold_212         :0x7803000920
    hsu_wqse_wu_cnt_threshold_213         :0x7803000928
    hsu_wqse_wu_cnt_threshold_214         :0x7803000930
    hsu_wqse_wu_cnt_threshold_215         :0x7803000938
    hsu_wqse_wu_cnt_threshold_216         :0x7803000940
    hsu_wqse_wu_cnt_threshold_217         :0x7803000948
    hsu_wqse_wu_cnt_threshold_218         :0x7803000950
    hsu_wqse_wu_cnt_threshold_219         :0x7803000958
    hsu_wqse_wu_cnt_threshold_220         :0x7803000960
    hsu_wqse_wu_cnt_threshold_221         :0x7803000968
    hsu_wqse_wu_cnt_threshold_222         :0x7803000970
    hsu_wqse_wu_cnt_threshold_223         :0x7803000978
    hsu_wqse_wu_cnt_threshold_224         :0x7803000980
    hsu_wqse_wu_cnt_threshold_225         :0x7803000988
    hsu_wqse_wu_cnt_threshold_226         :0x7803000990
    hsu_wqse_wu_cnt_threshold_227         :0x7803000998
    hsu_wqse_wu_cnt_threshold_228         :0x78030009A0
    hsu_wqse_wu_cnt_threshold_229         :0x78030009A8
    hsu_wqse_wu_cnt_threshold_230         :0x78030009B0
    hsu_wqse_wu_cnt_threshold_231         :0x78030009B8
    hsu_wqse_wu_cnt_threshold_232         :0x78030009C0
    hsu_wqse_wu_cnt_threshold_233         :0x78030009C8
    hsu_wqse_wu_cnt_threshold_234         :0x78030009D0
    hsu_wqse_wu_cnt_threshold_235         :0x78030009D8
    hsu_wqse_wu_cnt_threshold_236         :0x78030009E0
    hsu_wqse_wu_cnt_threshold_237         :0x78030009E8
    hsu_wqse_wu_cnt_threshold_238         :0x78030009F0
    hsu_wqse_wu_cnt_threshold_239         :0x78030009F8
    hsu_wqse_byt_cnt_threshold_0          :0x7803000A00
    hsu_wqse_byt_cnt_threshold_1          :0x7803000A08
    hsu_wqse_byt_cnt_threshold_2          :0x7803000A10
    hsu_wqse_byt_cnt_threshold_3          :0x7803000A18
    hsu_wqse_byt_cnt_threshold_4          :0x7803000A20
    hsu_wqse_byt_cnt_threshold_5          :0x7803000A28
    hsu_wqse_byt_cnt_threshold_6          :0x7803000A30
    hsu_wqse_byt_cnt_threshold_7          :0x7803000A38
    hsu_wqse_byt_cnt_threshold_8          :0x7803000A40
    hsu_wqse_byt_cnt_threshold_9          :0x7803000A48
    hsu_wqse_byt_cnt_threshold_10         :0x7803000A50
    hsu_wqse_byt_cnt_threshold_11         :0x7803000A58
    hsu_wqse_byt_cnt_threshold_12         :0x7803000A60
    hsu_wqse_byt_cnt_threshold_13         :0x7803000A68
    hsu_wqse_byt_cnt_threshold_14         :0x7803000A70
    hsu_wqse_byt_cnt_threshold_15         :0x7803000A78
    hsu_wqse_byt_cnt_threshold_16         :0x7803000A80
    hsu_wqse_byt_cnt_threshold_17         :0x7803000A88
    hsu_wqse_byt_cnt_threshold_18         :0x7803000A90
    hsu_wqse_byt_cnt_threshold_19         :0x7803000A98
    hsu_wqse_byt_cnt_threshold_20         :0x7803000AA0
    hsu_wqse_byt_cnt_threshold_21         :0x7803000AA8
    hsu_wqse_byt_cnt_threshold_22         :0x7803000AB0
    hsu_wqse_byt_cnt_threshold_23         :0x7803000AB8
    hsu_wqse_byt_cnt_threshold_24         :0x7803000AC0
    hsu_wqse_byt_cnt_threshold_25         :0x7803000AC8
    hsu_wqse_byt_cnt_threshold_26         :0x7803000AD0
    hsu_wqse_byt_cnt_threshold_27         :0x7803000AD8
    hsu_wqse_byt_cnt_threshold_28         :0x7803000AE0
    hsu_wqse_byt_cnt_threshold_29         :0x7803000AE8
    hsu_wqse_byt_cnt_threshold_30         :0x7803000AF0
    hsu_wqse_byt_cnt_threshold_31         :0x7803000AF8
    hsu_wqse_byt_cnt_threshold_32         :0x7803000B00
    hsu_wqse_byt_cnt_threshold_33         :0x7803000B08
    hsu_wqse_byt_cnt_threshold_34         :0x7803000B10
    hsu_wqse_byt_cnt_threshold_35         :0x7803000B18
    hsu_wqse_byt_cnt_threshold_36         :0x7803000B20
    hsu_wqse_byt_cnt_threshold_37         :0x7803000B28
    hsu_wqse_byt_cnt_threshold_38         :0x7803000B30
    hsu_wqse_byt_cnt_threshold_39         :0x7803000B38
    hsu_wqse_byt_cnt_threshold_40         :0x7803000B40
    hsu_wqse_byt_cnt_threshold_41         :0x7803000B48
    hsu_wqse_byt_cnt_threshold_42         :0x7803000B50
    hsu_wqse_byt_cnt_threshold_43         :0x7803000B58
    hsu_wqse_byt_cnt_threshold_44         :0x7803000B60
    hsu_wqse_byt_cnt_threshold_45         :0x7803000B68
    hsu_wqse_byt_cnt_threshold_46         :0x7803000B70
    hsu_wqse_byt_cnt_threshold_47         :0x7803000B78
    hsu_wqse_byt_cnt_threshold_48         :0x7803000B80
    hsu_wqse_byt_cnt_threshold_49         :0x7803000B88
    hsu_wqse_byt_cnt_threshold_50         :0x7803000B90
    hsu_wqse_byt_cnt_threshold_51         :0x7803000B98
    hsu_wqse_byt_cnt_threshold_52         :0x7803000BA0
    hsu_wqse_byt_cnt_threshold_53         :0x7803000BA8
    hsu_wqse_byt_cnt_threshold_54         :0x7803000BB0
    hsu_wqse_byt_cnt_threshold_55         :0x7803000BB8
    hsu_wqse_byt_cnt_threshold_56         :0x7803000BC0
    hsu_wqse_byt_cnt_threshold_57         :0x7803000BC8
    hsu_wqse_byt_cnt_threshold_58         :0x7803000BD0
    hsu_wqse_byt_cnt_threshold_59         :0x7803000BD8
    hsu_wqse_mem_init_trigger             :0x7803000BE0
    hsu_wqse_mem_init_done                :0x7803000BE8
    hsu_wqse_glb_color                    :0x7803000BF0
    hsu_wqse_glb_wu_cnt                   :0x7803000BF8
    hsu_wqse_glb_so_wu_cnt                :0x7803000C00
    hsu_wqse_glb_byt_cnt                  :0x7803000C08
    hsu_wqse_queue_cnt_sel_0              :0x7803000C10
    hsu_wqse_queue_cnt_sel_1              :0x7803000C18
    hsu_wqse_queue_cnt_sel_2              :0x7803000C20
    hsu_wqse_queue_cnt_sel_3              :0x7803000C28
    hsu_wqse_queue_cnt_sel_4              :0x7803000C30
    hsu_wqse_queue_cnt_sel_5              :0x7803000C38
    hsu_wqse_queue_cnt_sel_6              :0x7803000C40
    hsu_wqse_queue_cnt_sel_7              :0x7803000C48
    hsu_wqse_queue_cnt_sel_8              :0x7803000C50
    hsu_wqse_queue_cnt_sel_9              :0x7803000C58
    hsu_wqse_queue_cnt_sel_10             :0x7803000C60
    hsu_wqse_queue_cnt_sel_11             :0x7803000C68
    hsu_wqse_queue_cnt_sel_12             :0x7803000C70
    hsu_wqse_queue_cnt_sel_13             :0x7803000C78
    hsu_wqse_queue_cnt_sel_14             :0x7803000C80
    hsu_wqse_queue_cnt_sel_15             :0x7803000C88
    hsu_wqse_spec_funcop_cnt_sel_0        :0x7803000C90
    hsu_wqse_spec_funcop_cnt_sel_1        :0x7803000C98
    hsu_wqse_spec_funcop_cnt_sel_2        :0x7803000CA0
    hsu_wqse_spec_funcop_cnt_sel_3        :0x7803000CA8
    hsu_wqse_spec_funcop_cnt_sel_4        :0x7803000CB0
    hsu_wqse_spec_funcop_cnt_sel_5        :0x7803000CB8
    hsu_wqse_spec_funcop_cnt_sel_6        :0x7803000CC0
    hsu_wqse_spec_funcop_cnt_sel_7        :0x7803000CC8
    hsu_wqse_spec_funcop_cnt_sel_8        :0x7803000CD0
    hsu_wqse_spec_funcop_cnt_sel_9        :0x7803000CD8
    hsu_wqse_spec_funcop_cnt_sel_10       :0x7803000CE0
    hsu_wqse_spec_funcop_cnt_sel_11       :0x7803000CE8
    hsu_wqse_spec_funcop_cnt_sel_12       :0x7803000CF0
    hsu_wqse_spec_funcop_cnt_sel_13       :0x7803000CF8
    hsu_wqse_spec_funcop_cnt_sel_14       :0x7803000D00
    hsu_wqse_spec_funcop_cnt_sel_15       :0x7803000D08
    hsu_wqse_spec_funcop_cnt_sel_16       :0x7803000D10
    hsu_wqse_spec_funcop_cnt_sel_17       :0x7803000D18
    hsu_wqse_spec_funcop_cnt_sel_18       :0x7803000D20
    hsu_wqse_spec_funcop_cnt_sel_19       :0x7803000D28
    hsu_wqse_glb_queue_op_cnt             :0x7803000D30
    hsu_wqse_glb_rate_wakeup_enq_op_cnt   :0x7803000D38
    hsu_wqse_dbg_config                   :0x7803000D40
    hsu_wqse_fla_ring_module_id_cfg       :0x7803000D48
    hsu_wqse_fla_dbus                     :0x7803000D50
    hsu_wqse_sram_log_err                 :0x7803000D58
    hsu_wqse_sram_log_syndrome            :0x7803000D60
    hsu_wqse_sram_log_addr                :0x7803000D68
    hsu_wqse_mem_err_inj_cfg              :0x7803000D70
    hsu_wqse_queue_cfg_tab                :0x7803004000 0x4000
    hsu_wqse_queue_parent_tab             :0x7803024000 0x4000
    hsu_wqse_func_cfg_tab                 :0x7803044000 0x4000
    hsu_wqse_func_parent_tab              :0x7803064000 0x4000
    hsu_wqse_func_rate_tab                :0x7803088000 0x8000
    hsu_wqse_hdma_credit                  :0x7803108000 0x200
    hsu_wqse_bitalloc                     :0x7803110000 0x8000
    hsu_wqse_queue_status_vec             :0x7803150000 0x4000
    hsu_wqse_queue_status_pwu_cnt         :0x7803170000 0x4000
    hsu_wqse_queue_status_tab             :0x7803190000 0x4000
    hsu_wqse_queue_counter_status         :0x78031B0000 0x4000
    hsu_wqse_func_status_tab              :0x78031D0000 0x4000
    hsu_wqse_func_rate_status             :0x78031F0000 0x4000
    hsu_wqse_queue_op_cnt                 :0x7803210000 0x80
    hsu_wqse_spec_funcop_cnt              :0x7803210400 0x100
    hsu_wqse_funcop_cnt                   :0x7803212000 0x2000
    hsu_wqse_ctrl_op_cnt                  :0x7803222000 0x80
    hsu_wqse_per_enq_infc_flit_cnt        :0x7803222400 0x20
    hsu_wqse_per_deq_infc_flit_cnt        :0x7803222500 0x20
    hsu_wqse_per_notif_infc_flit_cnt      :0x7803222600 0x20
    hsu_wqse_headtail                     :0x7803224000 0x4000
    hsu_wqse_nextwu                       :0x7803250000 0x10000
    hsu_wqse_wu_ebuf                      :0x7803300000 0x40000
    hsu_wqse_nextq                        :0x7803B00000 0x4000
    hsu_wqse_func_rich_node               :0x7803B20000 0x4000
    hsu_wqse_func_poor_node               :0x7803B40000 0x4000
    hsu_wqse_nextfunc                     :0x7803B60000 0x4000
    hsu_wqse_groupnode                    :0x7803B80000 0x200
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_WQSE_AN     :0x7803000000 - 0x7804000000:0x0000B81000:0x0001000000
  ActSize:HSU_MSC_AN     :0x0000004E00. New SA:0x7804000000
    hsu_msc_timeout_thresh_cfg            :0x7804000000
    hsu_msc_timedout_sta                  :0x7804000008
    hsu_msc_timeout_clr                   :0x7804000010
    hsu_msc_fatal_intr_cause              :0x7804000018
    hsu_msc_fatal_intr_stat               :0x7804000020
    hsu_msc_fatal_intr_mask               :0x7804000028
    hsu_msc_fatal_intr_bset               :0x7804000030
    hsu_msc_fatal_intr_bclr               :0x7804000038
    hsu_msc_non_fatal_intr_cause          :0x7804000040
    hsu_msc_non_fatal_intr_stat           :0x7804000048
    hsu_msc_non_fatal_intr_mask           :0x7804000050
    hsu_msc_non_fatal_intr_bset           :0x7804000058
    hsu_msc_non_fatal_intr_bclr           :0x7804000060
    hsu_msc_features                      :0x7804000068
    hsu_msc_spare_pio                     :0x7804000070
    hsu_msc_scratchpad                    :0x7804000078
    hsu_msc_configs                       :0x7804000080
    hsu_cpc                               :0x7804000088
    hsu_msc_non_fatal_interrupt_status    :0x7804000090
    hsu_msc_fatal_interrupt_status        :0x7804000098
    hsu_msc_mid_prefetch_thresh_0         :0x78040000A0
    hsu_msc_mid_prefetch_thresh_1         :0x78040000A8
    hsu_msc_mid_prefetch_thresh_2         :0x78040000B0
    hsu_msc_mid_prefetch_thresh_3         :0x78040000B8
    hsu_msc_mid_prefetch_thresh_4         :0x78040000C0
    hsu_msc_mid_prefetch_thresh_5         :0x78040000C8
    hsu_msc_mid_prefetch_thresh_6         :0x78040000D0
    hsu_msc_mid_prefetch_thresh_7         :0x78040000D8
    hsu_msc_mid_prefetch_thresh_8         :0x78040000E0
    hsu_msc_mid_prefetch_thresh_9         :0x78040000E8
    hsu_msc_mid_prefetch_thresh_10        :0x78040000F0
    hsu_msc_mid_prefetch_thresh_11        :0x78040000F8
    hsu_msc_mid_prefetch_thresh_12        :0x7804000100
    hsu_msc_mid_prefetch_thresh_13        :0x7804000108
    hsu_msc_bn_credit                     :0x7804000110
    hsu_msc_bn_wrr_weight                 :0x7804000118
    hsu_msc_f1_glb_wu_crd_thresh          :0x7804000120
    hsu_msc_wu_crd_prefetch_cfg           :0x7804000128
    hsu_msc_wu_crd_cnt_cfg                :0x7804000130
    hsu_msc_spinlock                      :0x7804000138
    hsu_msc_scratchtab_0                  :0x7804000140
    hsu_msc_scratchtab_1                  :0x7804000148
    hsu_msc_scratchtab_2                  :0x7804000150
    hsu_msc_scratchtab_3                  :0x7804000158
    hsu_msc_scratchtab_4                  :0x7804000160
    hsu_msc_scratchtab_5                  :0x7804000168
    hsu_msc_scratchtab_6                  :0x7804000170
    hsu_msc_scratchtab_7                  :0x7804000178
    hsu_msc_scratchtab_8                  :0x7804000180
    hsu_msc_scratchtab_9                  :0x7804000188
    hsu_msc_scratchtab_10                 :0x7804000190
    hsu_msc_scratchtab_11                 :0x7804000198
    hsu_msc_scratchtab_12                 :0x78040001A0
    hsu_msc_scratchtab_13                 :0x78040001A8
    hsu_msc_scratchtab_14                 :0x78040001B0
    hsu_msc_scratchtab_15                 :0x78040001B8
    hsu_msc_spinlock_csr_addr_0           :0x78040001C0
    hsu_msc_spinlock_csr_addr_1           :0x78040001C8
    hsu_msc_mem_init_trigger              :0x78040001D0
    hsu_msc_mem_init_done                 :0x78040001D8
    hsu_msc_inst_type                     :0x78040001E0
    hsu_msc_wu_crd_cnt                    :0x78040001E8
    hsu_msc_wu_crd_gnt_num                :0x78040001F0
    hsu_msc_wu_crd_usage                  :0x7804000200
    hsu_msc_csr_ctrl_in_flit_cnt          :0x7804000210
    hsu_msc_csr_master_out_flit_cnt       :0x7804000220
    hsu_msc_bn_flit_cnt                   :0x7804000230
    hsu_msc_csr_ctrl_rsp_err_log          :0x7804000240
    hsu_msc_sram_log_err                  :0x7804000250
    hsu_msc_sram_log_syndrome             :0x7804000258
    hsu_msc_sram_log_addr                 :0x7804000260
    hsu_msc_mem_err_inj_cfg               :0x7804000268
    hsu_msc_fla_ring_module_id_cfg        :0x7804000270
    hsu_msc_sbus_cfg                      :0x7804000278
    hsu_msc_sbus_reset                    :0x7804000280
    hsu_msc_tgt_mid_thresh                :0x7804000400 0x200
    hsu_msc_tgt_csr_cpl_credit            :0x7804001400 0x20
    hsu_msc_wqsi_color_tab                :0x7804001500 0x80
    hsu_msc_wqse_color_tab                :0x7804001C00 0x400
    hsu_msc_fep_lsn_flit_cnt              :0x7804003C00 0x40
    hsu_msc_wqse_flit_cnt                 :0x7804004000 0x20
    hsu_msc_tgt_mid_flit_cnt              :0x7804004100 0x20
    hsu_msc_tgt_csr_flit_cnt              :0x7804004200 0x40
    hsu_msc_wu_notif_flit_cnt             :0x7804004600 0x40
    hsu_msc_running_mid_cnt               :0x7804004A00 0x80
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_HSU_MSC_AN      :0x7804000000 - 0x7804008000:0x0000004E00:0x0000008000
  ActSize:FLA_AN         :0x0000210000. New SA:0x7804400000
    fla_timeout_thresh_cfg                :0x7804400000
    fla_timedout_sta                      :0x7804400008
    fla_timeout_clr                       :0x7804400010
    fla_fatal_mem_intr_cause              :0x7804400018
    fla_fatal_mem_intr_stat               :0x7804400020
    fla_fatal_mem_intr_mask               :0x7804400028
    fla_fatal_mem_intr_bset               :0x7804400030
    fla_fatal_mem_intr_bclr               :0x7804400038
    fla_non_fatal_mem_intr_cause          :0x7804400040
    fla_non_fatal_mem_intr_stat           :0x7804400048
    fla_non_fatal_mem_intr_mask           :0x7804400050
    fla_non_fatal_mem_intr_bset           :0x7804400058
    fla_non_fatal_mem_intr_bclr           :0x7804400060
    fla_non_fatal_misc_intr_cause         :0x7804400068
    fla_non_fatal_misc_intr_stat          :0x7804400070
    fla_non_fatal_misc_intr_mask          :0x7804400078
    fla_non_fatal_misc_intr_bset          :0x7804400080
    fla_non_fatal_misc_intr_bclr          :0x7804400088
    fla_features                          :0x7804400090
    fla_spare_pio                         :0x7804400098
    fla_scratchpad                        :0x78044000A0
    fla_mem_init_start_cfg                :0x78044000A8
    fla_mem_init_done_sta                 :0x78044000B0
    fla_mem_log_err_sta                   :0x78044000B8
    fla_mem_log_syndrome_sta              :0x78044000C0
    fla_mem_log_addr_sta                  :0x78044000C8
    fla_mem_err_inj_cfg                   :0x78044000D0
    fla_cmd_ring_if_dhs                   :0x78044000D8
    fla_arm_trig_pls                      :0x78044000E0
    fla_trig_sta                          :0x78044000E8
    fla_clr_trig_pls                      :0x78044000F0
    fla_cap_done_sta                      :0x78044000F8
    fla_trig_map_cfg                      :0x7804400100
    fla_trig_type_cfg                     :0x7804400108
    fla_engine_sample_mode_cfg            :0x7804400110
    fla_engine_lane_deskew_cfg            :0x7804400118
    fla_engine_trig_pos_cfg               :0x7804400120
    fla_lut_a_sel_cfg                     :0x7804400128
    fla_lut_a_hit_map_cfg                 :0x7804400130
    fla_lut_b_sel_cfg                     :0x7804400138
    fla_lut_b_hit_map_cfg                 :0x7804400140
    fla_engine0_pattern_a_cfg             :0x7804400148
    fla_engine0_mask_a_cfg                :0x7804400150
    fla_engine0_pattern_b_cfg             :0x7804400158
    fla_engine0_mask_b_cfg                :0x7804400160
    fla_engine0_trig_pos_buf_ptr_sta      :0x7804400168
    fla_engine0_cap_cnt_sta               :0x7804400170
    fla_engine1_pattern_a_cfg             :0x7804400178
    fla_engine1_mask_a_cfg                :0x7804400180
    fla_engine1_pattern_b_cfg             :0x7804400188
    fla_engine1_mask_b_cfg                :0x7804400190
    fla_engine1_trig_pos_buf_ptr_sta      :0x7804400198
    fla_engine1_cap_cnt_sta               :0x78044001A0
    fla_engine2_pattern_a_cfg             :0x78044001A8
    fla_engine2_mask_a_cfg                :0x78044001B0
    fla_engine2_pattern_b_cfg             :0x78044001B8
    fla_engine2_mask_b_cfg                :0x78044001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x78044001C8
    fla_engine2_cap_cnt_sta               :0x78044001D0
    fla_engine3_pattern_a_cfg             :0x78044001D8
    fla_engine3_mask_a_cfg                :0x78044001E0
    fla_engine3_pattern_b_cfg             :0x78044001E8
    fla_engine3_mask_b_cfg                :0x78044001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x78044001F8
    fla_engine3_cap_cnt_sta               :0x7804400200
    fla_engine0_cap_mem_dhs               :0x7804410000 0x10000
    fla_engine1_cap_mem_dhs               :0x7804490000 0x10000
    fla_engine2_cap_mem_dhs               :0x7804510000 0x10000
    fla_engine3_cap_mem_dhs               :0x7804590000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:HSU_3_AN_FLA_AN          :0x7804400000 - 0x7804800000:0x0000210000:0x0000400000
AN: HSU_3_AN              :0x7804800000

ROOT:FEPW_MU_AN:2:0x0000080000 - 0x9000000000:0x9000080000
  ActSize:FEP_MU_AN      :0x0000000228. New SA:0x9000000000
    fep_mu_timeout_thresh_cfg             :0x9000000000
    fep_mu_timedout_sta                   :0x9000000008
    fep_mu_timeout_clr                    :0x9000000010
    fep_mu_fatal_intr_cause               :0x9000000018
    fep_mu_fatal_intr_stat                :0x9000000020
    fep_mu_fatal_intr_mask                :0x9000000028
    fep_mu_fatal_intr_bset                :0x9000000030
    fep_mu_fatal_intr_bclr                :0x9000000038
    fep_mu_non_fatal_intr_cause           :0x9000000040
    fep_mu_non_fatal_intr_stat            :0x9000000048
    fep_mu_non_fatal_intr_mask            :0x9000000050
    fep_mu_non_fatal_intr_bset            :0x9000000058
    fep_mu_non_fatal_intr_bclr            :0x9000000060
    fep_mu_features                       :0x9000000068
    fep_mu_spare_pio                      :0x9000000070
    fep_mu_scratchpad                     :0x9000000078
    fep_mu_misc_cfg                       :0x9000000080
    fep_mu_mem_err_inj_cfg                :0x9000000088
    fep_mu_fla_ring_module_id_cfg         :0x9000000090
    fep_mu_fla_cfg                        :0x9000000098
    fep_mu_fla_sta                        :0x90000000A0
    fep_mu_local_id                       :0x90000000A8
    fep_mu_strict_order                   :0x90000000B0
    fep_mu_non_coh_snx_cdt_init_val       :0x90000000B8
    fep_mu_non_coh_sn_filter              :0x90000000C0
    fep_mu_snx_sn_filter                  :0x90000000C8
    fep_mu_dnr_ldn_arb_cfg                :0x90000000D0
    fep_mu_dest_cfg_cmd_0                 :0x90000000D8
    fep_mu_dest_cfg_cmd_1                 :0x90000000E0
    fep_mu_dest_cfg_cmd_2                 :0x90000000E8
    fep_mu_dest_cfg_cmd_3                 :0x90000000F0
    fep_mu_hbm_ddr_hash                   :0x90000000F8
    fep_mu_ddr_hash                       :0x9000000100
    fep_mu_addr_trans_hbm_pc_rsvd0_cfg    :0x9000000108
    fep_mu_addr_trans_nu_mu_cfg           :0x9000000110
    fep_mu_addr_trans_hu_nvram_ddr_cfg    :0x9000000118
    fep_mu_addr_trans_rsvd1_cfg           :0x9000000120
    fep_mu_addr_trans_rsvd2_cfg           :0x9000000128
    fep_mu_addr_trans_default_cfg         :0x9000000130
    fep_mu_sn_sent_cnt                    :0x9000000138
    fep_mu_sn_rcvd_cnt                    :0x9000000140
    fep_mu_lsn_addr_trans_err_cnt         :0x9000000148
    fep_mu_lsn_unknown_dest_err_cnt       :0x9000000150
    fep_mu_lsn_msg_filter_err_cnt         :0x9000000158
    fep_mu_sn_msg_sent_incr_en            :0x9000000160
    fep_mu_non_coh_sn_sent_cnt            :0x9000000168
    fep_mu_snx_sn_sent_cnt                :0x9000000170
    fep_mu_dn_ej_cnt                      :0x9000000178
    fep_mu_dn_inj_cnt                     :0x9000000180
    fep_mu_ldn_addr_trans_err_cnt         :0x9000000188
    fep_mu_ldn_unknown_dest_err_cnt       :0x9000000190
    fep_mu_dn_metadata_merr_cnt           :0x9000000198
    fep_mu_dn_metadata_serr_cnt           :0x90000001A0
    fep_mu_dn_data_merr_cnt               :0x90000001A8
    fep_mu_dn_data_serr_cnt               :0x90000001B0
    fep_mu_lsn_msg_filter_log             :0x90000001B8
    fep_mu_lsn_addr_trans_log             :0x90000001D0
    fep_mu_lsn_unknown_dest_log           :0x90000001E8
    fep_mu_ldn_addr_trans_log             :0x9000000200
    fep_mu_ldn_unknown_dest_log           :0x9000000210
    fep_mu_dn_ecc_err_addr_log            :0x9000000220
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_FEPW_MU_AN_FEP_MU_AN:0x9000000000 - 0x9000000400:0x0000000228:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0x9000040000
    dnr_timeout_thresh_cfg                :0x9000040000
    dnr_timedout_sta                      :0x9000040008
    dnr_timeout_clr                       :0x9000040010
    dnr_fatal_intr_cause                  :0x9000040018
    dnr_fatal_intr_stat                   :0x9000040020
    dnr_fatal_intr_mask                   :0x9000040028
    dnr_fatal_intr_bset                   :0x9000040030
    dnr_fatal_intr_bclr                   :0x9000040038
    dnr_non_fatal_intr_cause              :0x9000040040
    dnr_non_fatal_intr_stat               :0x9000040048
    dnr_non_fatal_intr_mask               :0x9000040050
    dnr_non_fatal_intr_bset               :0x9000040058
    dnr_non_fatal_intr_bclr               :0x9000040060
    dnr_features                          :0x9000040068
    dnr_spare_pio                         :0x9000040070
    dnr_scratchpad                        :0x9000040078
    dnr_alt_ej_port_0                     :0x9000040080
    dnr_alt_ej_port_1                     :0x9000040088
    dnr_alt_ej_port_2                     :0x9000040090
    dnr_alt_ej_port_3                     :0x9000040098
    dnr_alt_ej_port_4                     :0x90000400A0
    dnr_cong_ctrl                         :0x90000400A8
    dnr_route_cfg                         :0x90000400B0
    dnr_credit_cfg                        :0x90000400B8
    dnr_injection_credit_cfg              :0x90000400C0
    dnr_vc_sel_wt_cfg                     :0x90000400C8
    dnr_default_dgid_cfg                  :0x90000400D0
    dnr_fla_ring_module_id_cfg            :0x90000400D8
    dnr_credit_watchdog_timer_cfg         :0x90000400E0
    dnr_dbg_ibuf_occ_cnt                  :0x90000400E8
    dnr_dbg_intf_buf_occ_cnt              :0x90000400F0
    dnr_dbg_inj_credit_cnt                :0x90000400F8
    dnr_dbg_ibuf_credit_cnt_0             :0x9000040100
    dnr_dbg_ibuf_credit_cnt_1             :0x9000040108
    dnr_dbg_ibuf_credit_cnt_2             :0x9000040110
    dnr_dbg_ibuf_credit_cnt_3             :0x9000040118
    dnr_dbg_ebuf_credit_cnt               :0x9000040120
    dnr_intr_dgid_out_of_range_log        :0x9000040128
    dnr_gid_to_coords_map                 :0x9000042000 0x2000
    dnr_wt_table_0                        :0x9000052000 0x800
    dnr_wt_table_1                        :0x9000056000 0x800
    dnr_wt_table_2                        :0x900005A000 0x800
    dnr_wt_table_3                        :0x900005E000 0x800
    dnr_wt_table_4                        :0x9000062000 0x800
    dnr_injpipe_dbg_probe0                :0x9000066000 0x40
    dnr_injpipe_dbg_probe1                :0x9000066200 0x40
    dnr_ejpipe_dbg_probe0                 :0x9000066400 0x40
    dnr_ejpipe_dbg_probe1                 :0x9000066600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x9000066800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x9000066A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x9000066C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x9000066E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x9000067000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x9000067200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x9000067400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x9000067600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x9000067800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x9000067A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_FEPW_MU_AN_DNR_AN:0x9000040000 - 0x9000080000:0x0000027C00:0x0000040000
    FEPW_MU_AN : CNT:  2 0x0000080000. New EA:0x9000100000
AN: FEPW_MU_AN            :0x9000100000
 FEPW_MU_AN    :0x9000100000
  ActSize:MUH_MNGR_AN    :0x00000000B8. New SA:0x9000100000
    muh_mngr_timeout_thresh_cfg           :0x9000100000
    muh_mngr_timedout_sta                 :0x9000100008
    muh_mngr_timeout_clr                  :0x9000100010
    muh_mngr_fatal_intr_cause             :0x9000100018
    muh_mngr_fatal_intr_stat              :0x9000100020
    muh_mngr_fatal_intr_mask              :0x9000100028
    muh_mngr_fatal_intr_bset              :0x9000100030
    muh_mngr_fatal_intr_bclr              :0x9000100038
    muh_mngr_non_fatal_intr_cause         :0x9000100040
    muh_mngr_non_fatal_intr_stat          :0x9000100048
    muh_mngr_non_fatal_intr_mask          :0x9000100050
    muh_mngr_non_fatal_intr_bset          :0x9000100058
    muh_mngr_non_fatal_intr_bclr          :0x9000100060
    muh_mngr_features                     :0x9000100068
    muh_mngr_spare_pio                    :0x9000100070
    muh_mngr_scratchpad                   :0x9000100078
    muh_mngr_non_fatal_interrupt_status   :0x9000100080
    muh_mngr_fatal_interrupt_status       :0x9000100088
    muh_csr_clk_enable                    :0x9000100090
    muh_csr_rst_n                         :0x9000100098
    muh_soc_clk_init_start                :0x90001000A0
    muh_soc_clk_init_done                 :0x90001000A8
    muh_sbus_bridge_if                    :0x90001000B0
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_MUH_MNGR_AN:0x9000100000 - 0x9000110000:0x00000000B8:0x0000000100
  ActSize:MUH_QSYS_AN    :0x00000000E8. New SA:0x9000110000
ROOT:MUH_QSYS_AN:8:0x0000010000 - 0x9000110000:0x9000120000:0x9000130000:0x9000140000:0x9000150000:0x9000160000:0x9000170000:0x9000180000
    muh_qsys_timeout_thresh_cfg           :0x9000110000
    muh_qsys_timedout_sta                 :0x9000110008
    muh_qsys_timeout_clr                  :0x9000110010
    muh_qsys_fatal_intr_cause             :0x9000110018
    muh_qsys_fatal_intr_stat              :0x9000110020
    muh_qsys_fatal_intr_mask              :0x9000110028
    muh_qsys_fatal_intr_bset              :0x9000110030
    muh_qsys_fatal_intr_bclr              :0x9000110038
    muh_qsys_non_fatal_intr_cause         :0x9000110040
    muh_qsys_non_fatal_intr_stat          :0x9000110048
    muh_qsys_non_fatal_intr_mask          :0x9000110050
    muh_qsys_non_fatal_intr_bset          :0x9000110058
    muh_qsys_non_fatal_intr_bclr          :0x9000110060
    muh_qsys_features                     :0x9000110068
    muh_qsys_spare_pio                    :0x9000110070
    muh_qsys_scratchpad                   :0x9000110078
    muh_qsys_sch_cfg_0                    :0x9000110080
    muh_qsys_sch_cfg_1                    :0x9000110088
    muh_qsys_sch_cfg_2                    :0x9000110090
    muh_qsys_sch_cfg_3                    :0x9000110098
    muh_qsys_wrr_arb_cfg                  :0x90001100A0
    muh_qsys_rd_rq_cntr                   :0x90001100A8
    muh_qsys_wr_rq_cntr                   :0x90001100B0
    muh_qsys_err_inj_valid                :0x90001100B8
    muh_qsys_err_inj_type                 :0x90001100C0
    muh_qsys_log_err                      :0x90001100C8
    muh_qsys_log_syn                      :0x90001100D0
    muh_qsys_log_addr                     :0x90001100D8
    muh_qsys_fla_slave_module_id_cfg      :0x90001100E0
    MUH_QSYS_AN     :INST[0]:0x9000110000 - 0x9000110000:0x0000010000
    MUH_QSYS_AN     :INST[1]:0x9000120000 - 0x9000120000:0x0000010000
    MUH_QSYS_AN     :INST[2]:0x9000130000 - 0x9000130000:0x0000010000
    MUH_QSYS_AN     :INST[3]:0x9000140000 - 0x9000140000:0x0000010000
    MUH_QSYS_AN     :INST[4]:0x9000150000 - 0x9000150000:0x0000010000
    MUH_QSYS_AN     :INST[5]:0x9000160000 - 0x9000160000:0x0000010000
    MUH_QSYS_AN     :INST[6]:0x9000170000 - 0x9000170000:0x0000010000
    MUH_QSYS_AN     :INST[7]:0x9000180000 - 0x9000180000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_MUH_QSYS_AN:0x9000110000 - 0x9000190000:0x00000000E8:0x0000000100
  ActSize:MUH_SNA_AN     :0x0000000140. New SA:0x9000190000
ROOT:MUH_SNA_AN:2:0x0000010000 - 0x9000190000:0x90001A0000
    muh_sna_timeout_thresh_cfg            :0x9000190000
    muh_sna_timedout_sta                  :0x9000190008
    muh_sna_timeout_clr                   :0x9000190010
    muh_sna_fatal_intr_cause              :0x9000190018
    muh_sna_fatal_intr_stat               :0x9000190020
    muh_sna_fatal_intr_mask               :0x9000190028
    muh_sna_fatal_intr_bset               :0x9000190030
    muh_sna_fatal_intr_bclr               :0x9000190038
    muh_sna_non_fatal_intr_cause          :0x9000190040
    muh_sna_non_fatal_intr_stat           :0x9000190048
    muh_sna_non_fatal_intr_mask           :0x9000190050
    muh_sna_non_fatal_intr_bset           :0x9000190058
    muh_sna_non_fatal_intr_bclr           :0x9000190060
    muh_sna_features                      :0x9000190068
    muh_sna_spare_pio                     :0x9000190070
    muh_sna_scratchpad                    :0x9000190078
    muh_sna_cfg                           :0x9000190080
    muh_sna_hash_cfg_0                    :0x9000190088
    muh_sna_hash_cfg_1                    :0x9000190090
    muh_sna_hash_cfg_2                    :0x9000190098
    muh_sna_hash_cfg_3                    :0x90001900A0
    muh_sna_rd_rq_cntr                    :0x90001900A8
    muh_sna_wr_rq_cntr                    :0x90001900B0
    muh_sna_pw_rq_cntr                    :0x90001900B8
    muh_sna_err_inj_valid                 :0x90001900C0
    muh_sna_err_inj_type                  :0x90001900C8
    muh_sna_log_err                       :0x90001900D0
    muh_sna_log_syn                       :0x90001900D8
    muh_sna_log_addr                      :0x90001900E0
    muh_sna_ext_mem_rw_cmd                :0x90001900E8
    muh_sna_ext_mem_rw_status             :0x90001900F0
    muh_sna_ext_mem_rw_data_0             :0x90001900F8
    muh_sna_ext_mem_rw_data_1             :0x9000190100
    muh_sna_ext_mem_rw_data_2             :0x9000190108
    muh_sna_ext_mem_rw_data_3             :0x9000190110
    muh_sna_ext_mem_rw_data_4             :0x9000190118
    muh_sna_ext_mem_rw_data_5             :0x9000190120
    muh_sna_ext_mem_rw_data_6             :0x9000190128
    muh_sna_ext_mem_rw_data_7             :0x9000190130
    muh_sna_fla_slave_module_id_cfg       :0x9000190138
    MUH_SNA_AN      :INST[0]:0x9000190000 - 0x9000190000:0x0000010000
    MUH_SNA_AN      :INST[1]:0x90001A0000 - 0x90001A0000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_MUH_SNA_AN:0x9000190000 - 0x90001B0000:0x0000000140:0x0000000200
  ActSize:MUH_DNA_AN     :0x00000000E8. New SA:0x90001B0000
ROOT:MUH_DNA_AN:2:0x0000010000 - 0x90001B0000:0x90001C0000
    muh_dna_timeout_thresh_cfg            :0x90001B0000
    muh_dna_timedout_sta                  :0x90001B0008
    muh_dna_timeout_clr                   :0x90001B0010
    muh_dna_fatal_intr_cause              :0x90001B0018
    muh_dna_fatal_intr_stat               :0x90001B0020
    muh_dna_fatal_intr_mask               :0x90001B0028
    muh_dna_fatal_intr_bset               :0x90001B0030
    muh_dna_fatal_intr_bclr               :0x90001B0038
    muh_dna_non_fatal_intr_cause          :0x90001B0040
    muh_dna_non_fatal_intr_stat           :0x90001B0048
    muh_dna_non_fatal_intr_mask           :0x90001B0050
    muh_dna_non_fatal_intr_bset           :0x90001B0058
    muh_dna_non_fatal_intr_bclr           :0x90001B0060
    muh_dna_features                      :0x90001B0068
    muh_dna_spare_pio                     :0x90001B0070
    muh_dna_scratchpad                    :0x90001B0078
    muh_dna_cfg                           :0x90001B0080
    muh_dna_hash_cfg_0                    :0x90001B0088
    muh_dna_hash_cfg_1                    :0x90001B0090
    muh_dna_hash_cfg_2                    :0x90001B0098
    muh_dna_hash_cfg_3                    :0x90001B00A0
    muh_dna_wr_rq_cntr                    :0x90001B00A8
    muh_dna_pw_rq_cntr                    :0x90001B00B0
    muh_dna_err_inj_valid                 :0x90001B00B8
    muh_dna_err_inj_type                  :0x90001B00C0
    muh_dna_log_err                       :0x90001B00C8
    muh_dna_log_syn                       :0x90001B00D0
    muh_dna_log_addr                      :0x90001B00D8
    muh_dna_fla_slave_module_id_cfg       :0x90001B00E0
    MUH_DNA_AN      :INST[0]:0x90001B0000 - 0x90001B0000:0x0000010000
    MUH_DNA_AN      :INST[1]:0x90001C0000 - 0x90001C0000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_MUH_DNA_AN:0x90001B0000 - 0x90001D0000:0x00000000E8:0x0000000100
  ActSize:MUH_CNA_AN     :0x00000000E8. New SA:0x90001D0000
ROOT:MUH_CNA_AN:2:0x0000010000 - 0x90001D0000:0x90001E0000
    muh_cna_timeout_thresh_cfg            :0x90001D0000
    muh_cna_timedout_sta                  :0x90001D0008
    muh_cna_timeout_clr                   :0x90001D0010
    muh_cna_fatal_intr_cause              :0x90001D0018
    muh_cna_fatal_intr_stat               :0x90001D0020
    muh_cna_fatal_intr_mask               :0x90001D0028
    muh_cna_fatal_intr_bset               :0x90001D0030
    muh_cna_fatal_intr_bclr               :0x90001D0038
    muh_cna_non_fatal_intr_cause          :0x90001D0040
    muh_cna_non_fatal_intr_stat           :0x90001D0048
    muh_cna_non_fatal_intr_mask           :0x90001D0050
    muh_cna_non_fatal_intr_bset           :0x90001D0058
    muh_cna_non_fatal_intr_bclr           :0x90001D0060
    muh_cna_features                      :0x90001D0068
    muh_cna_spare_pio                     :0x90001D0070
    muh_cna_scratchpad                    :0x90001D0078
    muh_cna_cfg                           :0x90001D0080
    muh_cna_hash_cfg_0                    :0x90001D0088
    muh_cna_hash_cfg_1                    :0x90001D0090
    muh_cna_hash_cfg_2                    :0x90001D0098
    muh_cna_hash_cfg_3                    :0x90001D00A0
    muh_cna_rd_rq_cntr                    :0x90001D00A8
    muh_cna_wr_rq_cntr                    :0x90001D00B0
    muh_cna_err_inj_valid                 :0x90001D00B8
    muh_cna_err_inj_type                  :0x90001D00C0
    muh_cna_log_err                       :0x90001D00C8
    muh_cna_log_syn                       :0x90001D00D0
    muh_cna_log_addr                      :0x90001D00D8
    muh_cna_fla_slave_module_id_cfg       :0x90001D00E0
    MUH_CNA_AN      :INST[0]:0x90001D0000 - 0x90001D0000:0x0000010000
    MUH_CNA_AN      :INST[1]:0x90001E0000 - 0x90001E0000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_MUH_CNA_AN:0x90001D0000 - 0x90001F0000:0x00000000E8:0x0000000100
  ActSize:FLA_AN         :0x0000210000. New SA:0x9000400000
    fla_timeout_thresh_cfg                :0x9000400000
    fla_timedout_sta                      :0x9000400008
    fla_timeout_clr                       :0x9000400010
    fla_fatal_mem_intr_cause              :0x9000400018
    fla_fatal_mem_intr_stat               :0x9000400020
    fla_fatal_mem_intr_mask               :0x9000400028
    fla_fatal_mem_intr_bset               :0x9000400030
    fla_fatal_mem_intr_bclr               :0x9000400038
    fla_non_fatal_mem_intr_cause          :0x9000400040
    fla_non_fatal_mem_intr_stat           :0x9000400048
    fla_non_fatal_mem_intr_mask           :0x9000400050
    fla_non_fatal_mem_intr_bset           :0x9000400058
    fla_non_fatal_mem_intr_bclr           :0x9000400060
    fla_non_fatal_misc_intr_cause         :0x9000400068
    fla_non_fatal_misc_intr_stat          :0x9000400070
    fla_non_fatal_misc_intr_mask          :0x9000400078
    fla_non_fatal_misc_intr_bset          :0x9000400080
    fla_non_fatal_misc_intr_bclr          :0x9000400088
    fla_features                          :0x9000400090
    fla_spare_pio                         :0x9000400098
    fla_scratchpad                        :0x90004000A0
    fla_mem_init_start_cfg                :0x90004000A8
    fla_mem_init_done_sta                 :0x90004000B0
    fla_mem_log_err_sta                   :0x90004000B8
    fla_mem_log_syndrome_sta              :0x90004000C0
    fla_mem_log_addr_sta                  :0x90004000C8
    fla_mem_err_inj_cfg                   :0x90004000D0
    fla_cmd_ring_if_dhs                   :0x90004000D8
    fla_arm_trig_pls                      :0x90004000E0
    fla_trig_sta                          :0x90004000E8
    fla_clr_trig_pls                      :0x90004000F0
    fla_cap_done_sta                      :0x90004000F8
    fla_trig_map_cfg                      :0x9000400100
    fla_trig_type_cfg                     :0x9000400108
    fla_engine_sample_mode_cfg            :0x9000400110
    fla_engine_lane_deskew_cfg            :0x9000400118
    fla_engine_trig_pos_cfg               :0x9000400120
    fla_lut_a_sel_cfg                     :0x9000400128
    fla_lut_a_hit_map_cfg                 :0x9000400130
    fla_lut_b_sel_cfg                     :0x9000400138
    fla_lut_b_hit_map_cfg                 :0x9000400140
    fla_engine0_pattern_a_cfg             :0x9000400148
    fla_engine0_mask_a_cfg                :0x9000400150
    fla_engine0_pattern_b_cfg             :0x9000400158
    fla_engine0_mask_b_cfg                :0x9000400160
    fla_engine0_trig_pos_buf_ptr_sta      :0x9000400168
    fla_engine0_cap_cnt_sta               :0x9000400170
    fla_engine1_pattern_a_cfg             :0x9000400178
    fla_engine1_mask_a_cfg                :0x9000400180
    fla_engine1_pattern_b_cfg             :0x9000400188
    fla_engine1_mask_b_cfg                :0x9000400190
    fla_engine1_trig_pos_buf_ptr_sta      :0x9000400198
    fla_engine1_cap_cnt_sta               :0x90004001A0
    fla_engine2_pattern_a_cfg             :0x90004001A8
    fla_engine2_mask_a_cfg                :0x90004001B0
    fla_engine2_pattern_b_cfg             :0x90004001B8
    fla_engine2_mask_b_cfg                :0x90004001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0x90004001C8
    fla_engine2_cap_cnt_sta               :0x90004001D0
    fla_engine3_pattern_a_cfg             :0x90004001D8
    fla_engine3_mask_a_cfg                :0x90004001E0
    fla_engine3_pattern_b_cfg             :0x90004001E8
    fla_engine3_mask_b_cfg                :0x90004001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0x90004001F8
    fla_engine3_cap_cnt_sta               :0x9000400200
    fla_engine0_cap_mem_dhs               :0x9000410000 0x10000
    fla_engine1_cap_mem_dhs               :0x9000490000 0x10000
    fla_engine2_cap_mem_dhs               :0x9000510000 0x10000
    fla_engine3_cap_mem_dhs               :0x9000590000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_SOC_CLK_AN_FLA_AN:0x9000400000 - 0x9000800000:0x0000210000:0x0000400000
AN: MUH_SOC_CLK_AN        :0x9000800000
  ROR:MUH_SOC_CLK_AN:0x9000000000 -  MUH_SOC_CLK_AN:0x9000800000
  ActSize:MUH_MCI_AN     :0x0000480000. New SA:0x9000800000
ROOT:MUH_MCI_AN:8:0x0001000000 - 0x9000800000:0x9001800000:0x9002800000:0x9003800000:0x9004800000:0x9005800000:0x9006800000:0x9007800000
    muh_mci_timeout_thresh_cfg            :0x9000800000
    muh_mci_timedout_sta                  :0x9000800008
    muh_mci_timeout_clr                   :0x9000800010
    muh_mci_fatal_intr_cause              :0x9000800018
    muh_mci_fatal_intr_stat               :0x9000800020
    muh_mci_fatal_intr_mask               :0x9000800028
    muh_mci_fatal_intr_bset               :0x9000800030
    muh_mci_fatal_intr_bclr               :0x9000800038
    muh_mci_non_fatal_intr_cause          :0x9000800040
    muh_mci_non_fatal_intr_stat           :0x9000800048
    muh_mci_non_fatal_intr_mask           :0x9000800050
    muh_mci_non_fatal_intr_bset           :0x9000800058
    muh_mci_non_fatal_intr_bclr           :0x9000800060
    muh_mci_features                      :0x9000800068
    muh_mci_spare_pio                     :0x9000800070
    muh_mci_scratchpad                    :0x9000800078
    muh_mci_err_inj_valid                 :0x9000800080
    muh_mci_err_inj_type                  :0x9000800088
    muh_mci_log_err                       :0x9000800090
    muh_mci_log_syn                       :0x9000800098
    muh_mci_log_addr                      :0x90008000A0
    muh_mci_nwl_cfg                       :0x9000880000 0x80000
    MUH_MCI_AN      :INST[0]:0x9000800000 - 0x9000800000:0x0001000000
    MUH_MCI_AN      :INST[1]:0x9001800000 - 0x9001800000:0x0001000000
    MUH_MCI_AN      :INST[2]:0x9002800000 - 0x9002800000:0x0001000000
    MUH_MCI_AN      :INST[3]:0x9003800000 - 0x9003800000:0x0001000000
    MUH_MCI_AN      :INST[4]:0x9004800000 - 0x9004800000:0x0001000000
    MUH_MCI_AN      :INST[5]:0x9005800000 - 0x9005800000:0x0001000000
    MUH_MCI_AN      :INST[6]:0x9006800000 - 0x9006800000:0x0001000000
    MUH_MCI_AN      :INST[7]:0x9007800000 - 0x9007800000:0x0001000000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_MUH_DFI_CLK_AN_MUH_MCI_AN:0x9000800000 - 0x9008800000:0x0000480000:0x0000800000
AN: MUH_DFI_CLK_AN        :0x9008800000
  ROR:MUH_DFI_CLK_AN:0x9000800000 -  MUH_DFI_CLK_AN:0x9008800000
  ActSize:DNR_AN         :0x0000027C00. New SA:0x9008800000
    dnr_timeout_thresh_cfg                :0x9008800000
    dnr_timedout_sta                      :0x9008800008
    dnr_timeout_clr                       :0x9008800010
    dnr_fatal_intr_cause                  :0x9008800018
    dnr_fatal_intr_stat                   :0x9008800020
    dnr_fatal_intr_mask                   :0x9008800028
    dnr_fatal_intr_bset                   :0x9008800030
    dnr_fatal_intr_bclr                   :0x9008800038
    dnr_non_fatal_intr_cause              :0x9008800040
    dnr_non_fatal_intr_stat               :0x9008800048
    dnr_non_fatal_intr_mask               :0x9008800050
    dnr_non_fatal_intr_bset               :0x9008800058
    dnr_non_fatal_intr_bclr               :0x9008800060
    dnr_features                          :0x9008800068
    dnr_spare_pio                         :0x9008800070
    dnr_scratchpad                        :0x9008800078
    dnr_alt_ej_port_0                     :0x9008800080
    dnr_alt_ej_port_1                     :0x9008800088
    dnr_alt_ej_port_2                     :0x9008800090
    dnr_alt_ej_port_3                     :0x9008800098
    dnr_alt_ej_port_4                     :0x90088000A0
    dnr_cong_ctrl                         :0x90088000A8
    dnr_route_cfg                         :0x90088000B0
    dnr_credit_cfg                        :0x90088000B8
    dnr_injection_credit_cfg              :0x90088000C0
    dnr_vc_sel_wt_cfg                     :0x90088000C8
    dnr_default_dgid_cfg                  :0x90088000D0
    dnr_fla_ring_module_id_cfg            :0x90088000D8
    dnr_credit_watchdog_timer_cfg         :0x90088000E0
    dnr_dbg_ibuf_occ_cnt                  :0x90088000E8
    dnr_dbg_intf_buf_occ_cnt              :0x90088000F0
    dnr_dbg_inj_credit_cnt                :0x90088000F8
    dnr_dbg_ibuf_credit_cnt_0             :0x9008800100
    dnr_dbg_ibuf_credit_cnt_1             :0x9008800108
    dnr_dbg_ibuf_credit_cnt_2             :0x9008800110
    dnr_dbg_ibuf_credit_cnt_3             :0x9008800118
    dnr_dbg_ebuf_credit_cnt               :0x9008800120
    dnr_intr_dgid_out_of_range_log        :0x9008800128
    dnr_gid_to_coords_map                 :0x9008802000 0x2000
    dnr_wt_table_0                        :0x9008812000 0x800
    dnr_wt_table_1                        :0x9008816000 0x800
    dnr_wt_table_2                        :0x900881A000 0x800
    dnr_wt_table_3                        :0x900881E000 0x800
    dnr_wt_table_4                        :0x9008822000 0x800
    dnr_injpipe_dbg_probe0                :0x9008826000 0x40
    dnr_injpipe_dbg_probe1                :0x9008826200 0x40
    dnr_ejpipe_dbg_probe0                 :0x9008826400 0x40
    dnr_ejpipe_dbg_probe1                 :0x9008826600 0x40
    dnr_ibuf_dbg_probe0_0                 :0x9008826800 0x40
    dnr_ibuf_dbg_probe0_1                 :0x9008826A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0x9008826C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0x9008826E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0x9008827000 0x40
    dnr_ibuf_dbg_probe1_0                 :0x9008827200 0x40
    dnr_ibuf_dbg_probe1_1                 :0x9008827400 0x40
    dnr_ibuf_dbg_probe1_2                 :0x9008827600 0x40
    dnr_ibuf_dbg_probe1_3                 :0x9008827800 0x40
    dnr_ibuf_dbg_probe1_4                 :0x9008827A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUH_0_AN_DNR_AN          :0x9008800000 - 0x9008840000:0x0000027C00:0x0000040000
AN: MUH_0_AN              :0x9008840000

  ActSize:FEP_MUD_AN     :0x0000000228. New SA:0xA000000000
    fep_mud_timeout_thresh_cfg            :0xA000000000
    fep_mud_timedout_sta                  :0xA000000008
    fep_mud_timeout_clr                   :0xA000000010
    fep_mud_fatal_intr_cause              :0xA000000018
    fep_mud_fatal_intr_stat               :0xA000000020
    fep_mud_fatal_intr_mask               :0xA000000028
    fep_mud_fatal_intr_bset               :0xA000000030
    fep_mud_fatal_intr_bclr               :0xA000000038
    fep_mud_non_fatal_intr_cause          :0xA000000040
    fep_mud_non_fatal_intr_stat           :0xA000000048
    fep_mud_non_fatal_intr_mask           :0xA000000050
    fep_mud_non_fatal_intr_bset           :0xA000000058
    fep_mud_non_fatal_intr_bclr           :0xA000000060
    fep_mud_features                      :0xA000000068
    fep_mud_spare_pio                     :0xA000000070
    fep_mud_scratchpad                    :0xA000000078
    fep_mud_misc_cfg                      :0xA000000080
    fep_mud_mem_err_inj_cfg               :0xA000000088
    fep_mud_fla_ring_module_id_cfg        :0xA000000090
    fep_mud_fla_cfg                       :0xA000000098
    fep_mud_fla_sta                       :0xA0000000A0
    fep_mud_local_id                      :0xA0000000A8
    fep_mud_strict_order                  :0xA0000000B0
    fep_mud_non_coh_snx_cdt_init_val      :0xA0000000B8
    fep_mud_non_coh_sn_filter             :0xA0000000C0
    fep_mud_snx_sn_filter                 :0xA0000000C8
    fep_mud_dnr_ldn_arb_cfg               :0xA0000000D0
    fep_mud_dest_cfg_cmd_0                :0xA0000000D8
    fep_mud_dest_cfg_cmd_1                :0xA0000000E0
    fep_mud_dest_cfg_cmd_2                :0xA0000000E8
    fep_mud_dest_cfg_cmd_3                :0xA0000000F0
    fep_mud_hbm_ddr_hash                  :0xA0000000F8
    fep_mud_ddr_hash                      :0xA000000100
    fep_mud_addr_trans_hbm_pc_rsvd0_cfg   :0xA000000108
    fep_mud_addr_trans_nu_mu_cfg          :0xA000000110
    fep_mud_addr_trans_hu_nvram_ddr_cfg   :0xA000000118
    fep_mud_addr_trans_rsvd1_cfg          :0xA000000120
    fep_mud_addr_trans_rsvd2_cfg          :0xA000000128
    fep_mud_addr_trans_default_cfg        :0xA000000130
    fep_mud_sn_sent_cnt                   :0xA000000138
    fep_mud_sn_rcvd_cnt                   :0xA000000140
    fep_mud_lsn_addr_trans_err_cnt        :0xA000000148
    fep_mud_lsn_unknown_dest_err_cnt      :0xA000000150
    fep_mud_lsn_msg_filter_err_cnt        :0xA000000158
    fep_mud_sn_msg_sent_incr_en           :0xA000000160
    fep_mud_non_coh_sn_sent_cnt           :0xA000000168
    fep_mud_snx_sn_sent_cnt               :0xA000000170
    fep_mud_dn_ej_cnt                     :0xA000000178
    fep_mud_dn_inj_cnt                    :0xA000000180
    fep_mud_ldn_addr_trans_err_cnt        :0xA000000188
    fep_mud_ldn_unknown_dest_err_cnt      :0xA000000190
    fep_mud_dn_metadata_merr_cnt          :0xA000000198
    fep_mud_dn_metadata_serr_cnt          :0xA0000001A0
    fep_mud_dn_data_merr_cnt              :0xA0000001A8
    fep_mud_dn_data_serr_cnt              :0xA0000001B0
    fep_mud_lsn_msg_filter_log            :0xA0000001B8
    fep_mud_lsn_addr_trans_log            :0xA0000001D0
    fep_mud_lsn_unknown_dest_log          :0xA0000001E8
    fep_mud_ldn_addr_trans_log            :0xA000000200
    fep_mud_ldn_unknown_dest_log          :0xA000000210
    fep_mud_dn_ecc_err_addr_log           :0xA000000220
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_FEPW_MUD_AN_FEP_MUD_AN:0xA000000000 - 0xA000000400:0x0000000228:0x0000000400
  ActSize:DNR_AN         :0x0000027C00. New SA:0xA000040000
    dnr_timeout_thresh_cfg                :0xA000040000
    dnr_timedout_sta                      :0xA000040008
    dnr_timeout_clr                       :0xA000040010
    dnr_fatal_intr_cause                  :0xA000040018
    dnr_fatal_intr_stat                   :0xA000040020
    dnr_fatal_intr_mask                   :0xA000040028
    dnr_fatal_intr_bset                   :0xA000040030
    dnr_fatal_intr_bclr                   :0xA000040038
    dnr_non_fatal_intr_cause              :0xA000040040
    dnr_non_fatal_intr_stat               :0xA000040048
    dnr_non_fatal_intr_mask               :0xA000040050
    dnr_non_fatal_intr_bset               :0xA000040058
    dnr_non_fatal_intr_bclr               :0xA000040060
    dnr_features                          :0xA000040068
    dnr_spare_pio                         :0xA000040070
    dnr_scratchpad                        :0xA000040078
    dnr_alt_ej_port_0                     :0xA000040080
    dnr_alt_ej_port_1                     :0xA000040088
    dnr_alt_ej_port_2                     :0xA000040090
    dnr_alt_ej_port_3                     :0xA000040098
    dnr_alt_ej_port_4                     :0xA0000400A0
    dnr_cong_ctrl                         :0xA0000400A8
    dnr_route_cfg                         :0xA0000400B0
    dnr_credit_cfg                        :0xA0000400B8
    dnr_injection_credit_cfg              :0xA0000400C0
    dnr_vc_sel_wt_cfg                     :0xA0000400C8
    dnr_default_dgid_cfg                  :0xA0000400D0
    dnr_fla_ring_module_id_cfg            :0xA0000400D8
    dnr_credit_watchdog_timer_cfg         :0xA0000400E0
    dnr_dbg_ibuf_occ_cnt                  :0xA0000400E8
    dnr_dbg_intf_buf_occ_cnt              :0xA0000400F0
    dnr_dbg_inj_credit_cnt                :0xA0000400F8
    dnr_dbg_ibuf_credit_cnt_0             :0xA000040100
    dnr_dbg_ibuf_credit_cnt_1             :0xA000040108
    dnr_dbg_ibuf_credit_cnt_2             :0xA000040110
    dnr_dbg_ibuf_credit_cnt_3             :0xA000040118
    dnr_dbg_ebuf_credit_cnt               :0xA000040120
    dnr_intr_dgid_out_of_range_log        :0xA000040128
    dnr_gid_to_coords_map                 :0xA000042000 0x2000
    dnr_wt_table_0                        :0xA000052000 0x800
    dnr_wt_table_1                        :0xA000056000 0x800
    dnr_wt_table_2                        :0xA00005A000 0x800
    dnr_wt_table_3                        :0xA00005E000 0x800
    dnr_wt_table_4                        :0xA000062000 0x800
    dnr_injpipe_dbg_probe0                :0xA000066000 0x40
    dnr_injpipe_dbg_probe1                :0xA000066200 0x40
    dnr_ejpipe_dbg_probe0                 :0xA000066400 0x40
    dnr_ejpipe_dbg_probe1                 :0xA000066600 0x40
    dnr_ibuf_dbg_probe0_0                 :0xA000066800 0x40
    dnr_ibuf_dbg_probe0_1                 :0xA000066A00 0x40
    dnr_ibuf_dbg_probe0_2                 :0xA000066C00 0x40
    dnr_ibuf_dbg_probe0_3                 :0xA000066E00 0x40
    dnr_ibuf_dbg_probe0_4                 :0xA000067000 0x40
    dnr_ibuf_dbg_probe1_0                 :0xA000067200 0x40
    dnr_ibuf_dbg_probe1_1                 :0xA000067400 0x40
    dnr_ibuf_dbg_probe1_2                 :0xA000067600 0x40
    dnr_ibuf_dbg_probe1_3                 :0xA000067800 0x40
    dnr_ibuf_dbg_probe1_4                 :0xA000067A00 0x40
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_FEPW_MUD_AN_DNR_AN:0xA000040000 - 0xA000080000:0x0000027C00:0x0000040000
AN: FEPW_MUD_AN           :0xA000080000
 FEPW_MUD_AN   :0xa000080000
  ActSize:MUD_MNGR_AN    :0x0000000060. New SA:0xA000080000
    mud_mngr_timeout_thresh_cfg           :0xA000080000
    mud_mngr_timedout_sta                 :0xA000080008
    mud_mngr_timeout_clr                  :0xA000080010
    mud_mngr_features                     :0xA000080018
    mud_mngr_spare_pio                    :0xA000080020
    mud_mngr_scratchpad                   :0xA000080028
    mud_mngr_non_fatal_interrupt_status   :0xA000080030
    mud_mngr_fatal_interrupt_status       :0xA000080038
    mud_csr_clk_enable                    :0xA000080040
    mud_csr_rst_n                         :0xA000080048
    mud_soc_clk_init_start                :0xA000080050
    mud_soc_clk_init_done                 :0xA000080058
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_MUD_MNGR_AN:0xA000080000 - 0xA000090000:0x0000000060:0x0000000080
  ActSize:MUD_QSYS_AN    :0x00000000F0. New SA:0xA000090000
    mud_qsys_timeout_thresh_cfg           :0xA000090000
    mud_qsys_timedout_sta                 :0xA000090008
    mud_qsys_timeout_clr                  :0xA000090010
    mud_qsys_fatal_intr_cause             :0xA000090018
    mud_qsys_fatal_intr_stat              :0xA000090020
    mud_qsys_fatal_intr_mask              :0xA000090028
    mud_qsys_fatal_intr_bset              :0xA000090030
    mud_qsys_fatal_intr_bclr              :0xA000090038
    mud_qsys_non_fatal_intr_cause         :0xA000090040
    mud_qsys_non_fatal_intr_stat          :0xA000090048
    mud_qsys_non_fatal_intr_mask          :0xA000090050
    mud_qsys_non_fatal_intr_bset          :0xA000090058
    mud_qsys_non_fatal_intr_bclr          :0xA000090060
    mud_qsys_features                     :0xA000090068
    mud_qsys_spare_pio                    :0xA000090070
    mud_qsys_scratchpad                   :0xA000090078
    mud_qsys_sch_cfg_0                    :0xA000090080
    mud_qsys_sch_cfg_1                    :0xA000090088
    mud_qsys_wrr_arb_cfg                  :0xA000090090
    mud_qsys_wr_rpl_cfg                   :0xA000090098
    mud_qsys_dimm_0_cfg                   :0xA0000900A0
    mud_qsys_dimm_1_cfg                   :0xA0000900A8
    mud_qsys_rd_rq_cntr                   :0xA0000900B0
    mud_qsys_wr_rq_cntr                   :0xA0000900B8
    mud_qsys_err_inj_valid                :0xA0000900C0
    mud_qsys_err_inj_type                 :0xA0000900C8
    mud_qsys_log_err                      :0xA0000900D0
    mud_qsys_log_syn                      :0xA0000900D8
    mud_qsys_log_addr                     :0xA0000900E0
    mud_qsys_fla_slave_module_id_cfg      :0xA0000900E8
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_MUD_QSYS_AN:0xA000090000 - 0xA0000A0000:0x00000000F0:0x0000000100
  ActSize:MUD_SNA_AN     :0x0000000148. New SA:0xA0000A0000
    mud_sna_timeout_thresh_cfg            :0xA0000A0000
    mud_sna_timedout_sta                  :0xA0000A0008
    mud_sna_timeout_clr                   :0xA0000A0010
    mud_sna_fatal_intr_cause              :0xA0000A0018
    mud_sna_fatal_intr_stat               :0xA0000A0020
    mud_sna_fatal_intr_mask               :0xA0000A0028
    mud_sna_fatal_intr_bset               :0xA0000A0030
    mud_sna_fatal_intr_bclr               :0xA0000A0038
    mud_sna_non_fatal_intr_cause          :0xA0000A0040
    mud_sna_non_fatal_intr_stat           :0xA0000A0048
    mud_sna_non_fatal_intr_mask           :0xA0000A0050
    mud_sna_non_fatal_intr_bset           :0xA0000A0058
    mud_sna_non_fatal_intr_bclr           :0xA0000A0060
    mud_sna_features                      :0xA0000A0068
    mud_sna_spare_pio                     :0xA0000A0070
    mud_sna_scratchpad                    :0xA0000A0078
    mud_sna_cfg                           :0xA0000A0080
    mud_sna_hash_cfg_1                    :0xA0000A0088
    mud_sna_hash_cfg_2                    :0xA0000A0090
    mud_sna_hash_cfg_3                    :0xA0000A0098
    mud_sna_dimm_0_cfg                    :0xA0000A00A0
    mud_sna_dimm_1_cfg                    :0xA0000A00A8
    mud_sna_rd_rq_cntr                    :0xA0000A00B0
    mud_sna_wr_rq_cntr                    :0xA0000A00B8
    mud_sna_pw_rq_cntr                    :0xA0000A00C0
    mud_sna_err_inj_valid                 :0xA0000A00C8
    mud_sna_err_inj_type                  :0xA0000A00D0
    mud_sna_log_err                       :0xA0000A00D8
    mud_sna_log_syn                       :0xA0000A00E0
    mud_sna_log_addr                      :0xA0000A00E8
    mud_sna_ext_mem_rw_cmd                :0xA0000A00F0
    mud_sna_ext_mem_rw_status             :0xA0000A00F8
    mud_sna_ext_mem_rw_data_0             :0xA0000A0100
    mud_sna_ext_mem_rw_data_1             :0xA0000A0108
    mud_sna_ext_mem_rw_data_2             :0xA0000A0110
    mud_sna_ext_mem_rw_data_3             :0xA0000A0118
    mud_sna_ext_mem_rw_data_4             :0xA0000A0120
    mud_sna_ext_mem_rw_data_5             :0xA0000A0128
    mud_sna_ext_mem_rw_data_6             :0xA0000A0130
    mud_sna_ext_mem_rw_data_7             :0xA0000A0138
    mud_sna_fla_slave_module_id_cfg       :0xA0000A0140
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_MUD_SNA_AN:0xA0000A0000 - 0xA0000B0000:0x0000000148:0x0000000200
  ActSize:MUD_DNA_AN     :0x00000000F0. New SA:0xA0000B0000
    mud_dna_timeout_thresh_cfg            :0xA0000B0000
    mud_dna_timedout_sta                  :0xA0000B0008
    mud_dna_timeout_clr                   :0xA0000B0010
    mud_dna_fatal_intr_cause              :0xA0000B0018
    mud_dna_fatal_intr_stat               :0xA0000B0020
    mud_dna_fatal_intr_mask               :0xA0000B0028
    mud_dna_fatal_intr_bset               :0xA0000B0030
    mud_dna_fatal_intr_bclr               :0xA0000B0038
    mud_dna_non_fatal_intr_cause          :0xA0000B0040
    mud_dna_non_fatal_intr_stat           :0xA0000B0048
    mud_dna_non_fatal_intr_mask           :0xA0000B0050
    mud_dna_non_fatal_intr_bset           :0xA0000B0058
    mud_dna_non_fatal_intr_bclr           :0xA0000B0060
    mud_dna_features                      :0xA0000B0068
    mud_dna_spare_pio                     :0xA0000B0070
    mud_dna_scratchpad                    :0xA0000B0078
    mud_dna_cfg                           :0xA0000B0080
    mud_dna_hash_cfg_1                    :0xA0000B0088
    mud_dna_hash_cfg_2                    :0xA0000B0090
    mud_dna_hash_cfg_3                    :0xA0000B0098
    mud_dna_dimm_0_cfg                    :0xA0000B00A0
    mud_dna_dimm_1_cfg                    :0xA0000B00A8
    mud_dna_wr_rq_cntr                    :0xA0000B00B0
    mud_dna_pw_rq_cntr                    :0xA0000B00B8
    mud_dna_err_inj_valid                 :0xA0000B00C0
    mud_dna_err_inj_type                  :0xA0000B00C8
    mud_dna_log_err                       :0xA0000B00D0
    mud_dna_log_syn                       :0xA0000B00D8
    mud_dna_log_addr                      :0xA0000B00E0
    mud_dna_fla_slave_module_id_cfg       :0xA0000B00E8
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_MUD_DNA_AN:0xA0000B0000 - 0xA0000C0000:0x00000000F0:0x0000000100
  ActSize:MUD_CNA_AN     :0x00000000F0. New SA:0xA0000C0000
ROOT:MUD_CNA_AN:2:0x0000010000 - 0xA0000C0000:0xA0000D0000
    mud_cna_timeout_thresh_cfg            :0xA0000C0000
    mud_cna_timedout_sta                  :0xA0000C0008
    mud_cna_timeout_clr                   :0xA0000C0010
    mud_cna_fatal_intr_cause              :0xA0000C0018
    mud_cna_fatal_intr_stat               :0xA0000C0020
    mud_cna_fatal_intr_mask               :0xA0000C0028
    mud_cna_fatal_intr_bset               :0xA0000C0030
    mud_cna_fatal_intr_bclr               :0xA0000C0038
    mud_cna_non_fatal_intr_cause          :0xA0000C0040
    mud_cna_non_fatal_intr_stat           :0xA0000C0048
    mud_cna_non_fatal_intr_mask           :0xA0000C0050
    mud_cna_non_fatal_intr_bset           :0xA0000C0058
    mud_cna_non_fatal_intr_bclr           :0xA0000C0060
    mud_cna_features                      :0xA0000C0068
    mud_cna_spare_pio                     :0xA0000C0070
    mud_cna_scratchpad                    :0xA0000C0078
    mud_cna_cfg                           :0xA0000C0080
    mud_cna_hash_cfg_1                    :0xA0000C0088
    mud_cna_hash_cfg_2                    :0xA0000C0090
    mud_cna_hash_cfg_3                    :0xA0000C0098
    mud_cna_dimm_0_cfg                    :0xA0000C00A0
    mud_cna_dimm_1_cfg                    :0xA0000C00A8
    mud_cna_rd_rq_cntr                    :0xA0000C00B0
    mud_cna_wr_rq_cntr                    :0xA0000C00B8
    mud_cna_err_inj_valid                 :0xA0000C00C0
    mud_cna_err_inj_type                  :0xA0000C00C8
    mud_cna_log_err                       :0xA0000C00D0
    mud_cna_log_syn                       :0xA0000C00D8
    mud_cna_log_addr                      :0xA0000C00E0
    mud_cna_fla_slave_module_id_cfg       :0xA0000C00E8
    MUD_CNA_AN      :INST[0]:0xA0000C0000 - 0xA0000C0000:0x0000010000
    MUD_CNA_AN      :INST[1]:0xA0000D0000 - 0xA0000D0000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_MUD_CNA_AN:0xA0000C0000 - 0xA0000E0000:0x00000000F0:0x0000000100
  ActSize:MUD_MCI_AN     :0x0000009000. New SA:0xA0000E0000
ROOT:MUD_MCI_AN:2:0x0000010000 - 0xA0000E0000:0xA0000F0000
    mud_mci_timeout_thresh_cfg            :0xA0000E0000
    mud_mci_timedout_sta                  :0xA0000E0008
    mud_mci_timeout_clr                   :0xA0000E0010
    mud_mci_fatal_intr_cause              :0xA0000E0018
    mud_mci_fatal_intr_stat               :0xA0000E0020
    mud_mci_fatal_intr_mask               :0xA0000E0028
    mud_mci_fatal_intr_bset               :0xA0000E0030
    mud_mci_fatal_intr_bclr               :0xA0000E0038
    mud_mci_non_fatal_intr_cause          :0xA0000E0040
    mud_mci_non_fatal_intr_stat           :0xA0000E0048
    mud_mci_non_fatal_intr_mask           :0xA0000E0050
    mud_mci_non_fatal_intr_bset           :0xA0000E0058
    mud_mci_non_fatal_intr_bclr           :0xA0000E0060
    mud_mci_features                      :0xA0000E0068
    mud_mci_spare_pio                     :0xA0000E0070
    mud_mci_scratchpad                    :0xA0000E0078
    mud_mci_cfg                           :0xA0000E0080
    mud_nvdimm_backup_status              :0xA0000E0088
    mud_ext_ecc_cfg                       :0xA0000E0090
    mud_ext_ecc_byp                       :0xA0000E0098
    mud_mci_err_inj_valid                 :0xA0000E00A0
    mud_mci_err_inj_type                  :0xA0000E00A8
    mud_mci_log_err                       :0xA0000E00B0
    mud_mci_log_syn                       :0xA0000E00B8
    mud_mci_log_addr                      :0xA0000E00C0
    mud_mci_ddr4_cfg                      :0xA0000E1000 0x1000
    MUD_MCI_AN      :INST[0]:0xA0000E0000 - 0xA0000E0000:0x0000010000
    MUD_MCI_AN      :INST[1]:0xA0000F0000 - 0xA0000F0000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_MUD_MCI_AN:0xA0000E0000 - 0xA000100000:0x0000009000:0x0000010000
  ActSize:FLA_AN         :0x0000210000. New SA:0xA000400000
    fla_timeout_thresh_cfg                :0xA000400000
    fla_timedout_sta                      :0xA000400008
    fla_timeout_clr                       :0xA000400010
    fla_fatal_mem_intr_cause              :0xA000400018
    fla_fatal_mem_intr_stat               :0xA000400020
    fla_fatal_mem_intr_mask               :0xA000400028
    fla_fatal_mem_intr_bset               :0xA000400030
    fla_fatal_mem_intr_bclr               :0xA000400038
    fla_non_fatal_mem_intr_cause          :0xA000400040
    fla_non_fatal_mem_intr_stat           :0xA000400048
    fla_non_fatal_mem_intr_mask           :0xA000400050
    fla_non_fatal_mem_intr_bset           :0xA000400058
    fla_non_fatal_mem_intr_bclr           :0xA000400060
    fla_non_fatal_misc_intr_cause         :0xA000400068
    fla_non_fatal_misc_intr_stat          :0xA000400070
    fla_non_fatal_misc_intr_mask          :0xA000400078
    fla_non_fatal_misc_intr_bset          :0xA000400080
    fla_non_fatal_misc_intr_bclr          :0xA000400088
    fla_features                          :0xA000400090
    fla_spare_pio                         :0xA000400098
    fla_scratchpad                        :0xA0004000A0
    fla_mem_init_start_cfg                :0xA0004000A8
    fla_mem_init_done_sta                 :0xA0004000B0
    fla_mem_log_err_sta                   :0xA0004000B8
    fla_mem_log_syndrome_sta              :0xA0004000C0
    fla_mem_log_addr_sta                  :0xA0004000C8
    fla_mem_err_inj_cfg                   :0xA0004000D0
    fla_cmd_ring_if_dhs                   :0xA0004000D8
    fla_arm_trig_pls                      :0xA0004000E0
    fla_trig_sta                          :0xA0004000E8
    fla_clr_trig_pls                      :0xA0004000F0
    fla_cap_done_sta                      :0xA0004000F8
    fla_trig_map_cfg                      :0xA000400100
    fla_trig_type_cfg                     :0xA000400108
    fla_engine_sample_mode_cfg            :0xA000400110
    fla_engine_lane_deskew_cfg            :0xA000400118
    fla_engine_trig_pos_cfg               :0xA000400120
    fla_lut_a_sel_cfg                     :0xA000400128
    fla_lut_a_hit_map_cfg                 :0xA000400130
    fla_lut_b_sel_cfg                     :0xA000400138
    fla_lut_b_hit_map_cfg                 :0xA000400140
    fla_engine0_pattern_a_cfg             :0xA000400148
    fla_engine0_mask_a_cfg                :0xA000400150
    fla_engine0_pattern_b_cfg             :0xA000400158
    fla_engine0_mask_b_cfg                :0xA000400160
    fla_engine0_trig_pos_buf_ptr_sta      :0xA000400168
    fla_engine0_cap_cnt_sta               :0xA000400170
    fla_engine1_pattern_a_cfg             :0xA000400178
    fla_engine1_mask_a_cfg                :0xA000400180
    fla_engine1_pattern_b_cfg             :0xA000400188
    fla_engine1_mask_b_cfg                :0xA000400190
    fla_engine1_trig_pos_buf_ptr_sta      :0xA000400198
    fla_engine1_cap_cnt_sta               :0xA0004001A0
    fla_engine2_pattern_a_cfg             :0xA0004001A8
    fla_engine2_mask_a_cfg                :0xA0004001B0
    fla_engine2_pattern_b_cfg             :0xA0004001B8
    fla_engine2_mask_b_cfg                :0xA0004001C0
    fla_engine2_trig_pos_buf_ptr_sta      :0xA0004001C8
    fla_engine2_cap_cnt_sta               :0xA0004001D0
    fla_engine3_pattern_a_cfg             :0xA0004001D8
    fla_engine3_mask_a_cfg                :0xA0004001E0
    fla_engine3_pattern_b_cfg             :0xA0004001E8
    fla_engine3_mask_b_cfg                :0xA0004001F0
    fla_engine3_trig_pos_buf_ptr_sta      :0xA0004001F8
    fla_engine3_cap_cnt_sta               :0xA000400200
    fla_engine0_cap_mem_dhs               :0xA000410000 0x10000
    fla_engine1_cap_mem_dhs               :0xA000490000 0x10000
    fla_engine2_cap_mem_dhs               :0xA000510000 0x10000
    fla_engine3_cap_mem_dhs               :0xA000590000 0x10000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_SOC_CLK_AN_FLA_AN:0xA000400000 - 0xA000800000:0x0000210000:0x0000400000
AN: MUD_SOC_CLK_AN        :0xA000800000
  ROR:MUD_SOC_CLK_AN:0xa000000000 -  MUD_SOC_CLK_AN:0xa000800000
  ActSize:MUD_MCI_AN     :0x0000009000. New SA:0xA000800000
    mud_mci_timeout_thresh_cfg            :0xA000800000
    mud_mci_timedout_sta                  :0xA000800008
    mud_mci_timeout_clr                   :0xA000800010
    mud_mci_fatal_intr_cause              :0xA000800018
    mud_mci_fatal_intr_stat               :0xA000800020
    mud_mci_fatal_intr_mask               :0xA000800028
    mud_mci_fatal_intr_bset               :0xA000800030
    mud_mci_fatal_intr_bclr               :0xA000800038
    mud_mci_non_fatal_intr_cause          :0xA000800040
    mud_mci_non_fatal_intr_stat           :0xA000800048
    mud_mci_non_fatal_intr_mask           :0xA000800050
    mud_mci_non_fatal_intr_bset           :0xA000800058
    mud_mci_non_fatal_intr_bclr           :0xA000800060
    mud_mci_features                      :0xA000800068
    mud_mci_spare_pio                     :0xA000800070
    mud_mci_scratchpad                    :0xA000800078
    mud_mci_cfg                           :0xA000800080
    mud_nvdimm_backup_status              :0xA000800088
    mud_ext_ecc_cfg                       :0xA000800090
    mud_ext_ecc_byp                       :0xA000800098
    mud_mci_err_inj_valid                 :0xA0008000A0
    mud_mci_err_inj_type                  :0xA0008000A8
    mud_mci_log_err                       :0xA0008000B0
    mud_mci_log_syn                       :0xA0008000B8
    mud_mci_log_addr                      :0xA0008000C0
    mud_mci_ddr4_cfg                      :0xA000801000 0x1000
    MUD_MCI_AN      :INST[0]:0xA000800000 - 0xA000800000:0x0000010000
##-INFO-:parent+AN:aStart - EndRng actRng aRng
  LEAF:MUD_0_AN_MUD_DFI_CLK_AN_MUD_MCI_AN:0xA000800000 - 0xA000810000:0x0000009000:0x0000010000
AN: MUD_DFI_CLK_AN        :0xA000810000
  ROR:MUD_DFI_CLK_AN:0xa000800000 -  MUD_DFI_CLK_AN:0xa000810000
AN: MUD_0_AN              :0xA000810000

