$comment
	File created using the following command:
		vcd file Projeto2.msim.vcd -direction
$end
$date
	Wed Oct 20 16:39:43 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projeto2_vhd_vec_tst $end
$var wire 1 ! A [31] $end
$var wire 1 " A [30] $end
$var wire 1 # A [29] $end
$var wire 1 $ A [28] $end
$var wire 1 % A [27] $end
$var wire 1 & A [26] $end
$var wire 1 ' A [25] $end
$var wire 1 ( A [24] $end
$var wire 1 ) A [23] $end
$var wire 1 * A [22] $end
$var wire 1 + A [21] $end
$var wire 1 , A [20] $end
$var wire 1 - A [19] $end
$var wire 1 . A [18] $end
$var wire 1 / A [17] $end
$var wire 1 0 A [16] $end
$var wire 1 1 A [15] $end
$var wire 1 2 A [14] $end
$var wire 1 3 A [13] $end
$var wire 1 4 A [12] $end
$var wire 1 5 A [11] $end
$var wire 1 6 A [10] $end
$var wire 1 7 A [9] $end
$var wire 1 8 A [8] $end
$var wire 1 9 A [7] $end
$var wire 1 : A [6] $end
$var wire 1 ; A [5] $end
$var wire 1 < A [4] $end
$var wire 1 = A [3] $end
$var wire 1 > A [2] $end
$var wire 1 ? A [1] $end
$var wire 1 @ A [0] $end
$var wire 1 A B [31] $end
$var wire 1 B B [30] $end
$var wire 1 C B [29] $end
$var wire 1 D B [28] $end
$var wire 1 E B [27] $end
$var wire 1 F B [26] $end
$var wire 1 G B [25] $end
$var wire 1 H B [24] $end
$var wire 1 I B [23] $end
$var wire 1 J B [22] $end
$var wire 1 K B [21] $end
$var wire 1 L B [20] $end
$var wire 1 M B [19] $end
$var wire 1 N B [18] $end
$var wire 1 O B [17] $end
$var wire 1 P B [16] $end
$var wire 1 Q B [15] $end
$var wire 1 R B [14] $end
$var wire 1 S B [13] $end
$var wire 1 T B [12] $end
$var wire 1 U B [11] $end
$var wire 1 V B [10] $end
$var wire 1 W B [9] $end
$var wire 1 X B [8] $end
$var wire 1 Y B [7] $end
$var wire 1 Z B [6] $end
$var wire 1 [ B [5] $end
$var wire 1 \ B [4] $end
$var wire 1 ] B [3] $end
$var wire 1 ^ B [2] $end
$var wire 1 _ B [1] $end
$var wire 1 ` B [0] $end
$var wire 1 a CLOCK_50 $end
$var wire 1 b OutULA [31] $end
$var wire 1 c OutULA [30] $end
$var wire 1 d OutULA [29] $end
$var wire 1 e OutULA [28] $end
$var wire 1 f OutULA [27] $end
$var wire 1 g OutULA [26] $end
$var wire 1 h OutULA [25] $end
$var wire 1 i OutULA [24] $end
$var wire 1 j OutULA [23] $end
$var wire 1 k OutULA [22] $end
$var wire 1 l OutULA [21] $end
$var wire 1 m OutULA [20] $end
$var wire 1 n OutULA [19] $end
$var wire 1 o OutULA [18] $end
$var wire 1 p OutULA [17] $end
$var wire 1 q OutULA [16] $end
$var wire 1 r OutULA [15] $end
$var wire 1 s OutULA [14] $end
$var wire 1 t OutULA [13] $end
$var wire 1 u OutULA [12] $end
$var wire 1 v OutULA [11] $end
$var wire 1 w OutULA [10] $end
$var wire 1 x OutULA [9] $end
$var wire 1 y OutULA [8] $end
$var wire 1 z OutULA [7] $end
$var wire 1 { OutULA [6] $end
$var wire 1 | OutULA [5] $end
$var wire 1 } OutULA [4] $end
$var wire 1 ~ OutULA [3] $end
$var wire 1 !! OutULA [2] $end
$var wire 1 "! OutULA [1] $end
$var wire 1 #! OutULA [0] $end
$var wire 1 $! Seletor_ULA $end
$var wire 1 %! Wr3 $end

$scope module i1 $end
$var wire 1 &! gnd $end
$var wire 1 '! vcc $end
$var wire 1 (! unknown $end
$var wire 1 )! devoe $end
$var wire 1 *! devclrn $end
$var wire 1 +! devpor $end
$var wire 1 ,! ww_devoe $end
$var wire 1 -! ww_devclrn $end
$var wire 1 .! ww_devpor $end
$var wire 1 /! ww_CLOCK_50 $end
$var wire 1 0! ww_Wr3 $end
$var wire 1 1! ww_Seletor_ULA $end
$var wire 1 2! ww_A [31] $end
$var wire 1 3! ww_A [30] $end
$var wire 1 4! ww_A [29] $end
$var wire 1 5! ww_A [28] $end
$var wire 1 6! ww_A [27] $end
$var wire 1 7! ww_A [26] $end
$var wire 1 8! ww_A [25] $end
$var wire 1 9! ww_A [24] $end
$var wire 1 :! ww_A [23] $end
$var wire 1 ;! ww_A [22] $end
$var wire 1 <! ww_A [21] $end
$var wire 1 =! ww_A [20] $end
$var wire 1 >! ww_A [19] $end
$var wire 1 ?! ww_A [18] $end
$var wire 1 @! ww_A [17] $end
$var wire 1 A! ww_A [16] $end
$var wire 1 B! ww_A [15] $end
$var wire 1 C! ww_A [14] $end
$var wire 1 D! ww_A [13] $end
$var wire 1 E! ww_A [12] $end
$var wire 1 F! ww_A [11] $end
$var wire 1 G! ww_A [10] $end
$var wire 1 H! ww_A [9] $end
$var wire 1 I! ww_A [8] $end
$var wire 1 J! ww_A [7] $end
$var wire 1 K! ww_A [6] $end
$var wire 1 L! ww_A [5] $end
$var wire 1 M! ww_A [4] $end
$var wire 1 N! ww_A [3] $end
$var wire 1 O! ww_A [2] $end
$var wire 1 P! ww_A [1] $end
$var wire 1 Q! ww_A [0] $end
$var wire 1 R! ww_B [31] $end
$var wire 1 S! ww_B [30] $end
$var wire 1 T! ww_B [29] $end
$var wire 1 U! ww_B [28] $end
$var wire 1 V! ww_B [27] $end
$var wire 1 W! ww_B [26] $end
$var wire 1 X! ww_B [25] $end
$var wire 1 Y! ww_B [24] $end
$var wire 1 Z! ww_B [23] $end
$var wire 1 [! ww_B [22] $end
$var wire 1 \! ww_B [21] $end
$var wire 1 ]! ww_B [20] $end
$var wire 1 ^! ww_B [19] $end
$var wire 1 _! ww_B [18] $end
$var wire 1 `! ww_B [17] $end
$var wire 1 a! ww_B [16] $end
$var wire 1 b! ww_B [15] $end
$var wire 1 c! ww_B [14] $end
$var wire 1 d! ww_B [13] $end
$var wire 1 e! ww_B [12] $end
$var wire 1 f! ww_B [11] $end
$var wire 1 g! ww_B [10] $end
$var wire 1 h! ww_B [9] $end
$var wire 1 i! ww_B [8] $end
$var wire 1 j! ww_B [7] $end
$var wire 1 k! ww_B [6] $end
$var wire 1 l! ww_B [5] $end
$var wire 1 m! ww_B [4] $end
$var wire 1 n! ww_B [3] $end
$var wire 1 o! ww_B [2] $end
$var wire 1 p! ww_B [1] $end
$var wire 1 q! ww_B [0] $end
$var wire 1 r! ww_OutULA [31] $end
$var wire 1 s! ww_OutULA [30] $end
$var wire 1 t! ww_OutULA [29] $end
$var wire 1 u! ww_OutULA [28] $end
$var wire 1 v! ww_OutULA [27] $end
$var wire 1 w! ww_OutULA [26] $end
$var wire 1 x! ww_OutULA [25] $end
$var wire 1 y! ww_OutULA [24] $end
$var wire 1 z! ww_OutULA [23] $end
$var wire 1 {! ww_OutULA [22] $end
$var wire 1 |! ww_OutULA [21] $end
$var wire 1 }! ww_OutULA [20] $end
$var wire 1 ~! ww_OutULA [19] $end
$var wire 1 !" ww_OutULA [18] $end
$var wire 1 "" ww_OutULA [17] $end
$var wire 1 #" ww_OutULA [16] $end
$var wire 1 $" ww_OutULA [15] $end
$var wire 1 %" ww_OutULA [14] $end
$var wire 1 &" ww_OutULA [13] $end
$var wire 1 '" ww_OutULA [12] $end
$var wire 1 (" ww_OutULA [11] $end
$var wire 1 )" ww_OutULA [10] $end
$var wire 1 *" ww_OutULA [9] $end
$var wire 1 +" ww_OutULA [8] $end
$var wire 1 ," ww_OutULA [7] $end
$var wire 1 -" ww_OutULA [6] $end
$var wire 1 ." ww_OutULA [5] $end
$var wire 1 /" ww_OutULA [4] $end
$var wire 1 0" ww_OutULA [3] $end
$var wire 1 1" ww_OutULA [2] $end
$var wire 1 2" ww_OutULA [1] $end
$var wire 1 3" ww_OutULA [0] $end
$var wire 1 4" \Wr3~input_o\ $end
$var wire 1 5" \A[0]~output_o\ $end
$var wire 1 6" \A[1]~output_o\ $end
$var wire 1 7" \A[2]~output_o\ $end
$var wire 1 8" \A[3]~output_o\ $end
$var wire 1 9" \A[4]~output_o\ $end
$var wire 1 :" \A[5]~output_o\ $end
$var wire 1 ;" \A[6]~output_o\ $end
$var wire 1 <" \A[7]~output_o\ $end
$var wire 1 =" \A[8]~output_o\ $end
$var wire 1 >" \A[9]~output_o\ $end
$var wire 1 ?" \A[10]~output_o\ $end
$var wire 1 @" \A[11]~output_o\ $end
$var wire 1 A" \A[12]~output_o\ $end
$var wire 1 B" \A[13]~output_o\ $end
$var wire 1 C" \A[14]~output_o\ $end
$var wire 1 D" \A[15]~output_o\ $end
$var wire 1 E" \A[16]~output_o\ $end
$var wire 1 F" \A[17]~output_o\ $end
$var wire 1 G" \A[18]~output_o\ $end
$var wire 1 H" \A[19]~output_o\ $end
$var wire 1 I" \A[20]~output_o\ $end
$var wire 1 J" \A[21]~output_o\ $end
$var wire 1 K" \A[22]~output_o\ $end
$var wire 1 L" \A[23]~output_o\ $end
$var wire 1 M" \A[24]~output_o\ $end
$var wire 1 N" \A[25]~output_o\ $end
$var wire 1 O" \A[26]~output_o\ $end
$var wire 1 P" \A[27]~output_o\ $end
$var wire 1 Q" \A[28]~output_o\ $end
$var wire 1 R" \A[29]~output_o\ $end
$var wire 1 S" \A[30]~output_o\ $end
$var wire 1 T" \A[31]~output_o\ $end
$var wire 1 U" \B[0]~output_o\ $end
$var wire 1 V" \B[1]~output_o\ $end
$var wire 1 W" \B[2]~output_o\ $end
$var wire 1 X" \B[3]~output_o\ $end
$var wire 1 Y" \B[4]~output_o\ $end
$var wire 1 Z" \B[5]~output_o\ $end
$var wire 1 [" \B[6]~output_o\ $end
$var wire 1 \" \B[7]~output_o\ $end
$var wire 1 ]" \B[8]~output_o\ $end
$var wire 1 ^" \B[9]~output_o\ $end
$var wire 1 _" \B[10]~output_o\ $end
$var wire 1 `" \B[11]~output_o\ $end
$var wire 1 a" \B[12]~output_o\ $end
$var wire 1 b" \B[13]~output_o\ $end
$var wire 1 c" \B[14]~output_o\ $end
$var wire 1 d" \B[15]~output_o\ $end
$var wire 1 e" \B[16]~output_o\ $end
$var wire 1 f" \B[17]~output_o\ $end
$var wire 1 g" \B[18]~output_o\ $end
$var wire 1 h" \B[19]~output_o\ $end
$var wire 1 i" \B[20]~output_o\ $end
$var wire 1 j" \B[21]~output_o\ $end
$var wire 1 k" \B[22]~output_o\ $end
$var wire 1 l" \B[23]~output_o\ $end
$var wire 1 m" \B[24]~output_o\ $end
$var wire 1 n" \B[25]~output_o\ $end
$var wire 1 o" \B[26]~output_o\ $end
$var wire 1 p" \B[27]~output_o\ $end
$var wire 1 q" \B[28]~output_o\ $end
$var wire 1 r" \B[29]~output_o\ $end
$var wire 1 s" \B[30]~output_o\ $end
$var wire 1 t" \B[31]~output_o\ $end
$var wire 1 u" \OutULA[0]~output_o\ $end
$var wire 1 v" \OutULA[1]~output_o\ $end
$var wire 1 w" \OutULA[2]~output_o\ $end
$var wire 1 x" \OutULA[3]~output_o\ $end
$var wire 1 y" \OutULA[4]~output_o\ $end
$var wire 1 z" \OutULA[5]~output_o\ $end
$var wire 1 {" \OutULA[6]~output_o\ $end
$var wire 1 |" \OutULA[7]~output_o\ $end
$var wire 1 }" \OutULA[8]~output_o\ $end
$var wire 1 ~" \OutULA[9]~output_o\ $end
$var wire 1 !# \OutULA[10]~output_o\ $end
$var wire 1 "# \OutULA[11]~output_o\ $end
$var wire 1 ## \OutULA[12]~output_o\ $end
$var wire 1 $# \OutULA[13]~output_o\ $end
$var wire 1 %# \OutULA[14]~output_o\ $end
$var wire 1 &# \OutULA[15]~output_o\ $end
$var wire 1 '# \OutULA[16]~output_o\ $end
$var wire 1 (# \OutULA[17]~output_o\ $end
$var wire 1 )# \OutULA[18]~output_o\ $end
$var wire 1 *# \OutULA[19]~output_o\ $end
$var wire 1 +# \OutULA[20]~output_o\ $end
$var wire 1 ,# \OutULA[21]~output_o\ $end
$var wire 1 -# \OutULA[22]~output_o\ $end
$var wire 1 .# \OutULA[23]~output_o\ $end
$var wire 1 /# \OutULA[24]~output_o\ $end
$var wire 1 0# \OutULA[25]~output_o\ $end
$var wire 1 1# \OutULA[26]~output_o\ $end
$var wire 1 2# \OutULA[27]~output_o\ $end
$var wire 1 3# \OutULA[28]~output_o\ $end
$var wire 1 4# \OutULA[29]~output_o\ $end
$var wire 1 5# \OutULA[30]~output_o\ $end
$var wire 1 6# \OutULA[31]~output_o\ $end
$var wire 1 7# \CLOCK_50~input_o\ $end
$var wire 1 8# \PC|DOUT[2]~0_combout\ $end
$var wire 1 9# \somaConst|Add0~17_sumout\ $end
$var wire 1 :# \somaConst|Add0~18\ $end
$var wire 1 ;# \somaConst|Add0~13_sumout\ $end
$var wire 1 <# \somaConst|Add0~14\ $end
$var wire 1 =# \somaConst|Add0~9_sumout\ $end
$var wire 1 ># \somaConst|Add0~10\ $end
$var wire 1 ?# \somaConst|Add0~5_sumout\ $end
$var wire 1 @# \somaConst|Add0~6\ $end
$var wire 1 A# \somaConst|Add0~1_sumout\ $end
$var wire 1 B# \ROM1|memROM~0_combout\ $end
$var wire 1 C# \Seletor_ULA~input_o\ $end
$var wire 1 D# \ULA1|Add0~130_cout\ $end
$var wire 1 E# \ULA1|Add0~1_sumout\ $end
$var wire 1 F# \ULA1|Add0~2\ $end
$var wire 1 G# \ULA1|Add0~5_sumout\ $end
$var wire 1 H# \ULA1|Add0~6\ $end
$var wire 1 I# \ULA1|Add0~9_sumout\ $end
$var wire 1 J# \ULA1|Add0~10\ $end
$var wire 1 K# \ULA1|Add0~13_sumout\ $end
$var wire 1 L# \ULA1|Add0~14\ $end
$var wire 1 M# \ULA1|Add0~17_sumout\ $end
$var wire 1 N# \ULA1|Add0~18\ $end
$var wire 1 O# \ULA1|Add0~21_sumout\ $end
$var wire 1 P# \ULA1|Add0~22\ $end
$var wire 1 Q# \ULA1|Add0~25_sumout\ $end
$var wire 1 R# \ULA1|Add0~26\ $end
$var wire 1 S# \ULA1|Add0~29_sumout\ $end
$var wire 1 T# \ULA1|Add0~30\ $end
$var wire 1 U# \ULA1|Add0~33_sumout\ $end
$var wire 1 V# \ULA1|Add0~34\ $end
$var wire 1 W# \ULA1|Add0~37_sumout\ $end
$var wire 1 X# \ULA1|Add0~38\ $end
$var wire 1 Y# \ULA1|Add0~41_sumout\ $end
$var wire 1 Z# \ULA1|Add0~42\ $end
$var wire 1 [# \ULA1|Add0~45_sumout\ $end
$var wire 1 \# \ULA1|Add0~46\ $end
$var wire 1 ]# \ULA1|Add0~49_sumout\ $end
$var wire 1 ^# \ULA1|Add0~50\ $end
$var wire 1 _# \ULA1|Add0~53_sumout\ $end
$var wire 1 `# \ULA1|Add0~54\ $end
$var wire 1 a# \ULA1|Add0~57_sumout\ $end
$var wire 1 b# \ULA1|Add0~58\ $end
$var wire 1 c# \ULA1|Add0~61_sumout\ $end
$var wire 1 d# \ULA1|Add0~62\ $end
$var wire 1 e# \ULA1|Add0~65_sumout\ $end
$var wire 1 f# \ULA1|Add0~66\ $end
$var wire 1 g# \ULA1|Add0~69_sumout\ $end
$var wire 1 h# \ULA1|Add0~70\ $end
$var wire 1 i# \ULA1|Add0~73_sumout\ $end
$var wire 1 j# \ULA1|Add0~74\ $end
$var wire 1 k# \ULA1|Add0~77_sumout\ $end
$var wire 1 l# \ULA1|Add0~78\ $end
$var wire 1 m# \ULA1|Add0~81_sumout\ $end
$var wire 1 n# \ULA1|Add0~82\ $end
$var wire 1 o# \ULA1|Add0~85_sumout\ $end
$var wire 1 p# \ULA1|Add0~86\ $end
$var wire 1 q# \ULA1|Add0~89_sumout\ $end
$var wire 1 r# \ULA1|Add0~90\ $end
$var wire 1 s# \ULA1|Add0~93_sumout\ $end
$var wire 1 t# \ULA1|Add0~94\ $end
$var wire 1 u# \ULA1|Add0~97_sumout\ $end
$var wire 1 v# \ULA1|Add0~98\ $end
$var wire 1 w# \ULA1|Add0~101_sumout\ $end
$var wire 1 x# \ULA1|Add0~102\ $end
$var wire 1 y# \ULA1|Add0~105_sumout\ $end
$var wire 1 z# \ULA1|Add0~106\ $end
$var wire 1 {# \ULA1|Add0~109_sumout\ $end
$var wire 1 |# \ULA1|Add0~110\ $end
$var wire 1 }# \ULA1|Add0~113_sumout\ $end
$var wire 1 ~# \ULA1|Add0~114\ $end
$var wire 1 !$ \ULA1|Add0~117_sumout\ $end
$var wire 1 "$ \ULA1|Add0~118\ $end
$var wire 1 #$ \ULA1|Add0~121_sumout\ $end
$var wire 1 $$ \ULA1|Add0~122\ $end
$var wire 1 %$ \ULA1|Add0~125_sumout\ $end
$var wire 1 &$ \PC|DOUT\ [31] $end
$var wire 1 '$ \PC|DOUT\ [30] $end
$var wire 1 ($ \PC|DOUT\ [29] $end
$var wire 1 )$ \PC|DOUT\ [28] $end
$var wire 1 *$ \PC|DOUT\ [27] $end
$var wire 1 +$ \PC|DOUT\ [26] $end
$var wire 1 ,$ \PC|DOUT\ [25] $end
$var wire 1 -$ \PC|DOUT\ [24] $end
$var wire 1 .$ \PC|DOUT\ [23] $end
$var wire 1 /$ \PC|DOUT\ [22] $end
$var wire 1 0$ \PC|DOUT\ [21] $end
$var wire 1 1$ \PC|DOUT\ [20] $end
$var wire 1 2$ \PC|DOUT\ [19] $end
$var wire 1 3$ \PC|DOUT\ [18] $end
$var wire 1 4$ \PC|DOUT\ [17] $end
$var wire 1 5$ \PC|DOUT\ [16] $end
$var wire 1 6$ \PC|DOUT\ [15] $end
$var wire 1 7$ \PC|DOUT\ [14] $end
$var wire 1 8$ \PC|DOUT\ [13] $end
$var wire 1 9$ \PC|DOUT\ [12] $end
$var wire 1 :$ \PC|DOUT\ [11] $end
$var wire 1 ;$ \PC|DOUT\ [10] $end
$var wire 1 <$ \PC|DOUT\ [9] $end
$var wire 1 =$ \PC|DOUT\ [8] $end
$var wire 1 >$ \PC|DOUT\ [7] $end
$var wire 1 ?$ \PC|DOUT\ [6] $end
$var wire 1 @$ \PC|DOUT\ [5] $end
$var wire 1 A$ \PC|DOUT\ [4] $end
$var wire 1 B$ \PC|DOUT\ [3] $end
$var wire 1 C$ \PC|DOUT\ [2] $end
$var wire 1 D$ \PC|DOUT\ [1] $end
$var wire 1 E$ \PC|DOUT\ [0] $end
$var wire 1 F$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 G$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M$ \ALT_INV_Seletor_ULA~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1a
0$!
1%!
0&!
1'!
x(!
1)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
01!
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
1R"
1S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
1s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
14#
05#
06#
17#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
1B#
0C#
1D#
0E#
1F#
0G#
1H#
0I#
1J#
0K#
1L#
0M#
1N#
0O#
1P#
0Q#
1R#
0S#
1T#
0U#
1V#
0W#
1X#
0Y#
1Z#
0[#
1\#
0]#
1^#
0_#
1`#
0a#
1b#
0c#
1d#
0e#
1f#
0g#
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
1p#
0q#
1r#
0s#
1t#
0u#
1v#
0w#
1x#
0y#
1z#
0{#
1|#
1}#
1~#
1!$
1"$
0#$
1$$
0%$
0F$
1M$
12!
13!
14!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
x&$
x'$
x($
x)$
x*$
x+$
x,$
x-$
x.$
x/$
x0$
x1$
x2$
x3$
x4$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x<$
x=$
0>$
0?$
0@$
0A$
0B$
0C$
xD$
xE$
1G$
1H$
1I$
1J$
1K$
1L$
1!
1"
1#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0b
0c
1d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
$end
#10000
0a
0/!
07#
#20000
1a
1/!
17#
1C$
0L$
08#
19#
0B#
1F$
0}#
0!$
0Q"
0R"
0S"
0T"
0s"
0t"
05!
04!
03!
02!
0S!
0R!
0$
0#
0"
0!
0B
0A
04#
03#
0t!
0u!
0e
0d
#30000
