Netlists:
e1: (r10, reg)	(I0, f2io_16)
e2: (r11, reg)	(i1, f2io_1)
e4: (i2, io2f_1)	(m3, flush)
e5: (p4, alu_res)	(p9, data0)
e7: (I5, io2f_16)	(p6, data0)	(p7, data0)
e10: (p6, res_p)	(p8, bit0)
e12: (p7, res_p)	(p8, bit2)
e14: (p8, res_p)	(p9, bit0)
e15: (p9, alu_res)	(r10, reg)
e19: (m3, stencil_valid)	(r11, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
i2: io1in_reset
m3: op_hcompute_hw_output_stencil_port_controller_garnet
p4: op_hcompute_hw_output_stencil$inner_compute$i140545484376624_i140545484376720_i140545681176944
I5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
p6: op_hcompute_hw_output_stencil$inner_compute$eq_hw_input_global_wrapper_stencil_1_265_266_i140545484374800_i140545670791328
p7: op_hcompute_hw_output_stencil$inner_compute$i140545484479120i140545672801824_i140545484479120i140545672801536_i140545685990752
p8: op_hcompute_hw_output_stencil$inner_compute$bitxor_266_268_269_i140545484477392_i140545658698336
p9: op_hcompute_hw_output_stencil$inner_compute$mux_269_270_271_i140545484375952_i140545674044464
r10: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r11: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1

Netlist Bus:
e1: 16
e2: 1
e4: 1
e5: 16
e7: 16
e10: 1
e12: 1
e14: 1
e15: 16
e19: 1
