git clone --depth 1 --no-tags https://github.com/Misaka11/JiZu.git f:/verilog_sva_gh_scraper/data/full_repos/141685677
git clone --depth 1 --no-tags https://github.com/rattboi/ice-spi.git f:/verilog_sva_gh_scraper/data/full_repos/134933583
git clone --depth 1 --no-tags https://github.com/AndreaTosti/MMU.git f:/verilog_sva_gh_scraper/data/full_repos/139333699
git clone --depth 1 --no-tags https://github.com/armleo/sdram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/139809328
git clone --depth 1 --no-tags https://github.com/farbius/resize.git f:/verilog_sva_gh_scraper/data/full_repos/135553364
git clone --depth 1 --no-tags https://github.com/qiaoyifan/mips.git f:/verilog_sva_gh_scraper/data/full_repos/135825054
git clone --depth 1 --no-tags https://github.com/specialpointcentral/MIPS-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/139992822
git clone --depth 1 --no-tags https://github.com/leungyukshing/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/142293496
git clone --depth 1 --no-tags https://github.com/davidh-/sp18_fpga_labs.git f:/verilog_sva_gh_scraper/data/full_repos/136510661
git clone --depth 1 --no-tags https://github.com/eeportillo/Snake-Game-using-Nexys4.git f:/verilog_sva_gh_scraper/data/full_repos/138660386
git clone --depth 1 --no-tags https://github.com/kawasin73/computer-architecture-3s.git f:/verilog_sva_gh_scraper/data/full_repos/136039216
git clone --depth 1 --no-tags https://github.com/kiliczsh/CSE4117-Microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/140106958
git clone --depth 1 --no-tags https://github.com/patrick22414/convplex.git f:/verilog_sva_gh_scraper/data/full_repos/135915923
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_GMII.git f:/verilog_sva_gh_scraper/data/full_repos/138119339
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Artix7.git f:/verilog_sva_gh_scraper/data/full_repos/138103352
git clone --depth 1 --no-tags https://github.com/hangryusprime/AES_securescan.git f:/verilog_sva_gh_scraper/data/full_repos/138738664
git clone --depth 1 --no-tags https://github.com/prateek22sri/Blinking-leds.git f:/verilog_sva_gh_scraper/data/full_repos/142496060
git clone --depth 1 --no-tags https://github.com/ahmedosama9777/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/136179444
git clone --depth 1 --no-tags https://github.com/DevanshRajoria/Verilog-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/137703492
git clone --depth 1 --no-tags https://github.com/hal00alex/VerilogReview.git f:/verilog_sva_gh_scraper/data/full_repos/142460685
git clone --depth 1 --no-tags https://github.com/motagiyash/3x1-Router-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/141013595
git clone --depth 1 --no-tags https://github.com/miamirobin/2018Spring_CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/141280135
git clone --depth 1 --no-tags https://github.com/piotr-wiszowaty/atari_bus_recorder.git f:/verilog_sva_gh_scraper/data/full_repos/140157152
git clone --depth 1 --no-tags https://github.com/zc-zhai/FPGA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/140274608
git clone --depth 1 --no-tags https://github.com/hadisfr/Binary-Search-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/140270396
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SGMII.git f:/verilog_sva_gh_scraper/data/full_repos/138119453
git clone --depth 1 --no-tags https://github.com/sedhossein/verilog-bcd-counter-jk-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/135282606
git clone --depth 1 --no-tags https://github.com/karanam1997/Dnnweaver-Zed-board-.git f:/verilog_sva_gh_scraper/data/full_repos/140718822
git clone --depth 1 --no-tags https://github.com/lim142857/-SNAKE-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/141924340
git clone --depth 1 --no-tags https://github.com/zhangshuai-neu/ea-mpu_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/143145651
git clone --depth 1 --no-tags https://github.com/PhilipChalkiopoulos/DE1_SOC_PedestrianDetection.git f:/verilog_sva_gh_scraper/data/full_repos/136610640
git clone --depth 1 --no-tags https://github.com/lujialiang/ntsc-mojo.git f:/verilog_sva_gh_scraper/data/full_repos/138713719
git clone --depth 1 --no-tags https://github.com/ericwu13/dcnn_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/134980077
git clone --depth 1 --no-tags https://github.com/NancyAr/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/135849273
git clone --depth 1 --no-tags https://github.com/OscarLGH/Oscar-RVO3-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/141617598
git clone --depth 1 --no-tags https://github.com/tomarus/midirouter.git f:/verilog_sva_gh_scraper/data/full_repos/142208290
git clone --depth 1 --no-tags https://github.com/arnab100395/IIR--filter.git f:/verilog_sva_gh_scraper/data/full_repos/137802459
git clone --depth 1 --no-tags https://github.com/drandyhaas/dist_board.git f:/verilog_sva_gh_scraper/data/full_repos/135622446
git clone --depth 1 --no-tags https://github.com/HuakunShen/verilog-ping-pong-project.git f:/verilog_sva_gh_scraper/data/full_repos/141223748
git clone --depth 1 --no-tags https://github.com/chen-hao-chao/Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/140656399
git clone --depth 1 --no-tags https://github.com/berkayyildi/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/142927055
git clone --depth 1 --no-tags https://github.com/duchungk7/Verilog-Design-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/142375356
git clone --depth 1 --no-tags https://github.com/riscv-and-rust-and-decaf/riscv32i-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/139724900
git clone --depth 1 --no-tags https://github.com/ymaquarium/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/137152990
git clone --depth 1 --no-tags https://github.com/lnexenl/32-bit-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/139585527
git clone --depth 1 --no-tags https://github.com/JoshuaQYH/SingleOrMulti-Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/139299103
git clone --depth 1 --no-tags https://github.com/0x544D/MIPS_Processors.git f:/verilog_sva_gh_scraper/data/full_repos/140156097
git clone --depth 1 --no-tags https://github.com/tejasatreya/FSK-Mod-Demod.git f:/verilog_sva_gh_scraper/data/full_repos/142119011
git clone --depth 1 --no-tags https://github.com/xuanwo11/LBP_face.git f:/verilog_sva_gh_scraper/data/full_repos/140464302
git clone --depth 1 --no-tags https://github.com/Nevertorlate/Digital-logic-Homework.git f:/verilog_sva_gh_scraper/data/full_repos/142304568
git clone --depth 1 --no-tags https://github.com/grkem1/WarGame.git f:/verilog_sva_gh_scraper/data/full_repos/143300009
git clone --depth 1 --no-tags https://github.com/SaraSaffari/CA_P4.git f:/verilog_sva_gh_scraper/data/full_repos/135346363
git clone --depth 1 --no-tags https://github.com/forschumi/BachelorThesis.git f:/verilog_sva_gh_scraper/data/full_repos/141578247
git clone --depth 1 --no-tags https://github.com/RossiLuca/DualVth.git f:/verilog_sva_gh_scraper/data/full_repos/141890466
git clone --depth 1 --no-tags https://github.com/gnalexandridis/FIFO_HUA-MCA-2016-2017.git f:/verilog_sva_gh_scraper/data/full_repos/137595793
git clone --depth 1 --no-tags https://github.com/hangryusprime/PicoBlaze_sample.git f:/verilog_sva_gh_scraper/data/full_repos/138734100
git clone --depth 1 --no-tags https://github.com/rodrigofrancisquini/processador.git f:/verilog_sva_gh_scraper/data/full_repos/143035770
git clone --depth 1 --no-tags https://github.com/Sunmxt/FPGA2048Game.git f:/verilog_sva_gh_scraper/data/full_repos/136360418
git clone --depth 1 --no-tags https://github.com/alexvonduar/lattice_embedded_vision.git f:/verilog_sva_gh_scraper/data/full_repos/138208056
git clone --depth 1 --no-tags https://github.com/dharni24/Palindrome-detector.git f:/verilog_sva_gh_scraper/data/full_repos/142467286
git clone --depth 1 --no-tags https://github.com/CreeperLin/fpganes.git f:/verilog_sva_gh_scraper/data/full_repos/141676077
git clone --depth 1 --no-tags https://github.com/robertying/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/140651978
git clone --depth 1 --no-tags https://github.com/Fuhongshuai/fuhs_CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/139295630
git clone --depth 1 --no-tags https://github.com/VibraniumQ/4-storey-Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/137454634
git clone --depth 1 --no-tags https://github.com/pubuduudara/4bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/135456850
git clone --depth 1 --no-tags https://github.com/uniqueufo/Pipeline_MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/136684942
git clone --depth 1 --no-tags https://github.com/RadhikaChawla/TurboEncoder.git f:/verilog_sva_gh_scraper/data/full_repos/136343442
git clone --depth 1 --no-tags https://github.com/hi631/VTL_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/139592988
git clone --depth 1 --no-tags https://github.com/Verdvana/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/140950950
git clone --depth 1 --no-tags https://github.com/liDavidM21/DinoProject.git f:/verilog_sva_gh_scraper/data/full_repos/141754044
git clone --depth 1 --no-tags https://github.com/nitikshamodi/Electronic-Voting-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/141804109
git clone --depth 1 --no-tags https://github.com/jackmaxg/TCSPC_UROP.git f:/verilog_sva_gh_scraper/data/full_repos/135186481
git clone --depth 1 --no-tags https://github.com/scampeggio/Smart-meter---Innovate-FPGA-Contest-EMEA-2018.git f:/verilog_sva_gh_scraper/data/full_repos/138230876
git clone --depth 1 --no-tags https://github.com/SuhailB/Dr.Bobda_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/137254145
git clone --depth 1 --no-tags https://github.com/RyQcan/MIPS32_bank_queue.git f:/verilog_sva_gh_scraper/data/full_repos/140906385
git clone --depth 1 --no-tags https://github.com/sancus-tee/soteria-core.git f:/verilog_sva_gh_scraper/data/full_repos/135481609
git clone --depth 1 --no-tags https://github.com/wyxwyx46941930/ECOP.git f:/verilog_sva_gh_scraper/data/full_repos/135711612
git clone --depth 1 --no-tags https://github.com/brycexu/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/139211902
git clone --depth 1 --no-tags https://github.com/soccermitchy/icedmx.git f:/verilog_sva_gh_scraper/data/full_repos/134925232
git clone --depth 1 --no-tags https://github.com/IrisLi17/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/139675010
git clone --depth 1 --no-tags https://github.com/Gongzq5/SYSU-Computer-Organization-And-Design.git f:/verilog_sva_gh_scraper/data/full_repos/136509221
git clone --depth 1 --no-tags https://github.com/haris860/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/142635242
git clone --depth 1 --no-tags https://github.com/XinluHuang/Digital-frequency-meter.git f:/verilog_sva_gh_scraper/data/full_repos/142013716
git clone --depth 1 --no-tags https://github.com/msadegh97/EdgeDetection.git f:/verilog_sva_gh_scraper/data/full_repos/136371172
git clone --depth 1 --no-tags https://github.com/Hunterhuan/single_period_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/136302371
git clone --depth 1 --no-tags https://github.com/guoyijiang/VerilogModule-DDS.git f:/verilog_sva_gh_scraper/data/full_repos/139210837
git clone --depth 1 --no-tags https://github.com/targasonic/FPGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/142522705
git clone --depth 1 --no-tags https://github.com/junzhengca/space-enemies.git f:/verilog_sva_gh_scraper/data/full_repos/143034363
git clone --depth 1 --no-tags https://github.com/Ksld154/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/137680030
git clone --depth 1 --no-tags https://github.com/krishnasree45/Computer-Organization-lab-codes.git f:/verilog_sva_gh_scraper/data/full_repos/138018227
git clone --depth 1 --no-tags https://github.com/mert137/An-FPGA-Based-Oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/136398979
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_darkroom_tracker.git f:/verilog_sva_gh_scraper/data/full_repos/139729848
git clone --depth 1 --no-tags https://github.com/JoshuaDiaz/CV-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/140488479
git clone --depth 1 --no-tags https://github.com/GurenMarkV/Embedded-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/135347609
git clone --depth 1 --no-tags https://github.com/alaattinyilmaz/hardware-description-languages.git f:/verilog_sva_gh_scraper/data/full_repos/135844253
git clone --depth 1 --no-tags https://github.com/MatheusGSantos/Projeto-CL2.git f:/verilog_sva_gh_scraper/data/full_repos/136219447
git clone --depth 1 --no-tags https://github.com/vincentchu12/MotherboardSampleProject.git f:/verilog_sva_gh_scraper/data/full_repos/137333170
git clone --depth 1 --no-tags https://github.com/RossiLuca/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/141886503
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_RGMII.git f:/verilog_sva_gh_scraper/data/full_repos/138119166
git clone --depth 1 --no-tags https://github.com/chenf99/Multi_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/138044306
