【hokan3.conf】 │*0000000 019f2015 0|00|0000|11|0011|111|0010|000000010101 │*0000000 018f0001 0|00|0000|11|0001|111|0000|000000000001
                │00000000 ffff0000   N  br00 F  br03 F L br02   op1=15(ADD)│00000000 ffff0000   N  br00 F  br01 F L br00    op1=WHILE
                │00000030 00000000   brs2=exdr                       j     │00000000 00000000
────────┼─────────────────────────────┼─────────────────────────────
                │*0000004 00066280 0|00|0000|00|0000|110|0110|001010000000 │*0000004 00066240 0|00|0000|00|0000|110|0110|001001000000
                │00000000 ffff0000   N  br00 N  br00 F N br12  op32=SLL+OR │00000000 ffff0000   N  br00 N  br00 F N br12 op32=SLL+AND
                │00000030 00000000      exdr->r14         j                │00000030 00000000      exdr->r12         j
────────┼─────────────────────────────┼─────────────────────────────
                │*0000000 00000000                                         │*0000000 01b60015 0|00|0000|11|0110|110|0000|000000010101
                │00000000 ffff0000                                         │20f82000 ffff0000   N  br00 F  br12 F N br00  op1=15(ADD)
                │                                                          │                                r14      r
                │                                                          │             eaobrs=r12 ea1os=brs ea1bs=ea1br ea1=2(LDWR)
                │00000000 00000000                                         │0000023c 00000000 lmwd off exdr mr1 off
                │                                                          │                           r13  r16
────────┼─────────────────────────────┼─────────────────────────────
                │*0000020 00061840 0|00|0000|00|0000|110|0001|100001000000 │*000002c 00061640 0|00|0000|00|0000|110|0001|011001000000
                │                    N  br00 N  br00 F N br01 op32=SRAB+AND│                    N  br00 N  br00 F N br01 op32=SRAA+AND
                │                                         r16              │                                         r16
                │00000000 ffff0000                                         │00000000 ffff0000
                │00000030 00000000 brs2=exdr                               │00000038 00000080 brs2=exdr,tr1,off ts1=br02
                │                       r18                                │                       r17  r13  k
────────┼─────────────────────────────┼─────────────────────────────
                │                                                          │*0000000 01866017 0|00|0000|11|0000|110|0110|000000010111
                │                                                          │                    N  br00 F  br00 F N br12  op1=17(CMPEQ)
                │                                                          │                                 k       r18
                │                                                          │21fc2000 ffff0000 eao=br02 eab=br01 ea1os/bs=brs ea1op=LDWR
                │                                                          │                       r17      r13                               
                │                                                          │0000023c 00000000 brs2=exdr brs1=mr1 off
                │                                                          │                       r10       r16
────────┼─────────────────────────────┼─────────────────────────────
                │                                                          │*0000000 00000000
                │                                                          │00000f32 00020002 ea0or ea0br+lp ea0op=STWR ta0002 cs0=br02
                │                                                          │00000000 49204444 010|010|010|010|00|0001|0001|0001|0001|00
                │                                                          │                   mws=ts3,2,1,0 off br01 br01 br01 br01 lmwa
                │                                                          │                      mw=ts★        r16  r16  r16  r16  ts?
────────┼─────────────────────────────┼─────────────────────────────
  struct cdw0 { /* select EXE-in */                         │struct cdw1 { /* select CEX-in and EAG-in */                      │struct cdw2 { /* select TR/BR-in */
    Uint op1    :  6; /* alu_opcd */                        │  Uint cs0    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Ull  lmls   :  1; /* 0:lmwad, 1:lmri */
    Uint op2    :  3; /* logical_opcd */                    │  Uint cs1    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Ull  lmrs   :  1; /* 0:lmwad, 1:lmli */
    Uint op3    :  3; /* sft_opcd */                        │  Uint cs2    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Ull  ts0    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint ex1brs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */    │  Uint cs3    :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Ull  ts1    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint ex1s   :  1; /* 0:ex1brs, 1:exdr(self-loop) */     │  Uint cex_tab: 16; /* c3.c2.c1.c0の組合せ */                     │  Ull  ts2    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint ex1exp :  2; /* 0:--, 1:B5410, 2:B7632, 3:H3210 */ │                    /* 1111,1110,1101,1100,....,0001,0000 */      │  Ull  ts3    :  4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
    Uint ex2brs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */    │  Uint ea0op  :  5; /* mem_opcd */                                │  Ull  mwsa   :  2; /* 0:off, 1:lmlia, 2:lmwa, 3:lmria *//* for STATUS_EXEC+lmp */
    Uint ex2exp :  2; /* 0:--, 1:B5410, 2:B7632, 3:H3210 */ │  Uint ea0bs  :  2; /* 0:ea0br, 1:ea0br+self-loop, 2:eabbrs */    │  Ull  mws0   :  3; /* 0:exdr, 1:exdr0, 2:ts0, 3:lmli0, 4:lmwd0, 5:lmri0 */
    Uint ex3brs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */    │  Uint ea0os  :  1; /* 0:ea0or, 1:eaobrs */                       │  Ull  mws1   :  3; /* 0:exdr, 1:exdr1, 2:ts1, 3:lmli1, 4:lmwd1, 5:lmri1 */
    Uint ex3exp :  2; /* 0:--, 1:B5410, 2:B7632, 3:H3210 */ │  Uint ea0msk :  4; /* 15:64bit, 13:word1, 12:word0, 11-8:half */ │  Ull  mws2   :  3; /* 0:exdr, 1:exdr2, 2:ts2, 3:lmli2, 4:lmwd2, 5:lmri2 */
    Uint e2is   :  2; /* 0:e2imm, 1:ex2, 2:ex3 */           │  Uint ea1op  :  5; /* mem_opcd */                                │__Ull  mws3   :  3; /* 0:exdr, 1:exdr3, 2:ts3, 3:lmli3, 4:lmwd3, 5:lmri3 */
    Uint e3imm  :  6;                                       │  Uint ea1bs  :  2; /* 0:ea1br, 1:ea1br+self-loop, 2:eabbrs */    │~~Ull  brs0   :  2; /* 0:off, 1:mr10, 2:tr0, 3:mr0  */
    Uint e3is   :  1; /* 0:e3imm, 1:ex3 */                  │  Uint ea1os  :  1; /* 0:ea1or, 1:eaobrs */                       │  Ull  brs1   :  2; /* 0:off, 1:mr11, 2:tr1, 3:mr1  */
    Uint dmy00  : 24;                                       │  Uint ea1msk :  4; /* 15:64bit, 13:word1, 12:word0, 11-8:half */ │  Ull  brs2   :  2; /* 0:off, 1:mr12, 2:tr2, 3:exdr */
  } cdw0;                                                   │  Uint eabbrs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Ull  brs3   :  2; /* 0:off, 1:mr13, 2:tr3         */
                                                            │  Uint eaobrs :  4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */            │  Ull  xmws   :  2; /* 0:off, 1:lmli,  2:lmwd, 3:lmri  *//* for STATUS_LOAD */
                                                            │} cdw1;                                                           │  Ull  mapdist:  6;
                                                            │                                                                  │  Ull  dmy20  : 16;
                                                            │                                                                  │} cdw2;




