var veridocModuleInformation= {"moduleName":"sparc_exu_rml_cwp",
"moduleFile":"Unknown",
"moduleLine":"2774",
"moduleBrief":"None",
"children":[
"mux2ds","mux4ds","mux4ds","mux4ds","mux4ds","mux4ds","mux4ds","mux4ds","mux4ds","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","mux3ds","mux3ds","mux3ds","mux3ds","mux4ds","mux4ds","mux4ds","mux4ds","dffr_s","dffr_s","dffr_s","dffr_s","sparc_exu_rndrob","dff_s","mux4ds","dffr_s","dff_s","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"reset",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rst_tri_en",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_wtype_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_other_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"exu_tlu_spill_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tlu_exu_cwpccr_update_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tlu_exu_cwp_retry_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tlu_exu_cwp_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_rml_thr_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_rml_thr_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"next_cwp_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"next_cwp_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"cwp_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"save_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"restore_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_flushw_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_rml_cwp_wen_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"full_swap_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_kill_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_cwp_d",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rml_ecl_cwp_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp0_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp1_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp2_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp3_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rml_irf_cwpswap_tid_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"old_cwp_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"new_cwp_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"swap_locals_ins",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"swap_outs",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_spill",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_spill_wtype",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_spill_other",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_spill_tid",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rml_ecl_swap_done",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp_cmplt",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp_cmplt_tid",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_cwp_retry",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"oddwin_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
