<family name="STM32H7">
	<CPUcore>ARM Cortex-M7</CPUcore>
	<header>Device\ST\STM32H7xx\Include\stm32h7xx.h</header>
	
	<!-- H723 Little Shark 1M -->
	<subFamily name="STM32H723" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H723VG,STM32H723VG,STM32H723VG,STM32H723xG,STM32H723VG,STM32H723VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h723xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H723VG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h723xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H723xx</define>
		</device>
		<device>
			<PN>STM32H723ZG,STM32H723ZG,STM32H723ZG,STM32H723xG,STM32H723ZG,STM32H723ZG</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h723xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H723ZG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h723xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H723xx</define>
		</device>
		<device>
			<PN>STM32H723VE,STM32H723VE,STM32H723VE,STM32H723xE,STM32H723VE,STM32H723VE</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h723xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H723VE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h723xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H723xx</define>
		</device>
		<device>
			<PN>STM32H723ZE,STM32H723ZE,STM32H723ZE,STM32H723xE,STM32H723ZE,STM32H723ZE</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h723xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h723xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H723ZE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h723xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h723xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H723xx</define>
		</device>
	</subFamily>
	
	<!-- H725 Little Shark 1M -->
	<subFamily name="STM32H725" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H725AG,STM32H725AG,STM32H725AG,STM32H725xG,STM32H725AG,STM32H725AG</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H725AG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725RG,STM32H725RG,STM32H725RG,STM32H725xG,STM32H725RG,STM32H725RG</PN>
			<variants>Vx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H725RG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725VG,STM32H725VG,STM32H725VG,STM32H725xG,STM32H725VG,STM32H725VG</PN>
			<variants>Tx,Hx,Yx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H725VG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725ZG,STM32H725ZG,STM32H725ZG,STM32H725xG,STM32H725ZG,STM32H725ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H725ZG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725IG,STM32H725IG,STM32H725IG,STM32H725xG,STM32H725IG,STM32H725IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H725IG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725AE,STM32H725AE,STM32H725AE,STM32H725xE,STM32H725AE,STM32H725AE</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H725AE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725RE,STM32H725RE,STM32H725RE,STM32H725xE,STM32H725RE,STM32H725RE</PN>
			<variants>Vx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H725RE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725VE,STM32H725VE,STM32H725VE,STM32H725xE,STM32H725VE,STM32H725VE</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H725VE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725ZE,STM32H725ZE,STM32H725ZE,STM32H725xE,STM32H725ZE,STM32H725ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H725ZE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
		<device>
			<PN>STM32H725IE,STM32H725IE,STM32H725IE,STM32H725xE,STM32H725IE,STM32H725IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h725xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h725xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h725xe_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32H725IE$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h725xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h725xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H725xx</define>
		</device>
	</subFamily>
	
	<!-- H730 Little Shark Value Line -->
	<subFamily name="STM32H730" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H730VB,STM32H730VB,STM32H730VB,STM32H730xB,STM32H730VB,STM32H730VB</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h730xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h730xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H730xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H730VB$Flash\STM32H730xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h730xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H730xx</define>
		</device>
		<device>
			<PN>STM32H730ZB,STM32H730ZB,STM32H730ZB,STM32H730xB,STM32H730ZB,STM32H730ZB</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h730xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h730xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H730xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H730ZB$Flash\STM32H730xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h730xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H730xx</define>
		</device>
		<device>
			<PN>STM32H730AB,STM32H730AB,STM32H730AB,STM32H730xB,STM32H730AB,STM32H730AB</PN>
			<variants>IxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h730xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h730xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H730xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H730AB$Flash\STM32H730xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h730xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xxq.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H730xxQ</define>
		</device>
		<device>
			<PN>STM32H730IB,STM32H730IB,STM32H730IB,STM32H730xB,STM32H730IB,STM32H730IB</PN>
			<variants>TxQ,KxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h730xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h730xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h730xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H730xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H730VB$Flash\STM32H730xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h730xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xxq.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h730xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H730xxQ</define>
		</device>
	</subFamily>
	
	<!-- H733 Little Shark 1M -->
	<subFamily name="STM32H733" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H733VG,STM32H733VG,STM32H733VG,STM32H733xG,STM32H733VG,STM32H733VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h733xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h733xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H733VG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h733xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h733xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h733xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H733xx</define>
		</device>
		<device>
			<PN>STM32H733ZG,STM32H733ZG,STM32H733ZG,STM32H733xG,STM32H733ZG,STM32H733ZG</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h733xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h733xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h733xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H733ZG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h733xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h733xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h733xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H733xx</define>
		</device>
	</subFamily>
	
	<!-- H735 Little Shark 1M -->
	<subFamily name="STM32H735" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H735AG,STM32H735AG,STM32H735AG,STM32H735xG,STM32H735AG,STM32H735AG</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h735xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h735xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H735AG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h735xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H735xx</define>
		</device>
		<device>
			<PN>STM32H735RG,STM32H735RG,STM32H735RG,STM32H735xG,STM32H735RG,STM32H735RG</PN>
			<variants>Vx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h735xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h735xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H735RG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h735xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H735xx</define>
		</device>
		<device>
			<PN>STM32H735VG,STM32H735VG,STM32H735VG,STM32H735xG,STM32H735VG,STM32H735VG</PN>
			<variants>Tx,Hx,Yx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h735xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h735xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H735VG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h735xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H735xx</define>
		</device>
		<device>
			<PN>STM32H735ZG,STM32H735ZG,STM32H735ZG,STM32H735xG,STM32H735ZG,STM32H735ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h735xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h735xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H735ZG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h735xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H735xx</define>
		</device>
		<device>
			<PN>STM32H735IG,STM32H735IG,STM32H735IG,STM32H735xG,STM32H735IG,STM32H735IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>				
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="320"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="16"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h735xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h735xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h735xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H72x-73x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H735IG$Flash\STM32H72x-73x_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h735xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h735xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H735xx</define>
		</device>
	</subFamily>
	
	<!-- H7A3 Tiny Shark -->
	<subFamily name="STM32H7A3" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H7A3AI-Q,STM32H7A3AI,STM32H7A3AI,STM32H7A3xI,STM32H7A3AI,STM32H7A3AI</PN>
			<variants>IxQ,KxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3AI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3AG-Q,STM32H7A3AG,STM32H7A3AG,STM32H7A3xG,STM32H7A3AG,STM32H7A3AG</PN>
			<variants>IxQ,KxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3AG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3II,STM32H7A3II,STM32H7A3II,STM32H7A3xI,STM32H7A3II,STM32H7A3II</PN>
			<variants>Kx,Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3II$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3IG,STM32H7A3IG,STM32H7A3IG,STM32H7A3xG,STM32H7A3IG,STM32H7A3IG</PN>
			<variants>Kx,Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3IG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3II-Q,STM32H7A3II,STM32H7A3II,STM32H7A3xI,STM32H7A3II,STM32H7A3II</PN>
			<variants>KxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3II$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3IG-Q,STM32H7A3IG,STM32H7A3IG,STM32H7A3xG,STM32H7A3IG,STM32H7A3IG</PN>
			<variants>KxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3IG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3NI,STM32H7A3NI,STM32H7A3NI,STM32H7A3xI,STM32H7A3NI,STM32H7A3NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3NI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3NG,STM32H7A3NG,STM32H7A3NG,STM32H7A3xG,STM32H7A3NG,STM32H7A3NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3NG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3NI-Q,STM32H7A3NI,STM32H7A3NI,STM32H7A3xI,STM32H7A3NI,STM32H7A3NI</PN>
			<variants>HxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3NI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3NG-Q,STM32H7A3NG,STM32H7A3NG,STM32H7A3xG,STM32H7A3NG,STM32H7A3NG</PN>
			<variants>HxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3NG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3QI-Q,STM32H7A3QI,STM32H7A3QI,STM32H7A3xI,STM32H7A3QI,STM32H7A3QI</PN>
			<variants>YxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3QI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3RI,STM32H7A3RI,STM32H7A3RI,STM32H7A3xI,STM32H7A3RI,STM32H7A3RI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3RI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3RG,STM32H7A3RG,STM32H7A3RG,STM32H7A3xG,STM32H7A3RG,STM32H7A3RG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3RG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3VI,STM32H7A3VI,STM32H7A3VI,STM32H7A3xI,STM32H7A3VI,STM32H7A3VI</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3VI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3VG,STM32H7A3VG,STM32H7A3VG,STM32H7A3xG,STM32H7A3VG,STM32H7A3VG</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3VG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3VI-Q,STM32H7A3VI,STM32H7A3VI,STM32H7A3xI,STM32H7A3VI,STM32H7A3VI</PN>
			<variants>HxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3VI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3VG-Q,STM32H7A3VG,STM32H7A3VG,STM32H7A3xG,STM32H7A3VG,STM32H7A3VG</PN>
			<variants>HxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3VG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3ZI,STM32H7A3ZI,STM32H7A3ZI,STM32H7A3xI,STM32H7A3ZI,STM32H7A3ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3ZI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3ZG,STM32H7A3ZG,STM32H7A3ZG,STM32H7A3xG,STM32H7A3ZG,STM32H7A3ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3ZG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xx</define>
		</device>
		<device>
			<PN>STM32H7A3ZI-Q,STM32H7A3ZI,STM32H7A3ZI,STM32H7A3xI,STM32H7A3ZI,STM32H7A3ZI</PN>
			<variants>TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3ZI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3ZG-Q,STM32H7A3ZG,STM32H7A3ZG,STM32H7A3xG,STM32H7A3ZG,STM32H7A3ZG</PN>
			<variants>TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3ZG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3LI-Q,STM32H7A3LI,STM32H7A3LI,STM32H7A3xI,STM32H7A3LI,STM32H7A3LI</PN>
			<variants>HxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7A3LI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
		<device>
			<PN>STM32H7A3LG-Q,STM32H7A3LG,STM32H7A3LG,STM32H7A3xG,STM32H7A3LG,STM32H7A3LG</PN>
			<variants>HxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7a3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7a3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7a3xgq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H7A3LG$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7a3xxq.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7a3xxq.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7A3xxQ</define>
		</device>
	</subFamily>
	
	<!-- H7B3 Tiny Shark -->
	<subFamily name="STM32H7B3" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H7B3AI-Q,STM32H7B3AI,STM32H7B3AI,STM32H7B3xI,STM32H7B3AI,STM32H7B3AI</PN>
			<variants>IxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3AI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
		<device>
			<PN>STM32H7B3II-Q,STM32H7B3II,STM32H7B3II,STM32H7B3xI,STM32H7B3II,STM32H7B3II</PN>
			<variants>KxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3II$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
		<device>
			<PN>STM32H7B3II,STM32H7B3II,STM32H7B3II,STM32H7B3xI,STM32H7B3II,STM32H7B3II</PN>
			<variants>Kx,Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3II$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xx</define>
		</device>
		<device>
			<PN>STM32H7B3NI-Q,STM32H7B3NI,STM32H7B3NI,STM32H7B3xI,STM32H7B3NI,STM32H7B3NI</PN>
			<variants>HxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3NI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
		<device>
			<PN>STM32H7B3NI,STM32H7B3NI,STM32H7B3NI,STM32H7B3xI,STM32H7B3NI,STM32H7B3NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3NI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xx</define>
		</device>
		<device>
			<PN>STM32H7B3QI-Q,STM32H7B3QI,STM32H7B3QI,STM32H7B3xI,STM32H7B3QI,STM32H7B3QI</PN>
			<variants>YxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3QI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
		<device>
			<PN>STM32H7B3RI,STM32H7B3RI,STM32H7B3RI,STM32H7B3xI,STM32H7B3RI,STM32H7B3RI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3RI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xx</define>
		</device>
		<device>
			<PN>STM32H7B3VI-Q,STM32H7B3VI,STM32H7B3VI,STM32H7B3xI,STM32H7B3VI,STM32H7B3VI</PN>
			<variants>HxQ,TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3VI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
		<device>
			<PN>STM32H7B3VI,STM32H7B3VI,STM32H7B3VI,STM32H7B3xI,STM32H7B3VI,STM32H7B3VI</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3VI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xx</define>
		</device>
		<device>
			<PN>STM32H7B3ZI-Q,STM32H7B3ZI,STM32H7B3ZI,STM32H7B3xI,STM32H7B3ZI,STM32H7B3ZI</PN>
			<variants>TxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3ZI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
		<device>
			<PN>STM32H7B3ZI,STM32H7B3ZI,STM32H7B3ZI,STM32H7B3xI,STM32H7B3ZI,STM32H7B3ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3ZI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xx</define>
		</device>
		<device>
			<PN>STM32H7B3LI-Q,STM32H7B3LI,STM32H7B3LI,STM32H7B3xI,STM32H7B3LI,STM32H7B3LI</PN>
			<variants>HxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b3xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b3xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b3xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7A-B3_Flash_2M.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H7B3LI$Flash\STM32H7A-B3_Flash_2M.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b3xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b3xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B3xxQ</define>
		</device>
	</subFamily>
	
	<!-- H7B0 Tiny Shark Value Line -->
	<subFamily name="STM32H7B0" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H7B0AB,STM32H7B0AB,STM32H7B0AB,STM32H7B0xB,STM32H7B0AB,STM32H7B0AB</PN>
			<variants>IxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B0AA$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xxQ</define>
		</device>
		<device>
			<PN>STM32H7B0IB,STM32H7B0IB,STM32H7B0IB,STM32H7B0xB,STM32H7B0IB,STM32H7B0IB</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B0IB$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xx</define>
		</device>
		<device>
			<PN>STM32H7B0RB,STM32H7B0RB,STM32H7B0RB,STM32H7B0xB,STM32H7B0RB,STM32H7B0RB</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B0RB$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xx</define>
		</device>
		<device>
			<PN>STM32H7B0VB,STM32H7B0VB,STM32H7B0VB,STM32H7B0xB,STM32H7B0VB,STM32H7B0VB</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B0VB$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xx</define>
		</device>
		<device>
			<PN>STM32H7B0VB,STM32H7B0VB,STM32H7B0VB,STM32H7B0xB,STM32H7B0VB,STM32H7B0VB</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B0VB$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xx</define>
		</device>
		<device>
			<PN>STM32H7B0ZB,STM32H7B0ZB,STM32H7B0ZB,STM32H7B0xB,STM32H7B0ZB,STM32H7B0ZB</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B0ZB$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xx.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xx</define>
		</device>
		<device>
			<PN>STM32H7B0x_DISCO,STM32H7B0IB,STM32H7B0IB,STM32H7B0xB,STM32H7B0IB,STM32H7B0IB</PN>
			<variants>KxQ</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="1024"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h7b0xxq.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h7b0xxq.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xxq_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xxq_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h7b0xxq_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7B0_Flash.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H7B3AI$Flash\STM32H7B0_Flash.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h7b0xxq.s</startup>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xxq.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h7b0xxq.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7B0xxQ</define>
		</device>
	</subFamily>
	
	<!-- H750 Value Line (Romless) -->
	<subFamily name="STM32H750" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H750VB,STM32H750VB,STM32H750VB,STM32H750xI,STM32H750VB,STM32H750VB</PN>
			<variants>Tx</variants>
			<board>STM32H753I-EVAL</board>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h750xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_128k.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H750VB$Flash\STM32H7x_128k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h750xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H750xx</define>
		</device>
		<device>
			<PN>STM32H750IB,STM32H750IB,STM32H750IB,STM32H750xB,STM32H750IB,STM32H750IB</PN>
			<variants>Tx,Kx</variants>
			<board>STM32H753I-EVAL</board>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h750xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_128k.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H750IB$Flash\STM32H7x_128k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h750xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H750xx</define>
		</device>
		<device>
			<PN>STM32H750XB,STM32H750XB,STM32H750XB,STM32H750xB,STM32H750XB,STM32H750XB</PN>
			<variants>Hx</variants>
			<board>STM32H753I-EVAL</board>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h750xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_128k.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H750XB$Flash\STM32H7x_128k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h750xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H750xx</define>
		</device>
		<device>
			<PN>STM32H750ZB,STM32H750ZB,STM32H750ZB,STM32H750xB,STM32H750ZB,STM32H750ZB</PN>
			<variants>Tx</variants>
			<board>STM32H753I-EVAL</board>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h750xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h750xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_128k.FLM -FS08000000 -FL020000 -FP0($$Device:STM32H750ZB$Flash\STM32H7x_128k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h750xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h750xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H750xx</define>
		</device>
	</subFamily>
	
	<!-- H742 Single Core -->
	<subFamily name="STM32H742" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H742AG,STM32H742AG,STM32H742AG,STM32H742xG,STM32H742AG,STM32H742AG</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H742AG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742BG,STM32H742BG,STM32H742BG,STM32H742xG,STM32H742BG,STM32H742BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H742BG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742IG,STM32H742IG,STM32H742IG,STM32H742xG,STM32H742IG,STM32H742IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H742IG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742VG,STM32H742VG,STM32H742VG,STM32H742xG,STM32H742VG,STM32H742VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H742VG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742XG,STM32H742XG,STM32H742XG,STM32H742xG,STM32H742XG,STM32H742XG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H742XG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742ZG,STM32H742ZG,STM32H742ZG,STM32H742xG,STM32H742ZG,STM32H742ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H742ZG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742AI,STM32H742AI,STM32H742AI,STM32H742xI,STM32H742AI,STM32H742AI</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H742AI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742BI,STM32H742BI,STM32H742BI,STM32H742xI,STM32H742BI,STM32H742BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H742BI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742II,STM32H742II,STM32H742II,STM32H742xI,STM32H742II,STM32H742II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H742II$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742VI,STM32H742VI,STM32H742VI,STM32H742xI,STM32H742VI,STM32H742VI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H742VI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742XI,STM32H742XI,STM32H742XI,STM32H742xI,STM32H742XI,STM32H742XI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H742XI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
		<device>
			<PN>STM32H742ZI,STM32H742ZI,STM32H742ZI,STM32H742xI,STM32H742ZI,STM32H742ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="384"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="32"/>
				<memory name="RAM2_D2" access="xrw" start="0x30020000" size="16"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h742xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h742xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h742xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H742ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h742xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h742xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H742xx</define>
		</device>
	</subFamily>
	
	<!-- H743 Single Core -->
	<subFamily name="STM32H743" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H743AI,STM32H743AI,STM32H743AI,STM32H743xI,STM32H743AI,STM32H743AI</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743AI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743BI,STM32H743BI,STM32H743BI,STM32H743xI,STM32H743BI,STM32H743BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743BI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743II,STM32H743II,STM32H743II,STM32H743xI,STM32H743II,STM32H743II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743II$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743VI,STM32H743VI,STM32H743VI,STM32H743xI,STM32H743VI,STM32H743VI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743VI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743XI,STM32H743XI,STM32H743XI,STM32H743xI,STM32H743XI,STM32H743XI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743XI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743ZI,STM32H743ZI,STM32H743ZI,STM32H743xI,STM32H743ZI,STM32H743ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743AG,STM32H743AG,STM32H743AG,STM32H743xG,STM32H743AG,STM32H743AG</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H743AG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743BG,STM32H743BG,STM32H743BG,STM32H743xG,STM32H743BG,STM32H743BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H743BG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743IG,STM32H743IG,STM32H743IG,STM32H743xG,STM32H743IG,STM32H743IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H743IG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743VG,STM32H743VG,STM32H743VG,STM32H743xG,STM32H743VG,STM32H743VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H743VG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743XG,STM32H743XG,STM32H743XG,STM32H743xG,STM32H743XG,STM32H743XG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H743XG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
		<device>
			<PN>STM32H743ZG,STM32H743ZG,STM32H743ZG,STM32H743xG,STM32H743ZG,STM32H743ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h743xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h743xg_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H743ZG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h743xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H743xx</define>
		</device>
	</subFamily>
	
	<!-- H753 Single Core -->
	<subFamily name="STM32H753" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H753AI,STM32H753AI,STM32H753AI,STM32H753xI,STM32H753AI,STM32H753AI</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H753AI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753BI,STM32H753BI,STM32H753BI,STM32H753xI,STM32H753BI,STM32H753BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H753BI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753II,STM32H753II,STM32H753II,STM32H753xI,STM32H753II,STM32H753II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H753II$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753VI,STM32H753VI,STM32H753VI,STM32H753xI,STM32H753VI,STM32H753VI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H753VI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753XI,STM32H753XI,STM32H753XI,STM32H753xI,STM32H753XI,STM32H753XI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H753XI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753ZI,STM32H753ZI,STM32H753ZI,STM32H753xI,STM32H753ZI,STM32H753ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H753ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753AG,STM32H753AG,STM32H753AG,STM32H753xG,STM32H753AG,STM32H753AG</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H753AG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
		<device>
			<PN>STM32H753VG,STM32H753VG,STM32H753VG,STM32H753xG,STM32H753VG,STM32H753VG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
				<memory name="RAM_D2" access="xrw" start="0x30000000" size="288"/>
				<memory name="RAM_D3" access="xrw" start="0x38000000" size="64"/>
				<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH1" access="rx" start="0x8000000" size="512"/>
				<memory name="FLASH2" access="rx" start="0x8100000" size="512"/>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h753xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h753xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_dtcmram.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram1.icf</linker>
					<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h753xx_flash_rw_sram2.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H753VG$Flash\STM32H7x_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h753xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h753xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H753xx</define>
		</device>
	</subFamily>
	
	<!-- H745 Dual Core -->
	<subFamily name="STM32H745" fpu="DP" clock="12000000">
		<FPU>
			<CM4>SP</CM4>
		</FPU>
		<device>
			<PN>STM32H745BI,STM32H745BI,STM32H745BI,STM32H745xI,STM32H745BI,STM32H745BI</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H745BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H745BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745II,STM32H745II,STM32H745II,STM32H745xI,STM32H745II,STM32H745II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H745II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H745II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745XI,STM32H745XI,STM32H745XI,STM32H745xI,STM32H745XI,STM32H745XI</PN>
			<variants>Hx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootMaode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H745XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H745XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745ZI,STM32H745ZI,STM32H745ZI,STM32H745xI,STM32H745ZI,STM32H745ZI</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootMaode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745BG,STM32H745BG,STM32H745BG,STM32H745xG,STM32H745BG,STM32H745BG</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootMaode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745BG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745BG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745IG,STM32H745IG,STM32H745IG,STM32H745xG,STM32H745IG,STM32H745IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootMaode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745IG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745IG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745XG,STM32H745XG,STM32H745XG,STM32H745xG,STM32H745XG,STM32H745XG</PN>
			<variants>Hx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootMaode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745XG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745XG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
		<device>
			<PN>STM32H745ZG,STM32H745ZG,STM32H745ZG,STM32H745xG,STM32H745ZG,STM32H745ZG</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h745xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootMaode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h745xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745ZG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H745ZG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h745xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h745xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h745xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h745xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H745xx</define>
		</device>
	</subFamily>	
	
	<!-- H747 Dual Core -->
	<subFamily name="STM32H747" fpu="DP" clock="12000000">
		<FPU>
			<CM4>SP</CM4>
		</FPU>
		<device>
			<PN>STM32H747AI,STM32H747AI,STM32H747AI,STM32H747xI,STM32H747AI,STM32H747AI</PN>
			<variants>Ix</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747AI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747AI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747BI,STM32H747BI,STM32H747BI,STM32H747xI,STM32H747BI,STM32H747BI</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747II,STM32H747II,STM32H747II,STM32H747xI,STM32H747II,STM32H747II</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747XI,STM32H747XI,STM32H747XI,STM32H747xI,STM32H747XI,STM32H747XI</PN>
			<variants>Hx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747ZI,STM32H747ZI,STM32H747ZI,STM32H747xI,STM32H747ZI,STM32H747ZI</PN>
			<variants>Yx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H747ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747AG,STM32H747AG,STM32H747AG,STM32H747xG,STM32H747AG,STM32H747AG</PN>
			<variants>Ix</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747AG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747AG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747BG,STM32H747BG,STM32H747BG,STM32H747xG,STM32H747BG,STM32H747BG</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747BG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747BG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747IG,STM32H747IG,STM32H747IG,STM32H747xG,STM32H747IG,STM32H747IG</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747IG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747IG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
		<device>
			<PN>STM32H747XG,STM32H747XG,STM32H747XG,STM32H747xG,STM32H747XG,STM32H747XG</PN>
			<variants>Hx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h747xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h747xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xg_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h747xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747XG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32H747XG$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h747xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xg_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h747xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h747xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xg_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h747xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H747xx</define>
		</device>
	</subFamily>
	
	<!-- H755 Dual Core -->
	<subFamily name="STM32H755" fpu="DP" clock="12000000">
		<FPU>
			<CM4>SP</CM4>
		</FPU>
		<device>
			<PN>STM32H755BI,STM32H755BI,STM32H755BI,STM32H755xI,STM32H755BI,STM32H755BI</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h755xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h755xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h755xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H755xx</define>
		</device>
		<device>
			<PN>STM32H755II,STM32H755II,STM32H755II,STM32H755xI,STM32H755II,STM32H755II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h755xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h755xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h755xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H755xx</define>
		</device>
		<device>
			<PN>STM32H755XI,STM32H755XI,STM32H755XI,STM32H755xI,STM32H755XI,STM32H755XI</PN>
			<variants>Hx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h755xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h755xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h755xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H755xx</define>
		</device>
		<device>
			<PN>STM32H755ZI,STM32H755ZI,STM32H755ZI,STM32H755xI,STM32H755ZI,STM32H755ZI</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h755xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h755xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h755xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H755ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h755xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h755xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h755xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h755xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H755xx</define>
		</device>
	</subFamily>	
	
	<!-- H757 Dual Core -->
	<subFamily name="STM32H757" fpu="DP" clock="12000000">
		<FPU>
			<CM4>SP</CM4>
		</FPU>
		<device>
			<PN>STM32H757AI,STM32H757AI,STM32H757AI,STM32H757xI,STM32H757AI,STM32H757AI</PN>
			<variants>Ix</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h757xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h757xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757AI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757AI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h757xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H757xx</define>
		</device>
		<device>
			<PN>STM32H757BI,STM32H757BI,STM32H757BI,STM32H757xI,STM32H757BI,STM32H757BI</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h757xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h757xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757BI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h757xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H757xx</define>
		</device>
		<device>
			<PN>STM32H757II,STM32H757II,STM32H757II,STM32H757xI,STM32H757II,STM32H757II</PN>
			<variants>Tx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h757xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h757xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757II$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h757xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H757xx</define>
		</device>
		<device>
			<PN>STM32H757XI,STM32H757XI,STM32H757XI,STM32H757xI,STM32H757XI,STM32H757XI</PN>
			<variants>Hx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h757xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h757xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757XI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h757xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H757xx</define>
		</device>
		<device>
			<PN>STM32H757ZI,STM32H757ZI,STM32H757ZI,STM32H757xI,STM32H757ZI,STM32H757ZI</PN>
			<variants>Yx</variants>
			<memories>
				<CM7>
					<memory name="DTCMRAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="ITCMRAM" access="xrw" start="0x00000000" size="64"/>
					<memory name="RAM_D1" access="xrw" start="0x24000000" size="512"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</CM7>
				<CM4>
					<memory name="RAM_D2" access="xrw" start="0x10000000" size="288"/>
					<memory name="RAM_D3" access="xrw" start="0x18000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8100000" size="1024"/>
				</CM4>
			</memories>
			<header>Device\ST\STM32H7xx\Include\stm32h757xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h757xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram1_CM7.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_dtcmram_CM7.icf</linker>					
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram1_CM7.icf</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_CM4.icf</linker>
						<linker>Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_flash_rw_sram2_CM4.icf</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\iar\linker\stm32h757xx_sram2_CM4.icf</linker>
					</CM4>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM7>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM7>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD10000000 -FC1000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H757ZI$Flash\STM32H7x_2048.FLM)</flashv5>
				</CM4>
				<!--startup file -->
				<startup>Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h757xx.s</startup>
				<!--scatter files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM7.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram1_CM7.sct</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_flash_CM4.sct</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\arm\linker\stm32h757xx_sram2_CM4.sct</linker>
					</CM4>
                </linkers>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7xx\Source\Templates\gcc\startup_stm32h757xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<CM7>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM7.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram1_CM7.ld</linker>
					</CM7>
					<CM4>
						<linker bootmode="FLASH">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_flash_CM4.ld</linker>
						<linker bootmode="SRAM">Device\ST\STM32H7xx\Source\Templates\gcc\linker\stm32h757xx_sram2_CM4.ld</linker>
					</CM4>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H757xx</define>
		</device>
	</subFamily>
    
	<!-- H7RS -->
	<subFamily name="STM32H7R3" fpu="DP" clock="12000000">
		<device>	
			<PN>STM32H7R3R8,STM32H7R3R8,STM32H7R3R8,STM32H7R3x8,STM32H7R3R8,STM32H7R3R8</PN>
			<variants>Vx</variants>
			
				<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			
				
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>					
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
					    <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
					    <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
					    <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
					</ExtMemLoader>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R3R8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R3xx</define>
		</device>
		<device>
			<PN>STM32H7R3V8,STM32H7R3V8,STM32H7R3V8,STM32H7R3x8,STM32H7R3V8,STM32H7R3V8</PN>
			<variants>Tx,Yx,Hx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
						<linker bootmode="arab">Projects\STM32H7S78-DK\Applications\ROT\OEMiROT_Appli\EWARM\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R3V8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R3xx</define>
		</device>
		<device>
			<PN>STM32H7R3Z8,STM32H7R3Z8,STM32H7R3Z8,STM32H7R3x8,STM32H7R3Z8,STM32H7R3Z8</PN>
			<variants>Tx,Jx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R3Z8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R3xx</define>
		</device>
		<device>
			<PN>STM32H7R3I8,STM32H7R3I8,STM32H7R3I8,STM32H7R3x8,STM32H7R3I8,STM32H7R3I8</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R3I8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R3xx</define>
		</device>
		<device>
			<PN>STM32H7R3A8,STM32H7R3A8,STM32H7R3A8,STM32H7R3x8,STM32H7R3A8,STM32H7R3A8</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R3A8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R3xx</define>
		</device>
		<device>
			<PN>STM32H7R3L8,STM32H7R3L8,STM32H7R3L8,STM32H7R3x8,STM32H7R3L8,STM32H7R3L8</PN>
			<variants>Hx,HxH</variants>
			<board>NUCLEO-H7R3L8</board>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R3L8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R3xx</define>
		</device>
	</subFamily>

	<!-- H7RS -->
	<subFamily name="STM32H7S3" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H7S3R8,STM32H7S3R8,STM32H7S3R8,STM32H7S3x8,STM32H7S3R8,STM32H7S3R8</PN>
			<variants>Vx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
			<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S3R8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
                        <linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S3xx</define>
		</device>
		<device>
			<PN>STM32H7S3V8,STM32H7S3V8,STM32H7S3V8,STM32H7S3x8,STM32H7S3V8,STM32H7S3V8</PN>
			<variants>Tx,Yx,Hx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S3V8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
                        <linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S3xx</define>
		</device>
		<device>
			<PN>STM32H7S3Z8,STM32H7S3Z8,STM32H7S3Z8,STM32H7S3x8,STM32H7S3Z8,STM32H7S3Z8</PN>
			<variants>Tx,Jx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
					<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S3Z8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
                        <linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S3xx</define>
		</device>
		<device>
			<PN>STM32H7S3I8,STM32H7S3I8,STM32H7S3I8,STM32H7S3x8,STM32H7S3I8,STM32H7S3I8</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S3I8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
                        <linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S3xx</define>
		</device>
		<device>
			<PN>STM32H7S3A8,STM32H7S3A8,STM32H7S3A8,STM32H7S3x8,STM32H7S3A8,STM32H7S3A8</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S3A8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
                        <linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S3xx</define>
		</device>
		<device>
			<PN>STM32H7S3L8,STM32H7S3L8,STM32H7S3L8,STM32H7S3x8,STM32H7S3L8,STM32H7S3L8</PN>
			<variants>Hx,HxH</variants>
			<board>STM32H7S38-NUCLEO</board>

			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s3xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<flashers>
					<flasher>config\flashloader\ST\FlashSTM32F010xc_boot.board</flasher>
					<Boot>
					</Boot>
					<Appli>
						<flasher boardName="custom"></flasher>
						<flasher boardName="STM32H7S78-DK">$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32H7S78-DK.board</flasher>
						<flasher boardName="NUCLEO-H7S3L8">$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32H7S38-NUCLEO.board</flasher>
					</Appli>
					<ExtMemLoader>
					</ExtMemLoader>
				</flashers>
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s3xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<!--startup file -->
				<flashers>
					<Boot>
						<flasher boardName="custom">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7L8Jx$Flash\STM32H7Rx_64k.FLM)</flasher>
					</Boot>
					<Appli>
						<flasher boardName="custom">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7L8Jx$Flash\STM32H7Rx_64k.FLM)</flasher>
						<flasher boardName="STM32H7S78-DK">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Flash\STM32H7Rx_64k.FLM) -FF1MX66UW1G45G_STM32H7S78-DK -FS170000000 -FL18000000 -FP1($$Device:STM32H7S7L8Jx$CMSIS\Flash\MX66UW1G45G_STM32H7S78-DK.FLM)</flasher>
						<flasher boardName="NUCLEO-H7S3L8">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Flash\STM32H7Rx_64k.FLM) -FF1MX25UW25645G_STM32H7S38-NUCLEO -FS170000000 -FL12000000 -FP1($$Device:STM32H7S7L8Jx$CMSIS\Flash\MX25UW25645G_STM32H7S38-NUCLEO.FLM)</flasher>
					</Appli>
					<ExtMemLoader>
					</ExtMemLoader>
				</flashers>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s3xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s3xx_sram.sct</linker>
                        <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
                        <linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>

				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s3xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S3xx</define>

		</device>
	</subFamily>

	<!-- H7RS -->
	<subFamily name="STM32H7S7" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H7S7Z8,STM32H7S7Z8,STM32H7S7Z8,STM32H7S7x8,STM32H7S7Z8,STM32H7S7Z8</PN>
			<variants>Jx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>

					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7Z8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>

                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S7xx</define>
		</device>
		<device>
			<PN>STM32H7S7I8,STM32H7S7I8,STM32H7S7I8,STM32H7S7x8,STM32H7S7I8,STM32H7S7I8</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s3xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
							<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7I8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s7xx.s</startup>
                    <linkers>
                        <Boot>
                            <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                            <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                        </Boot>
                        <Appli>
                            <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                            <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                            <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                            <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                            <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                            <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                            <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
							<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                        </Appli>
                        <ExtMemLoader>
                            <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                            <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                            <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                            <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        </ExtMemLoader>
                    </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S7xx</define>
		</device>
		<device>
			<PN>STM32H7S7A8,STM32H7S7A8,STM32H7S7A8,STM32H7S7x8,STM32H7S7A8,STM32H7S7A8</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
					<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
							<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>

					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7A8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                       <linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S7xx</define>
		</device>
		<device>
			<PN>STM32H7S7L8,STM32H7S7L8,STM32H7S7L8,STM32H7S7x8,STM32H7S7L8,STM32H7S7L8</PN>
			<variants>Hx,HxH</variants>
			<board> STM32H7S78-DK </board>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
					<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7s7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7s7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<flashers>
					<flasher>config\flashloader\ST\FlashSTM32F010xc_boot.board</flasher>
					<Boot>
					</Boot>
					<Appli>
						<flasher boardName="custom"></flasher>
						<flasher boardName="STM32H7S78-DK">$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32H7S78-DK.board</flasher>
						<flasher boardName="NUCLEO-H7S3L8">$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32H7S38-NUCLEO.board</flasher>
					</Appli>
					<ExtMemLoader>
					</ExtMemLoader>
				</flashers>
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7s7xx_sram.icf</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\EWARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.icf</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\EWARM\Appli\stm32h7S7xx_flash.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<!--<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7L8$Flash\STM32H7Rx_64k.FLM)</flashv5>-->
				<flashers>
					<Boot>
						<flasher boardName="custom">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7L8Jx$Flash\STM32H7Rx_64k.FLM)</flasher>
					</Boot>
					<Appli>
						<flasher boardName="custom">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7L8Jx$Flash\STM32H7Rx_64k.FLM)</flasher>
						<flasher boardName="STM32H7S78-DK">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Flash\STM32H7Rx_64k.FLM) -FF1MX66UW1G45G_STM32H7S78-DK -FS170000000 -FL18000000 -FP1($$Device:STM32H7S7L8Jx$CMSIS\Flash\MX66UW1G45G_STM32H7S78-DK.FLM)</flasher>
						<flasher boardName="NUCLEO-H7S3L8">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Flash\STM32H7Rx_64k.FLM) -FF1MX25UW25645G_STM32H7S38-NUCLEO -FS170000000 -FL12000000 -FP1($$Device:STM32H7S7L8Jx$CMSIS\Flash\MX25UW25645G_STM32H7S38-NUCLEO.FLM)</flasher>
					</Appli>
					<ExtMemLoader>
					</ExtMemLoader>
				</flashers>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7s7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7s7xx_sram.sct</linker>
						<linker bootmode="OEMiROT_Appli">Templates\Template_ROT\OEMiROT_Appli\MDK-ARM\Appli\stm32h7rsxx_RAMxspi2_ROMxspi1.sct</linker>
						<linker bootmode="STiROT_Appli">Templates\Template_ROT\STiROT_Appli\MDK-ARM\Appli\stm32h7sxx_app.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7s7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7S7xx</define>
		</device>
	</subFamily>

	<!-- H7RS -->
	<subFamily name="STM32H7R7" fpu="DP" clock="12000000">
		<device>
			<PN>STM32H7R7Z8,STM32H7R7Z8,STM32H7R7Z8,STM32H7R7x8,STM32H7R7Z8,STM32H7R7Z8</PN>
			<variants>Jx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
			<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<flashers>
                    <flasher>config\flashloader\ST\FlashSTM32F010xc_boot.board</flasher>
                    <Boot>
                    </Boot>
                    <Appli>
                        <flasher boardName="custom"></flasher>
                        <flasher boardName="STM32H7S78-DK">$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32H7S78-DK.board</flasher>
                        <flasher boardName="NUCLEO-H7S3L8">$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32H7S38-NUCLEO.board</flasher>
                    </Appli>
                    <ExtMemLoader>
                    </ExtMemLoader>
                </flashers>
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashers>
					<Boot>
						<flasher boardName="custom">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7S7L8Jx$Flash\STM32H7Rx_64k.FLM)</flasher>
					</Boot>
					<Appli>
						<flasher boardName="custom">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R7Z8Jx$Flash\STM32H7Rx_64k.FLM)</flasher>
						<flasher boardName="STM32H7S78-DK">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R7Z8Jx$Flash\STM32H7Rx_64k.FLM) -FF1MX66UW1G45G_STM32H7S78-DK -FS170000000 -FL18000000 -FP1($$Device:STM32H7R7Z8Jx$CMSIS\Flash\MX66UW1G45G_STM32H7S78-DK.FLM)</flasher>
						<flasher boardName="NUCLEO-H7S3L8">-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC10000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R7Z8Jx$Flash\STM32H7Rx_64k.FLM) -FF1MX25UW25645G_STM32H7S38-NUCLEO -FS170000000 -FL12000000 -FP1($$Device:STM32H7R7Z8Jx$CMSIS\Flash\MX25UW25645G_STM32H7S38-NUCLEO.FLM)</flasher>
					</Appli>
					<ExtMemLoader>
					</ExtMemLoader>
				</flashers>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R7xx</define>
		</device>
		<device>
			<PN>STM32H7R7I8,STM32H7R7I8,STM32H7R7I8,STM32H7R7x8,STM32H7R7I8,STM32H7R7I8</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>

				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R7I8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R7xx</define>
		</device>
		<device>
			<PN>STM32H7R7A8,STM32H7R7A8,STM32H7R7A8,STM32H7R7x8,STM32H7R7A8,STM32H7R7A8</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
				<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R7A8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R7xx</define>
		</device>
		<device>
			<PN>STM32H7R7L8,STM32H7R7L8,STM32H7R7L8,STM32H7R7x8,STM32H7R7L8,STM32H7R7L8</PN>
			<variants>Hx,HxH</variants>
			<memories>
				<memory name="DTCM" access="xrw" start="0x20000000" size="64"/>
				<memory name="RAM" access="xrw" start="0x24000000" size="455"/>
						<memory name="ITCM" access="xrw" start="0x00000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32H7RSxx\Include\stm32h7r7xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\iar\startup_stm32h7r7xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<Boot>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Boot>
					<Appli>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_flash.icf</linker>
						<linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.icf</linker>
						<linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.icf</linker>
						<linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi1.icf</linker>
						<linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_ROMxspi2.icf</linker>
						<linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_sram.icf</linker>
						<linker>Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7r7xx_sram.icf</linker>
					</Appli>
					<ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_ewarm.icf</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\iar\linker\stm32h7rsxx_extmemloader_stm32cube.icf</linker>
                    </ExtMemLoader>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -A1 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32H7Rx_64k.FLM -FS08000000 -FL010000 -FP0($$Device:STM32H7R7L8$Flash\STM32H7Rx_64k.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32H7RSxx\Source\Templates\arm\startup_stm32h7r7xx.s</startup>
				<linkers>
                    <Boot>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Boot>
                    <Appli>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_flash.sct</linker>
                        <linker bootmode="ROMxspi1_RAMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1_RAMxspi2.sct</linker>
                        <linker bootmode="RAMxspi1_ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_RAMxspi1_ROMxspi2.sct</linker>
                        <linker bootmode="ROMxspi1">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi1.sct</linker>
                        <linker bootmode="ROMxspi2">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_ROMxspi2.sct</linker>
                        <linker bootmode="sram">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                        <linker>Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7r7xx_sram.sct</linker>
                    </Appli>
                    <ExtMemLoader>
                        <linker bootmode="ToolChain_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="ToolChain_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_mdkarm.sct</linker>
                        <linker bootmode="Programmer_Debug">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                        <linker bootmode="Programmer_Release">Device\ST\STM32H7RSxx\Source\Templates\arm\linker\stm32h7rsxx_extmemloader_stm32cube.sct</linker>
                    </ExtMemLoader>
                </linkers>
				<macs>
					<ExtMemLoader>
						<MAC bootmode="ToolChain_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="ToolChain_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_mdkarm.ini</MAC>
						<MAC bootmode="Programmer_Debug">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
						<MAC bootmode="Programmer_Release">Middlewares\ST\STM32_ExtMem_Loader\MDK-ARM\STM32_Debug_Ini\stm32_extmemloader_debug_stm32cube.ini</MAC>
					</ExtMemLoader>
				</macs>
			</MDK-ARM>
			<TrueSTUDIO>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<startup>Device\ST\STM32H7RSxx\Source\Templates\gcc\startup_stm32h7r7xx.s</startup>				 
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32H7R7xx</define>
		</device>
	</subFamily>
		
	<define>USE_HAL_DRIVER</define>
	<file>Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c</file>
</family>