INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
