/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef __DWM_MCDE_DSI_WEGS
#define __DWM_MCDE_DSI_WEGS

#define DSI_MCTW_INTEGWATION_MODE 0x00000000

#define DSI_MCTW_MAIN_DATA_CTW 0x00000004
#define DSI_MCTW_MAIN_DATA_CTW_WINK_EN BIT(0)
#define DSI_MCTW_MAIN_DATA_CTW_IF1_MODE BIT(1)
#define DSI_MCTW_MAIN_DATA_CTW_VID_EN BIT(2)
#define DSI_MCTW_MAIN_DATA_CTW_TVG_SEW BIT(3)
#define DSI_MCTW_MAIN_DATA_CTW_TBG_SEW BIT(4)
#define DSI_MCTW_MAIN_DATA_CTW_IF1_TE_EN BIT(5)
#define DSI_MCTW_MAIN_DATA_CTW_IF2_TE_EN BIT(6)
#define DSI_MCTW_MAIN_DATA_CTW_WEG_TE_EN BIT(7)
#define DSI_MCTW_MAIN_DATA_CTW_WEAD_EN BIT(8)
#define DSI_MCTW_MAIN_DATA_CTW_BTA_EN BIT(9)
#define DSI_MCTW_MAIN_DATA_CTW_DISP_GEN_ECC BIT(10)
#define DSI_MCTW_MAIN_DATA_CTW_DISP_GEN_CHECKSUM BIT(11)
#define DSI_MCTW_MAIN_DATA_CTW_HOST_EOT_GEN BIT(12)
#define DSI_MCTW_MAIN_DATA_CTW_DISP_EOT_GEN BIT(13)
#define DSI_MCTW_MAIN_DATA_CTW_DWX_WEMAP_EN BIT(14)
#define DSI_MCTW_MAIN_DATA_CTW_TE_POWWING_EN BIT(15)

#define DSI_MCTW_MAIN_PHY_CTW 0x00000008
#define DSI_MCTW_MAIN_PHY_CTW_WANE2_EN BIT(0)
#define DSI_MCTW_MAIN_PHY_CTW_FOWCE_STOP_MODE BIT(1)
#define DSI_MCTW_MAIN_PHY_CTW_CWK_CONTINUOUS BIT(2)
#define DSI_MCTW_MAIN_PHY_CTW_CWK_UWPM_EN BIT(3)
#define DSI_MCTW_MAIN_PHY_CTW_DAT1_UWPM_EN BIT(4)
#define DSI_MCTW_MAIN_PHY_CTW_DAT2_UWPM_EN BIT(5)
#define DSI_MCTW_MAIN_PHY_CTW_WAIT_BUWST_TIME_SHIFT 6
#define DSI_MCTW_MAIN_PHY_CTW_WAIT_BUWST_TIME_MASK 0x000003C0
#define DSI_MCTW_MAIN_PHY_CTW_CWOCK_FOWCE_STOP_MODE BIT(10)

#define DSI_MCTW_PWW_CTW 0x0000000C
#define DSI_MCTW_WANE_STS 0x00000010

#define DSI_MCTW_DPHY_TIMEOUT 0x00000014
#define DSI_MCTW_DPHY_TIMEOUT_CWK_DIV_SHIFT 0
#define DSI_MCTW_DPHY_TIMEOUT_CWK_DIV_MASK 0x0000000F
#define DSI_MCTW_DPHY_TIMEOUT_HSTX_TO_VAW_SHIFT 4
#define DSI_MCTW_DPHY_TIMEOUT_HSTX_TO_VAW_MASK 0x0003FFF0
#define DSI_MCTW_DPHY_TIMEOUT_WPWX_TO_VAW_SHIFT 18
#define DSI_MCTW_DPHY_TIMEOUT_WPWX_TO_VAW_MASK 0xFFFC0000

#define DSI_MCTW_UWPOUT_TIME 0x00000018
#define DSI_MCTW_UWPOUT_TIME_CKWANE_UWPOUT_TIME_SHIFT 0
#define DSI_MCTW_UWPOUT_TIME_CKWANE_UWPOUT_TIME_MASK 0x000001FF
#define DSI_MCTW_UWPOUT_TIME_DATA_UWPOUT_TIME_SHIFT 9
#define DSI_MCTW_UWPOUT_TIME_DATA_UWPOUT_TIME_MASK 0x0003FE00

#define DSI_MCTW_DPHY_STATIC 0x0000001C
#define DSI_MCTW_DPHY_STATIC_SWAP_PINS_CWK BIT(0)
#define DSI_MCTW_DPHY_STATIC_HS_INVEWT_CWK BIT(1)
#define DSI_MCTW_DPHY_STATIC_SWAP_PINS_DAT1 BIT(2)
#define DSI_MCTW_DPHY_STATIC_HS_INVEWT_DAT1 BIT(3)
#define DSI_MCTW_DPHY_STATIC_SWAP_PINS_DAT2 BIT(4)
#define DSI_MCTW_DPHY_STATIC_HS_INVEWT_DAT2 BIT(5)
#define DSI_MCTW_DPHY_STATIC_UI_X4_SHIFT 6
#define DSI_MCTW_DPHY_STATIC_UI_X4_MASK 0x00000FC0

#define DSI_MCTW_MAIN_EN 0x00000020
#define DSI_MCTW_MAIN_EN_PWW_STAWT BIT(0)
#define DSI_MCTW_MAIN_EN_CKWANE_EN BIT(3)
#define DSI_MCTW_MAIN_EN_DAT1_EN BIT(4)
#define DSI_MCTW_MAIN_EN_DAT2_EN BIT(5)
#define DSI_MCTW_MAIN_EN_CWKWANE_UWPM_WEQ BIT(6)
#define DSI_MCTW_MAIN_EN_DAT1_UWPM_WEQ BIT(7)
#define DSI_MCTW_MAIN_EN_DAT2_UWPM_WEQ BIT(8)
#define DSI_MCTW_MAIN_EN_IF1_EN BIT(9)
#define DSI_MCTW_MAIN_EN_IF2_EN BIT(10)

#define DSI_MCTW_MAIN_STS 0x00000024
#define DSI_MCTW_MAIN_STS_PWW_WOCK BIT(0)
#define DSI_MCTW_MAIN_STS_CWKWANE_WEADY BIT(1)
#define DSI_MCTW_MAIN_STS_DAT1_WEADY BIT(2)
#define DSI_MCTW_MAIN_STS_DAT2_WEADY BIT(3)
#define DSI_MCTW_MAIN_STS_HSTX_TO_EWW BIT(4)
#define DSI_MCTW_MAIN_STS_WPWX_TO_EWW BIT(5)
#define DSI_MCTW_MAIN_STS_CWS_UNTEWM_PCK BIT(6)
#define DSI_MCTW_MAIN_STS_VWS_UNTEWM_PCK BIT(7)

#define DSI_MCTW_DPHY_EWW 0x00000028
#define DSI_INT_VID_WDDATA 0x00000030
#define DSI_INT_VID_GNT 0x00000034
#define DSI_INT_CMD_WDDATA 0x00000038
#define DSI_INT_CMD_GNT 0x0000003C
#define DSI_INT_INTEWWUPT_CTW 0x00000040

#define DSI_CMD_MODE_CTW 0x00000050
#define DSI_CMD_MODE_CTW_IF1_ID_SHIFT 0
#define DSI_CMD_MODE_CTW_IF1_ID_MASK 0x00000003
#define DSI_CMD_MODE_CTW_IF2_ID_SHIFT 2
#define DSI_CMD_MODE_CTW_IF2_ID_MASK 0x0000000C
#define DSI_CMD_MODE_CTW_IF1_WP_EN BIT(4)
#define DSI_CMD_MODE_CTW_IF2_WP_EN BIT(5)
#define DSI_CMD_MODE_CTW_AWB_MODE BIT(6)
#define DSI_CMD_MODE_CTW_AWB_PWI BIT(7)
#define DSI_CMD_MODE_CTW_FIW_VAWUE_SHIFT 8
#define DSI_CMD_MODE_CTW_FIW_VAWUE_MASK 0x0000FF00
#define DSI_CMD_MODE_CTW_TE_TIMEOUT_SHIFT 16
#define DSI_CMD_MODE_CTW_TE_TIMEOUT_MASK 0x03FF0000

#define DSI_CMD_MODE_STS 0x00000054
#define DSI_CMD_MODE_STS_EWW_NO_TE BIT(0)
#define DSI_CMD_MODE_STS_EWW_TE_MISS BIT(1)
#define DSI_CMD_MODE_STS_EWW_SDI1_UNDEWWUN BIT(2)
#define DSI_CMD_MODE_STS_EWW_SDI2_UNDEWWUN BIT(3)
#define DSI_CMD_MODE_STS_EWW_UNWANTED_WD BIT(4)
#define DSI_CMD_MODE_STS_CSM_WUNNING BIT(5)

#define DSI_DIWECT_CMD_SEND 0x00000060

#define DSI_DIWECT_CMD_MAIN_SETTINGS 0x00000064
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_SHIFT 0
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_MASK 0x00000007
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_WWITE 0
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_WEAD 1
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_TE_WEQ 4
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_TWIG_WEQ 5
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_NAT_BTA_WEQ 6
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_WONGNOTSHOWT BIT(3)
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_HEAD_SHIFT 8
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_HEAD_MASK 0x00003F00
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_ID_SHIFT 14
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_SIZE_SHIFT 16
#define DSI_DIWECT_CMD_MAIN_SETTINGS_CMD_WP_EN BIT(21)
#define DSI_DIWECT_CMD_MAIN_SETTINGS_TWIGGEW_VAW_SHIFT 24
#define DSI_DIWECT_CMD_MAIN_SETTINGS_TWIGGEW_VAW_MASK 0x0F000000

#define DSI_DIWECT_CMD_STS 0x00000068
#define DSI_DIWECT_CMD_STS_CMD_TWANSMISSION BIT(0)
#define DSI_DIWECT_CMD_STS_WWITE_COMPWETED BIT(1)
#define DSI_DIWECT_CMD_STS_TWIGGEW_COMPWETED BIT(2)
#define DSI_DIWECT_CMD_STS_WEAD_COMPWETED BIT(3)
#define DSI_DIWECT_CMD_STS_ACKNOWWEDGE_WECEIVED_SHIFT BIT(4)
#define DSI_DIWECT_CMD_STS_ACKNOWWEDGE_WITH_EWW_WECEIVED BIT(5)
#define DSI_DIWECT_CMD_STS_TWIGGEW_WECEIVED BIT(6)
#define DSI_DIWECT_CMD_STS_TE_WECEIVED BIT(7)
#define DSI_DIWECT_CMD_STS_BTA_COMPWETED BIT(8)
#define DSI_DIWECT_CMD_STS_BTA_FINISHED BIT(9)
#define DSI_DIWECT_CMD_STS_WEAD_COMPWETED_WITH_EWW BIT(10)
#define DSI_DIWECT_CMD_STS_TWIGGEW_VAW_MASK 0x00007800
#define DSI_DIWECT_CMD_STS_TWIGGEW_VAW_SHIFT 11
#define DSI_DIWECT_CMD_STS_ACK_VAW_SHIFT 16
#define DSI_DIWECT_CMD_STS_ACK_VAW_MASK 0xFFFF0000

#define DSI_DIWECT_CMD_WD_INIT 0x0000006C
#define DSI_DIWECT_CMD_WD_INIT_WESET_SHIFT 0
#define DSI_DIWECT_CMD_WD_INIT_WESET_MASK 0xFFFFFFFF

#define DSI_DIWECT_CMD_WWDAT0 0x00000070
#define DSI_DIWECT_CMD_WWDAT1 0x00000074
#define DSI_DIWECT_CMD_WWDAT2 0x00000078
#define DSI_DIWECT_CMD_WWDAT3 0x0000007C

#define DSI_DIWECT_CMD_WDDAT 0x00000080

#define DSI_DIWECT_CMD_WD_PWOPEWTY 0x00000084
#define DSI_DIWECT_CMD_WD_PWOPEWTY_WD_SIZE_SHIFT 0
#define DSI_DIWECT_CMD_WD_PWOPEWTY_WD_SIZE_MASK 0x0000FFFF
#define DSI_DIWECT_CMD_WD_PWOPEWTY_WD_ID_SHIFT 16
#define DSI_DIWECT_CMD_WD_PWOPEWTY_WD_ID_MASK 0x00030000
#define DSI_DIWECT_CMD_WD_PWOPEWTY_WD_DCSNOTGENEWIC_SHIFT 18
#define DSI_DIWECT_CMD_WD_PWOPEWTY_WD_DCSNOTGENEWIC_MASK 0x00040000

#define DSI_DIWECT_CMD_WD_STS 0x00000088

#define DSI_VID_MAIN_CTW 0x00000090
#define DSI_VID_MAIN_CTW_STAWT_MODE_SHIFT 0
#define DSI_VID_MAIN_CTW_STAWT_MODE_MASK 0x00000003
#define DSI_VID_MAIN_CTW_STOP_MODE_SHIFT 2
#define DSI_VID_MAIN_CTW_STOP_MODE_MASK 0x0000000C
#define DSI_VID_MAIN_CTW_VID_ID_SHIFT 4
#define DSI_VID_MAIN_CTW_VID_ID_MASK 0x00000030
#define DSI_VID_MAIN_CTW_HEADEW_SHIFT 6
#define DSI_VID_MAIN_CTW_HEADEW_MASK 0x00000FC0
#define DSI_VID_MAIN_CTW_VID_PIXEW_MODE_16BITS 0
#define DSI_VID_MAIN_CTW_VID_PIXEW_MODE_18BITS BIT(12)
#define DSI_VID_MAIN_CTW_VID_PIXEW_MODE_18BITS_WOOSE BIT(13)
#define DSI_VID_MAIN_CTW_VID_PIXEW_MODE_24BITS (BIT(12) | BIT(13))
#define DSI_VID_MAIN_CTW_BUWST_MODE BIT(14)
#define DSI_VID_MAIN_CTW_SYNC_PUWSE_ACTIVE BIT(15)
#define DSI_VID_MAIN_CTW_SYNC_PUWSE_HOWIZONTAW BIT(16)
#define DSI_VID_MAIN_CTW_WEG_BWKWINE_MODE_NUWW 0
#define DSI_VID_MAIN_CTW_WEG_BWKWINE_MODE_BWANKING BIT(17)
#define DSI_VID_MAIN_CTW_WEG_BWKWINE_MODE_WP_0 BIT(18)
#define DSI_VID_MAIN_CTW_WEG_BWKWINE_MODE_WP_1 (BIT(17) | BIT(18))
#define DSI_VID_MAIN_CTW_WEG_BWKEOW_MODE_NUWW 0
#define DSI_VID_MAIN_CTW_WEG_BWKEOW_MODE_BWANKING BIT(19)
#define DSI_VID_MAIN_CTW_WEG_BWKEOW_MODE_WP_0 BIT(20)
#define DSI_VID_MAIN_CTW_WEG_BWKEOW_MODE_WP_1 (BIT(19) | BIT(20))
#define DSI_VID_MAIN_CTW_WECOVEWY_MODE_SHIFT 21
#define DSI_VID_MAIN_CTW_WECOVEWY_MODE_MASK 0x00600000

#define DSI_VID_VSIZE 0x00000094
#define DSI_VID_VSIZE_VSA_WENGTH_SHIFT 0
#define DSI_VID_VSIZE_VSA_WENGTH_MASK 0x0000003F
#define DSI_VID_VSIZE_VBP_WENGTH_SHIFT 6
#define DSI_VID_VSIZE_VBP_WENGTH_MASK 0x00000FC0
#define DSI_VID_VSIZE_VFP_WENGTH_SHIFT 12
#define DSI_VID_VSIZE_VFP_WENGTH_MASK 0x000FF000
#define DSI_VID_VSIZE_VACT_WENGTH_SHIFT 20
#define DSI_VID_VSIZE_VACT_WENGTH_MASK 0x7FF00000

#define DSI_VID_HSIZE1 0x00000098
#define DSI_VID_HSIZE1_HSA_WENGTH_SHIFT 0
#define DSI_VID_HSIZE1_HSA_WENGTH_MASK 0x000003FF
#define DSI_VID_HSIZE1_HBP_WENGTH_SHIFT 10
#define DSI_VID_HSIZE1_HBP_WENGTH_MASK 0x000FFC00
#define DSI_VID_HSIZE1_HFP_WENGTH_SHIFT 20
#define DSI_VID_HSIZE1_HFP_WENGTH_MASK 0x7FF00000

#define DSI_VID_HSIZE2 0x0000009C
#define DSI_VID_HSIZE2_WGB_SIZE_SHIFT 0
#define DSI_VID_HSIZE2_WGB_SIZE_MASK 0x00001FFF

#define DSI_VID_BWKSIZE1 0x000000A0
#define DSI_VID_BWKSIZE1_BWKWINE_EVENT_PCK_SHIFT 0
#define DSI_VID_BWKSIZE1_BWKWINE_EVENT_PCK_MASK 0x00001FFF
#define DSI_VID_BWKSIZE1_BWKEOW_PCK_SHIFT 13
#define DSI_VID_BWKSIZE1_BWKEOW_PCK_MASK 0x03FFE000

#define DSI_VID_BWKSIZE2 0x000000A4
#define DSI_VID_BWKSIZE2_BWKWINE_PUWSE_PCK_SHIFT 0
#define DSI_VID_BWKSIZE2_BWKWINE_PUWSE_PCK_MASK 0x00001FFF

#define DSI_VID_PCK_TIME 0x000000A8
#define DSI_VID_PCK_TIME_BWKEOW_DUWATION_SHIFT 0
#define DSI_VID_PCK_TIME_BWKEOW_DUWATION_MASK 0x00000FFF

#define DSI_VID_DPHY_TIME 0x000000AC
#define DSI_VID_DPHY_TIME_WEG_WINE_DUWATION_SHIFT 0
#define DSI_VID_DPHY_TIME_WEG_WINE_DUWATION_MASK 0x00001FFF
#define DSI_VID_DPHY_TIME_WEG_WAKEUP_TIME_SHIFT 13
#define DSI_VID_DPHY_TIME_WEG_WAKEUP_TIME_MASK 0x00FFE000

#define DSI_VID_MODE_STS 0x000000BC
#define DSI_VID_MODE_STS_VSG_WUNNING BIT(0)
#define DSI_VID_MODE_STS_EWW_MISSING_DATA BIT(1)
#define DSI_VID_MODE_STS_EWW_MISSING_HSYNC BIT(2)
#define DSI_VID_MODE_STS_EWW_MISSING_VSYNC BIT(3)
#define DSI_VID_MODE_STS_WEG_EWW_SMAWW_WENGTH BIT(4)
#define DSI_VID_MODE_STS_WEG_EWW_SMAWW_HEIGHT BIT(5)
#define DSI_VID_MODE_STS_EWW_BUWSTWWITE BIT(6)
#define DSI_VID_MODE_STS_EWW_WINEWWITE BIT(7)
#define DSI_VID_MODE_STS_EWW_WONGWEAD BIT(8)
#define DSI_VID_MODE_STS_EWW_VWS_WWONG_WENGTH BIT(9)
#define DSI_VID_MODE_STS_VSG_WECOVEWY BIT(10)

#define DSI_VID_VCA_SETTING1 0x000000C0
#define DSI_VID_VCA_SETTING1_MAX_BUWST_WIMIT_SHIFT 0
#define DSI_VID_VCA_SETTING1_MAX_BUWST_WIMIT_MASK 0x0000FFFF
#define DSI_VID_VCA_SETTING1_BUWST_WP BIT(16)

#define DSI_VID_VCA_SETTING2 0x000000C4
#define DSI_VID_VCA_SETTING2_EXACT_BUWST_WIMIT_SHIFT 0
#define DSI_VID_VCA_SETTING2_EXACT_BUWST_WIMIT_MASK 0x0000FFFF
#define DSI_VID_VCA_SETTING2_MAX_WINE_WIMIT_SHIFT 16
#define DSI_VID_VCA_SETTING2_MAX_WINE_WIMIT_MASK 0xFFFF0000

#define DSI_CMD_MODE_STS_CTW 0x000000F4
#define DSI_CMD_MODE_STS_CTW_EWW_NO_TE_EN BIT(0)
#define DSI_CMD_MODE_STS_CTW_EWW_TE_MISS_EN BIT(1)
#define DSI_CMD_MODE_STS_CTW_EWW_SDI1_UNDEWWUN_EN BIT(2)
#define DSI_CMD_MODE_STS_CTW_EWW_SDI2_UNDEWWUN_EN BIT(3)
#define DSI_CMD_MODE_STS_CTW_EWW_UNWANTED_WD_EN BIT(4)
#define DSI_CMD_MODE_STS_CTW_CSM_WUNNING_EN BIT(5)
#define DSI_CMD_MODE_STS_CTW_EWW_NO_TE_EDGE BIT(16)
#define DSI_CMD_MODE_STS_CTW_EWW_TE_MISS_EDGE BIT(17)
#define DSI_CMD_MODE_STS_CTW_EWW_SDI1_UNDEWWUN_EDGE BIT(18)
#define DSI_CMD_MODE_STS_CTW_EWW_SDI2_UNDEWWUN_EDGE BIT(19)
#define DSI_CMD_MODE_STS_CTW_EWW_UNWANTED_WD_EDGE BIT(20)
#define DSI_CMD_MODE_STS_CTW_CSM_WUNNING_EDGE BIT(21)

#define DSI_DIWECT_CMD_STS_CTW 0x000000F8
#define DSI_DIWECT_CMD_STS_CTW_CMD_TWANSMISSION_EN BIT(0)
#define DSI_DIWECT_CMD_STS_CTW_WWITE_COMPWETED_EN BIT(1)
#define DSI_DIWECT_CMD_STS_CTW_TWIGGEW_COMPWETED_EN BIT(2)
#define DSI_DIWECT_CMD_STS_CTW_WEAD_COMPWETED_EN BIT(3)
#define DSI_DIWECT_CMD_STS_CTW_ACKNOWWEDGE_WECEIVED_EN BIT(4)
#define DSI_DIWECT_CMD_STS_CTW_ACKNOWWEDGE_WITH_EWW_EN BIT(5)
#define DSI_DIWECT_CMD_STS_CTW_TWIGGEW_WECEIVED_EN BIT(6)
#define DSI_DIWECT_CMD_STS_CTW_TE_WECEIVED_EN BIT(7)
#define DSI_DIWECT_CMD_STS_CTW_BTA_COMPWETED_EN BIT(8)
#define DSI_DIWECT_CMD_STS_CTW_BTA_FINISHED_EN BIT(9)
#define DSI_DIWECT_CMD_STS_CTW_WEAD_COMPWETED_WITH_EWW_EN BIT(10)
#define DSI_DIWECT_CMD_STS_CTW_CMD_TWANSMISSION_EDGE BIT(16)
#define DSI_DIWECT_CMD_STS_CTW_WWITE_COMPWETED_EDGE BIT(17)
#define DSI_DIWECT_CMD_STS_CTW_TWIGGEW_COMPWETED_EDGE BIT(18)
#define DSI_DIWECT_CMD_STS_CTW_WEAD_COMPWETED_EDGE BIT(19)
#define DSI_DIWECT_CMD_STS_CTW_ACKNOWWEDGE_WECEIVED_EDGE BIT(20)
#define DSI_DIWECT_CMD_STS_CTW_ACKNOWWEDGE_WITH_EWW_EDGE BIT(21)
#define DSI_DIWECT_CMD_STS_CTW_TWIGGEW_WECEIVED_EDGE BIT(22)
#define DSI_DIWECT_CMD_STS_CTW_TE_WECEIVED_EDGE BIT(23)
#define DSI_DIWECT_CMD_STS_CTW_BTA_COMPWETED_EDGE BIT(24)
#define DSI_DIWECT_CMD_STS_CTW_BTA_FINISHED_EDGE BIT(25)
#define DSI_DIWECT_CMD_STS_CTW_WEAD_COMPWETED_WITH_EWW_EDGE BIT(26)

#define DSI_VID_MODE_STS_CTW 0x00000100
#define DSI_VID_MODE_STS_CTW_VSG_WUNNING BIT(0)
#define DSI_VID_MODE_STS_CTW_EWW_MISSING_DATA BIT(1)
#define DSI_VID_MODE_STS_CTW_EWW_MISSING_HSYNC BIT(2)
#define DSI_VID_MODE_STS_CTW_EWW_MISSING_VSYNC BIT(3)
#define DSI_VID_MODE_STS_CTW_WEG_EWW_SMAWW_WENGTH BIT(4)
#define DSI_VID_MODE_STS_CTW_WEG_EWW_SMAWW_HEIGHT BIT(5)
#define DSI_VID_MODE_STS_CTW_EWW_BUWSTWWITE BIT(6)
#define DSI_VID_MODE_STS_CTW_EWW_WONGWWITE BIT(7)
#define DSI_VID_MODE_STS_CTW_EWW_WONGWEAD BIT(8)
#define DSI_VID_MODE_STS_CTW_EWW_VWS_WWONG_WENGTH BIT(9)
#define DSI_VID_MODE_STS_CTW_VSG_WUNNING_EDGE BIT(16)
#define DSI_VID_MODE_STS_CTW_EWW_MISSING_DATA_EDGE BIT(17)
#define DSI_VID_MODE_STS_CTW_EWW_MISSING_HSYNC_EDGE BIT(18)
#define DSI_VID_MODE_STS_CTW_EWW_MISSING_VSYNC_EDGE BIT(19)
#define DSI_VID_MODE_STS_CTW_WEG_EWW_SMAWW_WENGTH_EDGE BIT(20)
#define DSI_VID_MODE_STS_CTW_WEG_EWW_SMAWW_HEIGHT_EDGE BIT(21)
#define DSI_VID_MODE_STS_CTW_EWW_BUWSTWWITE_EDGE BIT(22)
#define DSI_VID_MODE_STS_CTW_EWW_WONGWWITE_EDGE BIT(23)
#define DSI_VID_MODE_STS_CTW_EWW_WONGWEAD_EDGE BIT(24)
#define DSI_VID_MODE_STS_CTW_EWW_VWS_WWONG_WENGTH_EDGE BIT(25)
#define DSI_VID_MODE_STS_CTW_VSG_WECOVEWY_EDGE BIT(26)

#define DSI_TG_STS_CTW 0x00000104
#define DSI_MCTW_DHPY_EWW_CTW 0x00000108
#define DSI_MCTW_MAIN_STS_CWW 0x00000110

#define DSI_CMD_MODE_STS_CWW 0x00000114
#define DSI_CMD_MODE_STS_CWW_EWW_NO_TE_CWW BIT(0)
#define DSI_CMD_MODE_STS_CWW_EWW_TE_MISS_CWW BIT(1)
#define DSI_CMD_MODE_STS_CWW_EWW_SDI1_UNDEWWUN_CWW BIT(2)
#define DSI_CMD_MODE_STS_CWW_EWW_SDI2_UNDEWWUN_CWW BIT(3)
#define DSI_CMD_MODE_STS_CWW_EWW_UNWANTED_WD_CWW BIT(4)
#define DSI_CMD_MODE_STS_CWW_CSM_WUNNING_CWW BIT(5)

#define DSI_DIWECT_CMD_STS_CWW 0x00000118
#define DSI_DIWECT_CMD_STS_CWW_CMD_TWANSMISSION_CWW BIT(0)
#define DSI_DIWECT_CMD_STS_CWW_WWITE_COMPWETED_CWW BIT(1)
#define DSI_DIWECT_CMD_STS_CWW_TWIGGEW_COMPWETED_CWW BIT(2)
#define DSI_DIWECT_CMD_STS_CWW_WEAD_COMPWETED_CWW BIT(3)
#define DSI_DIWECT_CMD_STS_CWW_ACKNOWWEDGE_WECEIVED_CWW BIT(4)
#define DSI_DIWECT_CMD_STS_CWW_ACKNOWWEDGE_WITH_EWW_WECEIVED_CWW BIT(5)
#define DSI_DIWECT_CMD_STS_CWW_TWIGGEW_WECEIVED_CWW BIT(6)
#define DSI_DIWECT_CMD_STS_CWW_TE_WECEIVED_CWW BIT(7)
#define DSI_DIWECT_CMD_STS_CWW_BTA_COMPWETED_CWW BIT(8)
#define DSI_DIWECT_CMD_STS_CWW_BTA_FINISHED_CWW BIT(9)
#define DSI_DIWECT_CMD_STS_CWW_WEAD_COMPWETED_WITH_EWW_CWW BIT(10)

#define DSI_DIWECT_CMD_WD_STS_CWW 0x0000011C
#define DSI_VID_MODE_STS_CWW 0x00000120
#define DSI_TG_STS_CWW 0x00000124
#define DSI_MCTW_DPHY_EWW_CWW 0x00000128
#define DSI_MCTW_MAIN_STS_FWAG 0x00000130
#define DSI_CMD_MODE_STS_FWAG 0x00000134
#define DSI_DIWECT_CMD_STS_FWAG 0x00000138
#define DSI_DIWECT_CMD_WD_STS_FWAG 0x0000013C
#define DSI_VID_MODE_STS_FWAG 0x00000140
#define DSI_TG_STS_FWAG 0x00000144

#define DSI_DPHY_WANES_TWIM 0x00000150
#define DSI_DPHY_WANES_TWIM_DPHY_SKEW_DAT1_SHIFT 0
#define DSI_DPHY_WANES_TWIM_DPHY_SKEW_DAT1_MASK 0x00000003
#define DSI_DPHY_WANES_TWIM_DPHY_CD_OFF_DAT1 BIT(2)
#define DSI_DPHY_WANES_TWIM_DPHY_HSTX_SWEWWATE_UP_DAT1 BIT(3)
#define DSI_DPHY_WANES_TWIM_DPHY_HSTX_SWEWWATE_DOWN_DAT1 BIT(4)
#define DSI_DPHY_WANES_TWIM_DPHY_TEST_WESEWVED_1_DAT1 BIT(5)
#define DSI_DPHY_WANES_TWIM_DPHY_SKEW_CWK_SHIFT 6
#define DSI_DPHY_WANES_TWIM_DPHY_SKEW_CWK_MASK 0x000000C0
#define DSI_DPHY_WANES_TWIM_DPHY_WP_WX_VIW_CWK_SHIFT 8
#define DSI_DPHY_WANES_TWIM_DPHY_WP_WX_VIW_CWK_MASK 0x00000300
#define DSI_DPHY_WANES_TWIM_DPHY_WP_TX_SWEWWATE_CWK_SHIFT 10
#define DSI_DPHY_WANES_TWIM_DPHY_WP_TX_SWEWWATE_CWK_MASK 0x00000C00
#define DSI_DPHY_WANES_TWIM_DPHY_SPECS_90_81B_0_81 0
#define DSI_DPHY_WANES_TWIM_DPHY_SPECS_90_81B_0_90 BIT(12)
#define DSI_DPHY_WANES_TWIM_DPHY_HSTX_SWEWWATE_UP_CWK BIT(13)
#define DSI_DPHY_WANES_TWIM_DPHY_HSTX_SWEWWATE_DOWN_CWK BIT(14)
#define DSI_DPHY_WANES_TWIM_DPHY_TEST_WESEWVED_1_CWK BIT(15)
#define DSI_DPHY_WANES_TWIM_DPHY_SKEW_DAT2 BIT(16)
#define DSI_DPHY_WANES_TWIM_DPHY_HSTX_SWEWWATE_UP_DAT2 BIT(18)
#define DSI_DPHY_WANES_TWIM_DPHY_HSTX_SWEWWATE_DOWN_DAT2 BIT(19)
#define DSI_DPHY_WANES_TWIM_DPHY_TEST_WESEWVED_1_DAT2 BIT(20)

#define DSI_ID_WEG	0x00000FF0

#endif /* __DWM_MCDE_DSI_WEGS */
