--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Pin.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7z010,clg400,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 8 ns HIGH 50% INPUT_JITTER 
0.2 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 590 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.100ns.
--------------------------------------------------------------------------------

Paths for end point Cnt/count_25 (SLICE_X42Y57.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cnt/count_1 (FF)
  Destination:          Cnt/count_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cnt/count_1 to Cnt/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.BQ      Tcko                  0.393   Cnt/count<3>
                                                       Cnt/count_1
    SLICE_X42Y51.B2      net (fanout=1)        0.487   Cnt/count<1>
    SLICE_X42Y51.COUT    Topcyb                0.499   Cnt/count<3>
                                                       Cnt/count<1>_rt
                                                       Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.COUT    Tbyp                  0.092   Cnt/count<7>
                                                       Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.COUT    Tbyp                  0.092   Cnt/count<11>
                                                       Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.COUT    Tbyp                  0.092   Cnt/count<15>
                                                       Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.COUT    Tbyp                  0.092   Cnt/count<19>
                                                       Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.COUT    Tbyp                  0.092   Cnt/count<23>
                                                       Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CLK     Tcinck                0.129   Cnt/count<25>
                                                       Cnt/Mcount_count_xor<25>
                                                       Cnt/count_25
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (1.481ns logic, 0.487ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cnt/count_5 (FF)
  Destination:          Cnt/count_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cnt/count_5 to Cnt/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y52.BQ      Tcko                  0.393   Cnt/count<7>
                                                       Cnt/count_5
    SLICE_X42Y52.B2      net (fanout=1)        0.487   Cnt/count<5>
    SLICE_X42Y52.COUT    Topcyb                0.499   Cnt/count<7>
                                                       Cnt/count<5>_rt
                                                       Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.COUT    Tbyp                  0.092   Cnt/count<11>
                                                       Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.COUT    Tbyp                  0.092   Cnt/count<15>
                                                       Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.COUT    Tbyp                  0.092   Cnt/count<19>
                                                       Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.COUT    Tbyp                  0.092   Cnt/count<23>
                                                       Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CLK     Tcinck                0.129   Cnt/count<25>
                                                       Cnt/Mcount_count_xor<25>
                                                       Cnt/count_25
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (1.389ns logic, 0.487ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cnt/count_2 (FF)
  Destination:          Cnt/count_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cnt/count_2 to Cnt/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.CQ      Tcko                  0.393   Cnt/count<3>
                                                       Cnt/count_2
    SLICE_X42Y51.C2      net (fanout=1)        0.488   Cnt/count<2>
    SLICE_X42Y51.COUT    Topcyc                0.383   Cnt/count<3>
                                                       Cnt/count<2>_rt
                                                       Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.COUT    Tbyp                  0.092   Cnt/count<7>
                                                       Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.COUT    Tbyp                  0.092   Cnt/count<11>
                                                       Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.COUT    Tbyp                  0.092   Cnt/count<15>
                                                       Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.COUT    Tbyp                  0.092   Cnt/count<19>
                                                       Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.COUT    Tbyp                  0.092   Cnt/count<23>
                                                       Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CLK     Tcinck                0.129   Cnt/count<25>
                                                       Cnt/Mcount_count_xor<25>
                                                       Cnt/count_25
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (1.365ns logic, 0.488ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point LPulserLD1/DurTrig_SRFF/Trig (SLICE_X40Y56.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPulserLD1/Timer/count_2 (FF)
  Destination:          LPulserLD1/DurTrig_SRFF/Trig (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPulserLD1/Timer/count_2 to LPulserLD1/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.CQ      Tcko                  0.341   LPulserLD1/Timer/count<3>
                                                       LPulserLD1/Timer/count_2
    SLICE_X41Y54.A2      net (fanout=2)        0.602   LPulserLD1/Timer/count<2>
    SLICE_X41Y54.A       Tilo                  0.097   LPulserLD1/R_Trig_SRFF<13>1
                                                       LPulserLD1/R_Trig_SRFF<13>2
    SLICE_X40Y56.B3      net (fanout=1)        0.457   LPulserLD1/R_Trig_SRFF<13>1
    SLICE_X40Y56.B       Tilo                  0.097   LPulserLD1/DurTrig_SRFF/Trig
                                                       LPulserLD1/DurTrig_SRFF/Trig_rstpot_SW2
    SLICE_X40Y56.A4      net (fanout=1)        0.307   N13
    SLICE_X40Y56.CLK     Tas                   0.067   LPulserLD1/DurTrig_SRFF/Trig
                                                       LPulserLD1/DurTrig_SRFF/Trig_rstpot
                                                       LPulserLD1/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.602ns logic, 1.366ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPulserLD1/Timer/count_6 (FF)
  Destination:          LPulserLD1/DurTrig_SRFF/Trig (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPulserLD1/Timer/count_6 to LPulserLD1/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.CQ      Tcko                  0.341   LPulserLD1/Timer/count<7>
                                                       LPulserLD1/Timer/count_6
    SLICE_X41Y54.A1      net (fanout=2)        0.596   LPulserLD1/Timer/count<6>
    SLICE_X41Y54.A       Tilo                  0.097   LPulserLD1/R_Trig_SRFF<13>1
                                                       LPulserLD1/R_Trig_SRFF<13>2
    SLICE_X40Y56.B3      net (fanout=1)        0.457   LPulserLD1/R_Trig_SRFF<13>1
    SLICE_X40Y56.B       Tilo                  0.097   LPulserLD1/DurTrig_SRFF/Trig
                                                       LPulserLD1/DurTrig_SRFF/Trig_rstpot_SW2
    SLICE_X40Y56.A4      net (fanout=1)        0.307   N13
    SLICE_X40Y56.CLK     Tas                   0.067   LPulserLD1/DurTrig_SRFF/Trig
                                                       LPulserLD1/DurTrig_SRFF/Trig_rstpot
                                                       LPulserLD1/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.602ns logic, 1.360ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPulserLD1/Timer/count_0 (FF)
  Destination:          LPulserLD1/DurTrig_SRFF/Trig (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPulserLD1/Timer/count_0 to LPulserLD1/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.AQ      Tcko                  0.341   LPulserLD1/Timer/count<3>
                                                       LPulserLD1/Timer/count_0
    SLICE_X41Y55.A2      net (fanout=2)        0.700   LPulserLD1/Timer/count<0>
    SLICE_X41Y55.A       Tilo                  0.097   LPulserLD1/R_Trig_SRFF<13>
                                                       LPulserLD1/R_Trig_SRFF<13>1
    SLICE_X40Y56.B5      net (fanout=1)        0.288   LPulserLD1/R_Trig_SRFF<13>
    SLICE_X40Y56.B       Tilo                  0.097   LPulserLD1/DurTrig_SRFF/Trig
                                                       LPulserLD1/DurTrig_SRFF/Trig_rstpot_SW2
    SLICE_X40Y56.A4      net (fanout=1)        0.307   N13
    SLICE_X40Y56.CLK     Tas                   0.067   LPulserLD1/DurTrig_SRFF/Trig
                                                       LPulserLD1/DurTrig_SRFF/Trig_rstpot
                                                       LPulserLD1/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.602ns logic, 1.295ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point Cnt/count_24 (SLICE_X42Y57.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cnt/count_1 (FF)
  Destination:          Cnt/count_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cnt/count_1 to Cnt/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.BQ      Tcko                  0.393   Cnt/count<3>
                                                       Cnt/count_1
    SLICE_X42Y51.B2      net (fanout=1)        0.487   Cnt/count<1>
    SLICE_X42Y51.COUT    Topcyb                0.499   Cnt/count<3>
                                                       Cnt/count<1>_rt
                                                       Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.COUT    Tbyp                  0.092   Cnt/count<7>
                                                       Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.COUT    Tbyp                  0.092   Cnt/count<11>
                                                       Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.COUT    Tbyp                  0.092   Cnt/count<15>
                                                       Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.COUT    Tbyp                  0.092   Cnt/count<19>
                                                       Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.COUT    Tbyp                  0.092   Cnt/count<23>
                                                       Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CLK     Tcinck                0.063   Cnt/count<25>
                                                       Cnt/Mcount_count_xor<25>
                                                       Cnt/count_24
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (1.415ns logic, 0.487ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cnt/count_5 (FF)
  Destination:          Cnt/count_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.810ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cnt/count_5 to Cnt/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y52.BQ      Tcko                  0.393   Cnt/count<7>
                                                       Cnt/count_5
    SLICE_X42Y52.B2      net (fanout=1)        0.487   Cnt/count<5>
    SLICE_X42Y52.COUT    Topcyb                0.499   Cnt/count<7>
                                                       Cnt/count<5>_rt
                                                       Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.COUT    Tbyp                  0.092   Cnt/count<11>
                                                       Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.COUT    Tbyp                  0.092   Cnt/count<15>
                                                       Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.COUT    Tbyp                  0.092   Cnt/count<19>
                                                       Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.COUT    Tbyp                  0.092   Cnt/count<23>
                                                       Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CLK     Tcinck                0.063   Cnt/count<25>
                                                       Cnt/Mcount_count_xor<25>
                                                       Cnt/count_24
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (1.323ns logic, 0.487ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cnt/count_2 (FF)
  Destination:          Cnt/count_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.787ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK125 rising at 0.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.200ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cnt/count_2 to Cnt/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.CQ      Tcko                  0.393   Cnt/count<3>
                                                       Cnt/count_2
    SLICE_X42Y51.C2      net (fanout=1)        0.488   Cnt/count<2>
    SLICE_X42Y51.COUT    Topcyc                0.383   Cnt/count<3>
                                                       Cnt/count<2>_rt
                                                       Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<3>
    SLICE_X42Y52.COUT    Tbyp                  0.092   Cnt/count<7>
                                                       Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<7>
    SLICE_X42Y53.COUT    Tbyp                  0.092   Cnt/count<11>
                                                       Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<11>
    SLICE_X42Y54.COUT    Tbyp                  0.092   Cnt/count<15>
                                                       Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<15>
    SLICE_X42Y55.COUT    Tbyp                  0.092   Cnt/count<19>
                                                       Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<19>
    SLICE_X42Y56.COUT    Tbyp                  0.092   Cnt/count<23>
                                                       Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   Cnt/Mcount_count_cy<23>
    SLICE_X42Y57.CLK     Tcinck                0.063   Cnt/count<25>
                                                       Cnt/Mcount_count_xor<25>
                                                       Cnt/count_24
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (1.299ns logic, 0.488ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 8 ns HIGH 50% INPUT_JITTER 0.2 ns;
--------------------------------------------------------------------------------

Paths for end point LPulserLD1/Flah_Freq (SLICE_X41Y53.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPulserLD1/Prescaler/count_4 (FF)
  Destination:          LPulserLD1/Flah_Freq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK125 rising at 8.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPulserLD1/Prescaler/count_4 to LPulserLD1/Flah_Freq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.AQ      Tcko                  0.141   LPulserLD1/Prescaler/count<7>
                                                       LPulserLD1/Prescaler/count_4
    SLICE_X41Y53.A5      net (fanout=2)        0.094   LPulserLD1/Prescaler/count<4>
    SLICE_X41Y53.CLK     Tah         (-Th)     0.046   LPulserLD1/Flah_Freq
                                                       LPulserLD1/GND_11_o_GND_11_o_equal_1_o<9>
                                                       LPulserLD1/Flah_Freq
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.095ns logic, 0.094ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point LPulserLD1/Flah_Freq (SLICE_X41Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPulserLD1/Prescaler/count_2 (FF)
  Destination:          LPulserLD1/Flah_Freq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.087 - 0.072)
  Source Clock:         CLK125 rising at 8.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPulserLD1/Prescaler/count_2 to LPulserLD1/Flah_Freq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.CQ      Tcko                  0.141   LPulserLD1/Prescaler/count<3>
                                                       LPulserLD1/Prescaler/count_2
    SLICE_X41Y53.A6      net (fanout=2)        0.117   LPulserLD1/Prescaler/count<2>
    SLICE_X41Y53.CLK     Tah         (-Th)     0.046   LPulserLD1/Flah_Freq
                                                       LPulserLD1/GND_11_o_GND_11_o_equal_1_o<9>
                                                       LPulserLD1/Flah_Freq
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.095ns logic, 0.117ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point LPulserLD1/ES1/Trig0 (SLICE_X41Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cnt/count_25 (FF)
  Destination:          LPulserLD1/ES1/Trig0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.087 - 0.070)
  Source Clock:         CLK125 rising at 8.000ns
  Destination Clock:    CLK125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Cnt/count_25 to LPulserLD1/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.BQ      Tcko                  0.164   Cnt/count<25>
                                                       Cnt/count_25
    SLICE_X41Y56.AX      net (fanout=2)        0.159   Cnt/count<25>
    SLICE_X41Y56.CLK     Tckdi       (-Th)     0.075   LPulserLD1/ES1/Trig1
                                                       LPulserLD1/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.089ns logic, 0.159ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 8 ns HIGH 50% INPUT_JITTER 0.2 ns;
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_i/I0
  Logical resource: BUFG_i/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clock_IBUFG
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: LPulserLD1/Prescaler/count<3>/CLK
  Logical resource: LPulserLD1/Prescaler/count_1/CK
  Location pin: SLICE_X40Y52.CLK
  Clock network: CLK125
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: LPulserLD1/Prescaler/count<3>/CLK
  Logical resource: LPulserLD1/Prescaler/count_1/CK
  Location pin: SLICE_X40Y52.CLK
  Clock network: CLK125
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.100|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 590 paths, 0 nets, and 126 connections

Design statistics:
   Minimum period:   2.100ns{1}   (Maximum frequency: 476.190MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 16 16:36:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 706 MB



