Reading netlist file: "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\gwsynthesis\hdmi.vg"
Parsing netlist file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\gwsynthesis\hdmi.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\hdmi.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "pixel_latch" and "clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "pixel_latch" and "clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'I_clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\pnr\hdmi.power.html" completed
Generate file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\pnr\hdmi.pin.html" completed
Generate file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\pnr\hdmi.rpt.html" completed
Generate file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\pnr\hdmi.rpt.txt" completed
Generate file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\pnr\hdmi.tr.html" completed
Tue Jul 11 07:52:10 2023

