// Seed: 1412770321
module module_0;
  assign id_1 = 1;
  always @(posedge id_1 or posedge id_1) if (id_1) #1;
  timeunit 1ps;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2
    , id_13,
    input tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6
    , id_14,
    output wand id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10,
    input wire id_11
);
  assign id_13 = !id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
