{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538001187652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538001187652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 18:33:07 2018 " "Processing started: Wed Sep 26 18:33:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538001187652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001187652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prelab_2 -c Prelab_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prelab_2 -c Prelab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001187652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538001188171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538001188171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A sevensegment.v(57) " "Verilog HDL Declaration information at sevensegment.v(57): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538001199342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B sevensegment.v(71) " "Verilog HDL Declaration information at sevensegment.v(71): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538001199342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C sevensegment.v(85) " "Verilog HDL Declaration information at sevensegment.v(85): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538001199342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D sevensegment.v(97) " "Verilog HDL Declaration information at sevensegment.v(97): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538001199342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 8 8 " "Found 8 design units, including 8 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "2 segmentA " "Found entity 2: segmentA" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "3 segmentB " "Found entity 3: segmentB" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "4 segmentC " "Found entity 4: segmentC" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "5 segmentD " "Found entity 5: segmentD" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "6 segmentE " "Found entity 6: segmentE" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "7 segmentF " "Found entity 7: segmentF" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "8 segmentG " "Found entity 8: segmentG" {  } { { "sevensegment.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/sevensegment.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001199342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux4to1.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4to1 " "Found entity 2: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/LucasX/Documents/Lab_02/mux4to1.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001199342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001199342 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Prelab_2 " "Top-level design entity \"Prelab_2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1538001199514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LucasX/Documents/Lab_02/output_files/Prelab_2.map.smsg " "Generated suppressed messages file C:/Users/LucasX/Documents/Lab_02/output_files/Prelab_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001199560 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538001199803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 26 18:33:19 2018 " "Processing ended: Wed Sep 26 18:33:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538001199803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538001199803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538001199803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001199803 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001200468 ""}
