# Microsemi Physical design constraints file

# Version: PolarFire v2.0 12.200.0.20

# Design Name: BaseDesign 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300T_ES , Package: FCG1152 , Speed grade: STD 

# Date generated: Tue Dec 05 12:25:59 2017 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name CCC_0/CCC_0/pll_inst_0 -fixed true -x 2460 -y 5
