0.6
2019.2
Nov  6 2019
21:57:16
C:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1/hdl/Audio_Controller_Int.v,1716862852,verilog,,C:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1/hdl/Audio_Controller_tb.v,,Audio_Controller_Int,,,,,,,,
C:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1/hdl/Audio_Controller_tb.v,1716738194,verilog,,,,Audio_Controller_tb,,,,,,,,
C:/workspace/Mipsfpga_soc_Audio/ip_repo/edit_Audio_v1_0.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
