   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_rcu.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.rcu_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	rcu_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	rcu_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \file    gd32f30x_rcu.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief   RCU driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #include "gd32f30x_rcu.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define clock source */
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define startup timeout count */
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* ADC clock prescaler offset */
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PREDV1 division factor offset*/
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deinitialize the RCU
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deinit(void)
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  27              		.loc 1 66 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  37              		.loc 1 68 13
  38 0004 1E4B     		ldr	r3, .L2
  39 0006 1B68     		ldr	r3, [r3]
  40 0008 1D4A     		ldr	r2, .L2
  41 000a 43F00103 		orr	r3, r3, #1
  42 000e 1360     		str	r3, [r2]
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  43              		.loc 1 69 5
  44 0010 0020     		movs	r0, #0
  45 0012 FFF7FEFF 		bl	rcu_osci_stab_wait
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  46              		.loc 1 71 14
  47 0016 1B4B     		ldr	r3, .L2+4
  48 0018 1B68     		ldr	r3, [r3]
  49 001a 1A4A     		ldr	r2, .L2+4
  50 001c 23F00303 		bic	r3, r3, #3
  51 0020 1360     		str	r3, [r2]
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  52              		.loc 1 74 13
  53 0022 174B     		ldr	r3, .L2
  54 0024 1B68     		ldr	r3, [r3]
  55 0026 164A     		ldr	r2, .L2
  56 0028 23F08473 		bic	r3, r3, #17301504
  57 002c 23F48033 		bic	r3, r3, #65536
  58 0030 1360     		str	r3, [r2]
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  59              		.loc 1 75 13
  60 0032 134B     		ldr	r3, .L2
  61 0034 1B68     		ldr	r3, [r3]
  62 0036 124A     		ldr	r2, .L2
  63 0038 23F48023 		bic	r3, r3, #262144
  64 003c 1360     		str	r3, [r2]
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CFG0 register */
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  65              		.loc 1 79 14
  66 003e 114B     		ldr	r3, .L2+4
  67 0040 1A68     		ldr	r2, [r3]
  68 0042 1049     		ldr	r1, .L2+4
  69 0044 104B     		ldr	r3, .L2+8
  70 0046 1340     		ands	r3, r3, r2
  71 0048 0B60     		str	r3, [r1]
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RC
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  72              		.loc 1 88 13
  73 004a 0D4B     		ldr	r3, .L2
  74 004c 1B68     		ldr	r3, [r3]
  75 004e 0C4A     		ldr	r2, .L2
  76 0050 23F08473 		bic	r3, r3, #17301504
  77 0054 23F48033 		bic	r3, r3, #65536
  78 0058 1360     		str	r3, [r2]
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  79              		.loc 1 89 13
  80 005a 094B     		ldr	r3, .L2
  81 005c 1B68     		ldr	r3, [r3]
  82 005e 084A     		ldr	r2, .L2
  83 0060 23F48023 		bic	r3, r3, #262144
  84 0064 1360     		str	r3, [r2]
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset INT and CFG1 register */
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x009f0000U;
  85              		.loc 1 96 5
  86 0066 094B     		ldr	r3, .L2+12
  87              		.loc 1 96 13
  88 0068 4FF41F02 		mov	r2, #10420224
  89 006c 1A60     		str	r2, [r3]
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
  90              		.loc 1 97 14
  91 006e 084B     		ldr	r3, .L2+16
  92 0070 1B68     		ldr	r3, [r3]
  93 0072 074A     		ldr	r2, .L2+16
  94 0074 23F0C043 		bic	r3, r3, #1610612736
  95 0078 1360     		str	r3, [r2]
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x00ff0000U;
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PLLPRESEL | RCU_CFG1_PLL2MF_4);
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  96              		.loc 1 104 1
  97 007a 00BF     		nop
  98 007c 80BD     		pop	{r7, pc}
  99              	.L3:
 100 007e 00BF     		.align	2
 101              	.L2:
 102 0080 00100240 		.word	1073876992
 103 0084 04100240 		.word	1073876996
 104 0088 0C000020 		.word	536870924
 105 008c 08100240 		.word	1073877000
 106 0090 2C100240 		.word	1073877036
 107              		.cfi_endproc
 108              	.LFE116:
 110              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
 111              		.align	1
 112              		.global	rcu_periph_clock_enable
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu softvfp
 118              	rcu_periph_clock_enable:
 119              	.LFB117:
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x = A,B,C,D,E,F,G): GPIO ports clock
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF : alternate function clock
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x = 0,1): DMA clock
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for 
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x = 0,1,2): SPI clock
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x = 0,1,2): USART clock
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x = 3,4): UART clock
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x = 0,1): I2C clock
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x = 0,1,CAN1 is only available for CL series): CAN clock
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x = 0,1,2,ADC2 is not available for CL series): ADC clock
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 120              		.loc 1 138 1
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 8
 123              		@ frame_needed = 1, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125 0000 80B4     		push	{r7}
 126              		.cfi_def_cfa_offset 4
 127              		.cfi_offset 7, -4
 128 0002 83B0     		sub	sp, sp, #12
 129              		.cfi_def_cfa_offset 16
 130 0004 00AF     		add	r7, sp, #0
 131              		.cfi_def_cfa_register 7
 132 0006 0346     		mov	r3, r0
 133 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 134              		.loc 1 139 25
 135 000a FB88     		ldrh	r3, [r7, #6]
 136 000c 9B09     		lsrs	r3, r3, #6
 137 000e 9BB2     		uxth	r3, r3
 138 0010 03F18043 		add	r3, r3, #1073741824
 139 0014 03F50433 		add	r3, r3, #135168
 140 0018 1968     		ldr	r1, [r3]
 141              		.loc 1 139 28
 142 001a FB88     		ldrh	r3, [r7, #6]
 143 001c 03F01F03 		and	r3, r3, #31
 144 0020 0122     		movs	r2, #1
 145 0022 9A40     		lsls	r2, r2, r3
 146              		.loc 1 139 25
 147 0024 FB88     		ldrh	r3, [r7, #6]
 148 0026 9B09     		lsrs	r3, r3, #6
 149 0028 9BB2     		uxth	r3, r3
 150 002a 03F18043 		add	r3, r3, #1073741824
 151 002e 03F50433 		add	r3, r3, #135168
 152 0032 1846     		mov	r0, r3
 153 0034 41EA0203 		orr	r3, r1, r2
 154 0038 0360     		str	r3, [r0]
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 155              		.loc 1 140 1
 156 003a 00BF     		nop
 157 003c 0C37     		adds	r7, r7, #12
 158              		.cfi_def_cfa_offset 4
 159 003e BD46     		mov	sp, r7
 160              		.cfi_def_cfa_register 13
 161              		@ sp needed
 162 0040 80BC     		pop	{r7}
 163              		.cfi_restore 7
 164              		.cfi_def_cfa_offset 0
 165 0042 7047     		bx	lr
 166              		.cfi_endproc
 167              	.LFE117:
 169              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 170              		.align	1
 171              		.global	rcu_periph_clock_disable
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu softvfp
 177              	rcu_periph_clock_disable:
 178              	.LFB118:
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x = A,B,C,D,E,F,G): GPIO ports clock
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF: alternate function clock
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x = 0,1): DMA clock
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for 
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x = 0,1,2): SPI clock
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x = 0,1,2): USART clock
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x = 3,4): UART clock
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x = 0,1): I2C clock
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x = 0,1,CAN1 is only available for CL series): CAN clock
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x = 0,1,2,ADC2 is not available for CL series): ADC clock
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 179              		.loc 1 174 1
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 8
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 184 0000 80B4     		push	{r7}
 185              		.cfi_def_cfa_offset 4
 186              		.cfi_offset 7, -4
 187 0002 83B0     		sub	sp, sp, #12
 188              		.cfi_def_cfa_offset 16
 189 0004 00AF     		add	r7, sp, #0
 190              		.cfi_def_cfa_register 7
 191 0006 0346     		mov	r3, r0
 192 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 193              		.loc 1 175 25
 194 000a FB88     		ldrh	r3, [r7, #6]
 195 000c 9B09     		lsrs	r3, r3, #6
 196 000e 9BB2     		uxth	r3, r3
 197 0010 03F18043 		add	r3, r3, #1073741824
 198 0014 03F50433 		add	r3, r3, #135168
 199 0018 1968     		ldr	r1, [r3]
 200              		.loc 1 175 29
 201 001a FB88     		ldrh	r3, [r7, #6]
 202 001c 03F01F03 		and	r3, r3, #31
 203 0020 0122     		movs	r2, #1
 204 0022 02FA03F3 		lsl	r3, r2, r3
 205              		.loc 1 175 28
 206 0026 DA43     		mvns	r2, r3
 207              		.loc 1 175 25
 208 0028 FB88     		ldrh	r3, [r7, #6]
 209 002a 9B09     		lsrs	r3, r3, #6
 210 002c 9BB2     		uxth	r3, r3
 211 002e 03F18043 		add	r3, r3, #1073741824
 212 0032 03F50433 		add	r3, r3, #135168
 213 0036 1846     		mov	r0, r3
 214 0038 01EA0203 		and	r3, r1, r2
 215 003c 0360     		str	r3, [r0]
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 216              		.loc 1 176 1
 217 003e 00BF     		nop
 218 0040 0C37     		adds	r7, r7, #12
 219              		.cfi_def_cfa_offset 4
 220 0042 BD46     		mov	sp, r7
 221              		.cfi_def_cfa_register 13
 222              		@ sp needed
 223 0044 80BC     		pop	{r7}
 224              		.cfi_restore 7
 225              		.cfi_def_cfa_offset 0
 226 0046 7047     		bx	lr
 227              		.cfi_endproc
 228              	.LFE118:
 230              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 231              		.align	1
 232              		.global	rcu_periph_clock_sleep_enable
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu softvfp
 238              	rcu_periph_clock_sleep_enable:
 239              	.LFB119:
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 240              		.loc 1 188 1
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 1, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 245 0000 80B4     		push	{r7}
 246              		.cfi_def_cfa_offset 4
 247              		.cfi_offset 7, -4
 248 0002 83B0     		sub	sp, sp, #12
 249              		.cfi_def_cfa_offset 16
 250 0004 00AF     		add	r7, sp, #0
 251              		.cfi_def_cfa_register 7
 252 0006 0346     		mov	r3, r0
 253 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 254              		.loc 1 189 25
 255 000a FB88     		ldrh	r3, [r7, #6]
 256 000c 9B09     		lsrs	r3, r3, #6
 257 000e 9BB2     		uxth	r3, r3
 258 0010 03F18043 		add	r3, r3, #1073741824
 259 0014 03F50433 		add	r3, r3, #135168
 260 0018 1968     		ldr	r1, [r3]
 261              		.loc 1 189 28
 262 001a FB88     		ldrh	r3, [r7, #6]
 263 001c 03F01F03 		and	r3, r3, #31
 264 0020 0122     		movs	r2, #1
 265 0022 9A40     		lsls	r2, r2, r3
 266              		.loc 1 189 25
 267 0024 FB88     		ldrh	r3, [r7, #6]
 268 0026 9B09     		lsrs	r3, r3, #6
 269 0028 9BB2     		uxth	r3, r3
 270 002a 03F18043 		add	r3, r3, #1073741824
 271 002e 03F50433 		add	r3, r3, #135168
 272 0032 1846     		mov	r0, r3
 273 0034 41EA0203 		orr	r3, r1, r2
 274 0038 0360     		str	r3, [r0]
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 275              		.loc 1 190 1
 276 003a 00BF     		nop
 277 003c 0C37     		adds	r7, r7, #12
 278              		.cfi_def_cfa_offset 4
 279 003e BD46     		mov	sp, r7
 280              		.cfi_def_cfa_register 13
 281              		@ sp needed
 282 0040 80BC     		pop	{r7}
 283              		.cfi_restore 7
 284              		.cfi_def_cfa_offset 0
 285 0042 7047     		bx	lr
 286              		.cfi_endproc
 287              	.LFE119:
 289              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 290              		.align	1
 291              		.global	rcu_periph_clock_sleep_disable
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 295              		.fpu softvfp
 297              	rcu_periph_clock_sleep_disable:
 298              	.LFB120:
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 299              		.loc 1 202 1
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 8
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 304 0000 80B4     		push	{r7}
 305              		.cfi_def_cfa_offset 4
 306              		.cfi_offset 7, -4
 307 0002 83B0     		sub	sp, sp, #12
 308              		.cfi_def_cfa_offset 16
 309 0004 00AF     		add	r7, sp, #0
 310              		.cfi_def_cfa_register 7
 311 0006 0346     		mov	r3, r0
 312 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 313              		.loc 1 203 25
 314 000a FB88     		ldrh	r3, [r7, #6]
 315 000c 9B09     		lsrs	r3, r3, #6
 316 000e 9BB2     		uxth	r3, r3
 317 0010 03F18043 		add	r3, r3, #1073741824
 318 0014 03F50433 		add	r3, r3, #135168
 319 0018 1968     		ldr	r1, [r3]
 320              		.loc 1 203 29
 321 001a FB88     		ldrh	r3, [r7, #6]
 322 001c 03F01F03 		and	r3, r3, #31
 323 0020 0122     		movs	r2, #1
 324 0022 02FA03F3 		lsl	r3, r2, r3
 325              		.loc 1 203 28
 326 0026 DA43     		mvns	r2, r3
 327              		.loc 1 203 25
 328 0028 FB88     		ldrh	r3, [r7, #6]
 329 002a 9B09     		lsrs	r3, r3, #6
 330 002c 9BB2     		uxth	r3, r3
 331 002e 03F18043 		add	r3, r3, #1073741824
 332 0032 03F50433 		add	r3, r3, #135168
 333 0036 1846     		mov	r0, r3
 334 0038 01EA0203 		and	r3, r1, r2
 335 003c 0360     		str	r3, [r0]
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 336              		.loc 1 204 1
 337 003e 00BF     		nop
 338 0040 0C37     		adds	r7, r7, #12
 339              		.cfi_def_cfa_offset 4
 340 0042 BD46     		mov	sp, r7
 341              		.cfi_def_cfa_register 13
 342              		@ sp needed
 343 0044 80BC     		pop	{r7}
 344              		.cfi_restore 7
 345              		.cfi_def_cfa_offset 0
 346 0046 7047     		bx	lr
 347              		.cfi_endproc
 348              	.LFE120:
 350              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 351              		.align	1
 352              		.global	rcu_periph_reset_enable
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu softvfp
 358              	rcu_periph_reset_enable:
 359              	.LFB121:
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the peripherals
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x = A,B,C,D,E,F,G): reset GPIO ports
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available f
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x = 0,1,2): reset SPI
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x = 0,1,2): reset USART
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x = 3,4): reset UART
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x = 0,1): reset I2C
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x = 0,1,CAN1 is only available for CL series): reset CAN
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x = 0,1,2,ADC2 is not available for CL series): reset ADC
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 360              		.loc 1 231 1
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 8
 363              		@ frame_needed = 1, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 365 0000 80B4     		push	{r7}
 366              		.cfi_def_cfa_offset 4
 367              		.cfi_offset 7, -4
 368 0002 83B0     		sub	sp, sp, #12
 369              		.cfi_def_cfa_offset 16
 370 0004 00AF     		add	r7, sp, #0
 371              		.cfi_def_cfa_register 7
 372 0006 0346     		mov	r3, r0
 373 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 374              		.loc 1 232 31
 375 000a FB88     		ldrh	r3, [r7, #6]
 376 000c 9B09     		lsrs	r3, r3, #6
 377 000e 9BB2     		uxth	r3, r3
 378 0010 03F18043 		add	r3, r3, #1073741824
 379 0014 03F50433 		add	r3, r3, #135168
 380 0018 1968     		ldr	r1, [r3]
 381              		.loc 1 232 34
 382 001a FB88     		ldrh	r3, [r7, #6]
 383 001c 03F01F03 		and	r3, r3, #31
 384 0020 0122     		movs	r2, #1
 385 0022 9A40     		lsls	r2, r2, r3
 386              		.loc 1 232 31
 387 0024 FB88     		ldrh	r3, [r7, #6]
 388 0026 9B09     		lsrs	r3, r3, #6
 389 0028 9BB2     		uxth	r3, r3
 390 002a 03F18043 		add	r3, r3, #1073741824
 391 002e 03F50433 		add	r3, r3, #135168
 392 0032 1846     		mov	r0, r3
 393 0034 41EA0203 		orr	r3, r1, r2
 394 0038 0360     		str	r3, [r0]
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 395              		.loc 1 233 1
 396 003a 00BF     		nop
 397 003c 0C37     		adds	r7, r7, #12
 398              		.cfi_def_cfa_offset 4
 399 003e BD46     		mov	sp, r7
 400              		.cfi_def_cfa_register 13
 401              		@ sp needed
 402 0040 80BC     		pop	{r7}
 403              		.cfi_restore 7
 404              		.cfi_def_cfa_offset 0
 405 0042 7047     		bx	lr
 406              		.cfi_endproc
 407              	.LFE121:
 409              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 410              		.align	1
 411              		.global	rcu_periph_reset_disable
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu softvfp
 417              	rcu_periph_reset_disable:
 418              	.LFB122:
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable reset the peripheral
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x = A,B,C,D,E,F,G): reset GPIO ports
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x = 0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available f
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x = 0,1,2): reset SPI
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x = 0,1,2): reset USART
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x = 3,4): reset UART
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x = 0,1): reset I2C
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x = 0,1,CAN1 is only available for CL series): reset CAN
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x = 0,1,2,ADC2 is not available for CL series): reset ADC
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 419              		.loc 1 260 1
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 8
 422              		@ frame_needed = 1, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 424 0000 80B4     		push	{r7}
 425              		.cfi_def_cfa_offset 4
 426              		.cfi_offset 7, -4
 427 0002 83B0     		sub	sp, sp, #12
 428              		.cfi_def_cfa_offset 16
 429 0004 00AF     		add	r7, sp, #0
 430              		.cfi_def_cfa_register 7
 431 0006 0346     		mov	r3, r0
 432 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 433              		.loc 1 261 31
 434 000a FB88     		ldrh	r3, [r7, #6]
 435 000c 9B09     		lsrs	r3, r3, #6
 436 000e 9BB2     		uxth	r3, r3
 437 0010 03F18043 		add	r3, r3, #1073741824
 438 0014 03F50433 		add	r3, r3, #135168
 439 0018 1968     		ldr	r1, [r3]
 440              		.loc 1 261 35
 441 001a FB88     		ldrh	r3, [r7, #6]
 442 001c 03F01F03 		and	r3, r3, #31
 443 0020 0122     		movs	r2, #1
 444 0022 02FA03F3 		lsl	r3, r2, r3
 445              		.loc 1 261 34
 446 0026 DA43     		mvns	r2, r3
 447              		.loc 1 261 31
 448 0028 FB88     		ldrh	r3, [r7, #6]
 449 002a 9B09     		lsrs	r3, r3, #6
 450 002c 9BB2     		uxth	r3, r3
 451 002e 03F18043 		add	r3, r3, #1073741824
 452 0032 03F50433 		add	r3, r3, #135168
 453 0036 1846     		mov	r0, r3
 454 0038 01EA0203 		and	r3, r1, r2
 455 003c 0360     		str	r3, [r0]
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 456              		.loc 1 262 1
 457 003e 00BF     		nop
 458 0040 0C37     		adds	r7, r7, #12
 459              		.cfi_def_cfa_offset 4
 460 0042 BD46     		mov	sp, r7
 461              		.cfi_def_cfa_register 13
 462              		@ sp needed
 463 0044 80BC     		pop	{r7}
 464              		.cfi_restore 7
 465              		.cfi_def_cfa_offset 0
 466 0046 7047     		bx	lr
 467              		.cfi_endproc
 468              	.LFE122:
 470              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 471              		.align	1
 472              		.global	rcu_bkp_reset_enable
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 476              		.fpu softvfp
 478              	rcu_bkp_reset_enable:
 479              	.LFB123:
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the BKP domain
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_enable(void)
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 480              		.loc 1 271 1
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 1, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 485 0000 80B4     		push	{r7}
 486              		.cfi_def_cfa_offset 4
 487              		.cfi_offset 7, -4
 488 0002 00AF     		add	r7, sp, #0
 489              		.cfi_def_cfa_register 7
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 490              		.loc 1 272 15
 491 0004 044B     		ldr	r3, .L11
 492 0006 1B68     		ldr	r3, [r3]
 493 0008 034A     		ldr	r2, .L11
 494 000a 43F48033 		orr	r3, r3, #65536
 495 000e 1360     		str	r3, [r2]
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 496              		.loc 1 273 1
 497 0010 00BF     		nop
 498 0012 BD46     		mov	sp, r7
 499              		.cfi_def_cfa_register 13
 500              		@ sp needed
 501 0014 80BC     		pop	{r7}
 502              		.cfi_restore 7
 503              		.cfi_def_cfa_offset 0
 504 0016 7047     		bx	lr
 505              	.L12:
 506              		.align	2
 507              	.L11:
 508 0018 20100240 		.word	1073877024
 509              		.cfi_endproc
 510              	.LFE123:
 512              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 513              		.align	1
 514              		.global	rcu_bkp_reset_disable
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 518              		.fpu softvfp
 520              	rcu_bkp_reset_disable:
 521              	.LFB124:
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the BKP domain reset
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_disable(void)
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 522              		.loc 1 282 1
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 1, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 527 0000 80B4     		push	{r7}
 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 7, -4
 530 0002 00AF     		add	r7, sp, #0
 531              		.cfi_def_cfa_register 7
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 532              		.loc 1 283 15
 533 0004 044B     		ldr	r3, .L14
 534 0006 1B68     		ldr	r3, [r3]
 535 0008 034A     		ldr	r2, .L14
 536 000a 23F48033 		bic	r3, r3, #65536
 537 000e 1360     		str	r3, [r2]
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 538              		.loc 1 284 1
 539 0010 00BF     		nop
 540 0012 BD46     		mov	sp, r7
 541              		.cfi_def_cfa_register 13
 542              		@ sp needed
 543 0014 80BC     		pop	{r7}
 544              		.cfi_restore 7
 545              		.cfi_def_cfa_offset 0
 546 0016 7047     		bx	lr
 547              	.L15:
 548              		.align	2
 549              	.L14:
 550 0018 20100240 		.word	1073877024
 551              		.cfi_endproc
 552              	.LFE124:
 554              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 555              		.align	1
 556              		.global	rcu_system_clock_source_config
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 560              		.fpu softvfp
 562              	rcu_system_clock_source_config:
 563              	.LFB125:
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the system clock source
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_sys: system clock source select
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 564              		.loc 1 297 1
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 16
 567              		@ frame_needed = 1, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 569 0000 80B4     		push	{r7}
 570              		.cfi_def_cfa_offset 4
 571              		.cfi_offset 7, -4
 572 0002 85B0     		sub	sp, sp, #20
 573              		.cfi_def_cfa_offset 24
 574 0004 00AF     		add	r7, sp, #0
 575              		.cfi_def_cfa_register 7
 576 0006 7860     		str	r0, [r7, #4]
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 577              		.loc 1 300 11
 578 0008 084B     		ldr	r3, .L17
 579              		.loc 1 300 9
 580 000a 1B68     		ldr	r3, [r3]
 581 000c FB60     		str	r3, [r7, #12]
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 582              		.loc 1 302 9
 583 000e FB68     		ldr	r3, [r7, #12]
 584 0010 23F00303 		bic	r3, r3, #3
 585 0014 FB60     		str	r3, [r7, #12]
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 586              		.loc 1 303 5
 587 0016 0549     		ldr	r1, .L17
 588              		.loc 1 303 21
 589 0018 FA68     		ldr	r2, [r7, #12]
 590 001a 7B68     		ldr	r3, [r7, #4]
 591 001c 1343     		orrs	r3, r3, r2
 592              		.loc 1 303 14
 593 001e 0B60     		str	r3, [r1]
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 594              		.loc 1 304 1
 595 0020 00BF     		nop
 596 0022 1437     		adds	r7, r7, #20
 597              		.cfi_def_cfa_offset 4
 598 0024 BD46     		mov	sp, r7
 599              		.cfi_def_cfa_register 13
 600              		@ sp needed
 601 0026 80BC     		pop	{r7}
 602              		.cfi_restore 7
 603              		.cfi_def_cfa_offset 0
 604 0028 7047     		bx	lr
 605              	.L18:
 606 002a 00BF     		.align	2
 607              	.L17:
 608 002c 04100240 		.word	1073876996
 609              		.cfi_endproc
 610              	.LFE125:
 612              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 613              		.align	1
 614              		.global	rcu_system_clock_source_get
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 618              		.fpu softvfp
 620              	rcu_system_clock_source_get:
 621              	.LFB126:
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock source
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 622              		.loc 1 316 1
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 1, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 627 0000 80B4     		push	{r7}
 628              		.cfi_def_cfa_offset 4
 629              		.cfi_offset 7, -4
 630 0002 00AF     		add	r7, sp, #0
 631              		.cfi_def_cfa_register 7
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 632              		.loc 1 317 22
 633 0004 034B     		ldr	r3, .L21
 634 0006 1B68     		ldr	r3, [r3]
 635 0008 03F00C03 		and	r3, r3, #12
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 636              		.loc 1 318 1
 637 000c 1846     		mov	r0, r3
 638 000e BD46     		mov	sp, r7
 639              		.cfi_def_cfa_register 13
 640              		@ sp needed
 641 0010 80BC     		pop	{r7}
 642              		.cfi_restore 7
 643              		.cfi_def_cfa_offset 0
 644 0012 7047     		bx	lr
 645              	.L22:
 646              		.align	2
 647              	.L21:
 648 0014 04100240 		.word	1073876996
 649              		.cfi_endproc
 650              	.LFE126:
 652              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 653              		.align	1
 654              		.global	rcu_ahb_clock_config
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 658              		.fpu softvfp
 660              	rcu_ahb_clock_config:
 661              	.LFB127:
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx(x = 1, 2, 4, 8, 16, 64, 128, 256, 512): select CK_SYS / x as C
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 662              		.loc 1 329 1
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 16
 665              		@ frame_needed = 1, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 667 0000 80B4     		push	{r7}
 668              		.cfi_def_cfa_offset 4
 669              		.cfi_offset 7, -4
 670 0002 85B0     		sub	sp, sp, #20
 671              		.cfi_def_cfa_offset 24
 672 0004 00AF     		add	r7, sp, #0
 673              		.cfi_def_cfa_register 7
 674 0006 7860     		str	r0, [r7, #4]
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 675              		.loc 1 332 11
 676 0008 084B     		ldr	r3, .L24
 677              		.loc 1 332 9
 678 000a 1B68     		ldr	r3, [r3]
 679 000c FB60     		str	r3, [r7, #12]
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 680              		.loc 1 335 9
 681 000e FB68     		ldr	r3, [r7, #12]
 682 0010 23F0F003 		bic	r3, r3, #240
 683 0014 FB60     		str	r3, [r7, #12]
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 684              		.loc 1 336 5
 685 0016 0549     		ldr	r1, .L24
 686              		.loc 1 336 21
 687 0018 FA68     		ldr	r2, [r7, #12]
 688 001a 7B68     		ldr	r3, [r7, #4]
 689 001c 1343     		orrs	r3, r3, r2
 690              		.loc 1 336 14
 691 001e 0B60     		str	r3, [r1]
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 692              		.loc 1 337 1
 693 0020 00BF     		nop
 694 0022 1437     		adds	r7, r7, #20
 695              		.cfi_def_cfa_offset 4
 696 0024 BD46     		mov	sp, r7
 697              		.cfi_def_cfa_register 13
 698              		@ sp needed
 699 0026 80BC     		pop	{r7}
 700              		.cfi_restore 7
 701              		.cfi_def_cfa_offset 0
 702 0028 7047     		bx	lr
 703              	.L25:
 704 002a 00BF     		.align	2
 705              	.L24:
 706 002c 04100240 		.word	1073876996
 707              		.cfi_endproc
 708              	.LFE127:
 710              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 711              		.align	1
 712              		.global	rcu_apb1_clock_config
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 716              		.fpu softvfp
 718              	rcu_apb1_clock_config:
 719              	.LFB128:
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB / 2 as CK_APB1
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB / 4 as CK_APB1
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB / 8 as CK_APB1
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB / 16 as CK_APB1
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 720              		.loc 1 352 1
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 16
 723              		@ frame_needed = 1, uses_anonymous_args = 0
 724              		@ link register save eliminated.
 725 0000 80B4     		push	{r7}
 726              		.cfi_def_cfa_offset 4
 727              		.cfi_offset 7, -4
 728 0002 85B0     		sub	sp, sp, #20
 729              		.cfi_def_cfa_offset 24
 730 0004 00AF     		add	r7, sp, #0
 731              		.cfi_def_cfa_register 7
 732 0006 7860     		str	r0, [r7, #4]
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 733              		.loc 1 355 11
 734 0008 084B     		ldr	r3, .L27
 735              		.loc 1 355 9
 736 000a 1B68     		ldr	r3, [r3]
 737 000c FB60     		str	r3, [r7, #12]
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 738              		.loc 1 358 9
 739 000e FB68     		ldr	r3, [r7, #12]
 740 0010 23F4E063 		bic	r3, r3, #1792
 741 0014 FB60     		str	r3, [r7, #12]
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 742              		.loc 1 359 5
 743 0016 0549     		ldr	r1, .L27
 744              		.loc 1 359 21
 745 0018 FA68     		ldr	r2, [r7, #12]
 746 001a 7B68     		ldr	r3, [r7, #4]
 747 001c 1343     		orrs	r3, r3, r2
 748              		.loc 1 359 14
 749 001e 0B60     		str	r3, [r1]
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 750              		.loc 1 360 1
 751 0020 00BF     		nop
 752 0022 1437     		adds	r7, r7, #20
 753              		.cfi_def_cfa_offset 4
 754 0024 BD46     		mov	sp, r7
 755              		.cfi_def_cfa_register 13
 756              		@ sp needed
 757 0026 80BC     		pop	{r7}
 758              		.cfi_restore 7
 759              		.cfi_def_cfa_offset 0
 760 0028 7047     		bx	lr
 761              	.L28:
 762 002a 00BF     		.align	2
 763              	.L27:
 764 002c 04100240 		.word	1073876996
 765              		.cfi_endproc
 766              	.LFE128:
 768              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 769              		.align	1
 770              		.global	rcu_apb2_clock_config
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu softvfp
 776              	rcu_apb2_clock_config:
 777              	.LFB129:
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB / 2 as CK_APB2
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB / 4 as CK_APB2
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB / 8 as CK_APB2
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB / 16 as CK_APB2
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 778              		.loc 1 375 1
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 16
 781              		@ frame_needed = 1, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 783 0000 80B4     		push	{r7}
 784              		.cfi_def_cfa_offset 4
 785              		.cfi_offset 7, -4
 786 0002 85B0     		sub	sp, sp, #20
 787              		.cfi_def_cfa_offset 24
 788 0004 00AF     		add	r7, sp, #0
 789              		.cfi_def_cfa_register 7
 790 0006 7860     		str	r0, [r7, #4]
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 791              		.loc 1 378 11
 792 0008 084B     		ldr	r3, .L30
 793              		.loc 1 378 9
 794 000a 1B68     		ldr	r3, [r3]
 795 000c FB60     		str	r3, [r7, #12]
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 796              		.loc 1 381 9
 797 000e FB68     		ldr	r3, [r7, #12]
 798 0010 23F46053 		bic	r3, r3, #14336
 799 0014 FB60     		str	r3, [r7, #12]
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 800              		.loc 1 382 5
 801 0016 0549     		ldr	r1, .L30
 802              		.loc 1 382 21
 803 0018 FA68     		ldr	r2, [r7, #12]
 804 001a 7B68     		ldr	r3, [r7, #4]
 805 001c 1343     		orrs	r3, r3, r2
 806              		.loc 1 382 14
 807 001e 0B60     		str	r3, [r1]
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 808              		.loc 1 383 1
 809 0020 00BF     		nop
 810 0022 1437     		adds	r7, r7, #20
 811              		.cfi_def_cfa_offset 4
 812 0024 BD46     		mov	sp, r7
 813              		.cfi_def_cfa_register 13
 814              		@ sp needed
 815 0026 80BC     		pop	{r7}
 816              		.cfi_restore 7
 817              		.cfi_def_cfa_offset 0
 818 0028 7047     		bx	lr
 819              	.L31:
 820 002a 00BF     		.align	2
 821              	.L30:
 822 002c 04100240 		.word	1073876996
 823              		.cfi_endproc
 824              	.LFE129:
 826              		.section	.text.rcu_ckout0_config,"ax",%progbits
 827              		.align	1
 828              		.global	rcu_ckout0_config
 829              		.syntax unified
 830              		.thumb
 831              		.thumb_func
 832              		.fpu softvfp
 834              	rcu_ckout0_config:
 835              	.LFB130:
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL / 2 selected
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2 / 2 selected
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL selected
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 836              		.loc 1 402 1
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 16
 839              		@ frame_needed = 1, uses_anonymous_args = 0
 840              		@ link register save eliminated.
 841 0000 80B4     		push	{r7}
 842              		.cfi_def_cfa_offset 4
 843              		.cfi_offset 7, -4
 844 0002 85B0     		sub	sp, sp, #20
 845              		.cfi_def_cfa_offset 24
 846 0004 00AF     		add	r7, sp, #0
 847              		.cfi_def_cfa_register 7
 848 0006 7860     		str	r0, [r7, #4]
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 849              		.loc 1 405 11
 850 0008 084B     		ldr	r3, .L33
 851              		.loc 1 405 9
 852 000a 1B68     		ldr	r3, [r3]
 853 000c FB60     		str	r3, [r7, #12]
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 854              		.loc 1 408 9
 855 000e FB68     		ldr	r3, [r7, #12]
 856 0010 23F0E063 		bic	r3, r3, #117440512
 857 0014 FB60     		str	r3, [r7, #12]
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 858              		.loc 1 409 5
 859 0016 0549     		ldr	r1, .L33
 860              		.loc 1 409 21
 861 0018 FA68     		ldr	r2, [r7, #12]
 862 001a 7B68     		ldr	r3, [r7, #4]
 863 001c 1343     		orrs	r3, r3, r2
 864              		.loc 1 409 14
 865 001e 0B60     		str	r3, [r1]
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 866              		.loc 1 410 1
 867 0020 00BF     		nop
 868 0022 1437     		adds	r7, r7, #20
 869              		.cfi_def_cfa_offset 4
 870 0024 BD46     		mov	sp, r7
 871              		.cfi_def_cfa_register 13
 872              		@ sp needed
 873 0026 80BC     		pop	{r7}
 874              		.cfi_restore 7
 875              		.cfi_def_cfa_offset 0
 876 0028 7047     		bx	lr
 877              	.L34:
 878 002a 00BF     		.align	2
 879              	.L33:
 880 002c 04100240 		.word	1073876996
 881              		.cfi_endproc
 882              	.LFE130:
 884              		.section	.text.rcu_pll_config,"ax",%progbits
 885              		.align	1
 886              		.global	rcu_pll_config
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 890              		.fpu softvfp
 892              	rcu_pll_config:
 893              	.LFB131:
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the main PLL clock 
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M / 2 clock selected as source clock of PLL
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..63, CL series x = 2..14, 16..63, 6.5): PLL clock *
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 894              		.loc 1 425 1
 895              		.cfi_startproc
 896              		@ args = 0, pretend = 0, frame = 16
 897              		@ frame_needed = 1, uses_anonymous_args = 0
 898              		@ link register save eliminated.
 899 0000 80B4     		push	{r7}
 900              		.cfi_def_cfa_offset 4
 901              		.cfi_offset 7, -4
 902 0002 85B0     		sub	sp, sp, #20
 903              		.cfi_def_cfa_offset 24
 904 0004 00AF     		add	r7, sp, #0
 905              		.cfi_def_cfa_register 7
 906 0006 7860     		str	r0, [r7, #4]
 907 0008 3960     		str	r1, [r7]
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 908              		.loc 1 426 14
 909 000a 0023     		movs	r3, #0
 910 000c FB60     		str	r3, [r7, #12]
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 911              		.loc 1 428 11
 912 000e 0B4B     		ldr	r3, .L36
 913              		.loc 1 428 9
 914 0010 1B68     		ldr	r3, [r3]
 915 0012 FB60     		str	r3, [r7, #12]
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 916              		.loc 1 431 9
 917 0014 FB68     		ldr	r3, [r7, #12]
 918 0016 23F09043 		bic	r3, r3, #1207959552
 919 001a 23F47413 		bic	r3, r3, #3997696
 920 001e FB60     		str	r3, [r7, #12]
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (pll_src | pll_mul);
 921              		.loc 1 432 21
 922 0020 7A68     		ldr	r2, [r7, #4]
 923 0022 3B68     		ldr	r3, [r7]
 924 0024 1343     		orrs	r3, r3, r2
 925              		.loc 1 432 9
 926 0026 FA68     		ldr	r2, [r7, #12]
 927 0028 1343     		orrs	r3, r3, r2
 928 002a FB60     		str	r3, [r7, #12]
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 929              		.loc 1 434 5
 930 002c 034A     		ldr	r2, .L36
 931              		.loc 1 434 14
 932 002e FB68     		ldr	r3, [r7, #12]
 933 0030 1360     		str	r3, [r2]
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 934              		.loc 1 435 1
 935 0032 00BF     		nop
 936 0034 1437     		adds	r7, r7, #20
 937              		.cfi_def_cfa_offset 4
 938 0036 BD46     		mov	sp, r7
 939              		.cfi_def_cfa_register 13
 940              		@ sp needed
 941 0038 80BC     		pop	{r7}
 942              		.cfi_restore 7
 943              		.cfi_def_cfa_offset 0
 944 003a 7047     		bx	lr
 945              	.L37:
 946              		.align	2
 947              	.L36:
 948 003c 04100240 		.word	1073876996
 949              		.cfi_endproc
 950              	.LFE131:
 952              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 953              		.align	1
 954              		.global	rcu_pllpresel_config
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 958              		.fpu softvfp
 960              	rcu_pllpresel_config:
 961              	.LFB132:
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL clock source preselection
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 962              		.loc 1 447 1
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 16
 965              		@ frame_needed = 1, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 967 0000 80B4     		push	{r7}
 968              		.cfi_def_cfa_offset 4
 969              		.cfi_offset 7, -4
 970 0002 85B0     		sub	sp, sp, #20
 971              		.cfi_def_cfa_offset 24
 972 0004 00AF     		add	r7, sp, #0
 973              		.cfi_def_cfa_register 7
 974 0006 7860     		str	r0, [r7, #4]
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 975              		.loc 1 448 14
 976 0008 0023     		movs	r3, #0
 977 000a FB60     		str	r3, [r7, #12]
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 978              		.loc 1 450 11
 979 000c 094B     		ldr	r3, .L39
 980              		.loc 1 450 9
 981 000e 1B68     		ldr	r3, [r3]
 982 0010 FB60     		str	r3, [r7, #12]
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source preselection */
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 983              		.loc 1 453 9
 984 0012 FB68     		ldr	r3, [r7, #12]
 985 0014 23F08043 		bic	r3, r3, #1073741824
 986 0018 FB60     		str	r3, [r7, #12]
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= pll_presel;
 987              		.loc 1 454 9
 988 001a FA68     		ldr	r2, [r7, #12]
 989 001c 7B68     		ldr	r3, [r7, #4]
 990 001e 1343     		orrs	r3, r3, r2
 991 0020 FB60     		str	r3, [r7, #12]
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 992              		.loc 1 456 5
 993 0022 044A     		ldr	r2, .L39
 994              		.loc 1 456 14
 995 0024 FB68     		ldr	r3, [r7, #12]
 996 0026 1360     		str	r3, [r2]
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 997              		.loc 1 457 1
 998 0028 00BF     		nop
 999 002a 1437     		adds	r7, r7, #20
 1000              		.cfi_def_cfa_offset 4
 1001 002c BD46     		mov	sp, r7
 1002              		.cfi_def_cfa_register 13
 1003              		@ sp needed
 1004 002e 80BC     		pop	{r7}
 1005              		.cfi_restore 7
 1006              		.cfi_def_cfa_offset 0
 1007 0030 7047     		bx	lr
 1008              	.L40:
 1009 0032 00BF     		.align	2
 1010              	.L39:
 1011 0034 2C100240 		.word	1073877036
 1012              		.cfi_endproc
 1013              	.LFE132:
 1015              		.section	.text.rcu_predv0_config,"ax",%progbits
 1016              		.align	1
 1017              		.global	rcu_predv0_config
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1021              		.fpu softvfp
 1023              	rcu_predv0_config:
 1024              	.LFB133:
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx (x = 1, 2): PREDV0 input source clock is divided x
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1025              		.loc 1 468 1
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 16
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 1030 0000 80B4     		push	{r7}
 1031              		.cfi_def_cfa_offset 4
 1032              		.cfi_offset 7, -4
 1033 0002 85B0     		sub	sp, sp, #20
 1034              		.cfi_def_cfa_offset 24
 1035 0004 00AF     		add	r7, sp, #0
 1036              		.cfi_def_cfa_register 7
 1037 0006 7860     		str	r0, [r7, #4]
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 1038              		.loc 1 469 14
 1039 0008 0023     		movs	r3, #0
 1040 000a FB60     		str	r3, [r7, #12]
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 1041              		.loc 1 471 11
 1042 000c 0A4B     		ldr	r3, .L43
 1043              		.loc 1 471 9
 1044 000e 1B68     		ldr	r3, [r3]
 1045 0010 FB60     		str	r3, [r7, #12]
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0 bit */
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
 1046              		.loc 1 473 9
 1047 0012 FB68     		ldr	r3, [r7, #12]
 1048 0014 23F40033 		bic	r3, r3, #131072
 1049 0018 FB60     		str	r3, [r7, #12]
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 1050              		.loc 1 474 7
 1051 001a 7B68     		ldr	r3, [r7, #4]
 1052 001c 012B     		cmp	r3, #1
 1053 001e 03D1     		bne	.L42
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* set the PREDV0 bit */
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 1054              		.loc 1 476 13
 1055 0020 FB68     		ldr	r3, [r7, #12]
 1056 0022 43F40033 		orr	r3, r3, #131072
 1057 0026 FB60     		str	r3, [r7, #12]
 1058              	.L42:
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 1059              		.loc 1 479 5
 1060 0028 034A     		ldr	r2, .L43
 1061              		.loc 1 479 14
 1062 002a FB68     		ldr	r3, [r7, #12]
 1063 002c 1360     		str	r3, [r2]
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1064              		.loc 1 480 1
 1065 002e 00BF     		nop
 1066 0030 1437     		adds	r7, r7, #20
 1067              		.cfi_def_cfa_offset 4
 1068 0032 BD46     		mov	sp, r7
 1069              		.cfi_def_cfa_register 13
 1070              		@ sp needed
 1071 0034 80BC     		pop	{r7}
 1072              		.cfi_restore 7
 1073              		.cfi_def_cfa_offset 0
 1074 0036 7047     		bx	lr
 1075              	.L44:
 1076              		.align	2
 1077              	.L43:
 1078 0038 04100240 		.word	1073876996
 1079              		.cfi_endproc
 1080              	.LFE133:
 1082              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 1083              		.align	1
 1084              		.global	rcu_adc_clock_config
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1088              		.fpu softvfp
 1090              	rcu_adc_clock_config:
 1091              	.LFB134:
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx (x = 1..16): PREDV0 input source clock is divided x
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (predv0_source | predv0_div);
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV1 division factor
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV1_DIVx (x = 1..16): PREDV1 input source clock is divided x
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the PREDV1 bits */
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV1 division factor */
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= predv1_div;
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL1 clock 
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..14,16,20): PLL1 clock * x
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul;
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL2 clock 
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..14,16,20,18..32,40): PLL2 clock * x
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the ADC prescaler factor
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2 / 2
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2 / 4
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2 / 6
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2 / 8
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2 / 12
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2 / 16
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB / 5
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV6: ADC prescaler select CK_AHB / 6
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV10: ADC prescaler select CK_AHB / 10
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV20: ADC prescaler select CK_AHB / 20
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1092              		.loc 1 575 1
 1093              		.cfi_startproc
 1094              		@ args = 0, pretend = 0, frame = 16
 1095              		@ frame_needed = 1, uses_anonymous_args = 0
 1096              		@ link register save eliminated.
 1097 0000 80B4     		push	{r7}
 1098              		.cfi_def_cfa_offset 4
 1099              		.cfi_offset 7, -4
 1100 0002 85B0     		sub	sp, sp, #20
 1101              		.cfi_def_cfa_offset 24
 1102 0004 00AF     		add	r7, sp, #0
 1103              		.cfi_def_cfa_register 7
 1104 0006 7860     		str	r0, [r7, #4]
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg0,reg1;
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the ADCPSC bits */
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 = RCU_CFG0;
 1105              		.loc 1 579 12
 1106 0008 2C4B     		ldr	r3, .L53
 1107              		.loc 1 579 10
 1108 000a 1B68     		ldr	r3, [r3]
 1109 000c FB60     		str	r3, [r7, #12]
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 1110              		.loc 1 580 10
 1111 000e FB68     		ldr	r3, [r7, #12]
 1112 0010 23F08053 		bic	r3, r3, #268435456
 1113 0014 23F44043 		bic	r3, r3, #49152
 1114 0018 FB60     		str	r3, [r7, #12]
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 = RCU_CFG1;
 1115              		.loc 1 581 12
 1116 001a 294B     		ldr	r3, .L53+4
 1117              		.loc 1 581 10
 1118 001c 1B68     		ldr	r3, [r3]
 1119 001e BB60     		str	r3, [r7, #8]
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 1120              		.loc 1 582 10
 1121 0020 BB68     		ldr	r3, [r7, #8]
 1122 0022 23F00053 		bic	r3, r3, #536870912
 1123 0026 BB60     		str	r3, [r7, #8]
 1124 0028 7B68     		ldr	r3, [r7, #4]
 1125 002a 0B2B     		cmp	r3, #11
 1126 002c 3AD8     		bhi	.L52
 1127 002e 01A2     		adr	r2, .L48
 1128 0030 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1129              		.p2align 2
 1130              	.L48:
 1131 0034 65000000 		.word	.L50+1
 1132 0038 65000000 		.word	.L50+1
 1133 003c 65000000 		.word	.L50+1
 1134 0040 65000000 		.word	.L50+1
 1135 0044 A5000000 		.word	.L52+1
 1136 0048 71000000 		.word	.L49+1
 1137 004c A5000000 		.word	.L52+1
 1138 0050 71000000 		.word	.L49+1
 1139 0054 89000000 		.word	.L47+1
 1140 0058 89000000 		.word	.L47+1
 1141 005c 89000000 		.word	.L47+1
 1142 0060 89000000 		.word	.L47+1
 1143              		.p2align 1
 1144              	.L50:
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the ADC prescaler factor */
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(adc_psc){
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 1145              		.loc 1 590 30
 1146 0064 7B68     		ldr	r3, [r7, #4]
 1147 0066 9B03     		lsls	r3, r3, #14
 1148              		.loc 1 590 18
 1149 0068 FA68     		ldr	r2, [r7, #12]
 1150 006a 1343     		orrs	r3, r3, r2
 1151 006c FB60     		str	r3, [r7, #12]
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 1152              		.loc 1 591 13
 1153 006e 1AE0     		b	.L51
 1154              	.L49:
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BIT(2);
 1155              		.loc 1 595 21
 1156 0070 7B68     		ldr	r3, [r7, #4]
 1157 0072 23F00403 		bic	r3, r3, #4
 1158 0076 7B60     		str	r3, [r7, #4]
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 1159              		.loc 1 596 31
 1160 0078 7B68     		ldr	r3, [r7, #4]
 1161 007a 9A03     		lsls	r2, r3, #14
 1162              		.loc 1 596 18
 1163 007c FB68     		ldr	r3, [r7, #12]
 1164 007e 1343     		orrs	r3, r3, r2
 1165 0080 43F08053 		orr	r3, r3, #268435456
 1166 0084 FB60     		str	r3, [r7, #12]
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 1167              		.loc 1 597 13
 1168 0086 0EE0     		b	.L51
 1169              	.L47:
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV6:
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV10:
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV20:
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BITS(2,3);
 1170              		.loc 1 603 21
 1171 0088 7B68     		ldr	r3, [r7, #4]
 1172 008a 23F00C03 		bic	r3, r3, #12
 1173 008e 7B60     		str	r3, [r7, #4]
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 1174              		.loc 1 604 30
 1175 0090 7B68     		ldr	r3, [r7, #4]
 1176 0092 9B03     		lsls	r3, r3, #14
 1177              		.loc 1 604 18
 1178 0094 FA68     		ldr	r2, [r7, #12]
 1179 0096 1343     		orrs	r3, r3, r2
 1180 0098 FB60     		str	r3, [r7, #12]
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 1181              		.loc 1 605 18
 1182 009a BB68     		ldr	r3, [r7, #8]
 1183 009c 43F00053 		orr	r3, r3, #536870912
 1184 00a0 BB60     		str	r3, [r7, #8]
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 1185              		.loc 1 606 13
 1186 00a2 00E0     		b	.L51
 1187              	.L52:
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         default:
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 1188              		.loc 1 609 13
 1189 00a4 00BF     		nop
 1190              	.L51:
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the register */
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg0;
 1191              		.loc 1 613 5
 1192 00a6 054A     		ldr	r2, .L53
 1193              		.loc 1 613 14
 1194 00a8 FB68     		ldr	r3, [r7, #12]
 1195 00aa 1360     		str	r3, [r2]
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg1;
 1196              		.loc 1 614 5
 1197 00ac 044A     		ldr	r2, .L53+4
 1198              		.loc 1 614 14
 1199 00ae BB68     		ldr	r3, [r7, #8]
 1200 00b0 1360     		str	r3, [r2]
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1201              		.loc 1 615 1
 1202 00b2 00BF     		nop
 1203 00b4 1437     		adds	r7, r7, #20
 1204              		.cfi_def_cfa_offset 4
 1205 00b6 BD46     		mov	sp, r7
 1206              		.cfi_def_cfa_register 13
 1207              		@ sp needed
 1208 00b8 80BC     		pop	{r7}
 1209              		.cfi_restore 7
 1210              		.cfi_def_cfa_offset 0
 1211 00ba 7047     		bx	lr
 1212              	.L54:
 1213              		.align	2
 1214              	.L53:
 1215 00bc 04100240 		.word	1073876996
 1216 00c0 2C100240 		.word	1073877036
 1217              		.cfi_endproc
 1218              	.LFE134:
 1220              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 1221              		.align	1
 1222              		.global	rcu_usb_clock_config
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1226              		.fpu softvfp
 1228              	rcu_usb_clock_config:
 1229              	.LFB135:
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the USBD / USBFS prescaler factor
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD / USBFS prescaler select CK_PLL / 1.5
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD / USBFS prescaler select CK_PLL / 1
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD / USBFS prescaler select CK_PLL / 2.5
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD / USBFS prescaler select CK_PLL / 2
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBD / USBFS prescaler select CK_PLL / 3
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBD / USBFS prescaler select CK_PLL / 3.5
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBD / USBFS prescaler select CK_PLL / 4
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1230              		.loc 1 632 1
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 16
 1233              		@ frame_needed = 1, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 1235 0000 80B4     		push	{r7}
 1236              		.cfi_def_cfa_offset 4
 1237              		.cfi_offset 7, -4
 1238 0002 85B0     		sub	sp, sp, #20
 1239              		.cfi_def_cfa_offset 24
 1240 0004 00AF     		add	r7, sp, #0
 1241              		.cfi_def_cfa_register 7
 1242 0006 7860     		str	r0, [r7, #4]
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 1243              		.loc 1 635 11
 1244 0008 084B     		ldr	r3, .L56
 1245              		.loc 1 635 9
 1246 000a 1B68     		ldr	r3, [r3]
 1247 000c FB60     		str	r3, [r7, #12]
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* configure the USBD / USBFS prescaler factor */
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 1248              		.loc 1 639 9
 1249 000e FB68     		ldr	r3, [r7, #12]
 1250 0010 23F44003 		bic	r3, r3, #12582912
 1251 0014 FB60     		str	r3, [r7, #12]
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 1252              		.loc 1 644 5
 1253 0016 0549     		ldr	r1, .L56
 1254              		.loc 1 644 21
 1255 0018 FA68     		ldr	r2, [r7, #12]
 1256 001a 7B68     		ldr	r3, [r7, #4]
 1257 001c 1343     		orrs	r3, r3, r2
 1258              		.loc 1 644 14
 1259 001e 0B60     		str	r3, [r1]
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1260              		.loc 1 645 1
 1261 0020 00BF     		nop
 1262 0022 1437     		adds	r7, r7, #20
 1263              		.cfi_def_cfa_offset 4
 1264 0024 BD46     		mov	sp, r7
 1265              		.cfi_def_cfa_register 13
 1266              		@ sp needed
 1267 0026 80BC     		pop	{r7}
 1268              		.cfi_restore 7
 1269              		.cfi_def_cfa_offset 0
 1270 0028 7047     		bx	lr
 1271              	.L57:
 1272 002a 00BF     		.align	2
 1273              	.L56:
 1274 002c 04100240 		.word	1073876996
 1275              		.cfi_endproc
 1276              	.LFE135:
 1278              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 1279              		.align	1
 1280              		.global	rcu_rtc_clock_config
 1281              		.syntax unified
 1282              		.thumb
 1283              		.thumb_func
 1284              		.fpu softvfp
 1286              	rcu_rtc_clock_config:
 1287              	.LFB136:
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the RTC clock source selection
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL / 128 selected as RTC source clock
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1288              		.loc 1 659 1
 1289              		.cfi_startproc
 1290              		@ args = 0, pretend = 0, frame = 16
 1291              		@ frame_needed = 1, uses_anonymous_args = 0
 1292              		@ link register save eliminated.
 1293 0000 80B4     		push	{r7}
 1294              		.cfi_def_cfa_offset 4
 1295              		.cfi_offset 7, -4
 1296 0002 85B0     		sub	sp, sp, #20
 1297              		.cfi_def_cfa_offset 24
 1298 0004 00AF     		add	r7, sp, #0
 1299              		.cfi_def_cfa_register 7
 1300 0006 7860     		str	r0, [r7, #4]
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL; 
 1301              		.loc 1 662 11
 1302 0008 084B     		ldr	r3, .L59
 1303              		.loc 1 662 9
 1304 000a 1B68     		ldr	r3, [r3]
 1305 000c FB60     		str	r3, [r7, #12]
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 1306              		.loc 1 664 9
 1307 000e FB68     		ldr	r3, [r7, #12]
 1308 0010 23F44073 		bic	r3, r3, #768
 1309 0014 FB60     		str	r3, [r7, #12]
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 1310              		.loc 1 665 5
 1311 0016 0549     		ldr	r1, .L59
 1312              		.loc 1 665 22
 1313 0018 FA68     		ldr	r2, [r7, #12]
 1314 001a 7B68     		ldr	r3, [r7, #4]
 1315 001c 1343     		orrs	r3, r3, r2
 1316              		.loc 1 665 15
 1317 001e 0B60     		str	r3, [r1]
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1318              		.loc 1 666 1
 1319 0020 00BF     		nop
 1320 0022 1437     		adds	r7, r7, #20
 1321              		.cfi_def_cfa_offset 4
 1322 0024 BD46     		mov	sp, r7
 1323              		.cfi_def_cfa_register 13
 1324              		@ sp needed
 1325 0026 80BC     		pop	{r7}
 1326              		.cfi_restore 7
 1327              		.cfi_def_cfa_offset 0
 1328 0028 7047     		bx	lr
 1329              	.L60:
 1330 002a 00BF     		.align	2
 1331              	.L59:
 1332 002c 20100240 		.word	1073877024
 1333              		.cfi_endproc
 1334              	.LFE136:
 1336              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 1337              		.align	1
 1338              		.global	rcu_ck48m_clock_config
 1339              		.syntax unified
 1340              		.thumb
 1341              		.thumb_func
 1342              		.fpu softvfp
 1344              	rcu_ck48m_clock_config:
 1345              	.LFB137:
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S1 clock source selection
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S2 clock source selection
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK48M clock source selection
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1346              		.loc 1 718 1
 1347              		.cfi_startproc
 1348              		@ args = 0, pretend = 0, frame = 16
 1349              		@ frame_needed = 1, uses_anonymous_args = 0
 1350              		@ link register save eliminated.
 1351 0000 80B4     		push	{r7}
 1352              		.cfi_def_cfa_offset 4
 1353              		.cfi_offset 7, -4
 1354 0002 85B0     		sub	sp, sp, #20
 1355              		.cfi_def_cfa_offset 24
 1356 0004 00AF     		add	r7, sp, #0
 1357              		.cfi_def_cfa_register 7
 1358 0006 7860     		str	r0, [r7, #4]
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_ADDCTL;
 1359              		.loc 1 721 11
 1360 0008 084B     		ldr	r3, .L62
 1361              		.loc 1 721 9
 1362 000a 1B68     		ldr	r3, [r3]
 1363 000c FB60     		str	r3, [r7, #12]
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 1364              		.loc 1 723 9
 1365 000e FB68     		ldr	r3, [r7, #12]
 1366 0010 23F00103 		bic	r3, r3, #1
 1367 0014 FB60     		str	r3, [r7, #12]
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1368              		.loc 1 724 5
 1369 0016 0549     		ldr	r1, .L62
 1370              		.loc 1 724 23
 1371 0018 FA68     		ldr	r2, [r7, #12]
 1372 001a 7B68     		ldr	r3, [r7, #4]
 1373 001c 1343     		orrs	r3, r3, r2
 1374              		.loc 1 724 16
 1375 001e 0B60     		str	r3, [r1]
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1376              		.loc 1 725 1
 1377 0020 00BF     		nop
 1378 0022 1437     		adds	r7, r7, #20
 1379              		.cfi_def_cfa_offset 4
 1380 0024 BD46     		mov	sp, r7
 1381              		.cfi_def_cfa_register 13
 1382              		@ sp needed
 1383 0026 80BC     		pop	{r7}
 1384              		.cfi_restore 7
 1385              		.cfi_def_cfa_offset 0
 1386 0028 7047     		bx	lr
 1387              	.L63:
 1388 002a 00BF     		.align	2
 1389              	.L62:
 1390 002c C0100240 		.word	1073877184
 1391              		.cfi_endproc
 1392              	.LFE137:
 1394              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1395              		.align	1
 1396              		.global	rcu_lxtal_drive_capability_config
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
 1400              		.fpu softvfp
 1402              	rcu_lxtal_drive_capability_config:
 1403              	.LFB138:
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the LXTAL drive capability
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1404              		.loc 1 739 1
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 16
 1407              		@ frame_needed = 1, uses_anonymous_args = 0
 1408              		@ link register save eliminated.
 1409 0000 80B4     		push	{r7}
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 7, -4
 1412 0002 85B0     		sub	sp, sp, #20
 1413              		.cfi_def_cfa_offset 24
 1414 0004 00AF     		add	r7, sp, #0
 1415              		.cfi_def_cfa_register 7
 1416 0006 7860     		str	r0, [r7, #4]
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL;
 1417              		.loc 1 742 11
 1418 0008 084B     		ldr	r3, .L65
 1419              		.loc 1 742 9
 1420 000a 1B68     		ldr	r3, [r3]
 1421 000c FB60     		str	r3, [r7, #12]
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1422              		.loc 1 745 9
 1423 000e FB68     		ldr	r3, [r7, #12]
 1424 0010 23F01803 		bic	r3, r3, #24
 1425 0014 FB60     		str	r3, [r7, #12]
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1426              		.loc 1 746 5
 1427 0016 0549     		ldr	r1, .L65
 1428              		.loc 1 746 22
 1429 0018 FA68     		ldr	r2, [r7, #12]
 1430 001a 7B68     		ldr	r3, [r7, #4]
 1431 001c 1343     		orrs	r3, r3, r2
 1432              		.loc 1 746 15
 1433 001e 0B60     		str	r3, [r1]
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1434              		.loc 1 747 1
 1435 0020 00BF     		nop
 1436 0022 1437     		adds	r7, r7, #20
 1437              		.cfi_def_cfa_offset 4
 1438 0024 BD46     		mov	sp, r7
 1439              		.cfi_def_cfa_register 13
 1440              		@ sp needed
 1441 0026 80BC     		pop	{r7}
 1442              		.cfi_restore 7
 1443              		.cfi_def_cfa_offset 0
 1444 0028 7047     		bx	lr
 1445              	.L66:
 1446 002a 00BF     		.align	2
 1447              	.L65:
 1448 002c 20100240 		.word	1073877024
 1449              		.cfi_endproc
 1450              	.LFE138:
 1452              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1453              		.align	1
 1454              		.global	rcu_osci_stab_wait
 1455              		.syntax unified
 1456              		.thumb
 1457              		.thumb_func
 1458              		.fpu softvfp
 1460              	rcu_osci_stab_wait:
 1461              	.LFB139:
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1462              		.loc 1 765 1
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 16
 1465              		@ frame_needed = 1, uses_anonymous_args = 0
 1466 0000 80B5     		push	{r7, lr}
 1467              		.cfi_def_cfa_offset 8
 1468              		.cfi_offset 7, -8
 1469              		.cfi_offset 14, -4
 1470 0002 84B0     		sub	sp, sp, #16
 1471              		.cfi_def_cfa_offset 24
 1472 0004 00AF     		add	r7, sp, #0
 1473              		.cfi_def_cfa_register 7
 1474 0006 0346     		mov	r3, r0
 1475 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1476              		.loc 1 766 14
 1477 000a 0023     		movs	r3, #0
 1478 000c FB60     		str	r3, [r7, #12]
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1479              		.loc 1 767 15
 1480 000e 0023     		movs	r3, #0
 1481 0010 FB72     		strb	r3, [r7, #11]
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1482              		.loc 1 768 16
 1483 0012 0023     		movs	r3, #0
 1484 0014 BB72     		strb	r3, [r7, #10]
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1485              		.loc 1 770 5
 1486 0016 FB88     		ldrh	r3, [r7, #6]
 1487 0018 43F21002 		movw	r2, #12304
 1488 001c 9342     		cmp	r3, r2
 1489 001e 75D0     		beq	.L87
 1490 0020 43F21002 		movw	r2, #12304
 1491 0024 9342     		cmp	r3, r2
 1492 0026 00F3B480 		bgt	.L100
 1493 002a B3F5106F 		cmp	r3, #2304
 1494 002e 00F08780 		beq	.L91
 1495 0032 B3F5106F 		cmp	r3, #2304
 1496 0036 00F3AC80 		bgt	.L100
 1497 003a B3F5006F 		cmp	r3, #2048
 1498 003e 32D0     		beq	.L79
 1499 0040 B3F5006F 		cmp	r3, #2048
 1500 0044 00F3A580 		bgt	.L100
 1501 0048 182B     		cmp	r3, #24
 1502 004a 00F09280 		beq	.L95
 1503 004e 182B     		cmp	r3, #24
 1504 0050 00F39F80 		bgt	.L100
 1505 0054 002B     		cmp	r3, #0
 1506 0056 40D0     		beq	.L83
 1507 0058 102B     		cmp	r3, #16
 1508 005a 40F09A80 		bne	.L100
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 1509              		.loc 1 773 14
 1510 005e 07E0     		b	.L74
 1511              	.L76:
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1512              		.loc 1 774 25
 1513 0060 1120     		movs	r0, #17
 1514 0062 FFF7FEFF 		bl	rcu_flag_get
 1515 0066 0346     		mov	r3, r0
 1516 0068 BB72     		strb	r3, [r7, #10]
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1517              		.loc 1 775 20
 1518 006a FB68     		ldr	r3, [r7, #12]
 1519 006c 0133     		adds	r3, r3, #1
 1520 006e FB60     		str	r3, [r7, #12]
 1521              	.L74:
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1522              		.loc 1 773 14
 1523 0070 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1524 0072 002B     		cmp	r3, #0
 1525 0074 04D1     		bne	.L75
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1526              		.loc 1 773 36 discriminator 1
 1527 0076 FB68     		ldr	r3, [r7, #12]
 1528 0078 4FF6FF72 		movw	r2, #65535
 1529 007c 9342     		cmp	r3, r2
 1530 007e EFD1     		bne	.L76
 1531              	.L75:
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 1532              		.loc 1 779 21
 1533 0080 1120     		movs	r0, #17
 1534 0082 FFF7FEFF 		bl	rcu_flag_get
 1535 0086 0346     		mov	r3, r0
 1536              		.loc 1 779 11
 1537 0088 002B     		cmp	r3, #0
 1538 008a 00F08480 		beq	.L101
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1539              		.loc 1 780 19
 1540 008e 0123     		movs	r3, #1
 1541 0090 FB72     		strb	r3, [r7, #11]
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1542              		.loc 1 782 9
 1543 0092 80E0     		b	.L101
 1544              	.L81:
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait LXTAL stable */
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1545              		.loc 1 787 25
 1546 0094 40F60100 		movw	r0, #2049
 1547 0098 FFF7FEFF 		bl	rcu_flag_get
 1548 009c 0346     		mov	r3, r0
 1549 009e BB72     		strb	r3, [r7, #10]
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1550              		.loc 1 788 20
 1551 00a0 FB68     		ldr	r3, [r7, #12]
 1552 00a2 0133     		adds	r3, r3, #1
 1553 00a4 FB60     		str	r3, [r7, #12]
 1554              	.L79:
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1555              		.loc 1 786 14
 1556 00a6 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1557 00a8 002B     		cmp	r3, #0
 1558 00aa 04D1     		bne	.L80
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1559              		.loc 1 786 36 discriminator 1
 1560 00ac FB68     		ldr	r3, [r7, #12]
 1561 00ae 6FF07C42 		mvn	r2, #-67108864
 1562 00b2 9342     		cmp	r3, r2
 1563 00b4 EED1     		bne	.L81
 1564              	.L80:
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 1565              		.loc 1 792 21
 1566 00b6 40F60100 		movw	r0, #2049
 1567 00ba FFF7FEFF 		bl	rcu_flag_get
 1568 00be 0346     		mov	r3, r0
 1569              		.loc 1 792 11
 1570 00c0 002B     		cmp	r3, #0
 1571 00c2 6AD0     		beq	.L102
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1572              		.loc 1 793 19
 1573 00c4 0123     		movs	r3, #1
 1574 00c6 FB72     		strb	r3, [r7, #11]
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1575              		.loc 1 795 9
 1576 00c8 67E0     		b	.L102
 1577              	.L85:
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC8M stable */
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1578              		.loc 1 800 25
 1579 00ca 0120     		movs	r0, #1
 1580 00cc FFF7FEFF 		bl	rcu_flag_get
 1581 00d0 0346     		mov	r3, r0
 1582 00d2 BB72     		strb	r3, [r7, #10]
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1583              		.loc 1 801 20
 1584 00d4 FB68     		ldr	r3, [r7, #12]
 1585 00d6 0133     		adds	r3, r3, #1
 1586 00d8 FB60     		str	r3, [r7, #12]
 1587              	.L83:
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1588              		.loc 1 799 14
 1589 00da BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1590 00dc 002B     		cmp	r3, #0
 1591 00de 03D1     		bne	.L84
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1592              		.loc 1 799 36 discriminator 1
 1593 00e0 FB68     		ldr	r3, [r7, #12]
 1594 00e2 B3F5A06F 		cmp	r3, #1280
 1595 00e6 F0D1     		bne	.L85
 1596              	.L84:
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 1597              		.loc 1 805 21
 1598 00e8 0120     		movs	r0, #1
 1599 00ea FFF7FEFF 		bl	rcu_flag_get
 1600 00ee 0346     		mov	r3, r0
 1601              		.loc 1 805 11
 1602 00f0 002B     		cmp	r3, #0
 1603 00f2 54D0     		beq	.L103
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1604              		.loc 1 806 19
 1605 00f4 0123     		movs	r3, #1
 1606 00f6 FB72     		strb	r3, [r7, #11]
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1607              		.loc 1 808 9
 1608 00f8 51E0     		b	.L103
 1609              	.L89:
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC48M stable */
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1610              		.loc 1 813 25
 1611 00fa 43F21100 		movw	r0, #12305
 1612 00fe FFF7FEFF 		bl	rcu_flag_get
 1613 0102 0346     		mov	r3, r0
 1614 0104 BB72     		strb	r3, [r7, #10]
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1615              		.loc 1 814 20
 1616 0106 FB68     		ldr	r3, [r7, #12]
 1617 0108 0133     		adds	r3, r3, #1
 1618 010a FB60     		str	r3, [r7, #12]
 1619              	.L87:
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1620              		.loc 1 812 14
 1621 010c BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1622 010e 002B     		cmp	r3, #0
 1623 0110 03D1     		bne	.L88
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1624              		.loc 1 812 36 discriminator 1
 1625 0112 FB68     		ldr	r3, [r7, #12]
 1626 0114 284A     		ldr	r2, .L107
 1627 0116 9342     		cmp	r3, r2
 1628 0118 EFD1     		bne	.L89
 1629              	.L88:
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 1630              		.loc 1 818 22
 1631 011a 43F21100 		movw	r0, #12305
 1632 011e FFF7FEFF 		bl	rcu_flag_get
 1633 0122 0346     		mov	r3, r0
 1634              		.loc 1 818 12
 1635 0124 002B     		cmp	r3, #0
 1636 0126 3CD0     		beq	.L104
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1637              		.loc 1 819 19
 1638 0128 0123     		movs	r3, #1
 1639 012a FB72     		strb	r3, [r7, #11]
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1640              		.loc 1 821 9
 1641 012c 39E0     		b	.L104
 1642              	.L93:
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC40K stable */
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1643              		.loc 1 826 25
 1644 012e 40F60110 		movw	r0, #2305
 1645 0132 FFF7FEFF 		bl	rcu_flag_get
 1646 0136 0346     		mov	r3, r0
 1647 0138 BB72     		strb	r3, [r7, #10]
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1648              		.loc 1 827 20
 1649 013a FB68     		ldr	r3, [r7, #12]
 1650 013c 0133     		adds	r3, r3, #1
 1651 013e FB60     		str	r3, [r7, #12]
 1652              	.L91:
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1653              		.loc 1 825 14
 1654 0140 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1655 0142 002B     		cmp	r3, #0
 1656 0144 03D1     		bne	.L92
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1657              		.loc 1 825 36 discriminator 1
 1658 0146 FB68     		ldr	r3, [r7, #12]
 1659 0148 1B4A     		ldr	r2, .L107
 1660 014a 9342     		cmp	r3, r2
 1661 014c EFD1     		bne	.L93
 1662              	.L92:
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 1663              		.loc 1 831 21
 1664 014e 40F60110 		movw	r0, #2305
 1665 0152 FFF7FEFF 		bl	rcu_flag_get
 1666 0156 0346     		mov	r3, r0
 1667              		.loc 1 831 11
 1668 0158 002B     		cmp	r3, #0
 1669 015a 24D0     		beq	.L105
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1670              		.loc 1 832 19
 1671 015c 0123     		movs	r3, #1
 1672 015e FB72     		strb	r3, [r7, #11]
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1673              		.loc 1 834 9
 1674 0160 21E0     		b	.L105
 1675              	.L97:
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL stable */
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1676              		.loc 1 839 25
 1677 0162 1920     		movs	r0, #25
 1678 0164 FFF7FEFF 		bl	rcu_flag_get
 1679 0168 0346     		mov	r3, r0
 1680 016a BB72     		strb	r3, [r7, #10]
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1681              		.loc 1 840 20
 1682 016c FB68     		ldr	r3, [r7, #12]
 1683 016e 0133     		adds	r3, r3, #1
 1684 0170 FB60     		str	r3, [r7, #12]
 1685              	.L95:
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1686              		.loc 1 838 14
 1687 0172 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1688 0174 002B     		cmp	r3, #0
 1689 0176 03D1     		bne	.L96
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1690              		.loc 1 838 36 discriminator 1
 1691 0178 FB68     		ldr	r3, [r7, #12]
 1692 017a 0F4A     		ldr	r2, .L107
 1693 017c 9342     		cmp	r3, r2
 1694 017e F0D1     		bne	.L97
 1695              	.L96:
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 1696              		.loc 1 844 21
 1697 0180 1920     		movs	r0, #25
 1698 0182 FFF7FEFF 		bl	rcu_flag_get
 1699 0186 0346     		mov	r3, r0
 1700              		.loc 1 844 11
 1701 0188 002B     		cmp	r3, #0
 1702 018a 0ED0     		beq	.L106
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1703              		.loc 1 845 19
 1704 018c 0123     		movs	r3, #1
 1705 018e FB72     		strb	r3, [r7, #11]
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1706              		.loc 1 847 9
 1707 0190 0BE0     		b	.L106
 1708              	.L100:
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL1 stable */
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL2 stable */
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 871:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 872:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 873:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 874:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 875:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 876:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 877:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1709              		.loc 1 877 9
 1710 0192 00BF     		nop
 1711 0194 0AE0     		b	.L78
 1712              	.L101:
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1713              		.loc 1 782 9
 1714 0196 00BF     		nop
 1715 0198 08E0     		b	.L78
 1716              	.L102:
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1717              		.loc 1 795 9
 1718 019a 00BF     		nop
 1719 019c 06E0     		b	.L78
 1720              	.L103:
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1721              		.loc 1 808 9
 1722 019e 00BF     		nop
 1723 01a0 04E0     		b	.L78
 1724              	.L104:
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1725              		.loc 1 821 9
 1726 01a2 00BF     		nop
 1727 01a4 02E0     		b	.L78
 1728              	.L105:
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1729              		.loc 1 834 9
 1730 01a6 00BF     		nop
 1731 01a8 00E0     		b	.L78
 1732              	.L106:
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1733              		.loc 1 847 9
 1734 01aa 00BF     		nop
 1735              	.L78:
 878:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 879:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 880:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return value */
 881:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return reval;
 1736              		.loc 1 881 12
 1737 01ac FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 882:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1738              		.loc 1 882 1
 1739 01ae 1846     		mov	r0, r3
 1740 01b0 1037     		adds	r7, r7, #16
 1741              		.cfi_def_cfa_offset 8
 1742 01b2 BD46     		mov	sp, r7
 1743              		.cfi_def_cfa_register 13
 1744              		@ sp needed
 1745 01b4 80BD     		pop	{r7, pc}
 1746              	.L108:
 1747 01b6 00BF     		.align	2
 1748              	.L107:
 1749 01b8 FFFF0F00 		.word	1048575
 1750              		.cfi_endproc
 1751              	.LFE139:
 1753              		.section	.text.rcu_osci_on,"ax",%progbits
 1754              		.align	1
 1755              		.global	rcu_osci_on
 1756              		.syntax unified
 1757              		.thumb
 1758              		.thumb_func
 1759              		.fpu softvfp
 1761              	rcu_osci_on:
 1762              	.LFB140:
 883:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 884:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 885:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn on the oscillator
 886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 887:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 888:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 889:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 890:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 891:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 892:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 893:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 894:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 895:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 896:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 897:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 898:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 899:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 900:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1763              		.loc 1 900 1
 1764              		.cfi_startproc
 1765              		@ args = 0, pretend = 0, frame = 8
 1766              		@ frame_needed = 1, uses_anonymous_args = 0
 1767              		@ link register save eliminated.
 1768 0000 80B4     		push	{r7}
 1769              		.cfi_def_cfa_offset 4
 1770              		.cfi_offset 7, -4
 1771 0002 83B0     		sub	sp, sp, #12
 1772              		.cfi_def_cfa_offset 16
 1773 0004 00AF     		add	r7, sp, #0
 1774              		.cfi_def_cfa_register 7
 1775 0006 0346     		mov	r3, r0
 1776 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 901:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1777              		.loc 1 901 23
 1778 000a FB88     		ldrh	r3, [r7, #6]
 1779 000c 9B09     		lsrs	r3, r3, #6
 1780 000e 9BB2     		uxth	r3, r3
 1781 0010 03F18043 		add	r3, r3, #1073741824
 1782 0014 03F50433 		add	r3, r3, #135168
 1783 0018 1968     		ldr	r1, [r3]
 1784              		.loc 1 901 26
 1785 001a FB88     		ldrh	r3, [r7, #6]
 1786 001c 03F01F03 		and	r3, r3, #31
 1787 0020 0122     		movs	r2, #1
 1788 0022 9A40     		lsls	r2, r2, r3
 1789              		.loc 1 901 23
 1790 0024 FB88     		ldrh	r3, [r7, #6]
 1791 0026 9B09     		lsrs	r3, r3, #6
 1792 0028 9BB2     		uxth	r3, r3
 1793 002a 03F18043 		add	r3, r3, #1073741824
 1794 002e 03F50433 		add	r3, r3, #135168
 1795 0032 1846     		mov	r0, r3
 1796 0034 41EA0203 		orr	r3, r1, r2
 1797 0038 0360     		str	r3, [r0]
 902:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1798              		.loc 1 902 1
 1799 003a 00BF     		nop
 1800 003c 0C37     		adds	r7, r7, #12
 1801              		.cfi_def_cfa_offset 4
 1802 003e BD46     		mov	sp, r7
 1803              		.cfi_def_cfa_register 13
 1804              		@ sp needed
 1805 0040 80BC     		pop	{r7}
 1806              		.cfi_restore 7
 1807              		.cfi_def_cfa_offset 0
 1808 0042 7047     		bx	lr
 1809              		.cfi_endproc
 1810              	.LFE140:
 1812              		.section	.text.rcu_osci_off,"ax",%progbits
 1813              		.align	1
 1814              		.global	rcu_osci_off
 1815              		.syntax unified
 1816              		.thumb
 1817              		.thumb_func
 1818              		.fpu softvfp
 1820              	rcu_osci_off:
 1821              	.LFB141:
 903:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 904:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 905:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn off the oscillator
 906:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 907:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 908:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 909:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 910:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 911:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 912:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 913:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 914:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 915:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 916:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 918:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 919:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 920:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1822              		.loc 1 920 1
 1823              		.cfi_startproc
 1824              		@ args = 0, pretend = 0, frame = 8
 1825              		@ frame_needed = 1, uses_anonymous_args = 0
 1826              		@ link register save eliminated.
 1827 0000 80B4     		push	{r7}
 1828              		.cfi_def_cfa_offset 4
 1829              		.cfi_offset 7, -4
 1830 0002 83B0     		sub	sp, sp, #12
 1831              		.cfi_def_cfa_offset 16
 1832 0004 00AF     		add	r7, sp, #0
 1833              		.cfi_def_cfa_register 7
 1834 0006 0346     		mov	r3, r0
 1835 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 921:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1836              		.loc 1 921 23
 1837 000a FB88     		ldrh	r3, [r7, #6]
 1838 000c 9B09     		lsrs	r3, r3, #6
 1839 000e 9BB2     		uxth	r3, r3
 1840 0010 03F18043 		add	r3, r3, #1073741824
 1841 0014 03F50433 		add	r3, r3, #135168
 1842 0018 1968     		ldr	r1, [r3]
 1843              		.loc 1 921 27
 1844 001a FB88     		ldrh	r3, [r7, #6]
 1845 001c 03F01F03 		and	r3, r3, #31
 1846 0020 0122     		movs	r2, #1
 1847 0022 02FA03F3 		lsl	r3, r2, r3
 1848              		.loc 1 921 26
 1849 0026 DA43     		mvns	r2, r3
 1850              		.loc 1 921 23
 1851 0028 FB88     		ldrh	r3, [r7, #6]
 1852 002a 9B09     		lsrs	r3, r3, #6
 1853 002c 9BB2     		uxth	r3, r3
 1854 002e 03F18043 		add	r3, r3, #1073741824
 1855 0032 03F50433 		add	r3, r3, #135168
 1856 0036 1846     		mov	r0, r3
 1857 0038 01EA0203 		and	r3, r1, r2
 1858 003c 0360     		str	r3, [r0]
 922:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1859              		.loc 1 922 1
 1860 003e 00BF     		nop
 1861 0040 0C37     		adds	r7, r7, #12
 1862              		.cfi_def_cfa_offset 4
 1863 0042 BD46     		mov	sp, r7
 1864              		.cfi_def_cfa_register 13
 1865              		@ sp needed
 1866 0044 80BC     		pop	{r7}
 1867              		.cfi_restore 7
 1868              		.cfi_def_cfa_offset 0
 1869 0046 7047     		bx	lr
 1870              		.cfi_endproc
 1871              	.LFE141:
 1873              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1874              		.align	1
 1875              		.global	rcu_osci_bypass_mode_enable
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1879              		.fpu softvfp
 1881              	rcu_osci_bypass_mode_enable:
 1882              	.LFB142:
 923:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 924:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 925:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 926:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 927:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 928:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 929:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 930:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 931:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 932:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 933:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 934:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1883              		.loc 1 934 1
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 16
 1886              		@ frame_needed = 1, uses_anonymous_args = 0
 1887              		@ link register save eliminated.
 1888 0000 80B4     		push	{r7}
 1889              		.cfi_def_cfa_offset 4
 1890              		.cfi_offset 7, -4
 1891 0002 85B0     		sub	sp, sp, #20
 1892              		.cfi_def_cfa_offset 24
 1893 0004 00AF     		add	r7, sp, #0
 1894              		.cfi_def_cfa_register 7
 1895 0006 0346     		mov	r3, r0
 1896 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 935:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 936:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 937:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1897              		.loc 1 937 5
 1898 000a FB88     		ldrh	r3, [r7, #6]
 1899 000c 43F21002 		movw	r2, #12304
 1900 0010 9342     		cmp	r3, r2
 1901 0012 35D0     		beq	.L116
 1902 0014 43F21002 		movw	r2, #12304
 1903 0018 9342     		cmp	r3, r2
 1904 001a 33DC     		bgt	.L117
 1905 001c B3F5106F 		cmp	r3, #2304
 1906 0020 2ED0     		beq	.L116
 1907 0022 B3F5106F 		cmp	r3, #2304
 1908 0026 2DDC     		bgt	.L117
 1909 0028 B3F5006F 		cmp	r3, #2048
 1910 002c 19D0     		beq	.L114
 1911 002e B3F5006F 		cmp	r3, #2048
 1912 0032 27DC     		bgt	.L117
 1913 0034 182B     		cmp	r3, #24
 1914 0036 23D0     		beq	.L116
 1915 0038 182B     		cmp	r3, #24
 1916 003a 23DC     		bgt	.L117
 1917 003c 002B     		cmp	r3, #0
 1918 003e 1FD0     		beq	.L116
 1919 0040 102B     		cmp	r3, #16
 1920 0042 1FD1     		bne	.L117
 938:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
 939:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 940:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1921              		.loc 1 940 15
 1922 0044 124B     		ldr	r3, .L119
 1923              		.loc 1 940 13
 1924 0046 1B68     		ldr	r3, [r3]
 1925 0048 FB60     		str	r3, [r7, #12]
 941:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1926              		.loc 1 941 17
 1927 004a 114B     		ldr	r3, .L119
 1928 004c 1B68     		ldr	r3, [r3]
 1929 004e 104A     		ldr	r2, .L119
 1930 0050 23F48033 		bic	r3, r3, #65536
 1931 0054 1360     		str	r3, [r2]
 942:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1932              		.loc 1 942 9
 1933 0056 0E4A     		ldr	r2, .L119
 1934              		.loc 1 942 24
 1935 0058 FB68     		ldr	r3, [r7, #12]
 1936 005a 43F48023 		orr	r3, r3, #262144
 1937              		.loc 1 942 17
 1938 005e 1360     		str	r3, [r2]
 943:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1939              		.loc 1 943 9
 1940 0060 11E0     		b	.L115
 1941              	.L114:
 944:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
 945:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 946:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1942              		.loc 1 946 15
 1943 0062 0C4B     		ldr	r3, .L119+4
 1944              		.loc 1 946 13
 1945 0064 1B68     		ldr	r3, [r3]
 1946 0066 FB60     		str	r3, [r7, #12]
 947:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1947              		.loc 1 947 19
 1948 0068 0A4B     		ldr	r3, .L119+4
 1949 006a 1B68     		ldr	r3, [r3]
 1950 006c 094A     		ldr	r2, .L119+4
 1951 006e 23F00103 		bic	r3, r3, #1
 1952 0072 1360     		str	r3, [r2]
 948:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1953              		.loc 1 948 9
 1954 0074 074A     		ldr	r2, .L119+4
 1955              		.loc 1 948 26
 1956 0076 FB68     		ldr	r3, [r7, #12]
 1957 0078 43F00403 		orr	r3, r3, #4
 1958              		.loc 1 948 19
 1959 007c 1360     		str	r3, [r2]
 949:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1960              		.loc 1 949 9
 1961 007e 02E0     		b	.L115
 1962              	.L116:
 950:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 951:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 952:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 953:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 954:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 955:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 956:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 957:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 958:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1963              		.loc 1 958 9
 1964 0080 00BF     		nop
 1965 0082 00E0     		b	.L118
 1966              	.L117:
 959:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 960:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1967              		.loc 1 960 9
 1968 0084 00BF     		nop
 1969              	.L115:
 1970              	.L118:
 961:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 962:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1971              		.loc 1 962 1
 1972 0086 00BF     		nop
 1973 0088 1437     		adds	r7, r7, #20
 1974              		.cfi_def_cfa_offset 4
 1975 008a BD46     		mov	sp, r7
 1976              		.cfi_def_cfa_register 13
 1977              		@ sp needed
 1978 008c 80BC     		pop	{r7}
 1979              		.cfi_restore 7
 1980              		.cfi_def_cfa_offset 0
 1981 008e 7047     		bx	lr
 1982              	.L120:
 1983              		.align	2
 1984              	.L119:
 1985 0090 00100240 		.word	1073876992
 1986 0094 20100240 		.word	1073877024
 1987              		.cfi_endproc
 1988              	.LFE142:
 1990              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1991              		.align	1
 1992              		.global	rcu_osci_bypass_mode_disable
 1993              		.syntax unified
 1994              		.thumb
 1995              		.thumb_func
 1996              		.fpu softvfp
 1998              	rcu_osci_bypass_mode_disable:
 1999              	.LFB143:
 963:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 964:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 965:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 966:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 967:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 968:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 969:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 970:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 971:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 972:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 973:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 974:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2000              		.loc 1 974 1
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 16
 2003              		@ frame_needed = 1, uses_anonymous_args = 0
 2004              		@ link register save eliminated.
 2005 0000 80B4     		push	{r7}
 2006              		.cfi_def_cfa_offset 4
 2007              		.cfi_offset 7, -4
 2008 0002 85B0     		sub	sp, sp, #20
 2009              		.cfi_def_cfa_offset 24
 2010 0004 00AF     		add	r7, sp, #0
 2011              		.cfi_def_cfa_register 7
 2012 0006 0346     		mov	r3, r0
 2013 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 975:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 976:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 977:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 2014              		.loc 1 977 5
 2015 000a FB88     		ldrh	r3, [r7, #6]
 2016 000c 43F21002 		movw	r2, #12304
 2017 0010 9342     		cmp	r3, r2
 2018 0012 35D0     		beq	.L126
 2019 0014 43F21002 		movw	r2, #12304
 2020 0018 9342     		cmp	r3, r2
 2021 001a 33DC     		bgt	.L127
 2022 001c B3F5106F 		cmp	r3, #2304
 2023 0020 2ED0     		beq	.L126
 2024 0022 B3F5106F 		cmp	r3, #2304
 2025 0026 2DDC     		bgt	.L127
 2026 0028 B3F5006F 		cmp	r3, #2048
 2027 002c 19D0     		beq	.L124
 2028 002e B3F5006F 		cmp	r3, #2048
 2029 0032 27DC     		bgt	.L127
 2030 0034 182B     		cmp	r3, #24
 2031 0036 23D0     		beq	.L126
 2032 0038 182B     		cmp	r3, #24
 2033 003a 23DC     		bgt	.L127
 2034 003c 002B     		cmp	r3, #0
 2035 003e 1FD0     		beq	.L126
 2036 0040 102B     		cmp	r3, #16
 2037 0042 1FD1     		bne	.L127
 978:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
 979:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 980:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 2038              		.loc 1 980 15
 2039 0044 124B     		ldr	r3, .L129
 2040              		.loc 1 980 13
 2041 0046 1B68     		ldr	r3, [r3]
 2042 0048 FB60     		str	r3, [r7, #12]
 981:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2043              		.loc 1 981 17
 2044 004a 114B     		ldr	r3, .L129
 2045 004c 1B68     		ldr	r3, [r3]
 2046 004e 104A     		ldr	r2, .L129
 2047 0050 23F48033 		bic	r3, r3, #65536
 2048 0054 1360     		str	r3, [r2]
 982:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 2049              		.loc 1 982 9
 2050 0056 0E4A     		ldr	r2, .L129
 2051              		.loc 1 982 24
 2052 0058 FB68     		ldr	r3, [r7, #12]
 2053 005a 23F48023 		bic	r3, r3, #262144
 2054              		.loc 1 982 17
 2055 005e 1360     		str	r3, [r2]
 983:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2056              		.loc 1 983 9
 2057 0060 11E0     		b	.L125
 2058              	.L124:
 984:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
 985:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 986:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 2059              		.loc 1 986 15
 2060 0062 0C4B     		ldr	r3, .L129+4
 2061              		.loc 1 986 13
 2062 0064 1B68     		ldr	r3, [r3]
 2063 0066 FB60     		str	r3, [r7, #12]
 987:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2064              		.loc 1 987 19
 2065 0068 0A4B     		ldr	r3, .L129+4
 2066 006a 1B68     		ldr	r3, [r3]
 2067 006c 094A     		ldr	r2, .L129+4
 2068 006e 23F00103 		bic	r3, r3, #1
 2069 0072 1360     		str	r3, [r2]
 988:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 2070              		.loc 1 988 9
 2071 0074 074A     		ldr	r2, .L129+4
 2072              		.loc 1 988 26
 2073 0076 FB68     		ldr	r3, [r7, #12]
 2074 0078 23F00403 		bic	r3, r3, #4
 2075              		.loc 1 988 19
 2076 007c 1360     		str	r3, [r2]
 989:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2077              		.loc 1 989 9
 2078 007e 02E0     		b	.L125
 2079              	.L126:
 990:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 991:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 992:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 993:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 994:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 995:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 996:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 997:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 998:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2080              		.loc 1 998 9
 2081 0080 00BF     		nop
 2082 0082 00E0     		b	.L128
 2083              	.L127:
 999:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1000:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2084              		.loc 1 1000 9
 2085 0084 00BF     		nop
 2086              	.L125:
 2087              	.L128:
1001:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1002:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2088              		.loc 1 1002 1
 2089 0086 00BF     		nop
 2090 0088 1437     		adds	r7, r7, #20
 2091              		.cfi_def_cfa_offset 4
 2092 008a BD46     		mov	sp, r7
 2093              		.cfi_def_cfa_register 13
 2094              		@ sp needed
 2095 008c 80BC     		pop	{r7}
 2096              		.cfi_restore 7
 2097              		.cfi_def_cfa_offset 0
 2098 008e 7047     		bx	lr
 2099              	.L130:
 2100              		.align	2
 2101              	.L129:
 2102 0090 00100240 		.word	1073876992
 2103 0094 20100240 		.word	1073877024
 2104              		.cfi_endproc
 2105              	.LFE143:
 2107              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 2108              		.align	1
 2109              		.global	rcu_irc8m_adjust_value_set
 2110              		.syntax unified
 2111              		.thumb
 2112              		.thumb_func
 2113              		.fpu softvfp
 2115              	rcu_irc8m_adjust_value_set:
 2116              	.LFB144:
1003:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1004:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1005:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      set the IRC8M adjust value
1006:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1007:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        0x00 - 0x1F
1008:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1009:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1010:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1011:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1012:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2117              		.loc 1 1012 1
 2118              		.cfi_startproc
 2119              		@ args = 0, pretend = 0, frame = 16
 2120              		@ frame_needed = 1, uses_anonymous_args = 0
 2121              		@ link register save eliminated.
 2122 0000 80B4     		push	{r7}
 2123              		.cfi_def_cfa_offset 4
 2124              		.cfi_offset 7, -4
 2125 0002 85B0     		sub	sp, sp, #20
 2126              		.cfi_def_cfa_offset 24
 2127 0004 00AF     		add	r7, sp, #0
 2128              		.cfi_def_cfa_register 7
 2129 0006 7860     		str	r0, [r7, #4]
1013:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
1014:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1015:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CTL;
 2130              		.loc 1 1015 11
 2131 0008 094B     		ldr	r3, .L132
 2132              		.loc 1 1015 9
 2133 000a 1B68     		ldr	r3, [r3]
 2134 000c FB60     		str	r3, [r7, #12]
1016:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1017:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 2135              		.loc 1 1017 9
 2136 000e FB68     		ldr	r3, [r7, #12]
 2137 0010 23F0F803 		bic	r3, r3, #248
 2138 0014 FB60     		str	r3, [r7, #12]
1018:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 2139              		.loc 1 1018 62
 2140 0016 7B68     		ldr	r3, [r7, #4]
 2141 0018 DB00     		lsls	r3, r3, #3
 2142 001a DAB2     		uxtb	r2, r3
 2143              		.loc 1 1018 5
 2144 001c 0449     		ldr	r1, .L132
 2145              		.loc 1 1018 20
 2146 001e FB68     		ldr	r3, [r7, #12]
 2147 0020 1343     		orrs	r3, r3, r2
 2148              		.loc 1 1018 13
 2149 0022 0B60     		str	r3, [r1]
1019:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2150              		.loc 1 1019 1
 2151 0024 00BF     		nop
 2152 0026 1437     		adds	r7, r7, #20
 2153              		.cfi_def_cfa_offset 4
 2154 0028 BD46     		mov	sp, r7
 2155              		.cfi_def_cfa_register 13
 2156              		@ sp needed
 2157 002a 80BC     		pop	{r7}
 2158              		.cfi_restore 7
 2159              		.cfi_def_cfa_offset 0
 2160 002c 7047     		bx	lr
 2161              	.L133:
 2162 002e 00BF     		.align	2
 2163              	.L132:
 2164 0030 00100240 		.word	1073876992
 2165              		.cfi_endproc
 2166              	.LFE144:
 2168              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 2169              		.align	1
 2170              		.global	rcu_hxtal_clock_monitor_enable
 2171              		.syntax unified
 2172              		.thumb
 2173              		.thumb_func
 2174              		.fpu softvfp
 2176              	rcu_hxtal_clock_monitor_enable:
 2177              	.LFB145:
1020:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1021:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1022:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the HXTAL clock monitor
1023:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1024:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1025:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1026:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1027:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1028:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1029:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2178              		.loc 1 1029 1
 2179              		.cfi_startproc
 2180              		@ args = 0, pretend = 0, frame = 0
 2181              		@ frame_needed = 1, uses_anonymous_args = 0
 2182              		@ link register save eliminated.
 2183 0000 80B4     		push	{r7}
 2184              		.cfi_def_cfa_offset 4
 2185              		.cfi_offset 7, -4
 2186 0002 00AF     		add	r7, sp, #0
 2187              		.cfi_def_cfa_register 7
1030:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 2188              		.loc 1 1030 13
 2189 0004 044B     		ldr	r3, .L135
 2190 0006 1B68     		ldr	r3, [r3]
 2191 0008 034A     		ldr	r2, .L135
 2192 000a 43F40023 		orr	r3, r3, #524288
 2193 000e 1360     		str	r3, [r2]
1031:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2194              		.loc 1 1031 1
 2195 0010 00BF     		nop
 2196 0012 BD46     		mov	sp, r7
 2197              		.cfi_def_cfa_register 13
 2198              		@ sp needed
 2199 0014 80BC     		pop	{r7}
 2200              		.cfi_restore 7
 2201              		.cfi_def_cfa_offset 0
 2202 0016 7047     		bx	lr
 2203              	.L136:
 2204              		.align	2
 2205              	.L135:
 2206 0018 00100240 		.word	1073876992
 2207              		.cfi_endproc
 2208              	.LFE145:
 2210              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2211              		.align	1
 2212              		.global	rcu_hxtal_clock_monitor_disable
 2213              		.syntax unified
 2214              		.thumb
 2215              		.thumb_func
 2216              		.fpu softvfp
 2218              	rcu_hxtal_clock_monitor_disable:
 2219              	.LFB146:
1032:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1033:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1034:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the HXTAL clock monitor
1035:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1036:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1037:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1038:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1039:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1040:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2220              		.loc 1 1040 1
 2221              		.cfi_startproc
 2222              		@ args = 0, pretend = 0, frame = 0
 2223              		@ frame_needed = 1, uses_anonymous_args = 0
 2224              		@ link register save eliminated.
 2225 0000 80B4     		push	{r7}
 2226              		.cfi_def_cfa_offset 4
 2227              		.cfi_offset 7, -4
 2228 0002 00AF     		add	r7, sp, #0
 2229              		.cfi_def_cfa_register 7
1041:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 2230              		.loc 1 1041 13
 2231 0004 044B     		ldr	r3, .L138
 2232 0006 1B68     		ldr	r3, [r3]
 2233 0008 034A     		ldr	r2, .L138
 2234 000a 23F40023 		bic	r3, r3, #524288
 2235 000e 1360     		str	r3, [r2]
1042:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2236              		.loc 1 1042 1
 2237 0010 00BF     		nop
 2238 0012 BD46     		mov	sp, r7
 2239              		.cfi_def_cfa_register 13
 2240              		@ sp needed
 2241 0014 80BC     		pop	{r7}
 2242              		.cfi_restore 7
 2243              		.cfi_def_cfa_offset 0
 2244 0016 7047     		bx	lr
 2245              	.L139:
 2246              		.align	2
 2247              	.L138:
 2248 0018 00100240 		.word	1073876992
 2249              		.cfi_endproc
 2250              	.LFE146:
 2252              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2253              		.align	1
 2254              		.global	rcu_deepsleep_voltage_set
 2255              		.syntax unified
 2256              		.thumb
 2257              		.thumb_func
 2258              		.fpu softvfp
 2260              	rcu_deepsleep_voltage_set:
 2261              	.LFB147:
1043:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1044:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1045:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deep-sleep mode voltage select
1046:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1047:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1048:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1049:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1050:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1051:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1052:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1053:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1054:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1055:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1056:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {    
 2262              		.loc 1 1056 1
 2263              		.cfi_startproc
 2264              		@ args = 0, pretend = 0, frame = 8
 2265              		@ frame_needed = 1, uses_anonymous_args = 0
 2266              		@ link register save eliminated.
 2267 0000 80B4     		push	{r7}
 2268              		.cfi_def_cfa_offset 4
 2269              		.cfi_offset 7, -4
 2270 0002 83B0     		sub	sp, sp, #12
 2271              		.cfi_def_cfa_offset 16
 2272 0004 00AF     		add	r7, sp, #0
 2273              		.cfi_def_cfa_register 7
 2274 0006 7860     		str	r0, [r7, #4]
1057:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2275              		.loc 1 1057 11
 2276 0008 7B68     		ldr	r3, [r7, #4]
 2277 000a 03F00703 		and	r3, r3, #7
 2278 000e 7B60     		str	r3, [r7, #4]
1058:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_DSV = dsvol;
 2279              		.loc 1 1058 5
 2280 0010 034A     		ldr	r2, .L141
 2281              		.loc 1 1058 13
 2282 0012 7B68     		ldr	r3, [r7, #4]
 2283 0014 1360     		str	r3, [r2]
1059:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2284              		.loc 1 1059 1
 2285 0016 00BF     		nop
 2286 0018 0C37     		adds	r7, r7, #12
 2287              		.cfi_def_cfa_offset 4
 2288 001a BD46     		mov	sp, r7
 2289              		.cfi_def_cfa_register 13
 2290              		@ sp needed
 2291 001c 80BC     		pop	{r7}
 2292              		.cfi_restore 7
 2293              		.cfi_def_cfa_offset 0
 2294 001e 7047     		bx	lr
 2295              	.L142:
 2296              		.align	2
 2297              	.L141:
 2298 0020 34100240 		.word	1073877044
 2299              		.cfi_endproc
 2300              	.LFE147:
 2302              		.section	.rodata
 2303              		.align	2
 2304              	.LC0:
 2305 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2305      00000000 
 2305      01020304 
 2305      06
 2306 000d 070809   		.ascii	"\007\010\011"
 2307              		.align	2
 2308              	.LC1:
 2309 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2309      01020304 
 2310              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 2311              		.align	1
 2312              		.global	rcu_clock_freq_get
 2313              		.syntax unified
 2314              		.thumb
 2315              		.thumb_func
 2316              		.fpu softvfp
 2318              	rcu_clock_freq_get:
 2319              	.LFB148:
1060:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1061:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1062:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1063:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1064:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1065:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_SYS: system clock frequency
1066:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1067:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1068:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1069:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1070:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1071:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1072:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1073:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2320              		.loc 1 1073 1
 2321              		.cfi_startproc
 2322              		@ args = 0, pretend = 0, frame = 96
 2323              		@ frame_needed = 1, uses_anonymous_args = 0
 2324              		@ link register save eliminated.
 2325 0000 90B4     		push	{r4, r7}
 2326              		.cfi_def_cfa_offset 8
 2327              		.cfi_offset 4, -8
 2328              		.cfi_offset 7, -4
 2329 0002 98B0     		sub	sp, sp, #96
 2330              		.cfi_def_cfa_offset 104
 2331 0004 00AF     		add	r7, sp, #0
 2332              		.cfi_def_cfa_register 7
 2333 0006 0346     		mov	r3, r0
 2334 0008 FB71     		strb	r3, [r7, #7]
1074:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2335              		.loc 1 1074 19
 2336 000a 0023     		movs	r3, #0
 2337 000c FB65     		str	r3, [r7, #92]
1075:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
1076:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
1077:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1078:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1079:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1080:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1081:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1082:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 2338              		.loc 1 1082 13
 2339 000e 6E4B     		ldr	r3, .L167
 2340 0010 07F11C04 		add	r4, r7, #28
 2341 0014 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2342 0016 84E80F00 		stm	r4, {r0, r1, r2, r3}
1083:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2343              		.loc 1 1083 13
 2344 001a 6C4A     		ldr	r2, .L167+4
 2345 001c 07F11403 		add	r3, r7, #20
 2346 0020 92E80300 		ldm	r2, {r0, r1}
 2347 0024 83E80300 		stm	r3, {r0, r1}
1084:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2348              		.loc 1 1084 13
 2349 0028 684A     		ldr	r2, .L167+4
 2350 002a 07F10C03 		add	r3, r7, #12
 2351 002e 92E80300 		ldm	r2, {r0, r1}
 2352 0032 83E80300 		stm	r3, {r0, r1}
1085:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1086:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 2353              		.loc 1 1086 11
 2354 0036 664B     		ldr	r3, .L167+8
 2355 0038 1B68     		ldr	r3, [r3]
 2356 003a 9B08     		lsrs	r3, r3, #2
 2357              		.loc 1 1086 9
 2358 003c 03F00303 		and	r3, r3, #3
 2359 0040 FB64     		str	r3, [r7, #76]
1087:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(sws){
 2360              		.loc 1 1087 5
 2361 0042 FB6C     		ldr	r3, [r7, #76]
 2362 0044 022B     		cmp	r3, #2
 2363 0046 0FD0     		beq	.L144
 2364 0048 FB6C     		ldr	r3, [r7, #76]
 2365 004a 022B     		cmp	r3, #2
 2366 004c 64D8     		bhi	.L145
 2367 004e FB6C     		ldr	r3, [r7, #76]
 2368 0050 002B     		cmp	r3, #0
 2369 0052 03D0     		beq	.L146
 2370 0054 FB6C     		ldr	r3, [r7, #76]
 2371 0056 012B     		cmp	r3, #1
 2372 0058 03D0     		beq	.L147
 2373 005a 5DE0     		b	.L145
 2374              	.L146:
1088:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1089:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_IRC8M:
1090:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2375              		.loc 1 1090 20
 2376 005c 5D4B     		ldr	r3, .L167+12
 2377 005e BB65     		str	r3, [r7, #88]
1091:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2378              		.loc 1 1091 9
 2379 0060 5DE0     		b	.L148
 2380              	.L147:
1092:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1093:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_HXTAL:
1094:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = HXTAL_VALUE;
 2381              		.loc 1 1094 20
 2382 0062 5C4B     		ldr	r3, .L167+12
 2383 0064 BB65     		str	r3, [r7, #88]
1095:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2384              		.loc 1 1095 9
 2385 0066 5AE0     		b	.L148
 2386              	.L144:
1096:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL is selected as CK_SYS */
1097:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_PLL:
1098:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M / 2 */
1099:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
 2387              		.loc 1 1099 19
 2388 0068 594B     		ldr	r3, .L167+8
 2389 006a 1B68     		ldr	r3, [r3]
 2390              		.loc 1 1099 16
 2391 006c 03F48033 		and	r3, r3, #65536
 2392 0070 BB64     		str	r3, [r7, #72]
1100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
 2393              		.loc 1 1101 11
 2394 0072 BB6C     		ldr	r3, [r7, #72]
 2395 0074 B3F5803F 		cmp	r3, #65536
 2396 0078 19D1     		bne	.L149
1102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
 2397              		.loc 1 1103 26
 2398 007a 574B     		ldr	r3, .L167+16
 2399 007c 1B68     		ldr	r3, [r3]
 2400              		.loc 1 1103 23
 2401 007e 03F08043 		and	r3, r3, #1073741824
 2402 0082 7B64     		str	r3, [r7, #68]
1104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
1105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
 2403              		.loc 1 1105 15
 2404 0084 7B6C     		ldr	r3, [r7, #68]
 2405 0086 002B     		cmp	r3, #0
 2406 0088 02D1     		bne	.L150
1106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
1107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE;
 2407              		.loc 1 1107 24
 2408 008a 524B     		ldr	r3, .L167+12
 2409 008c 3B65     		str	r3, [r7, #80]
 2410 008e 01E0     		b	.L151
 2411              	.L150:
1108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
1109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is IRC48 */
1110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = IRC48M_VALUE;
 2412              		.loc 1 1110 24
 2413 0090 524B     		ldr	r3, .L167+20
 2414 0092 3B65     		str	r3, [r7, #80]
 2415              	.L151:
1111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
1114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
 2416              		.loc 1 1114 26
 2417 0094 4E4B     		ldr	r3, .L167+8
 2418 0096 1B68     		ldr	r3, [r3]
 2419              		.loc 1 1114 23
 2420 0098 03F40033 		and	r3, r3, #131072
 2421 009c 3B64     		str	r3, [r7, #64]
1115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
 2422              		.loc 1 1116 15
 2423 009e 3B6C     		ldr	r3, [r7, #64]
 2424 00a0 B3F5003F 		cmp	r3, #131072
 2425 00a4 05D1     		bne	.L152
1117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 2426              		.loc 1 1117 24
 2427 00a6 3B6D     		ldr	r3, [r7, #80]
 2428 00a8 5B08     		lsrs	r3, r3, #1
 2429 00aa 3B65     		str	r3, [r7, #80]
 2430 00ac 01E0     		b	.L152
 2431              	.L149:
1118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
1120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* source clock use PLL1 */
1122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 if(17U == pll1mf){
1126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                     pll1mf = 20U;
1127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 }
1128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = (ck_src / predv1)*pll1mf;
1129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src /= predv0;
1132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
1133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is IRC8M / 2 */
1135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src = IRC8M_VALUE / 2U;
 2432              		.loc 1 1135 20
 2433 00ae 4C4B     		ldr	r3, .L167+24
 2434 00b0 3B65     		str	r3, [r7, #80]
 2435              	.L152:
1136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL multiplication factor */
1139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 2436              		.loc 1 1139 17
 2437 00b2 474B     		ldr	r3, .L167+8
 2438 00b4 1B68     		ldr	r3, [r3]
 2439 00b6 9B0C     		lsrs	r3, r3, #18
 2440              		.loc 1 1139 15
 2441 00b8 03F00F03 		and	r3, r3, #15
 2442 00bc 7B65     		str	r3, [r7, #84]
1140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2443              		.loc 1 1140 13
 2444 00be 444B     		ldr	r3, .L167+8
 2445 00c0 1B68     		ldr	r3, [r3]
 2446              		.loc 1 1140 22
 2447 00c2 03F00063 		and	r3, r3, #134217728
 2448              		.loc 1 1140 11
 2449 00c6 002B     		cmp	r3, #0
 2450 00c8 03D0     		beq	.L153
1141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2451              		.loc 1 1141 19
 2452 00ca 7B6D     		ldr	r3, [r7, #84]
 2453 00cc 43F01003 		orr	r3, r3, #16
 2454 00d0 7B65     		str	r3, [r7, #84]
 2455              	.L153:
1142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
 2456              		.loc 1 1143 13
 2457 00d2 3F4B     		ldr	r3, .L167+8
 2458 00d4 1B68     		ldr	r3, [r3]
 2459              		.loc 1 1143 22
 2460 00d6 03F08043 		and	r3, r3, #1073741824
 2461              		.loc 1 1143 11
 2462 00da 002B     		cmp	r3, #0
 2463 00dc 03D0     		beq	.L154
1144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2464              		.loc 1 1144 19
 2465 00de 7B6D     		ldr	r3, [r7, #84]
 2466 00e0 43F02003 		orr	r3, r3, #32
 2467 00e4 7B65     		str	r3, [r7, #84]
 2468              	.L154:
1145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(pllmf < 15U){
 2469              		.loc 1 1146 11
 2470 00e6 7B6D     		ldr	r3, [r7, #84]
 2471 00e8 0E2B     		cmp	r3, #14
 2472 00ea 03D8     		bhi	.L155
1147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2473              		.loc 1 1147 19
 2474 00ec 7B6D     		ldr	r3, [r7, #84]
 2475 00ee 0233     		adds	r3, r3, #2
 2476 00f0 7B65     		str	r3, [r7, #84]
 2477 00f2 0BE0     		b	.L156
 2478              	.L155:
1148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2479              		.loc 1 1148 17
 2480 00f4 7B6D     		ldr	r3, [r7, #84]
 2481 00f6 0E2B     		cmp	r3, #14
 2482 00f8 06D9     		bls	.L157
 2483              		.loc 1 1148 33 discriminator 1
 2484 00fa 7B6D     		ldr	r3, [r7, #84]
 2485 00fc 3E2B     		cmp	r3, #62
 2486 00fe 03D8     		bhi	.L157
1149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2487              		.loc 1 1149 19
 2488 0100 7B6D     		ldr	r3, [r7, #84]
 2489 0102 0133     		adds	r3, r3, #1
 2490 0104 7B65     		str	r3, [r7, #84]
 2491 0106 01E0     		b	.L156
 2492              	.L157:
1150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf = 63U;
 2493              		.loc 1 1151 19
 2494 0108 3F23     		movs	r3, #63
 2495 010a 7B65     		str	r3, [r7, #84]
 2496              	.L156:
1152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = ck_src*pllmf;
 2497              		.loc 1 1153 20
 2498 010c 3B6D     		ldr	r3, [r7, #80]
 2499 010e 7A6D     		ldr	r2, [r7, #84]
 2500 0110 02FB03F3 		mul	r3, r2, r3
 2501 0114 BB65     		str	r3, [r7, #88]
1154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
1155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(15U == pllmf){
1156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             cksys_freq = ck_src*6U + ck_src / 2U;
1157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #endif /* GD32F30X_CL */
1159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2502              		.loc 1 1160 9
 2503 0116 02E0     		b	.L148
 2504              	.L145:
1161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2505              		.loc 1 1163 20
 2506 0118 2E4B     		ldr	r3, .L167+12
 2507 011a BB65     		str	r3, [r7, #88]
1164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2508              		.loc 1 1164 9
 2509 011c 00BF     		nop
 2510              	.L148:
1165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate AHB clock frequency */
1168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 2511              		.loc 1 1168 11
 2512 011e 2C4B     		ldr	r3, .L167+8
 2513 0120 1B68     		ldr	r3, [r3]
 2514 0122 1B09     		lsrs	r3, r3, #4
 2515              		.loc 1 1168 9
 2516 0124 03F00F03 		and	r3, r3, #15
 2517 0128 FB63     		str	r3, [r7, #60]
1169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = ahb_exp[idx];
 2518              		.loc 1 1169 22
 2519 012a 07F11C02 		add	r2, r7, #28
 2520 012e FB6B     		ldr	r3, [r7, #60]
 2521 0130 1344     		add	r3, r3, r2
 2522 0132 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2523              		.loc 1 1169 13
 2524 0134 BB63     		str	r3, [r7, #56]
1170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2525              		.loc 1 1170 14
 2526 0136 BA6D     		ldr	r2, [r7, #88]
 2527 0138 BB6B     		ldr	r3, [r7, #56]
 2528 013a 22FA03F3 		lsr	r3, r2, r3
 2529 013e 7B63     		str	r3, [r7, #52]
1171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB1 clock frequency */
1173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 2530              		.loc 1 1173 11
 2531 0140 234B     		ldr	r3, .L167+8
 2532 0142 1B68     		ldr	r3, [r3]
 2533 0144 1B0A     		lsrs	r3, r3, #8
 2534              		.loc 1 1173 9
 2535 0146 03F00703 		and	r3, r3, #7
 2536 014a FB63     		str	r3, [r7, #60]
1174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb1_exp[idx];
 2537              		.loc 1 1174 23
 2538 014c 07F11402 		add	r2, r7, #20
 2539 0150 FB6B     		ldr	r3, [r7, #60]
 2540 0152 1344     		add	r3, r3, r2
 2541 0154 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2542              		.loc 1 1174 13
 2543 0156 BB63     		str	r3, [r7, #56]
1175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2544              		.loc 1 1175 15
 2545 0158 7A6B     		ldr	r2, [r7, #52]
 2546 015a BB6B     		ldr	r3, [r7, #56]
 2547 015c 22FA03F3 		lsr	r3, r2, r3
 2548 0160 3B63     		str	r3, [r7, #48]
1176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB2 clock frequency */
1178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2549              		.loc 1 1178 11
 2550 0162 1B4B     		ldr	r3, .L167+8
 2551 0164 1B68     		ldr	r3, [r3]
 2552 0166 DB0A     		lsrs	r3, r3, #11
 2553              		.loc 1 1178 9
 2554 0168 03F00703 		and	r3, r3, #7
 2555 016c FB63     		str	r3, [r7, #60]
1179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb2_exp[idx];
 2556              		.loc 1 1179 23
 2557 016e 07F10C02 		add	r2, r7, #12
 2558 0172 FB6B     		ldr	r3, [r7, #60]
 2559 0174 1344     		add	r3, r3, r2
 2560 0176 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2561              		.loc 1 1179 13
 2562 0178 BB63     		str	r3, [r7, #56]
1180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2563              		.loc 1 1180 15
 2564 017a 7A6B     		ldr	r2, [r7, #52]
 2565 017c BB6B     		ldr	r3, [r7, #56]
 2566 017e 22FA03F3 		lsr	r3, r2, r3
 2567 0182 FB62     		str	r3, [r7, #44]
1181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return the clocks frequency */
1183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(clock){
 2568              		.loc 1 1183 5
 2569 0184 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2570 0186 032B     		cmp	r3, #3
 2571 0188 16D8     		bhi	.L166
 2572 018a 01A2     		adr	r2, .L160
 2573 018c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2574              		.p2align 2
 2575              	.L160:
 2576 0190 A1010000 		.word	.L163+1
 2577 0194 A7010000 		.word	.L162+1
 2578 0198 AD010000 		.word	.L161+1
 2579 019c B3010000 		.word	.L159+1
 2580              		.p2align 1
 2581              	.L163:
1184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_SYS:
1185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = cksys_freq;
 2582              		.loc 1 1185 17
 2583 01a0 BB6D     		ldr	r3, [r7, #88]
 2584 01a2 FB65     		str	r3, [r7, #92]
1186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2585              		.loc 1 1186 9
 2586 01a4 09E0     		b	.L164
 2587              	.L162:
1187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_AHB:
1188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = ahb_freq;
 2588              		.loc 1 1188 17
 2589 01a6 7B6B     		ldr	r3, [r7, #52]
 2590 01a8 FB65     		str	r3, [r7, #92]
1189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2591              		.loc 1 1189 9
 2592 01aa 06E0     		b	.L164
 2593              	.L161:
1190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB1:
1191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb1_freq;
 2594              		.loc 1 1191 17
 2595 01ac 3B6B     		ldr	r3, [r7, #48]
 2596 01ae FB65     		str	r3, [r7, #92]
1192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2597              		.loc 1 1192 9
 2598 01b0 03E0     		b	.L164
 2599              	.L159:
1193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
1194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb2_freq;
 2600              		.loc 1 1194 17
 2601 01b2 FB6A     		ldr	r3, [r7, #44]
 2602 01b4 FB65     		str	r3, [r7, #92]
1195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2603              		.loc 1 1195 9
 2604 01b6 00E0     		b	.L164
 2605              	.L166:
1196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2606              		.loc 1 1197 9
 2607 01b8 00BF     		nop
 2608              	.L164:
1198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return ck_freq;
 2609              		.loc 1 1199 12
 2610 01ba FB6D     		ldr	r3, [r7, #92]
1200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2611              		.loc 1 1200 1
 2612 01bc 1846     		mov	r0, r3
 2613 01be 6037     		adds	r7, r7, #96
 2614              		.cfi_def_cfa_offset 8
 2615 01c0 BD46     		mov	sp, r7
 2616              		.cfi_def_cfa_register 13
 2617              		@ sp needed
 2618 01c2 90BC     		pop	{r4, r7}
 2619              		.cfi_restore 7
 2620              		.cfi_restore 4
 2621              		.cfi_def_cfa_offset 0
 2622 01c4 7047     		bx	lr
 2623              	.L168:
 2624 01c6 00BF     		.align	2
 2625              	.L167:
 2626 01c8 00000000 		.word	.LC0
 2627 01cc 10000000 		.word	.LC1
 2628 01d0 04100240 		.word	1073876996
 2629 01d4 00127A00 		.word	8000000
 2630 01d8 2C100240 		.word	1073877036
 2631 01dc 006CDC02 		.word	48000000
 2632 01e0 00093D00 		.word	4000000
 2633              		.cfi_endproc
 2634              	.LFE148:
 2636              		.section	.text.rcu_flag_get,"ax",%progbits
 2637              		.align	1
 2638              		.global	rcu_flag_get
 2639              		.syntax unified
 2640              		.thumb
 2641              		.thumb_func
 2642              		.fpu softvfp
 2644              	rcu_flag_get:
 2645              	.LFB149:
1201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
1204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
1205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
1207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
1208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
1209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
1210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
1211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
1212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
1213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
1214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
1215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
1216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
1217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
1218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
1219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
1220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
1224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2646              		.loc 1 1224 1
 2647              		.cfi_startproc
 2648              		@ args = 0, pretend = 0, frame = 8
 2649              		@ frame_needed = 1, uses_anonymous_args = 0
 2650              		@ link register save eliminated.
 2651 0000 80B4     		push	{r7}
 2652              		.cfi_def_cfa_offset 4
 2653              		.cfi_offset 7, -4
 2654 0002 83B0     		sub	sp, sp, #12
 2655              		.cfi_def_cfa_offset 16
 2656 0004 00AF     		add	r7, sp, #0
 2657              		.cfi_def_cfa_register 7
 2658 0006 0346     		mov	r3, r0
 2659 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu flag */
1226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 2660              		.loc 1 1226 18
 2661 000a FB88     		ldrh	r3, [r7, #6]
 2662 000c 9B09     		lsrs	r3, r3, #6
 2663 000e 9BB2     		uxth	r3, r3
 2664 0010 03F18043 		add	r3, r3, #1073741824
 2665 0014 03F50433 		add	r3, r3, #135168
 2666 0018 1A68     		ldr	r2, [r3]
 2667              		.loc 1 1226 38
 2668 001a FB88     		ldrh	r3, [r7, #6]
 2669 001c 03F01F03 		and	r3, r3, #31
 2670              		.loc 1 1226 14
 2671 0020 22FA03F3 		lsr	r3, r2, r3
 2672 0024 03F00103 		and	r3, r3, #1
 2673              		.loc 1 1226 7
 2674 0028 002B     		cmp	r3, #0
 2675 002a 01D0     		beq	.L170
1227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 2676              		.loc 1 1227 16
 2677 002c 0123     		movs	r3, #1
 2678 002e 00E0     		b	.L171
 2679              	.L170:
1228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
1229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 2680              		.loc 1 1229 16
 2681 0030 0023     		movs	r3, #0
 2682              	.L171:
1230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2683              		.loc 1 1231 1
 2684 0032 1846     		mov	r0, r3
 2685 0034 0C37     		adds	r7, r7, #12
 2686              		.cfi_def_cfa_offset 4
 2687 0036 BD46     		mov	sp, r7
 2688              		.cfi_def_cfa_register 13
 2689              		@ sp needed
 2690 0038 80BC     		pop	{r7}
 2691              		.cfi_restore 7
 2692              		.cfi_def_cfa_offset 0
 2693 003a 7047     		bx	lr
 2694              		.cfi_endproc
 2695              	.LFE149:
 2697              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 2698              		.align	1
 2699              		.global	rcu_all_reset_flag_clear
 2700              		.syntax unified
 2701              		.thumb
 2702              		.thumb_func
 2703              		.fpu softvfp
 2705              	rcu_all_reset_flag_clear:
 2706              	.LFB150:
1232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear all the reset flag
1235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_all_reset_flag_clear(void)
1240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2707              		.loc 1 1240 1
 2708              		.cfi_startproc
 2709              		@ args = 0, pretend = 0, frame = 0
 2710              		@ frame_needed = 1, uses_anonymous_args = 0
 2711              		@ link register save eliminated.
 2712 0000 80B4     		push	{r7}
 2713              		.cfi_def_cfa_offset 4
 2714              		.cfi_offset 7, -4
 2715 0002 00AF     		add	r7, sp, #0
 2716              		.cfi_def_cfa_register 7
1241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2717              		.loc 1 1241 16
 2718 0004 044B     		ldr	r3, .L173
 2719 0006 1B68     		ldr	r3, [r3]
 2720 0008 034A     		ldr	r2, .L173
 2721 000a 43F08073 		orr	r3, r3, #16777216
 2722 000e 1360     		str	r3, [r2]
1242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2723              		.loc 1 1242 1
 2724 0010 00BF     		nop
 2725 0012 BD46     		mov	sp, r7
 2726              		.cfi_def_cfa_register 13
 2727              		@ sp needed
 2728 0014 80BC     		pop	{r7}
 2729              		.cfi_restore 7
 2730              		.cfi_def_cfa_offset 0
 2731 0016 7047     		bx	lr
 2732              	.L174:
 2733              		.align	2
 2734              	.L173:
 2735 0018 24100240 		.word	1073877028
 2736              		.cfi_endproc
 2737              	.LFE150:
 2739              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 2740              		.align	1
 2741              		.global	rcu_interrupt_flag_get
 2742              		.syntax unified
 2743              		.thumb
 2744              		.thumb_func
 2745              		.fpu softvfp
 2747              	rcu_interrupt_flag_get:
 2748              	.LFB151:
1243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
1246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
1247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
1249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
1250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
1251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
1252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
1253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
1254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
1255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
1256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
1257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     FlagStatus: SET or RESET
1259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
1261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2749              		.loc 1 1261 1
 2750              		.cfi_startproc
 2751              		@ args = 0, pretend = 0, frame = 8
 2752              		@ frame_needed = 1, uses_anonymous_args = 0
 2753              		@ link register save eliminated.
 2754 0000 80B4     		push	{r7}
 2755              		.cfi_def_cfa_offset 4
 2756              		.cfi_offset 7, -4
 2757 0002 83B0     		sub	sp, sp, #12
 2758              		.cfi_def_cfa_offset 16
 2759 0004 00AF     		add	r7, sp, #0
 2760              		.cfi_def_cfa_register 7
 2761 0006 0346     		mov	r3, r0
 2762 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu interrupt flag */
1263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 2763              		.loc 1 1263 18
 2764 000a FB88     		ldrh	r3, [r7, #6]
 2765 000c 9B09     		lsrs	r3, r3, #6
 2766 000e 9BB2     		uxth	r3, r3
 2767 0010 03F18043 		add	r3, r3, #1073741824
 2768 0014 03F50433 		add	r3, r3, #135168
 2769 0018 1A68     		ldr	r2, [r3]
 2770              		.loc 1 1263 42
 2771 001a FB88     		ldrh	r3, [r7, #6]
 2772 001c 03F01F03 		and	r3, r3, #31
 2773              		.loc 1 1263 14
 2774 0020 22FA03F3 		lsr	r3, r2, r3
 2775 0024 03F00103 		and	r3, r3, #1
 2776              		.loc 1 1263 7
 2777 0028 002B     		cmp	r3, #0
 2778 002a 01D0     		beq	.L176
1264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 2779              		.loc 1 1264 16
 2780 002c 0123     		movs	r3, #1
 2781 002e 00E0     		b	.L177
 2782              	.L176:
1265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
1266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 2783              		.loc 1 1266 16
 2784 0030 0023     		movs	r3, #0
 2785              	.L177:
1267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2786              		.loc 1 1268 1
 2787 0032 1846     		mov	r0, r3
 2788 0034 0C37     		adds	r7, r7, #12
 2789              		.cfi_def_cfa_offset 4
 2790 0036 BD46     		mov	sp, r7
 2791              		.cfi_def_cfa_register 13
 2792              		@ sp needed
 2793 0038 80BC     		pop	{r7}
 2794              		.cfi_restore 7
 2795              		.cfi_def_cfa_offset 0
 2796 003a 7047     		bx	lr
 2797              		.cfi_endproc
 2798              	.LFE151:
 2800              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2801              		.align	1
 2802              		.global	rcu_interrupt_flag_clear
 2803              		.syntax unified
 2804              		.thumb
 2805              		.thumb_func
 2806              		.fpu softvfp
 2808              	rcu_interrupt_flag_clear:
 2809              	.LFB152:
1269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear the interrupt flags
1272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
1273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
1275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
1276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
1277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
1278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
1279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
1280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
1281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
1282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
1283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
1287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2810              		.loc 1 1287 1
 2811              		.cfi_startproc
 2812              		@ args = 0, pretend = 0, frame = 8
 2813              		@ frame_needed = 1, uses_anonymous_args = 0
 2814              		@ link register save eliminated.
 2815 0000 80B4     		push	{r7}
 2816              		.cfi_def_cfa_offset 4
 2817              		.cfi_offset 7, -4
 2818 0002 83B0     		sub	sp, sp, #12
 2819              		.cfi_def_cfa_offset 16
 2820 0004 00AF     		add	r7, sp, #0
 2821              		.cfi_def_cfa_register 7
 2822 0006 0346     		mov	r3, r0
 2823 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 2824              		.loc 1 1288 27
 2825 000a FB88     		ldrh	r3, [r7, #6]
 2826 000c 9B09     		lsrs	r3, r3, #6
 2827 000e 9BB2     		uxth	r3, r3
 2828 0010 03F18043 		add	r3, r3, #1073741824
 2829 0014 03F50433 		add	r3, r3, #135168
 2830 0018 1968     		ldr	r1, [r3]
 2831              		.loc 1 1288 30
 2832 001a FB88     		ldrh	r3, [r7, #6]
 2833 001c 03F01F03 		and	r3, r3, #31
 2834 0020 0122     		movs	r2, #1
 2835 0022 9A40     		lsls	r2, r2, r3
 2836              		.loc 1 1288 27
 2837 0024 FB88     		ldrh	r3, [r7, #6]
 2838 0026 9B09     		lsrs	r3, r3, #6
 2839 0028 9BB2     		uxth	r3, r3
 2840 002a 03F18043 		add	r3, r3, #1073741824
 2841 002e 03F50433 		add	r3, r3, #135168
 2842 0032 1846     		mov	r0, r3
 2843 0034 41EA0203 		orr	r3, r1, r2
 2844 0038 0360     		str	r3, [r0]
1289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2845              		.loc 1 1289 1
 2846 003a 00BF     		nop
 2847 003c 0C37     		adds	r7, r7, #12
 2848              		.cfi_def_cfa_offset 4
 2849 003e BD46     		mov	sp, r7
 2850              		.cfi_def_cfa_register 13
 2851              		@ sp needed
 2852 0040 80BC     		pop	{r7}
 2853              		.cfi_restore 7
 2854              		.cfi_def_cfa_offset 0
 2855 0042 7047     		bx	lr
 2856              		.cfi_endproc
 2857              	.LFE152:
 2859              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2860              		.align	1
 2861              		.global	rcu_interrupt_enable
 2862              		.syntax unified
 2863              		.thumb
 2864              		.thumb_func
 2865              		.fpu softvfp
 2867              	rcu_interrupt_enable:
 2868              	.LFB153:
1290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the stabilization interrupt
1293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
1294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
1296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
1298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
1301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
1302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
1307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2869              		.loc 1 1307 1
 2870              		.cfi_startproc
 2871              		@ args = 0, pretend = 0, frame = 8
 2872              		@ frame_needed = 1, uses_anonymous_args = 0
 2873              		@ link register save eliminated.
 2874 0000 80B4     		push	{r7}
 2875              		.cfi_def_cfa_offset 4
 2876              		.cfi_offset 7, -4
 2877 0002 83B0     		sub	sp, sp, #12
 2878              		.cfi_def_cfa_offset 16
 2879 0004 00AF     		add	r7, sp, #0
 2880              		.cfi_def_cfa_register 7
 2881 0006 0346     		mov	r3, r0
 2882 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 2883              		.loc 1 1308 28
 2884 000a FB88     		ldrh	r3, [r7, #6]
 2885 000c 9B09     		lsrs	r3, r3, #6
 2886 000e 9BB2     		uxth	r3, r3
 2887 0010 03F18043 		add	r3, r3, #1073741824
 2888 0014 03F50433 		add	r3, r3, #135168
 2889 0018 1968     		ldr	r1, [r3]
 2890              		.loc 1 1308 31
 2891 001a FB88     		ldrh	r3, [r7, #6]
 2892 001c 03F01F03 		and	r3, r3, #31
 2893 0020 0122     		movs	r2, #1
 2894 0022 9A40     		lsls	r2, r2, r3
 2895              		.loc 1 1308 28
 2896 0024 FB88     		ldrh	r3, [r7, #6]
 2897 0026 9B09     		lsrs	r3, r3, #6
 2898 0028 9BB2     		uxth	r3, r3
 2899 002a 03F18043 		add	r3, r3, #1073741824
 2900 002e 03F50433 		add	r3, r3, #135168
 2901 0032 1846     		mov	r0, r3
 2902 0034 41EA0203 		orr	r3, r1, r2
 2903 0038 0360     		str	r3, [r0]
1309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2904              		.loc 1 1309 1
 2905 003a 00BF     		nop
 2906 003c 0C37     		adds	r7, r7, #12
 2907              		.cfi_def_cfa_offset 4
 2908 003e BD46     		mov	sp, r7
 2909              		.cfi_def_cfa_register 13
 2910              		@ sp needed
 2911 0040 80BC     		pop	{r7}
 2912              		.cfi_restore 7
 2913              		.cfi_def_cfa_offset 0
 2914 0042 7047     		bx	lr
 2915              		.cfi_endproc
 2916              	.LFE153:
 2918              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2919              		.align	1
 2920              		.global	rcu_interrupt_disable
 2921              		.syntax unified
 2922              		.thumb
 2923              		.thumb_func
 2924              		.fpu softvfp
 2926              	rcu_interrupt_disable:
 2927              	.LFB154:
1310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the stabilization interrupt
1313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
1314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
1316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
1318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
1321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
1322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
1327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 2928              		.loc 1 1327 1
 2929              		.cfi_startproc
 2930              		@ args = 0, pretend = 0, frame = 8
 2931              		@ frame_needed = 1, uses_anonymous_args = 0
 2932              		@ link register save eliminated.
 2933 0000 80B4     		push	{r7}
 2934              		.cfi_def_cfa_offset 4
 2935              		.cfi_offset 7, -4
 2936 0002 83B0     		sub	sp, sp, #12
 2937              		.cfi_def_cfa_offset 16
 2938 0004 00AF     		add	r7, sp, #0
 2939              		.cfi_def_cfa_register 7
 2940 0006 0346     		mov	r3, r0
 2941 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 2942              		.loc 1 1328 28
 2943 000a FB88     		ldrh	r3, [r7, #6]
 2944 000c 9B09     		lsrs	r3, r3, #6
 2945 000e 9BB2     		uxth	r3, r3
 2946 0010 03F18043 		add	r3, r3, #1073741824
 2947 0014 03F50433 		add	r3, r3, #135168
 2948 0018 1968     		ldr	r1, [r3]
 2949              		.loc 1 1328 32
 2950 001a FB88     		ldrh	r3, [r7, #6]
 2951 001c 03F01F03 		and	r3, r3, #31
 2952 0020 0122     		movs	r2, #1
 2953 0022 02FA03F3 		lsl	r3, r2, r3
 2954              		.loc 1 1328 31
 2955 0026 DA43     		mvns	r2, r3
 2956              		.loc 1 1328 28
 2957 0028 FB88     		ldrh	r3, [r7, #6]
 2958 002a 9B09     		lsrs	r3, r3, #6
 2959 002c 9BB2     		uxth	r3, r3
 2960 002e 03F18043 		add	r3, r3, #1073741824
 2961 0032 03F50433 		add	r3, r3, #135168
 2962 0036 1846     		mov	r0, r3
 2963 0038 01EA0203 		and	r3, r1, r2
 2964 003c 0360     		str	r3, [r0]
1329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2965              		.loc 1 1329 1
 2966 003e 00BF     		nop
 2967 0040 0C37     		adds	r7, r7, #12
 2968              		.cfi_def_cfa_offset 4
 2969 0042 BD46     		mov	sp, r7
 2970              		.cfi_def_cfa_register 13
 2971              		@ sp needed
 2972 0044 80BC     		pop	{r7}
 2973              		.cfi_restore 7
 2974              		.cfi_def_cfa_offset 0
 2975 0046 7047     		bx	lr
 2976              		.cfi_endproc
 2977              	.LFE154:
 2979              		.text
 2980              	.Letext0:
 2981              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2982              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2983              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 2984              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 2985              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2986              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_rcu.c
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:16     .text.rcu_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:24     .text.rcu_deinit:00000000 rcu_deinit
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1460   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:102    .text.rcu_deinit:00000080 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:111    .text.rcu_periph_clock_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:118    .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:170    .text.rcu_periph_clock_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:177    .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:231    .text.rcu_periph_clock_sleep_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:238    .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:290    .text.rcu_periph_clock_sleep_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:297    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:351    .text.rcu_periph_reset_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:358    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:410    .text.rcu_periph_reset_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:417    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:471    .text.rcu_bkp_reset_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:478    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:508    .text.rcu_bkp_reset_enable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:513    .text.rcu_bkp_reset_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:520    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:550    .text.rcu_bkp_reset_disable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:555    .text.rcu_system_clock_source_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:562    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:608    .text.rcu_system_clock_source_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:613    .text.rcu_system_clock_source_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:620    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:648    .text.rcu_system_clock_source_get:00000014 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:653    .text.rcu_ahb_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:660    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:706    .text.rcu_ahb_clock_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:711    .text.rcu_apb1_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:718    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:764    .text.rcu_apb1_clock_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:769    .text.rcu_apb2_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:776    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:822    .text.rcu_apb2_clock_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:827    .text.rcu_ckout0_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:834    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:880    .text.rcu_ckout0_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:885    .text.rcu_pll_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:892    .text.rcu_pll_config:00000000 rcu_pll_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:948    .text.rcu_pll_config:0000003c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:953    .text.rcu_pllpresel_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:960    .text.rcu_pllpresel_config:00000000 rcu_pllpresel_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1011   .text.rcu_pllpresel_config:00000034 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1016   .text.rcu_predv0_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1023   .text.rcu_predv0_config:00000000 rcu_predv0_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1078   .text.rcu_predv0_config:00000038 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1083   .text.rcu_adc_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1090   .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1131   .text.rcu_adc_clock_config:00000034 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1143   .text.rcu_adc_clock_config:00000064 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1215   .text.rcu_adc_clock_config:000000bc $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1221   .text.rcu_usb_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1228   .text.rcu_usb_clock_config:00000000 rcu_usb_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1274   .text.rcu_usb_clock_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1279   .text.rcu_rtc_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1286   .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1332   .text.rcu_rtc_clock_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1337   .text.rcu_ck48m_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1344   .text.rcu_ck48m_clock_config:00000000 rcu_ck48m_clock_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1390   .text.rcu_ck48m_clock_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1395   .text.rcu_lxtal_drive_capability_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1402   .text.rcu_lxtal_drive_capability_config:00000000 rcu_lxtal_drive_capability_config
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1448   .text.rcu_lxtal_drive_capability_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1453   .text.rcu_osci_stab_wait:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2644   .text.rcu_flag_get:00000000 rcu_flag_get
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1749   .text.rcu_osci_stab_wait:000001b8 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1754   .text.rcu_osci_on:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1761   .text.rcu_osci_on:00000000 rcu_osci_on
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1813   .text.rcu_osci_off:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1820   .text.rcu_osci_off:00000000 rcu_osci_off
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1874   .text.rcu_osci_bypass_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1881   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1985   .text.rcu_osci_bypass_mode_enable:00000090 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1991   .text.rcu_osci_bypass_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:1998   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2102   .text.rcu_osci_bypass_mode_disable:00000090 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2108   .text.rcu_irc8m_adjust_value_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2115   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2164   .text.rcu_irc8m_adjust_value_set:00000030 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2169   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2176   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2206   .text.rcu_hxtal_clock_monitor_enable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2211   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2218   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2248   .text.rcu_hxtal_clock_monitor_disable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2253   .text.rcu_deepsleep_voltage_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2260   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2298   .text.rcu_deepsleep_voltage_set:00000020 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2303   .rodata:00000000 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2311   .text.rcu_clock_freq_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2318   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2576   .text.rcu_clock_freq_get:00000190 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2580   .text.rcu_clock_freq_get:000001a0 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2626   .text.rcu_clock_freq_get:000001c8 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2637   .text.rcu_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2698   .text.rcu_all_reset_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2705   .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2735   .text.rcu_all_reset_flag_clear:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2740   .text.rcu_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2747   .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2801   .text.rcu_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2808   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2860   .text.rcu_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2867   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2919   .text.rcu_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc11fXqK.s:2926   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_adc.h.41.80041b363f4371592d1d246b5c6086a0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403

NO UNDEFINED SYMBOLS
