// Seed: 2689868459
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wand id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input uwire id_11,
    output supply0 id_12
);
  tri id_14 = id_0;
  wire id_15, id_16;
  wire id_17;
  wire id_18;
  assign id_4 = 1 - 1;
  wire id_19;
  id_20(
      id_5, id_2, 1
  );
  wire id_21;
  supply1 id_22 = 1;
  wire id_23;
  integer id_24 = 1'b0, id_25;
  assign id_22 = id_11;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    output tri1 id_7
);
  assign id_0 = (id_6);
  module_0(
      id_2, id_0, id_5, id_5, id_0, id_4, id_5, id_0, id_3, id_3, id_0, id_5, id_1
  );
endmodule
