// Seed: 2753919417
module module_0 (
    output tri1 id_0
);
  assign id_0 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    output supply1 id_4
);
  wire id_6;
  supply0 id_7 = id_1;
  wire id_8;
  module_0(
      id_2
  );
  wire id_9;
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  wire id_3
);
  wire id_5;
  module_0(
      id_0
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_28 = 1;
  wire id_29;
  wire id_30;
  wire id_31;
  tri id_32;
  assign id_2 = ~id_32 & 1'b0;
  assign id_9 = 1;
  initial
    if (1'b0) begin
      #1 begin
        id_17 <= id_22;
      end
    end
  uwire id_33 = id_28;
  wire  id_34;
  wire id_35, id_36, id_37;
  assign id_17 = 1;
  id_38(
      .id_0(id_11), .id_1(1), .id_2(1), .id_3(1)
  );
  wire id_39;
  wire id_40;
  always_comb disable id_41;
  module_3(
      id_41, id_7, id_18, id_41
  );
endmodule
