# Multi-core-cache-simulator

Design of cache scheduling simulator on multicore processor,
and simulate core utillization for given task in "task.txt",
task are represented as graph,
	where node is set of instructions and edges are dependency
	among instructions.
