

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Sat Nov 12 19:46:27 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        serialization.prj
    * Solution:       solution2 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+----+-----------+------------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |          |    |           |            |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+----+-----------+------------+-----+
    |+ dut                             |  Timing|  -3.61|   194696|  1.345e+06|         -|   194697|       -|        no|  37 (13%)|   -|  3949 (3%)|  6086 (11%)|    -|
    | + dut_Pipeline_1                 |       -|   0.05|     8002|  2.641e+04|         -|     8002|       -|        no|         -|   -|   42 (~0%)|    69 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     8000|  2.640e+04|         2|        1|    8000|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_2                 |       -|   0.05|     8002|  2.641e+04|         -|     8002|       -|        no|         -|   -|   42 (~0%)|    69 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     8000|  2.640e+04|         2|        1|    8000|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_3                 |       -|   0.05|     8002|  2.641e+04|         -|     8002|       -|        no|         -|   -|   42 (~0%)|    69 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     8000|  2.640e+04|         2|        1|    8000|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_4                 |       -|   0.05|     8002|  2.641e+04|         -|     8002|       -|        no|         -|   -|   42 (~0%)|    69 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     8000|  2.640e+04|         2|        1|    8000|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_5                 |       -|   0.05|     4010|  1.323e+04|         -|     4010|       -|        no|         -|   -|   39 (~0%)|    67 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     4008|  1.323e+04|         2|        1|    4008|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_6                 |       -|   0.05|     4010|  1.323e+04|         -|     4010|       -|        no|         -|   -|   39 (~0%)|    67 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     4008|  1.323e+04|         2|        1|    4008|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_7                 |       -|   0.05|     1002|  3.307e+03|         -|     1002|       -|        no|         -|   -|   33 (~0%)|    67 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|     1000|  3.300e+03|         2|        1|    1000|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_8                 |       -|   0.05|    24530|  8.095e+04|         -|    24530|       -|        no|         -|   -|   48 (~0%)|    75 (~0%)|    -|
    |  o Loop 1                        |       -|   3.30|    24528|  8.094e+04|         2|        1|   24528|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_VITIS_LOOP_37_1   |  Timing|  -3.61|   104543|  7.221e+05|         -|   104543|       -|        no|         -|   -|  1282 (1%)|   1659 (3%)|    -|
    |  o VITIS_LOOP_37_1               |       -|   3.30|   104541|  7.221e+05|        76|        1|  104467|       yes|         -|   -|          -|           -|    -|
    | + dut_Pipeline_VITIS_LOOP_125_3  |  Timing|  -1.70|    65618|  3.279e+05|         -|    65618|       -|        no|         -|   -|  1303 (1%)|    857 (1%)|    -|
    |  o VITIS_LOOP_125_3              |       -|   3.30|    65616|  3.279e+05|        74|        1|   65544|       yes|         -|   -|          -|           -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | src_buff_1 | 0x10   | 32    | W      | Data signal of src_buff          |                                                                                    |
| s_axi_control | src_buff_2 | 0x14   | 32    | W      | Data signal of src_buff          |                                                                                    |
| s_axi_control | src_sz     | 0x1c   | 32    | W      | Data signal of src_sz            |                                                                                    |
| s_axi_control | dst_buff_1 | 0x24   | 32    | W      | Data signal of dst_buff          |                                                                                    |
| s_axi_control | dst_buff_2 | 0x28   | 32    | W      | Data signal of dst_buff          |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| src_buff | inout     | char*    |
| src_sz   | in        | int      |
| dst_buff | inout     | char*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| src_buff | m_axi_gmem    | interface |          |                                      |
| src_buff | s_axi_control | register  | offset   | name=src_buff_1 offset=0x10 range=32 |
| src_buff | s_axi_control | register  | offset   | name=src_buff_2 offset=0x14 range=32 |
| src_sz   | s_axi_control | register  |          | name=src_sz offset=0x1c range=32     |
| dst_buff | m_axi_gmem    | interface |          |                                      |
| dst_buff | s_axi_control | register  | offset   | name=dst_buff_1 offset=0x24 range=32 |
| dst_buff | s_axi_control | register  | offset   | name=dst_buff_2 offset=0x28 range=32 |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable           | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------------+-----+--------+---------+
| + dut                            | 0   |        |                    |     |        |         |
|   sub_fu_255_p2                  | -   |        | sub                | add | fabric | 0       |
|  + dut_Pipeline_1                | 0   |        |                    |     |        |         |
|    empty_42_fu_58_p2             | -   |        | empty_42           | add | fabric | 0       |
|  + dut_Pipeline_2                | 0   |        |                    |     |        |         |
|    empty_40_fu_58_p2             | -   |        | empty_40           | add | fabric | 0       |
|  + dut_Pipeline_3                | 0   |        |                    |     |        |         |
|    empty_38_fu_58_p2             | -   |        | empty_38           | add | fabric | 0       |
|  + dut_Pipeline_4                | 0   |        |                    |     |        |         |
|    empty_36_fu_58_p2             | -   |        | empty_36           | add | fabric | 0       |
|  + dut_Pipeline_5                | 0   |        |                    |     |        |         |
|    empty_34_fu_58_p2             | -   |        | empty_34           | add | fabric | 0       |
|  + dut_Pipeline_6                | 0   |        |                    |     |        |         |
|    empty_32_fu_58_p2             | -   |        | empty_32           | add | fabric | 0       |
|  + dut_Pipeline_7                | 0   |        |                    |     |        |         |
|    empty_30_fu_58_p2             | -   |        | empty_30           | add | fabric | 0       |
|  + dut_Pipeline_8                | 0   |        |                    |     |        |         |
|    empty_27_fu_118_p2            | -   |        | empty_27           | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_37_1  | 0   |        |                    |     |        |         |
|    add_ln37_fu_834_p2            | -   |        | add_ln37           | add | fabric | 0       |
|    add_64ns_64ns_64_2_1_U12      | -   |        | add_ln51           | add | fabric | 1       |
|    add_ln67_fu_987_p2            | -   |        | add_ln67           | add | fabric | 0       |
|    sub_ln67_fu_993_p2            | -   |        | sub_ln67           | sub | fabric | 0       |
|    add_ln64_fu_1016_p2           | -   |        | add_ln64           | add | fabric | 0       |
|    sub_ln64_fu_1022_p2           | -   |        | sub_ln64           | sub | fabric | 0       |
|    add_ln58_fu_1045_p2           | -   |        | add_ln58           | add | fabric | 0       |
|    sub_ln58_fu_1051_p2           | -   |        | sub_ln58           | sub | fabric | 0       |
|    add_ln55_fu_1074_p2           | -   |        | add_ln55           | add | fabric | 0       |
|    sub_ln55_fu_1080_p2           | -   |        | sub_ln55           | sub | fabric | 0       |
|    string_1_idx_1_fu_1317_p2     | -   |        | string_1_idx_1     | add | fabric | 0       |
|    add_ln115_fu_1331_p2          | -   |        | add_ln115          | add | fabric | 0       |
|    add_ln115_1_fu_1359_p2        | -   |        | add_ln115_1        | add | fabric | 0       |
|    add_ln115_2_fu_1383_p2        | -   |        | add_ln115_2        | add | fabric | 0       |
|    add_ln115_3_fu_1407_p2        | -   |        | add_ln115_3        | add | fabric | 0       |
|    add_ln115_4_fu_1431_p2        | -   |        | add_ln115_4        | add | fabric | 0       |
|    add_ln115_5_fu_1447_p2        | -   |        | add_ln115_5        | add | fabric | 0       |
|    add_ln115_6_fu_1463_p2        | -   |        | add_ln115_6        | add | fabric | 0       |
|    string_2_idx_1_fu_1495_p2     | -   |        | string_2_idx_1     | add | fabric | 0       |
|    sub_ln98_fu_1135_p2           | -   |        | sub_ln98           | sub | fabric | 0       |
|    sub_ln98_1_fu_1542_p2         | -   |        | sub_ln98_1         | sub | fabric | 0       |
|    string_pos_2_idx_1_fu_1577_p2 | -   |        | string_pos_2_idx_1 | add | fabric | 0       |
|    row_id_1_fu_1151_p2           | -   |        | row_id_1           | add | fabric | 0       |
|    accu_length_fu_1201_p2        | -   |        | accu_length        | add | fabric | 0       |
|    add_ln76_1_fu_1207_p2         | -   |        | add_ln76_1         | add | fabric | 0       |
|    add_ln80_fu_1213_p2           | -   |        | add_ln80           | add | fabric | 0       |
|    sub_ln81_fu_1227_p2           | -   |        | sub_ln81           | sub | fabric | 0       |
|    sub_ln81_1_fu_1596_p2         | -   |        | sub_ln81_1         | sub | fabric | 0       |
|    string_pos_1_idx_1_fu_1619_p2 | -   |        | string_pos_1_idx_1 | add | fabric | 0       |
|    accu_length_2_fu_1261_p2      | -   |        | accu_length_2      | add | fabric | 0       |
|    add_ln37_1_fu_881_p2          | -   |        | add_ln37_1         | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_125_3 | 0   |        |                    |     |        |         |
|    add_ln125_fu_505_p2           | -   |        | add_ln125          | add | fabric | 0       |
|    add_64ns_64ns_64_2_1_U30      | -   |        | add_ln132          | add | fabric | 1       |
|    add_ln135_fu_591_p2           | -   |        | add_ln135          | add | fabric | 0       |
|    add_ln138_fu_597_p2           | -   |        | add_ln138          | add | fabric | 0       |
|    add_ln141_fu_603_p2           | -   |        | add_ln141          | add | fabric | 0       |
|    add_ln144_fu_609_p2           | -   |        | add_ln144          | add | fabric | 0       |
|    add_ln147_fu_615_p2           | -   |        | add_ln147          | add | fabric | 0       |
|    add_ln150_fu_621_p2           | -   |        | add_ln150          | add | fabric | 0       |
|    add_ln153_fu_521_p2           | -   |        | add_ln153          | add | fabric | 0       |
|    add_ln168_fu_561_p2           | -   |        | add_ln168          | add | fabric | 0       |
|    add_64ns_64ns_64_2_1_U30      | -   |        | add_ln168_1        | add | fabric | 1       |
|    add_ln165_fu_708_p2           | -   |        | add_ln165          | add | fabric | 0       |
|    add_64ns_64ns_64_2_1_U30      | -   |        | add_ln165_1        | add | fabric | 1       |
|    add_ln162_fu_713_p2           | -   |        | add_ln162          | add | fabric | 0       |
|    add_64ns_64ns_64_2_1_U30      | -   |        | add_ln162_1        | add | fabric | 1       |
|    add_64ns_64ns_64_2_1_U30      | -   |        | add_ln159          | add | fabric | 1       |
+----------------------------------+-----+--------+--------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+--------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+------------------+------+------+--------+--------------+---------+------+---------+
| + dut            | 37   | 0    |        |              |         |      |         |
|   int_1_U        | 4    | -    |        | int_1        | ram_1p  | auto | 1       |
|   int_2_U        | 4    | -    |        | int_2        | ram_1p  | auto | 1       |
|   double_1_U     | 4    | -    |        | double_1     | ram_1p  | auto | 1       |
|   double_2_U     | 4    | -    |        | double_2     | ram_1p  | auto | 1       |
|   string_pos_1_U | 2    | -    |        | string_pos_1 | ram_t2p | auto | 1       |
|   string_pos_2_U | 2    | -    |        | string_pos_2 | ram_t2p | auto | 1       |
|   string_1_U     | 1    | -    |        | string_1     | ram_s2p | auto | 1       |
|   string_2_U     | 4    | -    |        | string_2     | ram_t2p | auto | 1       |
|   string_2_1_U   | 4    | -    |        | string_2_1   | ram_t2p | auto | 1       |
|   string_2_2_U   | 4    | -    |        | string_2_2   | ram_t2p | auto | 1       |
|   string_2_3_U   | 4    | -    |        | string_2_3   | ram_t2p | auto | 1       |
+------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

