#ifndef _SI2151_FIRMWARE_1_1_BUILD_3_H_
#define _SI2151_FIRMWARE_1_1_BUILD_3_H_

#define FIRMWARE_MAJOR        1
#define FIRMWARE_MINOR        1
#define BUILD_VERSION         3

#ifndef __FIRMWARE_STRUCT__
#define __FIRMWARE_STRUCT__
typedef struct firmware_struct {
	unsigned char firmware_len;
	unsigned char firmware_table[16];
} firmware_struct;
#endif /* __FIRMWARE_STRUCT__ */

firmware_struct Si2151_FW_1_1b3[] = {
{ 8 , { 0x05,0x11,0xDD,0x52,0x2C,0xE5,0x01,0xC7 } },
{ 16 , { 0x0C,0xE4,0xB4,0xF4,0x1A,0x3A,0xBE,0xD5,0x08,0x72,0xA7,0x8A,0xC0,0x55,0xD2,0xFA } },
{ 11 , { 0x0C,0x09,0x7D,0xA5,0xD2,0x0A,0xB2,0x4A,0x4A,0xDC,0xC6 } },
{ 8 , { 0x0C,0x41,0x12,0x03,0x32,0x67,0x30,0x9A } },
{ 12 , { 0x33,0xF5,0xBE,0x36,0xFE,0x9D,0xD3,0xEB,0xC6,0x85,0xA7,0xEA } },
{ 16 , { 0x09,0x16,0x54,0xDC,0xE8,0xDA,0xEF,0x13,0x09,0x8B,0xE4,0xD3,0x4E,0x85,0x28,0x4A } },
{ 12 , { 0x0C,0x25,0x16,0x06,0xB2,0x67,0x4F,0xAB,0x4B,0x85,0xBF,0x71 } },
{ 16 , { 0x09,0x54,0xBC,0x7A,0x65,0x52,0x32,0x43,0x0C,0xEB,0x45,0xBF,0x4C,0x34,0xB9,0x70 } }
};

#define FIRMWARE_LINES_1_1b3 (sizeof(Si2151_FW_1_1b3)/(sizeof(firmware_struct)))
#define RAM_SIG_1_1b3 0xCFCD43A5
#define RAM_CRC_1_1b3 0xE613

#endif /* _SI2151_FIRMWARE_1_1_BUILD_3_H_ */
