--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1757780 paths analyzed, 2374 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.073ns.
--------------------------------------------------------------------------------
Slack:                  5.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.070ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     14.070ns (3.758ns logic, 10.312ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  5.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.041ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.652 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     14.041ns (3.566ns logic, 10.475ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.882ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.652 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_2_3
    SLICE_X12Y27.A3      net (fanout=11)       1.044   M_lvls_q_2_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     13.882ns (3.566ns logic, 10.316ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.838ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.B1       net (fanout=17)       1.423   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_51_rstpot
                                                       display/mod0/spi/M_data_q_51
    -------------------------------------------------  ---------------------------
    Total                                     13.838ns (3.758ns logic, 10.080ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.809ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.653 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.B1       net (fanout=17)       1.423   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_51_rstpot
                                                       display/mod0/spi/M_data_q_51
    -------------------------------------------------  ---------------------------
    Total                                     13.809ns (3.566ns logic, 10.243ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  6.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.813ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X18Y23.D1      net (fanout=3)        0.891   display/mod0/Sh791614
    SLICE_X18Y23.CMUX    Topdc                 0.402   display/mod0/Sh791628
                                                       display/mod0/Sh791620_SW1_F
                                                       display/mod0/Sh791620_SW1
    SLICE_X18Y23.B5      net (fanout=1)        0.462   display/mod0/N525
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     13.813ns (3.704ns logic, 10.109ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.778ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y25.B1      net (fanout=62)       1.322   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y25.B       Tilo                  0.254   display/mod0/Sh791715
                                                       display/mod0/Sh791715
    SLICE_X16Y25.D1      net (fanout=1)        0.598   display/mod0/Sh791715
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     13.778ns (3.806ns logic, 9.972ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  6.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.772ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.A5       net (fanout=17)       1.357   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_54_rstpot
                                                       display/mod0/spi/M_data_q_54
    -------------------------------------------------  ---------------------------
    Total                                     13.772ns (3.758ns logic, 10.014ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  6.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.749ns (Levels of Logic = 11)
  Clock Path Skew:      0.031ns (0.651 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X15Y8.A3       net (fanout=17)       1.377   display/mod0/spi/_n0092_inv
    SLICE_X15Y8.CLK      Tas                   0.373   display/mod0/spi/M_data_q[39]
                                                       display/mod0/spi/M_data_q_36_rstpot
                                                       display/mod0/spi/M_data_q_36
    -------------------------------------------------  ---------------------------
    Total                                     13.749ns (3.758ns logic, 9.991ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.743ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.652 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.A5       net (fanout=17)       1.357   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_54_rstpot
                                                       display/mod0/spi/M_data_q_54
    -------------------------------------------------  ---------------------------
    Total                                     13.743ns (3.566ns logic, 10.177ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.728ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.C6      net (fanout=3)        0.282   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Tilo                  0.430   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_G
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     13.728ns (3.732ns logic, 9.996ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.720ns (Levels of Logic = 9)
  Clock Path Skew:      0.025ns (0.651 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X15Y8.A3       net (fanout=17)       1.377   display/mod0/spi/_n0092_inv
    SLICE_X15Y8.CLK      Tas                   0.373   display/mod0/spi/M_data_q[39]
                                                       display/mod0/spi/M_data_q_36_rstpot
                                                       display/mod0/spi/M_data_q_36
    -------------------------------------------------  ---------------------------
    Total                                     13.720ns (3.566ns logic, 10.154ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.721ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.B4       net (fanout=17)       1.349   display/mod0/spi/_n0092_inv
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.721ns (3.758ns logic, 9.963ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  6.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.708ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.D3       net (fanout=17)       1.293   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_53_rstpot
                                                       display/mod0/spi/M_data_q_53
    -------------------------------------------------  ---------------------------
    Total                                     13.708ns (3.758ns logic, 9.950ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  6.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.692ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.652 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.B4       net (fanout=17)       1.349   display/mod0/spi/_n0092_inv
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.692ns (3.566ns logic, 10.126ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.695ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.652 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.C3       net (fanout=17)       1.280   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_56_rstpot
                                                       display/mod0/spi/M_data_q_56
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (3.758ns logic, 9.937ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  6.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.679ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.653 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.D3       net (fanout=17)       1.293   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_53_rstpot
                                                       display/mod0/spi/M_data_q_53
    -------------------------------------------------  ---------------------------
    Total                                     13.679ns (3.566ns logic, 10.113ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.683ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X17Y6.A4       net (fanout=17)       1.311   display/mod0/spi/_n0092_inv
    SLICE_X17Y6.CLK      Tas                   0.373   display/mod0/spi/M_data_q[49]
                                                       display/mod0/spi/M_data_q_46_rstpot
                                                       display/mod0/spi/M_data_q_46
    -------------------------------------------------  ---------------------------
    Total                                     13.683ns (3.758ns logic, 9.925ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_52 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.675ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.C3       net (fanout=17)       1.260   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_52_rstpot
                                                       display/mod0/spi/M_data_q_52
    -------------------------------------------------  ---------------------------
    Total                                     13.675ns (3.758ns logic, 9.917ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.666ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.652 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.C3       net (fanout=17)       1.280   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_56_rstpot
                                                       display/mod0/spi/M_data_q_56
    -------------------------------------------------  ---------------------------
    Total                                     13.666ns (3.566ns logic, 10.100ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.654ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.653 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X17Y6.A4       net (fanout=17)       1.311   display/mod0/spi/_n0092_inv
    SLICE_X17Y6.CLK      Tas                   0.373   display/mod0/spi/M_data_q[49]
                                                       display/mod0/spi/M_data_q_46_rstpot
                                                       display/mod0/spi/M_data_q_46
    -------------------------------------------------  ---------------------------
    Total                                     13.654ns (3.566ns logic, 10.088ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_49 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.657ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y6.D3       net (fanout=17)       1.242   display/mod0/spi/_n0092_inv11
    SLICE_X17Y6.CLK      Tas                   0.373   display/mod0/spi/M_data_q[49]
                                                       display/mod0/spi/M_data_q_49_rstpot
                                                       display/mod0/spi/M_data_q_49
    -------------------------------------------------  ---------------------------
    Total                                     13.657ns (3.758ns logic, 9.899ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_3 (FF)
  Destination:          display/mod0/spi/M_data_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.650ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.653 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_3 to display/mod0/spi/M_data_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_2_3
    SLICE_X12Y27.A3      net (fanout=11)       1.044   M_lvls_q_2_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.B1       net (fanout=17)       1.423   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_51_rstpot
                                                       display/mod0/spi/M_data_q_51
    -------------------------------------------------  ---------------------------
    Total                                     13.650ns (3.566ns logic, 10.084ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_52 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.646ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.653 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y9.C3       net (fanout=17)       1.260   display/mod0/spi/_n0092_inv11
    SLICE_X17Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[53]
                                                       display/mod0/spi/M_data_q_52_rstpot
                                                       display/mod0/spi/M_data_q_52
    -------------------------------------------------  ---------------------------
    Total                                     13.646ns (3.566ns logic, 10.080ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_5 (FF)
  Destination:          display/mod1/spi/M_data_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.626ns (Levels of Logic = 10)
  Clock Path Skew:      0.011ns (0.730 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_5 to display/mod1/spi/M_data_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CMUX    Tshcko                0.535   M_lvls_q_0_3
                                                       game/M_lvls_q_0_5
    SLICE_X9Y16.A3       net (fanout=10)       2.726   M_lvls_q_0_5
    SLICE_X9Y16.A        Tilo                  0.259   display/mod0/Sh58699
                                                       display/mod1/Sh587017_SW0
    SLICE_X7Y31.A3       net (fanout=17)       1.786   display/N204
    SLICE_X7Y31.A        Tilo                  0.259   display/mod1/Sh587017
                                                       display/mod1/Sh587017
    SLICE_X5Y31.A1       net (fanout=1)        1.027   display/mod1/Sh587017
    SLICE_X5Y31.A        Tilo                  0.259   display/mod1/Sh587014
                                                       display/mod1/Sh587022
    SLICE_X2Y32.A1       net (fanout=1)        1.320   display/mod1/Sh587022
    SLICE_X2Y32.A        Tilo                  0.235   display/mod1/M_data_reg_q[34]
                                                       display/mod1/Sh587032
    SLICE_X2Y38.D1       net (fanout=2)        1.377   display/mod1/Sh5870
    SLICE_X2Y38.COUT     Topcyd                0.290   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[11]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<11>1
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<11>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[11]
    SLICE_X2Y39.COUT     Tbyp                  0.091   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[15]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<15>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[15]
    SLICE_X2Y40.COUT     Tbyp                  0.091   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y41.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y51.B4       net (fanout=4)        1.088   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y51.B        Tilo                  0.259   display/mod1/spi/M_data_q[60]
                                                       display/mod1/spi/_n0086_inv11_2
    SLICE_X0Y44.D1       net (fanout=15)       1.358   display/mod1/spi/_n0086_inv111
    SLICE_X0Y44.CLK      Tas                   0.339   display/mod1/spi/M_data_q[53]
                                                       display/mod1/spi/M_data_q_53_rstpot
                                                       display/mod1/spi/M_data_q_53
    -------------------------------------------------  ---------------------------
    Total                                     13.626ns (2.856ns logic, 10.770ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  6.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_49 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.628ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.653 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X12Y27.A2      net (fanout=10)       1.203   M_lvls_q_0_3
    SLICE_X12Y27.AMUX    Topaa                 0.456   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_lut<2>
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X15Y37.D4      net (fanout=119)      1.278   display/Madd_n0204_Madd_lut[2]
    SLICE_X15Y37.D       Tilo                  0.259   M_lvls_q_2
                                                       display/Sh1043191
    SLICE_X16Y25.D2      net (fanout=1)        1.986   display/Sh1043_bdd34
    SLICE_X16Y25.CMUX    Topdc                 0.456   display/mod0/Sh791715
                                                       display/mod0/Sh791716_F
                                                       display/mod0/Sh791716
    SLICE_X19Y17.B1      net (fanout=1)        1.413   display/mod0/Sh791716
    SLICE_X19Y17.B       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791723
    SLICE_X19Y17.C5      net (fanout=2)        0.415   display/mod0/Sh791723
    SLICE_X19Y17.C       Tilo                  0.259   display/mod0/Sh791736
                                                       display/mod0/Sh791737
    SLICE_X12Y13.B5      net (fanout=1)        1.150   display/mod0/Sh7917
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y6.D3       net (fanout=17)       1.242   display/mod0/spi/_n0092_inv11
    SLICE_X17Y6.CLK      Tas                   0.373   display/mod0/spi/M_data_q[49]
                                                       display/mod0/spi/M_data_q_49_rstpot
                                                       display/mod0/spi/M_data_q_49
    -------------------------------------------------  ---------------------------
    Total                                     13.628ns (3.566ns logic, 10.062ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  6.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.620ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y4.D6       net (fanout=5)        1.329   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y4.D        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X17Y6.B5       net (fanout=17)       1.248   display/mod0/spi/_n0092_inv
    SLICE_X17Y6.CLK      Tas                   0.373   display/mod0/spi/M_data_q[49]
                                                       display/mod0/spi/M_data_q_47_rstpot
                                                       display/mod0/spi/M_data_q_47
    -------------------------------------------------  ---------------------------
    Total                                     13.620ns (3.758ns logic, 9.862ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.637ns (Levels of Logic = 11)
  Clock Path Skew:      0.061ns (0.681 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X8Y5.B4        net (fanout=5)        1.515   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X8Y5.B         Tilo                  0.254   display/mod0/spi/M_data_q[19]
                                                       display/mod0/spi/_n0092_inv11_3
    SLICE_X10Y9.C4       net (fanout=13)       1.108   display/mod0/spi/_n0092_inv112
    SLICE_X10Y9.CLK      Tas                   0.349   display/mod0/spi/M_data_q[4]
                                                       display/mod0/spi/M_data_q_3_rstpot
                                                       display/mod0/spi/M_data_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (3.729ns logic, 9.908ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_3 (FF)
  Destination:          display/mod0/spi/M_data_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.602ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.652 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_3 to display/mod0/spi/M_data_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   M_lvls_q_0_3
                                                       game/M_lvls_q_0_3
    SLICE_X14Y31.C2      net (fanout=10)       0.535   M_lvls_q_0_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X13Y9.D2       net (fanout=17)       1.655   display/mod0/spi/_n0092_inv11
    SLICE_X13Y9.CLK      Tas                   0.373   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_57_rstpot
                                                       display/mod0/spi/M_data_q_57
    -------------------------------------------------  ---------------------------
    Total                                     13.602ns (3.758ns logic, 9.844ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  6.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.602ns (Levels of Logic = 11)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_3 to display/mod0/spi/M_data_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   M_lvls_q_1_5
                                                       game/M_lvls_q_1_3
    SLICE_X14Y31.C3      net (fanout=12)       1.003   M_lvls_q_1_3
    SLICE_X14Y31.C       Tilo                  0.235   M_lvls_q_0_3
                                                       game/levels/num<2>1
    SLICE_X12Y27.BX      net (fanout=4)        1.038   M_game_num[11]
    SLICE_X12Y27.COUT    Tbxcy                 0.156   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X12Y28.BMUX    Tcinb                 0.310   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y23.B2      net (fanout=62)       1.552   display/Madd_n0204_Madd_lut[7]
    SLICE_X16Y23.B       Tilo                  0.254   display/mod0/Sh791614
                                                       display/mod0/Sh791614
    SLICE_X16Y23.D1      net (fanout=3)        0.598   display/mod0/Sh791614
    SLICE_X16Y23.CMUX    Topdc                 0.456   display/mod0/Sh791614
                                                       display/mod0/Sh791620_SW0_F
                                                       display/mod0/Sh791620_SW0
    SLICE_X18Y23.B1      net (fanout=1)        0.958   display/mod0/N524
    SLICE_X18Y23.B       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791628
    SLICE_X18Y23.A3      net (fanout=1)        0.468   display/mod0/Sh791628
    SLICE_X18Y23.A       Tilo                  0.235   display/mod0/Sh791628
                                                       display/mod0/Sh791645
    SLICE_X12Y13.B1      net (fanout=2)        1.662   display/mod0/Sh7916
    SLICE_X12Y13.COUT    Topcyb                0.483   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X12Y14.BMUX    Tcinb                 0.286   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X11Y5.B3       net (fanout=5)        1.372   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X11Y5.B        Tilo                  0.259   display/mod0/spi/M_data_q[60]
                                                       display/mod0/spi/_n0092_inv11_1
    SLICE_X17Y6.C1       net (fanout=17)       1.187   display/mod0/spi/_n0092_inv11
    SLICE_X17Y6.CLK      Tas                   0.373   display/mod0/spi/M_data_q[49]
                                                       display/mod0/spi/M_data_q_48_rstpot
                                                       display/mod0/spi/M_data_q_48
    -------------------------------------------------  ---------------------------
    Total                                     13.602ns (3.758ns logic, 9.844ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q/CLK0
  Logical resource: display/mod0/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q_0/CLK0
  Logical resource: display/mod1/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X0Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q_1/CLK0
  Logical resource: display/mod2/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/operator_button4/button_cond/M_sync_out/CLK
  Logical resource: game/operator_button5/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/operator_button4/button_cond/M_sync_out/CLK
  Logical resource: game/operator_button1/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/operator_button4/button_cond/M_sync_out/CLK
  Logical resource: game/operator_button6/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/operator_button4/button_cond/M_sync_out/CLK
  Logical resource: game/operator_button2/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/operator_button4/button_cond/M_sync_out/CLK
  Logical resource: game/operator_button3/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/operator_button4/button_cond/M_sync_out/CLK
  Logical resource: game/operator_button4/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[3]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[3]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[3]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[3]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[7]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[7]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[7]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[7]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[11]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[11]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[11]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[11]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[15]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[15]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[15]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[15]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[19]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[19]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[19]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/operator_button5/button_cond/M_ctr_q[19]/CLK
  Logical resource: game/operator_button5/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1757780 paths, 0 nets, and 6699 connections

Design statistics:
   Minimum period:  14.073ns{1}   (Maximum frequency:  71.058MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  6 14:07:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



