INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riscure/Desktop/x_and_y_switching_blocks/x_and_y_switching_blocks.srcs/sources_1/new/U_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module U_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riscure/Desktop/adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riscure/Desktop/x_and_y_switching_blocks/x_and_y_switching_blocks.srcs/sources_1/new/x_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riscure/Desktop/x_and_y_switching_blocks/x_and_y_switching_blocks.srcs/sources_1/new/y_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Y_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riscure/Desktop/x_and_y_switching_blocks/x_and_y_switching_blocks.srcs/sim_1/new/test_1ba.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_1ba
