# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder.srcs/sources_1/imports/new/Ripple_Carry_Addierer.vhd" \
"../../../../adder.srcs/sources_1/imports/new/Volladdierer.vhd" \
"../../../../adder.srcs/sources_1/imports/new/andGate.vhd" \
"../../../../adder.srcs/sources_1/imports/new/halbaddierer.vhd" \
"../../../../adder.srcs/sources_1/imports/new/orGate.vhd" \
"../../../../adder.srcs/sources_1/imports/new/xorGate.vhd" \
"../../../../adder.srcs/sim_1/new/Ripple_Carry_Addierer_tb.vhd" \

# Do not sort compile order
nosort
