// Seed: 2698670166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3, id_4, id_5;
  if (id_2) assign id_1[1] = id_2;
  else
    final
      if (1) begin : LABEL_0
        id_4 <= id_3;
      end
  wire id_6;
  supply1 id_7 = 1;
  wire id_8;
  timeunit 1ps;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_2,
      id_7,
      id_7
  );
  wire id_9;
endmodule
