#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Wed Feb 12 00:21:10 2025
# Process ID: 20224
# Log file: D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/planAhead_run_2/planAhead.log
# Journal file: D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/pa.fromHdl.tcl
# create_project -name ofdm_16_qam_n8_w16_cp4_test -dir "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/planAhead_run_2" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ofdm_top_module.ucf" [current_fileset -constrset]
Adding file 'D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ofdm_top_module.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/xfft_v8_0.ngc}]
# set hdlfile [add_files [list {ipcore_dir/xfft_v8_0.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spi_16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {source_gen1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {qam_mapper.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {master_clk_divisor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ifft_manager.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ofdm_top_module.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ofdm_top_module $srcset
# add_files [list {ofdm_top_module.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/xfft_v8_0.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/xfft_v8_0.v" into library work
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/spi_16.v" into library work
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/source_gen1.v" into library work
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/qam_mapper.v" into library work
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/master_clk_divisor.v" into library work
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ifft_manager.v" into library work
Analyzing Verilog file "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ofdm_top_module.v" into library work
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design xfft_v8_0.ngc ...
WARNING:NetListWriters:298 - No output is written to xfft_v8_0.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xfft_v8_0.edif ...
ngc2edif: Total memory usage is 4322760 kilobytes

Reading core file 'D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/xfft_v8_0.ngc' for (cell view 'xfft_v8_0', library 'work', file 'xfft_v8_0.v')
Parsing EDIF File [./.Xil/PlanAhead-20224-DESKTOP-0QT90RE/ngc2edif/xfft_v8_0.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-20224-DESKTOP-0QT90RE/ngc2edif/xfft_v8_0.edif]
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ofdm_top_module.ucf]
Finished Parsing UCF File [D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ofdm_top_module.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1627dc32
open_rtl_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 631.551 ; gain = 219.695
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list led0]]
set_property iostandard LVCMOS33 [get_ports [list led1]]
set_property iostandard LVCMOS33 [get_ports [list led2]]
set_property iostandard LVCMOS33 [get_ports [list led3]]
set_property iostandard LVCMOS33 [get_ports [list led4]]
set_property iostandard LVCMOS33 [get_ports [list led5]]
set_property iostandard LVCMOS33 [get_ports [list led6]]
set_property iostandard LVCMOS33 [get_ports [list led7]]
set_property iostandard LVCMOS33 [get_ports [list sw0]]
set_property iostandard LVCMOS33 [get_ports [list sw1]]
set_property iostandard LVCMOS33 [get_ports [list sw2]]
set_property iostandard LVCMOS33 [get_ports [list sw3]]
set_property iostandard LVCMOS33 [get_ports [list sw4]]
set_property iostandard LVCMOS33 [get_ports [list sw5]]
set_property iostandard LVCMOS33 [get_ports [list sw6]]
set_property iostandard LVCMOS33 [get_ports [list sw7]]
startgroup
set_property package_pin U16 [get_ports led0]
endgroup
startgroup
set_property package_pin V16 [get_ports led1]
endgroup
startgroup
set_property package_pin U15 [get_ports led2]
endgroup
startgroup
set_property package_pin V15 [get_ports led3]
endgroup
startgroup
set_property package_pin M11 [get_ports led4]
endgroup
startgroup
set_property package_pin N11 [get_ports led5]
endgroup
startgroup
set_property package_pin R11 [get_ports led6]
endgroup
set_property package_pin "" [get_ports [list  led7]]
startgroup
set_property package_pin R11 [get_ports led6]
endgroup
startgroup
set_property package_pin T11 [get_ports led7]
endgroup
startgroup
set_property package_pin T10 [get_ports sw0]
endgroup
startgroup
set_property package_pin T9 [get_ports sw1]
endgroup
startgroup
set_property package_pin V9 [get_ports sw2]
endgroup
startgroup
set_property package_pin M8 [get_ports sw3]
endgroup
startgroup
set_property package_pin N8 [get_ports sw4]
endgroup
startgroup
set_property package_pin U8 [get_ports sw5]
endgroup
startgroup
set_property package_pin V8 [get_ports sw6]
endgroup
startgroup
set_property package_pin T5 [get_ports sw7]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test\planAhead_pid20224.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 12 00:28:22 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
