#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557edfac6360 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x557edfb30530_0 .var "clk", 0 0;
v0x557edfb305d0_0 .var/i "count", 31 0;
v0x557edfb30670_0 .var/i "fp_w", 31 0;
v0x557edfb30710_0 .var "rst_n", 0 0;
S_0x557edfa02400 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x557edfac6360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x557edfb308c0 .functor NOT 1, v0x557edfb1f0d0_0, C4<0>, C4<0>, C4<0>;
v0x557edfb2c240_0 .net "ALUOp", 1 0, v0x557edfb1ee70_0;  1 drivers
v0x557edfb2c350_0 .net "ALUResult", 31 0, v0x557edfb2bd70_0;  1 drivers
v0x557edfb2c440_0 .net "ALUSrc", 0 0, v0x557edfb1ef70_0;  1 drivers
v0x557edfb2c510_0 .net "ALUSrc1_o", 31 0, v0x557edfb274c0_0;  1 drivers
v0x557edfb2c600_0 .net "ALUSrc2_o", 31 0, v0x557edfb27d00_0;  1 drivers
v0x557edfb2c740_0 .net "ALU_Ctrl_o", 3 0, v0x557edfb00310_0;  1 drivers
v0x557edfb2c850_0 .net "ALU_zero", 0 0, v0x557edfb2c0d0_0;  1 drivers
v0x557edfb2c940_0 .net "Branch", 0 0, v0x557edfb1f030_0;  1 drivers
v0x557edfb2c9e0_0 .net "Branch_zero", 0 0, L_0x557edfb41280;  1 drivers
v0x557edfb2cb10_0 .net "DM_o", 31 0, L_0x557edfb47e80;  1 drivers
v0x557edfb2cbb0_0 .net "EXEMEM_ALUResult_o", 31 0, v0x557edfb20420_0;  1 drivers
v0x557edfb2cc50_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x557edfb20260_0;  1 drivers
v0x557edfb2cd10_0 .net "EXEMEM_Instr_o", 31 0, v0x557edfb206b0_0;  1 drivers
v0x557edfb2cdd0_0 .net "EXEMEM_Mem_o", 1 0, v0x557edfb1feb0_0;  1 drivers
v0x557edfb2ce70_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x557edfb20870_0;  1 drivers
v0x557edfb2cf60_0 .net "EXEMEM_RTdata_o", 31 0, v0x557edfb20af0_0;  1 drivers
v0x557edfb2d070_0 .net "EXEMEM_WB_o", 2 0, v0x557edfb20050_0;  1 drivers
v0x557edfb2d290_0 .net "EXEMEM_Zero_o", 0 0, v0x557edfb20d60_0;  1 drivers
v0x557edfb2d330_0 .net "ForwardA", 1 0, v0x557edfb21550_0;  1 drivers
v0x557edfb2d420_0 .net "ForwardB", 1 0, v0x557edfb21640_0;  1 drivers
v0x557edfb2d530_0 .net "IDEXE_Exe_o", 2 0, v0x557edfb22b10_0;  1 drivers
v0x557edfb2d5f0_0 .net "IDEXE_ImmGen_o", 31 0, v0x557edfb23780_0;  1 drivers
v0x557edfb2d6e0_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x557edfb23030_0;  1 drivers
v0x557edfb2d7a0_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x557edfb23140_0;  1 drivers
v0x557edfb2d8b0_0 .net "IDEXE_Instr_o", 31 0, v0x557edfb23a60_0;  1 drivers
v0x557edfb2d9c0_0 .net "IDEXE_Mem_o", 1 0, v0x557edfb22cb0_0;  1 drivers
v0x557edfb2dad0_0 .net "IDEXE_PC_add4_o", 31 0, v0x557edfb23bf0_0;  1 drivers
v0x557edfb2dbe0_0 .net "IDEXE_RSdata_o", 31 0, v0x557edfb23440_0;  1 drivers
v0x557edfb2dcf0_0 .net "IDEXE_RTdata_o", 31 0, v0x557edfb23600_0;  1 drivers
v0x557edfb2ddb0_0 .net "IDEXE_WB_o", 2 0, v0x557edfb22eb0_0;  1 drivers
v0x557edfb2dec0_0 .net "IFID_Flush", 0 0, v0x557edfb1f0d0_0;  1 drivers
v0x557edfb2dfb0_0 .net "IFID_Instr_i", 31 0, L_0x557edfb40b20;  1 drivers
v0x557edfb2e0c0_0 .net "IFID_Instr_o", 31 0, v0x557edfb24790_0;  1 drivers
v0x557edfb2e390_0 .net "IFID_PC_Add4_o", 31 0, v0x557edfb24980_0;  1 drivers
v0x557edfb2e450_0 .net "IFID_PC_o", 31 0, v0x557edfb244b0_0;  1 drivers
v0x557edfb2e560_0 .net "IFID_Write", 0 0, v0x557edfb22270_0;  1 drivers
v0x557edfb2e650_0 .net "Imm_Gen_o", 31 0, v0x557edfb25770_0;  1 drivers
v0x557edfb2e710_0 .net "Jump", 0 0, v0x557edfb1f190_0;  1 drivers
v0x557edfb2e7b0_0 .net "MEMWB_ALUresult_o", 31 0, v0x557edfb263a0_0;  1 drivers
v0x557edfb2e8a0_0 .net "MEMWB_DM_o", 31 0, v0x557edfb25e10_0;  1 drivers
v0x557edfb2e9b0_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x557edfb261f0_0;  1 drivers
v0x557edfb2ea70_0 .net "MEMWB_PC_Add4_o", 31 0, v0x557edfb26700_0;  1 drivers
v0x557edfb2eb80_0 .net "MEMWB_WB_o", 2 0, v0x557edfb25fd0_0;  1 drivers
v0x557edfb2ec40_0 .net "MUXALUSrc_o", 31 0, v0x557edfb26d80_0;  1 drivers
v0x557edfb2ed30_0 .net "MUXControl", 0 0, v0x557edfb22440_0;  1 drivers
v0x557edfb2ee20_0 .net "MUXMemtoReg_o", 31 0, v0x557edfb284f0_0;  1 drivers
v0x557edfb2ef70_0 .net "MUX_control_o", 31 0, v0x557edfb29380_0;  1 drivers
v0x557edfb2f030_0 .net "MemRead", 0 0, v0x557edfb1f2a0_0;  1 drivers
v0x557edfb2f0d0_0 .net "MemWrite", 0 0, v0x557edfb1f360_0;  1 drivers
v0x557edfb2f170_0 .net "MemtoReg", 0 0, v0x557edfb1f420_0;  1 drivers
v0x557edfb2f210_0 .net "PC_Add4", 31 0, v0x557edfb2a140_0;  1 drivers
v0x557edfb2f2b0_0 .net "PC_Add_Immediate", 31 0, v0x557edfb093c0_0;  1 drivers
v0x557edfb2f350_0 .net "PC_i", 31 0, v0x557edfb28ca0_0;  1 drivers
v0x557edfb2f440_0 .net "PC_o", 31 0, v0x557edfb29ab0_0;  1 drivers
v0x557edfb2f570_0 .net "PC_write", 0 0, v0x557edfb22380_0;  1 drivers
v0x557edfb2f610_0 .net "RSdata_o", 31 0, L_0x557edfb41720;  1 drivers
v0x557edfb2f720_0 .net "RTdata_o", 31 0, L_0x557edfb41970;  1 drivers
v0x557edfb2f830_0 .net "RegWrite", 0 0, v0x557edfb1f4e0_0;  1 drivers
v0x557edfb2f8d0_0 .net "SL1_o", 31 0, v0x557edfb2b870_0;  1 drivers
L_0x7fc7530280a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557edfb2f9c0_0 .net/2u *"_s10", 23 0, L_0x7fc7530280a8;  1 drivers
v0x557edfb2faa0_0 .net *"_s16", 0 0, L_0x557edfb41190;  1 drivers
L_0x7fc753028138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557edfb2fb60_0 .net/2u *"_s18", 0 0, L_0x7fc753028138;  1 drivers
L_0x7fc753028180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557edfb2fc40_0 .net/2u *"_s20", 0 0, L_0x7fc753028180;  1 drivers
v0x557edfb2fd20_0 .net *"_s37", 0 0, L_0x557edfb42250;  1 drivers
v0x557edfb2fe00_0 .net *"_s39", 2 0, L_0x557edfb422f0;  1 drivers
v0x557edfb302b0_0 .net *"_s61", 0 0, L_0x557edfb483e0;  1 drivers
v0x557edfb30350_0 .net *"_s63", 0 0, L_0x557edfb48480;  1 drivers
v0x557edfb303f0_0 .net "clk_i", 0 0, v0x557edfb30530_0;  1 drivers
v0x557edfb30490_0 .net "rst_i", 0 0, v0x557edfb30710_0;  1 drivers
L_0x557edfb40be0 .part v0x557edfb24790_0, 15, 5;
L_0x557edfb40c80 .part v0x557edfb24790_0, 20, 5;
L_0x557edfb40d20 .part v0x557edfb22cb0_0, 1, 1;
LS_0x557edfb40df0_0_0 .concat [ 1 2 1 1], v0x557edfb1ef70_0, v0x557edfb1ee70_0, v0x557edfb1f360_0, v0x557edfb1f2a0_0;
LS_0x557edfb40df0_0_4 .concat [ 1 1 1 24], v0x557edfb1f190_0, v0x557edfb1f4e0_0, v0x557edfb1f420_0, L_0x7fc7530280a8;
L_0x557edfb40df0 .concat [ 5 27 0 0], LS_0x557edfb40df0_0_0, LS_0x557edfb40df0_0_4;
L_0x557edfb41190 .cmp/eq 32, L_0x557edfb41720, L_0x557edfb41970;
L_0x557edfb41280 .functor MUXZ 1, L_0x7fc753028180, L_0x7fc753028138, L_0x557edfb41190, C4<>;
L_0x557edfb419e0 .part v0x557edfb24790_0, 15, 5;
L_0x557edfb41be0 .part v0x557edfb24790_0, 20, 5;
L_0x557edfb41d20 .part v0x557edfb25fd0_0, 1, 1;
L_0x557edfb41f50 .part v0x557edfb29380_0, 5, 3;
L_0x557edfb420a0 .part v0x557edfb29380_0, 3, 2;
L_0x557edfb42140 .part v0x557edfb29380_0, 0, 3;
L_0x557edfb42250 .part v0x557edfb24790_0, 30, 1;
L_0x557edfb422f0 .part v0x557edfb24790_0, 12, 3;
L_0x557edfb42410 .concat [ 3 1 0 0], L_0x557edfb422f0, L_0x557edfb42250;
L_0x557edfb424b0 .part v0x557edfb24790_0, 7, 5;
L_0x557edfb425e0 .part v0x557edfb22b10_0, 0, 1;
L_0x557edfb426d0 .part v0x557edfb23a60_0, 15, 5;
L_0x557edfb42810 .part v0x557edfb23a60_0, 20, 5;
L_0x557edfb428b0 .part v0x557edfb20050_0, 1, 1;
L_0x557edfb42770 .part v0x557edfb25fd0_0, 1, 1;
L_0x557edfb42b30 .part v0x557edfb22b10_0, 1, 2;
L_0x557edfb48130 .part v0x557edfb1feb0_0, 1, 1;
L_0x557edfb48270 .part v0x557edfb1feb0_0, 0, 1;
L_0x557edfb483e0 .part v0x557edfb25fd0_0, 0, 1;
L_0x557edfb48480 .part v0x557edfb25fd0_0, 2, 1;
L_0x557edfb48600 .concat [ 1 1 0 0], L_0x557edfb48480, L_0x557edfb483e0;
S_0x557edfa008a0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 249, 4 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x557edfaa9030_0 .net "ALUOp", 1 0, L_0x557edfb42b30;  1 drivers
v0x557edfb00310_0 .var "ALU_Ctrl_o", 3 0;
v0x557edfaac600_0 .net "func3", 2 0, L_0x557edfb42a60;  1 drivers
v0x557edfac14f0_0 .net "instr", 3 0, v0x557edfb23140_0;  alias, 1 drivers
E_0x557edfb185f0 .event edge, v0x557edfaa9030_0, v0x557edfac14f0_0, v0x557edfaac600_0;
L_0x557edfb42a60 .part v0x557edfb23140_0, 0, 3;
S_0x557edfb1b450 .scope module, "Branch_Adder" "Adder" 3 183, 5 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x557edfacdea0_0 .net "src1_i", 31 0, v0x557edfb2b870_0;  alias, 1 drivers
v0x557edfa39150_0 .net "src2_i", 31 0, v0x557edfb244b0_0;  alias, 1 drivers
v0x557edfb093c0_0 .var "sum_o", 31 0;
E_0x557edfb18730 .event edge, v0x557edfacdea0_0, v0x557edfa39150_0;
S_0x557edfb1b7f0 .scope module, "Data_Memory" "Data_Memory" 3 287, 6 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x557edfb1ba80 .array "Mem", 127 0, 7 0;
v0x557edfb1cf50_0 .net "MemRead_i", 0 0, L_0x557edfb48130;  1 drivers
v0x557edfb1d010_0 .net "MemWrite_i", 0 0, L_0x557edfb48270;  1 drivers
v0x557edfb1d0b0_0 .net *"_s224", 7 0, L_0x557edfb46d50;  1 drivers
v0x557edfb1d190_0 .net *"_s226", 32 0, L_0x557edfb46e50;  1 drivers
L_0x7fc753028258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557edfb1d2c0_0 .net *"_s229", 0 0, L_0x7fc753028258;  1 drivers
L_0x7fc7530282a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557edfb1d3a0_0 .net/2u *"_s230", 32 0, L_0x7fc7530282a0;  1 drivers
v0x557edfb1d480_0 .net *"_s232", 32 0, L_0x557edfb47070;  1 drivers
v0x557edfb1d560_0 .net *"_s234", 7 0, L_0x557edfb47160;  1 drivers
v0x557edfb1d640_0 .net *"_s236", 32 0, L_0x557edfb46f50;  1 drivers
L_0x7fc7530282e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557edfb1d720_0 .net *"_s239", 0 0, L_0x7fc7530282e8;  1 drivers
L_0x7fc753028330 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x557edfb1d800_0 .net/2u *"_s240", 32 0, L_0x7fc753028330;  1 drivers
v0x557edfb1d8e0_0 .net *"_s242", 32 0, L_0x557edfb47330;  1 drivers
v0x557edfb1d9c0_0 .net *"_s244", 7 0, L_0x557edfb47600;  1 drivers
v0x557edfb1daa0_0 .net *"_s246", 32 0, L_0x557edfb476a0;  1 drivers
L_0x7fc753028378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557edfb1db80_0 .net *"_s249", 0 0, L_0x7fc753028378;  1 drivers
L_0x7fc7530283c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557edfb1dc60_0 .net/2u *"_s250", 32 0, L_0x7fc7530283c0;  1 drivers
v0x557edfb1dd40_0 .net *"_s252", 32 0, L_0x557edfb47910;  1 drivers
v0x557edfb1de20_0 .net *"_s254", 7 0, L_0x557edfb47aa0;  1 drivers
v0x557edfb1df00_0 .net *"_s256", 31 0, L_0x557edfb47ca0;  1 drivers
L_0x7fc753028408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557edfb1dfe0_0 .net/2u *"_s258", 31 0, L_0x7fc753028408;  1 drivers
v0x557edfb1e0c0_0 .net "addr_i", 31 0, v0x557edfb20420_0;  alias, 1 drivers
v0x557edfb1e1a0_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb1e260_0 .net "data_i", 31 0, v0x557edfb20af0_0;  alias, 1 drivers
v0x557edfb1e340_0 .net "data_o", 31 0, L_0x557edfb47e80;  alias, 1 drivers
v0x557edfb1e420_0 .var/i "i", 31 0;
v0x557edfb1e500 .array "memory", 31 0;
v0x557edfb1e500_0 .net v0x557edfb1e500 0, 31 0, L_0x557edfb42cc0; 1 drivers
v0x557edfb1e500_1 .net v0x557edfb1e500 1, 31 0, L_0x557edfb42e80; 1 drivers
v0x557edfb1e500_2 .net v0x557edfb1e500 2, 31 0, L_0x557edfb43040; 1 drivers
v0x557edfb1e500_3 .net v0x557edfb1e500 3, 31 0, L_0x557edfb43200; 1 drivers
v0x557edfb1e500_4 .net v0x557edfb1e500 4, 31 0, L_0x557edfb433f0; 1 drivers
v0x557edfb1e500_5 .net v0x557edfb1e500 5, 31 0, L_0x557edfb435b0; 1 drivers
v0x557edfb1e500_6 .net v0x557edfb1e500 6, 31 0, L_0x557edfb437b0; 1 drivers
v0x557edfb1e500_7 .net v0x557edfb1e500 7, 31 0, L_0x557edfb43940; 1 drivers
v0x557edfb1e500_8 .net v0x557edfb1e500 8, 31 0, L_0x557edfb43b50; 1 drivers
v0x557edfb1e500_9 .net v0x557edfb1e500 9, 31 0, L_0x557edfb43d10; 1 drivers
v0x557edfb1e500_10 .net v0x557edfb1e500 10, 31 0, L_0x557edfb43f30; 1 drivers
v0x557edfb1e500_11 .net v0x557edfb1e500 11, 31 0, L_0x557edfb440f0; 1 drivers
v0x557edfb1e500_12 .net v0x557edfb1e500 12, 31 0, L_0x557edfb44320; 1 drivers
v0x557edfb1e500_13 .net v0x557edfb1e500 13, 31 0, L_0x557edfb444e0; 1 drivers
v0x557edfb1e500_14 .net v0x557edfb1e500 14, 31 0, L_0x557edfb44720; 1 drivers
v0x557edfb1e500_15 .net v0x557edfb1e500 15, 31 0, L_0x557edfb448e0; 1 drivers
v0x557edfb1e500_16 .net v0x557edfb1e500 16, 31 0, L_0x557edfb44b30; 1 drivers
v0x557edfb1e500_17 .net v0x557edfb1e500 17, 31 0, L_0x557edfb44cf0; 1 drivers
v0x557edfb1e500_18 .net v0x557edfb1e500 18, 31 0, L_0x557edfb44f50; 1 drivers
v0x557edfb1e500_19 .net v0x557edfb1e500 19, 31 0, L_0x557edfb45110; 1 drivers
v0x557edfb1e500_20 .net v0x557edfb1e500 20, 31 0, L_0x557edfb44eb0; 1 drivers
v0x557edfb1e500_21 .net v0x557edfb1e500 21, 31 0, L_0x557edfb454a0; 1 drivers
v0x557edfb1e500_22 .net v0x557edfb1e500 22, 31 0, L_0x557edfb45720; 1 drivers
v0x557edfb1e500_23 .net v0x557edfb1e500 23, 31 0, L_0x557edfb458e0; 1 drivers
v0x557edfb1e500_24 .net v0x557edfb1e500 24, 31 0, L_0x557edfb45b70; 1 drivers
v0x557edfb1e500_25 .net v0x557edfb1e500 25, 31 0, L_0x557edfb45d30; 1 drivers
v0x557edfb1e500_26 .net v0x557edfb1e500 26, 31 0, L_0x557edfb45fd0; 1 drivers
v0x557edfb1e500_27 .net v0x557edfb1e500 27, 31 0, L_0x557edfb46190; 1 drivers
v0x557edfb1e500_28 .net v0x557edfb1e500 28, 31 0, L_0x557edfb46440; 1 drivers
v0x557edfb1e500_29 .net v0x557edfb1e500 29, 31 0, L_0x557edfb46600; 1 drivers
v0x557edfb1e500_30 .net v0x557edfb1e500 30, 31 0, L_0x557edfb468c0; 1 drivers
v0x557edfb1e500_31 .net v0x557edfb1e500 31, 31 0, L_0x557edfb46a80; 1 drivers
E_0x557edfb187d0 .event posedge, v0x557edfb1e1a0_0;
v0x557edfb1ba80_0 .array/port v0x557edfb1ba80, 0;
v0x557edfb1ba80_1 .array/port v0x557edfb1ba80, 1;
v0x557edfb1ba80_2 .array/port v0x557edfb1ba80, 2;
v0x557edfb1ba80_3 .array/port v0x557edfb1ba80, 3;
L_0x557edfb42cc0 .concat [ 8 8 8 8], v0x557edfb1ba80_0, v0x557edfb1ba80_1, v0x557edfb1ba80_2, v0x557edfb1ba80_3;
v0x557edfb1ba80_4 .array/port v0x557edfb1ba80, 4;
v0x557edfb1ba80_5 .array/port v0x557edfb1ba80, 5;
v0x557edfb1ba80_6 .array/port v0x557edfb1ba80, 6;
v0x557edfb1ba80_7 .array/port v0x557edfb1ba80, 7;
L_0x557edfb42e80 .concat [ 8 8 8 8], v0x557edfb1ba80_4, v0x557edfb1ba80_5, v0x557edfb1ba80_6, v0x557edfb1ba80_7;
v0x557edfb1ba80_8 .array/port v0x557edfb1ba80, 8;
v0x557edfb1ba80_9 .array/port v0x557edfb1ba80, 9;
v0x557edfb1ba80_10 .array/port v0x557edfb1ba80, 10;
v0x557edfb1ba80_11 .array/port v0x557edfb1ba80, 11;
L_0x557edfb43040 .concat [ 8 8 8 8], v0x557edfb1ba80_8, v0x557edfb1ba80_9, v0x557edfb1ba80_10, v0x557edfb1ba80_11;
v0x557edfb1ba80_12 .array/port v0x557edfb1ba80, 12;
v0x557edfb1ba80_13 .array/port v0x557edfb1ba80, 13;
v0x557edfb1ba80_14 .array/port v0x557edfb1ba80, 14;
v0x557edfb1ba80_15 .array/port v0x557edfb1ba80, 15;
L_0x557edfb43200 .concat [ 8 8 8 8], v0x557edfb1ba80_12, v0x557edfb1ba80_13, v0x557edfb1ba80_14, v0x557edfb1ba80_15;
v0x557edfb1ba80_16 .array/port v0x557edfb1ba80, 16;
v0x557edfb1ba80_17 .array/port v0x557edfb1ba80, 17;
v0x557edfb1ba80_18 .array/port v0x557edfb1ba80, 18;
v0x557edfb1ba80_19 .array/port v0x557edfb1ba80, 19;
L_0x557edfb433f0 .concat [ 8 8 8 8], v0x557edfb1ba80_16, v0x557edfb1ba80_17, v0x557edfb1ba80_18, v0x557edfb1ba80_19;
v0x557edfb1ba80_20 .array/port v0x557edfb1ba80, 20;
v0x557edfb1ba80_21 .array/port v0x557edfb1ba80, 21;
v0x557edfb1ba80_22 .array/port v0x557edfb1ba80, 22;
v0x557edfb1ba80_23 .array/port v0x557edfb1ba80, 23;
L_0x557edfb435b0 .concat [ 8 8 8 8], v0x557edfb1ba80_20, v0x557edfb1ba80_21, v0x557edfb1ba80_22, v0x557edfb1ba80_23;
v0x557edfb1ba80_24 .array/port v0x557edfb1ba80, 24;
v0x557edfb1ba80_25 .array/port v0x557edfb1ba80, 25;
v0x557edfb1ba80_26 .array/port v0x557edfb1ba80, 26;
v0x557edfb1ba80_27 .array/port v0x557edfb1ba80, 27;
L_0x557edfb437b0 .concat [ 8 8 8 8], v0x557edfb1ba80_24, v0x557edfb1ba80_25, v0x557edfb1ba80_26, v0x557edfb1ba80_27;
v0x557edfb1ba80_28 .array/port v0x557edfb1ba80, 28;
v0x557edfb1ba80_29 .array/port v0x557edfb1ba80, 29;
v0x557edfb1ba80_30 .array/port v0x557edfb1ba80, 30;
v0x557edfb1ba80_31 .array/port v0x557edfb1ba80, 31;
L_0x557edfb43940 .concat [ 8 8 8 8], v0x557edfb1ba80_28, v0x557edfb1ba80_29, v0x557edfb1ba80_30, v0x557edfb1ba80_31;
v0x557edfb1ba80_32 .array/port v0x557edfb1ba80, 32;
v0x557edfb1ba80_33 .array/port v0x557edfb1ba80, 33;
v0x557edfb1ba80_34 .array/port v0x557edfb1ba80, 34;
v0x557edfb1ba80_35 .array/port v0x557edfb1ba80, 35;
L_0x557edfb43b50 .concat [ 8 8 8 8], v0x557edfb1ba80_32, v0x557edfb1ba80_33, v0x557edfb1ba80_34, v0x557edfb1ba80_35;
v0x557edfb1ba80_36 .array/port v0x557edfb1ba80, 36;
v0x557edfb1ba80_37 .array/port v0x557edfb1ba80, 37;
v0x557edfb1ba80_38 .array/port v0x557edfb1ba80, 38;
v0x557edfb1ba80_39 .array/port v0x557edfb1ba80, 39;
L_0x557edfb43d10 .concat [ 8 8 8 8], v0x557edfb1ba80_36, v0x557edfb1ba80_37, v0x557edfb1ba80_38, v0x557edfb1ba80_39;
v0x557edfb1ba80_40 .array/port v0x557edfb1ba80, 40;
v0x557edfb1ba80_41 .array/port v0x557edfb1ba80, 41;
v0x557edfb1ba80_42 .array/port v0x557edfb1ba80, 42;
v0x557edfb1ba80_43 .array/port v0x557edfb1ba80, 43;
L_0x557edfb43f30 .concat [ 8 8 8 8], v0x557edfb1ba80_40, v0x557edfb1ba80_41, v0x557edfb1ba80_42, v0x557edfb1ba80_43;
v0x557edfb1ba80_44 .array/port v0x557edfb1ba80, 44;
v0x557edfb1ba80_45 .array/port v0x557edfb1ba80, 45;
v0x557edfb1ba80_46 .array/port v0x557edfb1ba80, 46;
v0x557edfb1ba80_47 .array/port v0x557edfb1ba80, 47;
L_0x557edfb440f0 .concat [ 8 8 8 8], v0x557edfb1ba80_44, v0x557edfb1ba80_45, v0x557edfb1ba80_46, v0x557edfb1ba80_47;
v0x557edfb1ba80_48 .array/port v0x557edfb1ba80, 48;
v0x557edfb1ba80_49 .array/port v0x557edfb1ba80, 49;
v0x557edfb1ba80_50 .array/port v0x557edfb1ba80, 50;
v0x557edfb1ba80_51 .array/port v0x557edfb1ba80, 51;
L_0x557edfb44320 .concat [ 8 8 8 8], v0x557edfb1ba80_48, v0x557edfb1ba80_49, v0x557edfb1ba80_50, v0x557edfb1ba80_51;
v0x557edfb1ba80_52 .array/port v0x557edfb1ba80, 52;
v0x557edfb1ba80_53 .array/port v0x557edfb1ba80, 53;
v0x557edfb1ba80_54 .array/port v0x557edfb1ba80, 54;
v0x557edfb1ba80_55 .array/port v0x557edfb1ba80, 55;
L_0x557edfb444e0 .concat [ 8 8 8 8], v0x557edfb1ba80_52, v0x557edfb1ba80_53, v0x557edfb1ba80_54, v0x557edfb1ba80_55;
v0x557edfb1ba80_56 .array/port v0x557edfb1ba80, 56;
v0x557edfb1ba80_57 .array/port v0x557edfb1ba80, 57;
v0x557edfb1ba80_58 .array/port v0x557edfb1ba80, 58;
v0x557edfb1ba80_59 .array/port v0x557edfb1ba80, 59;
L_0x557edfb44720 .concat [ 8 8 8 8], v0x557edfb1ba80_56, v0x557edfb1ba80_57, v0x557edfb1ba80_58, v0x557edfb1ba80_59;
v0x557edfb1ba80_60 .array/port v0x557edfb1ba80, 60;
v0x557edfb1ba80_61 .array/port v0x557edfb1ba80, 61;
v0x557edfb1ba80_62 .array/port v0x557edfb1ba80, 62;
v0x557edfb1ba80_63 .array/port v0x557edfb1ba80, 63;
L_0x557edfb448e0 .concat [ 8 8 8 8], v0x557edfb1ba80_60, v0x557edfb1ba80_61, v0x557edfb1ba80_62, v0x557edfb1ba80_63;
v0x557edfb1ba80_64 .array/port v0x557edfb1ba80, 64;
v0x557edfb1ba80_65 .array/port v0x557edfb1ba80, 65;
v0x557edfb1ba80_66 .array/port v0x557edfb1ba80, 66;
v0x557edfb1ba80_67 .array/port v0x557edfb1ba80, 67;
L_0x557edfb44b30 .concat [ 8 8 8 8], v0x557edfb1ba80_64, v0x557edfb1ba80_65, v0x557edfb1ba80_66, v0x557edfb1ba80_67;
v0x557edfb1ba80_68 .array/port v0x557edfb1ba80, 68;
v0x557edfb1ba80_69 .array/port v0x557edfb1ba80, 69;
v0x557edfb1ba80_70 .array/port v0x557edfb1ba80, 70;
v0x557edfb1ba80_71 .array/port v0x557edfb1ba80, 71;
L_0x557edfb44cf0 .concat [ 8 8 8 8], v0x557edfb1ba80_68, v0x557edfb1ba80_69, v0x557edfb1ba80_70, v0x557edfb1ba80_71;
v0x557edfb1ba80_72 .array/port v0x557edfb1ba80, 72;
v0x557edfb1ba80_73 .array/port v0x557edfb1ba80, 73;
v0x557edfb1ba80_74 .array/port v0x557edfb1ba80, 74;
v0x557edfb1ba80_75 .array/port v0x557edfb1ba80, 75;
L_0x557edfb44f50 .concat [ 8 8 8 8], v0x557edfb1ba80_72, v0x557edfb1ba80_73, v0x557edfb1ba80_74, v0x557edfb1ba80_75;
v0x557edfb1ba80_76 .array/port v0x557edfb1ba80, 76;
v0x557edfb1ba80_77 .array/port v0x557edfb1ba80, 77;
v0x557edfb1ba80_78 .array/port v0x557edfb1ba80, 78;
v0x557edfb1ba80_79 .array/port v0x557edfb1ba80, 79;
L_0x557edfb45110 .concat [ 8 8 8 8], v0x557edfb1ba80_76, v0x557edfb1ba80_77, v0x557edfb1ba80_78, v0x557edfb1ba80_79;
v0x557edfb1ba80_80 .array/port v0x557edfb1ba80, 80;
v0x557edfb1ba80_81 .array/port v0x557edfb1ba80, 81;
v0x557edfb1ba80_82 .array/port v0x557edfb1ba80, 82;
v0x557edfb1ba80_83 .array/port v0x557edfb1ba80, 83;
L_0x557edfb44eb0 .concat [ 8 8 8 8], v0x557edfb1ba80_80, v0x557edfb1ba80_81, v0x557edfb1ba80_82, v0x557edfb1ba80_83;
v0x557edfb1ba80_84 .array/port v0x557edfb1ba80, 84;
v0x557edfb1ba80_85 .array/port v0x557edfb1ba80, 85;
v0x557edfb1ba80_86 .array/port v0x557edfb1ba80, 86;
v0x557edfb1ba80_87 .array/port v0x557edfb1ba80, 87;
L_0x557edfb454a0 .concat [ 8 8 8 8], v0x557edfb1ba80_84, v0x557edfb1ba80_85, v0x557edfb1ba80_86, v0x557edfb1ba80_87;
v0x557edfb1ba80_88 .array/port v0x557edfb1ba80, 88;
v0x557edfb1ba80_89 .array/port v0x557edfb1ba80, 89;
v0x557edfb1ba80_90 .array/port v0x557edfb1ba80, 90;
v0x557edfb1ba80_91 .array/port v0x557edfb1ba80, 91;
L_0x557edfb45720 .concat [ 8 8 8 8], v0x557edfb1ba80_88, v0x557edfb1ba80_89, v0x557edfb1ba80_90, v0x557edfb1ba80_91;
v0x557edfb1ba80_92 .array/port v0x557edfb1ba80, 92;
v0x557edfb1ba80_93 .array/port v0x557edfb1ba80, 93;
v0x557edfb1ba80_94 .array/port v0x557edfb1ba80, 94;
v0x557edfb1ba80_95 .array/port v0x557edfb1ba80, 95;
L_0x557edfb458e0 .concat [ 8 8 8 8], v0x557edfb1ba80_92, v0x557edfb1ba80_93, v0x557edfb1ba80_94, v0x557edfb1ba80_95;
v0x557edfb1ba80_96 .array/port v0x557edfb1ba80, 96;
v0x557edfb1ba80_97 .array/port v0x557edfb1ba80, 97;
v0x557edfb1ba80_98 .array/port v0x557edfb1ba80, 98;
v0x557edfb1ba80_99 .array/port v0x557edfb1ba80, 99;
L_0x557edfb45b70 .concat [ 8 8 8 8], v0x557edfb1ba80_96, v0x557edfb1ba80_97, v0x557edfb1ba80_98, v0x557edfb1ba80_99;
v0x557edfb1ba80_100 .array/port v0x557edfb1ba80, 100;
v0x557edfb1ba80_101 .array/port v0x557edfb1ba80, 101;
v0x557edfb1ba80_102 .array/port v0x557edfb1ba80, 102;
v0x557edfb1ba80_103 .array/port v0x557edfb1ba80, 103;
L_0x557edfb45d30 .concat [ 8 8 8 8], v0x557edfb1ba80_100, v0x557edfb1ba80_101, v0x557edfb1ba80_102, v0x557edfb1ba80_103;
v0x557edfb1ba80_104 .array/port v0x557edfb1ba80, 104;
v0x557edfb1ba80_105 .array/port v0x557edfb1ba80, 105;
v0x557edfb1ba80_106 .array/port v0x557edfb1ba80, 106;
v0x557edfb1ba80_107 .array/port v0x557edfb1ba80, 107;
L_0x557edfb45fd0 .concat [ 8 8 8 8], v0x557edfb1ba80_104, v0x557edfb1ba80_105, v0x557edfb1ba80_106, v0x557edfb1ba80_107;
v0x557edfb1ba80_108 .array/port v0x557edfb1ba80, 108;
v0x557edfb1ba80_109 .array/port v0x557edfb1ba80, 109;
v0x557edfb1ba80_110 .array/port v0x557edfb1ba80, 110;
v0x557edfb1ba80_111 .array/port v0x557edfb1ba80, 111;
L_0x557edfb46190 .concat [ 8 8 8 8], v0x557edfb1ba80_108, v0x557edfb1ba80_109, v0x557edfb1ba80_110, v0x557edfb1ba80_111;
v0x557edfb1ba80_112 .array/port v0x557edfb1ba80, 112;
v0x557edfb1ba80_113 .array/port v0x557edfb1ba80, 113;
v0x557edfb1ba80_114 .array/port v0x557edfb1ba80, 114;
v0x557edfb1ba80_115 .array/port v0x557edfb1ba80, 115;
L_0x557edfb46440 .concat [ 8 8 8 8], v0x557edfb1ba80_112, v0x557edfb1ba80_113, v0x557edfb1ba80_114, v0x557edfb1ba80_115;
v0x557edfb1ba80_116 .array/port v0x557edfb1ba80, 116;
v0x557edfb1ba80_117 .array/port v0x557edfb1ba80, 117;
v0x557edfb1ba80_118 .array/port v0x557edfb1ba80, 118;
v0x557edfb1ba80_119 .array/port v0x557edfb1ba80, 119;
L_0x557edfb46600 .concat [ 8 8 8 8], v0x557edfb1ba80_116, v0x557edfb1ba80_117, v0x557edfb1ba80_118, v0x557edfb1ba80_119;
v0x557edfb1ba80_120 .array/port v0x557edfb1ba80, 120;
v0x557edfb1ba80_121 .array/port v0x557edfb1ba80, 121;
v0x557edfb1ba80_122 .array/port v0x557edfb1ba80, 122;
v0x557edfb1ba80_123 .array/port v0x557edfb1ba80, 123;
L_0x557edfb468c0 .concat [ 8 8 8 8], v0x557edfb1ba80_120, v0x557edfb1ba80_121, v0x557edfb1ba80_122, v0x557edfb1ba80_123;
v0x557edfb1ba80_124 .array/port v0x557edfb1ba80, 124;
v0x557edfb1ba80_125 .array/port v0x557edfb1ba80, 125;
v0x557edfb1ba80_126 .array/port v0x557edfb1ba80, 126;
v0x557edfb1ba80_127 .array/port v0x557edfb1ba80, 127;
L_0x557edfb46a80 .concat [ 8 8 8 8], v0x557edfb1ba80_124, v0x557edfb1ba80_125, v0x557edfb1ba80_126, v0x557edfb1ba80_127;
L_0x557edfb46d50 .array/port v0x557edfb1ba80, L_0x557edfb47070;
L_0x557edfb46e50 .concat [ 32 1 0 0], v0x557edfb20420_0, L_0x7fc753028258;
L_0x557edfb47070 .arith/sum 33, L_0x557edfb46e50, L_0x7fc7530282a0;
L_0x557edfb47160 .array/port v0x557edfb1ba80, L_0x557edfb47330;
L_0x557edfb46f50 .concat [ 32 1 0 0], v0x557edfb20420_0, L_0x7fc7530282e8;
L_0x557edfb47330 .arith/sum 33, L_0x557edfb46f50, L_0x7fc753028330;
L_0x557edfb47600 .array/port v0x557edfb1ba80, L_0x557edfb47910;
L_0x557edfb476a0 .concat [ 32 1 0 0], v0x557edfb20420_0, L_0x7fc753028378;
L_0x557edfb47910 .arith/sum 33, L_0x557edfb476a0, L_0x7fc7530283c0;
L_0x557edfb47aa0 .array/port v0x557edfb1ba80, v0x557edfb20420_0;
L_0x557edfb47ca0 .concat [ 8 8 8 8], L_0x557edfb47aa0, L_0x557edfb47600, L_0x557edfb47160, L_0x557edfb46d50;
L_0x557edfb47e80 .functor MUXZ 32, L_0x7fc753028408, L_0x557edfb47ca0, L_0x557edfb48130, C4<>;
S_0x557edfb1eb90 .scope module, "Decoder" "Decoder" 3 147, 7 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "ALUSrc"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 1 "Flush"
v0x557edfb1ee70_0 .var "ALUOp", 1 0;
v0x557edfb1ef70_0 .var "ALUSrc", 0 0;
v0x557edfb1f030_0 .var "Branch", 0 0;
v0x557edfb1f0d0_0 .var "Flush", 0 0;
v0x557edfb1f190_0 .var "Jump", 0 0;
v0x557edfb1f2a0_0 .var "MemRead", 0 0;
v0x557edfb1f360_0 .var "MemWrite", 0 0;
v0x557edfb1f420_0 .var "MemtoReg", 0 0;
v0x557edfb1f4e0_0 .var "RegWrite", 0 0;
v0x557edfb1f5a0_0 .net "branch_i", 0 0, L_0x557edfb41280;  alias, 1 drivers
v0x557edfb1f660_0 .net "instr_i", 31 0, v0x557edfb24790_0;  alias, 1 drivers
v0x557edfb1f740_0 .net "opcode", 6 0, L_0x557edfb414a0;  1 drivers
E_0x557edfb18770 .event edge, v0x557edfb1f740_0, v0x557edfb1f5a0_0, v0x557edfb1f030_0, v0x557edfb1f190_0;
L_0x557edfb414a0 .part v0x557edfb24790_0, 0, 7;
S_0x557edfb1f980 .scope module, "EXEtoMEM" "EXEMEM_register" 3 264, 8 2 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x557edfb1fdb0_0 .net "Mem_i", 1 0, v0x557edfb22cb0_0;  alias, 1 drivers
v0x557edfb1feb0_0 .var "Mem_o", 1 0;
v0x557edfb1ff90_0 .net "WB_i", 2 0, v0x557edfb22eb0_0;  alias, 1 drivers
v0x557edfb20050_0 .var "WB_o", 2 0;
v0x557edfb20130_0 .net "WBreg_i", 4 0, v0x557edfb23030_0;  alias, 1 drivers
v0x557edfb20260_0 .var "WBreg_o", 4 0;
v0x557edfb20340_0 .net "alu_ans_i", 31 0, v0x557edfb2bd70_0;  alias, 1 drivers
v0x557edfb20420_0 .var "alu_ans_o", 31 0;
v0x557edfb204e0_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb20610_0 .net "instr_i", 31 0, v0x557edfb23a60_0;  alias, 1 drivers
v0x557edfb206b0_0 .var "instr_o", 31 0;
v0x557edfb20790_0 .net "pc_add4_i", 31 0, v0x557edfb23bf0_0;  alias, 1 drivers
v0x557edfb20870_0 .var "pc_add4_o", 31 0;
v0x557edfb20950_0 .net "rst_i", 0 0, v0x557edfb30710_0;  alias, 1 drivers
v0x557edfb20a10_0 .net "rtdata_i", 31 0, v0x557edfb23600_0;  alias, 1 drivers
v0x557edfb20af0_0 .var "rtdata_o", 31 0;
v0x557edfb20bb0_0 .net "zero_i", 0 0, v0x557edfb2c0d0_0;  alias, 1 drivers
v0x557edfb20d60_0 .var "zero_o", 0 0;
S_0x557edfb21100 .scope module, "FWUnit" "ForwardingUnit" 3 222, 9 2 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 1 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x557edfb1fb50_0 .net "EXEMEM_RD", 4 0, v0x557edfb20260_0;  alias, 1 drivers
v0x557edfb214b0_0 .net "EXEMEM_RegWrite", 0 0, L_0x557edfb428b0;  1 drivers
v0x557edfb21550_0 .var "ForwardA", 1 0;
v0x557edfb21640_0 .var "ForwardB", 1 0;
v0x557edfb21720_0 .net "IDEXE_RS1", 4 0, L_0x557edfb426d0;  1 drivers
v0x557edfb21850_0 .net "IDEXE_RS2", 4 0, L_0x557edfb42810;  1 drivers
v0x557edfb21930_0 .net "MEMWB_RD", 4 0, v0x557edfb261f0_0;  alias, 1 drivers
v0x557edfb21a10_0 .net "MEMWB_RegWrite", 0 0, L_0x557edfb42770;  1 drivers
E_0x557edfb213a0/0 .event edge, v0x557edfb214b0_0, v0x557edfb20260_0, v0x557edfb21720_0, v0x557edfb21a10_0;
E_0x557edfb213a0/1 .event edge, v0x557edfb21930_0, v0x557edfb21850_0;
E_0x557edfb213a0 .event/or E_0x557edfb213a0/0, E_0x557edfb213a0/1;
S_0x557edfb21c20 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 129, 10 2 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x557edfb21f20_0 .net "IDEXE_memRead", 0 0, L_0x557edfb40d20;  1 drivers
v0x557edfb22000_0 .net "IDEXE_regRd", 4 0, v0x557edfb23030_0;  alias, 1 drivers
v0x557edfb220c0_0 .net "IFID_regRs", 4 0, L_0x557edfb40be0;  1 drivers
v0x557edfb22190_0 .net "IFID_regRt", 4 0, L_0x557edfb40c80;  1 drivers
v0x557edfb22270_0 .var "IFID_write", 0 0;
v0x557edfb22380_0 .var "PC_write", 0 0;
v0x557edfb22440_0 .var "control_output_select", 0 0;
E_0x557edfb21e90 .event edge, v0x557edfb21f20_0, v0x557edfb20130_0, v0x557edfb220c0_0, v0x557edfb22190_0;
S_0x557edfb22620 .scope module, "IDtoEXE" "IDEXE_register" 3 189, 11 2 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x557edfb22a10_0 .net "Exe_i", 2 0, L_0x557edfb42140;  1 drivers
v0x557edfb22b10_0 .var "Exe_o", 2 0;
v0x557edfb22bf0_0 .net "Mem_i", 1 0, L_0x557edfb420a0;  1 drivers
v0x557edfb22cb0_0 .var "Mem_o", 1 0;
v0x557edfb22da0_0 .net "WB_i", 2 0, L_0x557edfb41f50;  1 drivers
v0x557edfb22eb0_0 .var "WB_o", 2 0;
v0x557edfb22f70_0 .net "WBreg_i", 4 0, L_0x557edfb424b0;  1 drivers
v0x557edfb23030_0 .var "WBreg_o", 4 0;
v0x557edfb23140_0 .var "alu_ctrl_input", 3 0;
v0x557edfb23200_0 .net "alu_ctrl_instr", 3 0, L_0x557edfb42410;  1 drivers
v0x557edfb232c0_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb23360_0 .net "data1_i", 31 0, L_0x557edfb41720;  alias, 1 drivers
v0x557edfb23440_0 .var "data1_o", 31 0;
v0x557edfb23520_0 .net "data2_i", 31 0, L_0x557edfb41970;  alias, 1 drivers
v0x557edfb23600_0 .var "data2_o", 31 0;
v0x557edfb236c0_0 .net "immgen_i", 31 0, v0x557edfb25770_0;  alias, 1 drivers
v0x557edfb23780_0 .var "immgen_o", 31 0;
v0x557edfb23970_0 .net "instr_i", 31 0, v0x557edfb24790_0;  alias, 1 drivers
v0x557edfb23a60_0 .var "instr_o", 31 0;
v0x557edfb23b30_0 .net "pc_add4_i", 31 0, v0x557edfb24980_0;  alias, 1 drivers
v0x557edfb23bf0_0 .var "pc_add4_o", 31 0;
v0x557edfb23ce0_0 .net "rst_i", 0 0, v0x557edfb30710_0;  alias, 1 drivers
S_0x557edfb24030 .scope module, "IFtoID" "IFID_register" 3 114, 12 2 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x557edfb24300_0 .net "IFID_write", 0 0, v0x557edfb22270_0;  alias, 1 drivers
v0x557edfb243f0_0 .net "address_i", 31 0, v0x557edfb29ab0_0;  alias, 1 drivers
v0x557edfb244b0_0 .var "address_o", 31 0;
v0x557edfb245b0_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb24650_0 .net "flush", 0 0, v0x557edfb1f0d0_0;  alias, 1 drivers
v0x557edfb246f0_0 .net "instr_i", 31 0, L_0x557edfb40b20;  alias, 1 drivers
v0x557edfb24790_0 .var "instr_o", 31 0;
v0x557edfb248a0_0 .net "pc_add4_i", 31 0, v0x557edfb2a140_0;  alias, 1 drivers
v0x557edfb24980_0 .var "pc_add4_o", 31 0;
v0x557edfb24ad0_0 .net "rst_i", 0 0, v0x557edfb30710_0;  alias, 1 drivers
S_0x557edfb24c90 .scope module, "IM" "Instr_Memory" 3 109, 13 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x557edfb40b20 .functor BUFZ 32, L_0x557edfb40940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557edfb24e80_0 .net *"_s0", 31 0, L_0x557edfb40940;  1 drivers
L_0x7fc753028060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557edfb24f80_0 .net/2u *"_s2", 31 0, L_0x7fc753028060;  1 drivers
v0x557edfb25060_0 .net *"_s4", 31 0, L_0x557edfb409e0;  1 drivers
v0x557edfb25120_0 .net "addr_i", 31 0, v0x557edfb29ab0_0;  alias, 1 drivers
v0x557edfb25210_0 .var/i "i", 31 0;
v0x557edfb25320_0 .net "instr_o", 31 0, L_0x557edfb40b20;  alias, 1 drivers
v0x557edfb253e0 .array "instruction_file", 31 0, 31 0;
L_0x557edfb40940 .array/port v0x557edfb253e0, L_0x557edfb409e0;
L_0x557edfb409e0 .arith/div 32, v0x557edfb29ab0_0, L_0x7fc753028060;
S_0x557edfb254e0 .scope module, "ImmGen" "Imm_Gen" 3 173, 14 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x557edfb25770_0 .var "Imm_Gen_o", 31 0;
v0x557edfb25880_0 .net "func3", 2 0, L_0x557edfb41eb0;  1 drivers
v0x557edfb25940_0 .net "instr_i", 31 0, v0x557edfb24790_0;  alias, 1 drivers
v0x557edfb25a10_0 .net "opcode", 6 0, L_0x557edfb41e10;  1 drivers
E_0x557edfb256f0 .event edge, v0x557edfb25a10_0, v0x557edfb1f660_0;
L_0x557edfb41e10 .part v0x557edfb24790_0, 0, 7;
L_0x557edfb41eb0 .part v0x557edfb24790_0, 12, 3;
S_0x557edfb25b50 .scope module, "MEMtoWB" "MEMWB_register" 3 296, 15 2 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x557edfb25d20_0 .net "DM_i", 31 0, L_0x557edfb47e80;  alias, 1 drivers
v0x557edfb25e10_0 .var "DM_o", 31 0;
v0x557edfb25ed0_0 .net "WB_i", 2 0, v0x557edfb20050_0;  alias, 1 drivers
v0x557edfb25fd0_0 .var "WB_o", 2 0;
v0x557edfb26090_0 .net "WBreg_i", 4 0, v0x557edfb20260_0;  alias, 1 drivers
v0x557edfb261f0_0 .var "WBreg_o", 4 0;
v0x557edfb262b0_0 .net "alu_ans_i", 31 0, v0x557edfb20420_0;  alias, 1 drivers
v0x557edfb263a0_0 .var "alu_ans_o", 31 0;
v0x557edfb26480_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb26640_0 .net "pc_add4_i", 31 0, v0x557edfb20870_0;  alias, 1 drivers
v0x557edfb26700_0 .var "pc_add4_o", 31 0;
v0x557edfb267c0_0 .net "rst_i", 0 0, v0x557edfb30710_0;  alias, 1 drivers
S_0x557edfb269e0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 215, 16 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x557edfb26be0_0 .net "data0_i", 31 0, v0x557edfb23600_0;  alias, 1 drivers
v0x557edfb26cc0_0 .net "data1_i", 31 0, v0x557edfb23780_0;  alias, 1 drivers
v0x557edfb26d80_0 .var "data_o", 31 0;
v0x557edfb26e50_0 .net "select_i", 0 0, L_0x557edfb425e0;  1 drivers
E_0x557edfb26b60 .event edge, v0x557edfb26e50_0, v0x557edfb20a10_0, v0x557edfb23780_0;
S_0x557edfb26fc0 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 233, 17 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x557edfb27220_0 .net "data0_i", 31 0, v0x557edfb23440_0;  alias, 1 drivers
v0x557edfb27330_0 .net "data1_i", 31 0, v0x557edfb284f0_0;  alias, 1 drivers
v0x557edfb273f0_0 .net "data2_i", 31 0, v0x557edfb20420_0;  alias, 1 drivers
v0x557edfb274c0_0 .var "data_o", 31 0;
v0x557edfb275a0_0 .net "select_i", 1 0, v0x557edfb21550_0;  alias, 1 drivers
E_0x557edfb27190 .event edge, v0x557edfb21550_0, v0x557edfb23440_0, v0x557edfb27330_0, v0x557edfb1e0c0_0;
S_0x557edfb27760 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 241, 17 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x557edfb279c0_0 .net "data0_i", 31 0, v0x557edfb26d80_0;  alias, 1 drivers
v0x557edfb27ad0_0 .net "data1_i", 31 0, v0x557edfb284f0_0;  alias, 1 drivers
v0x557edfb27ba0_0 .net "data2_i", 31 0, v0x557edfb20420_0;  alias, 1 drivers
v0x557edfb27d00_0 .var "data_o", 31 0;
v0x557edfb27dc0_0 .net "select_i", 1 0, v0x557edfb21640_0;  alias, 1 drivers
E_0x557edfb27930 .event edge, v0x557edfb21640_0, v0x557edfb26d80_0, v0x557edfb27330_0, v0x557edfb1e0c0_0;
S_0x557edfb27f30 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 313, 17 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x557edfb28210_0 .net "data0_i", 31 0, v0x557edfb263a0_0;  alias, 1 drivers
v0x557edfb28320_0 .net "data1_i", 31 0, v0x557edfb25e10_0;  alias, 1 drivers
v0x557edfb283f0_0 .net "data2_i", 31 0, v0x557edfb26700_0;  alias, 1 drivers
v0x557edfb284f0_0 .var "data_o", 31 0;
v0x557edfb285e0_0 .net "select_i", 1 0, L_0x557edfb48600;  1 drivers
E_0x557edfb28180 .event edge, v0x557edfb285e0_0, v0x557edfb263a0_0, v0x557edfb25e10_0, v0x557edfb26700_0;
S_0x557edfb28790 .scope module, "MUX_PCSrc" "MUX_2to1" 3 88, 16 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x557edfb28af0_0 .net "data0_i", 31 0, v0x557edfb093c0_0;  alias, 1 drivers
v0x557edfb28bd0_0 .net "data1_i", 31 0, v0x557edfb2a140_0;  alias, 1 drivers
v0x557edfb28ca0_0 .var "data_o", 31 0;
v0x557edfb28d70_0 .net "select_i", 0 0, L_0x557edfb308c0;  1 drivers
E_0x557edfb28a70 .event edge, v0x557edfb28d70_0, v0x557edfb093c0_0, v0x557edfb248a0_0;
S_0x557edfb28ee0 .scope module, "MUX_control" "MUX_2to1" 3 139, 16 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x557edfb291a0_0 .net "data0_i", 31 0, L_0x557edfb40df0;  1 drivers
L_0x7fc7530280f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557edfb292a0_0 .net "data1_i", 31 0, L_0x7fc7530280f0;  1 drivers
v0x557edfb29380_0 .var "data_o", 31 0;
v0x557edfb29470_0 .net "select_i", 0 0, v0x557edfb22440_0;  alias, 1 drivers
E_0x557edfb29120 .event edge, v0x557edfb22440_0, v0x557edfb291a0_0, v0x557edfb292a0_0;
S_0x557edfb295d0 .scope module, "PC" "ProgramCounter" 3 95, 18 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x557edfb29820_0 .net "PCWrite", 0 0, v0x557edfb22380_0;  alias, 1 drivers
v0x557edfb29910_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb299b0_0 .net "pc_i", 31 0, v0x557edfb28ca0_0;  alias, 1 drivers
v0x557edfb29ab0_0 .var "pc_o", 31 0;
v0x557edfb29ba0_0 .net "rst_i", 0 0, v0x557edfb30710_0;  alias, 1 drivers
S_0x557edfb29d10 .scope module, "PC_plus_4_Adder" "Adder" 3 103, 5 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x557edfb29f80_0 .net "src1_i", 31 0, v0x557edfb29ab0_0;  alias, 1 drivers
L_0x7fc753028018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557edfb2a060_0 .net "src2_i", 31 0, L_0x7fc753028018;  1 drivers
v0x557edfb2a140_0 .var "sum_o", 31 0;
E_0x557edfb29f00 .event edge, v0x557edfb243f0_0, v0x557edfb2a060_0;
S_0x557edfb2a2b0 .scope module, "RF" "Reg_File" 3 161, 19 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x557edfb41720 .functor BUFZ 32, L_0x557edfb41540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557edfb41970 .functor BUFZ 32, L_0x557edfb41790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557edfb2a610_0 .net "RDaddr_i", 4 0, v0x557edfb261f0_0;  alias, 1 drivers
v0x557edfb2a740_0 .net "RDdata_i", 31 0, v0x557edfb284f0_0;  alias, 1 drivers
v0x557edfb2a800_0 .net "RSaddr_i", 4 0, L_0x557edfb419e0;  1 drivers
v0x557edfb2a8c0_0 .net "RSdata_o", 31 0, L_0x557edfb41720;  alias, 1 drivers
v0x557edfb2a980_0 .net "RTaddr_i", 4 0, L_0x557edfb41be0;  1 drivers
v0x557edfb2aa90_0 .net "RTdata_o", 31 0, L_0x557edfb41970;  alias, 1 drivers
v0x557edfb2ab50_0 .net "RegWrite_i", 0 0, L_0x557edfb41d20;  1 drivers
v0x557edfb2abf0 .array/s "Reg_File", 31 0, 31 0;
v0x557edfb2acb0_0 .net *"_s0", 31 0, L_0x557edfb41540;  1 drivers
v0x557edfb2ae20_0 .net *"_s10", 6 0, L_0x557edfb41830;  1 drivers
L_0x7fc753028210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557edfb2af00_0 .net *"_s13", 1 0, L_0x7fc753028210;  1 drivers
v0x557edfb2afe0_0 .net *"_s2", 6 0, L_0x557edfb415e0;  1 drivers
L_0x7fc7530281c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557edfb2b0c0_0 .net *"_s5", 1 0, L_0x7fc7530281c8;  1 drivers
v0x557edfb2b1a0_0 .net *"_s8", 31 0, L_0x557edfb41790;  1 drivers
v0x557edfb2b280_0 .net "clk_i", 0 0, v0x557edfb30530_0;  alias, 1 drivers
v0x557edfb2b320_0 .net "rst_i", 0 0, v0x557edfb30710_0;  alias, 1 drivers
E_0x557edfb2a5b0 .event negedge, v0x557edfb1e1a0_0;
L_0x557edfb41540 .array/port v0x557edfb2abf0, L_0x557edfb415e0;
L_0x557edfb415e0 .concat [ 5 2 0 0], L_0x557edfb419e0, L_0x7fc7530281c8;
L_0x557edfb41790 .array/port v0x557edfb2abf0, L_0x557edfb41830;
L_0x557edfb41830 .concat [ 5 2 0 0], L_0x557edfb41be0, L_0x7fc753028210;
S_0x557edfb2b4e0 .scope module, "SL1" "Shift_Left_1" 3 178, 20 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x557edfb2b740_0 .net "data_i", 31 0, v0x557edfb25770_0;  alias, 1 drivers
v0x557edfb2b870_0 .var "data_o", 31 0;
E_0x557edfb2b6c0 .event edge, v0x557edfb236c0_0;
S_0x557edfb2b970 .scope module, "alu" "alu" 3 255, 21 3 0, S_0x557edfa02400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x557edfb2bc90_0 .net "ALU_control", 3 0, v0x557edfb00310_0;  alias, 1 drivers
v0x557edfb2bd70_0 .var "result", 31 0;
v0x557edfb2be40_0 .net "rst_n", 0 0, v0x557edfb30710_0;  alias, 1 drivers
v0x557edfb2bf10_0 .net "src1", 31 0, v0x557edfb274c0_0;  alias, 1 drivers
v0x557edfb2bfe0_0 .net "src2", 31 0, v0x557edfb27d00_0;  alias, 1 drivers
v0x557edfb2c0d0_0 .var "zero", 0 0;
E_0x557edfb2bc20/0 .event edge, v0x557edfb20950_0, v0x557edfb00310_0, v0x557edfb274c0_0, v0x557edfb27d00_0;
E_0x557edfb2bc20/1 .event edge, v0x557edfb20340_0;
E_0x557edfb2bc20 .event/or E_0x557edfb2bc20/0, E_0x557edfb2bc20/1;
    .scope S_0x557edfb28790;
T_0 ;
    %wait E_0x557edfb28a70;
    %load/vec4 v0x557edfb28d70_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x557edfb28af0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x557edfb28bd0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x557edfb28ca0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557edfb295d0;
T_1 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb29ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb29ab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557edfb29820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x557edfb299b0_0;
    %assign/vec4 v0x557edfb29ab0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557edfb29d10;
T_2 ;
    %wait E_0x557edfb29f00;
    %load/vec4 v0x557edfb29f80_0;
    %load/vec4 v0x557edfb2a060_0;
    %add;
    %assign/vec4 v0x557edfb2a140_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557edfb24c90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557edfb25210_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x557edfb25210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x557edfb25210_0;
    %store/vec4a v0x557edfb253e0, 4, 0;
    %load/vec4 v0x557edfb25210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557edfb25210_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x557edfb253e0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x557edfb24030;
T_4 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb24ad0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x557edfb24650_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb244b0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x557edfb24790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb24980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557edfb24300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x557edfb243f0_0;
    %assign/vec4 v0x557edfb244b0_0, 0;
    %load/vec4 v0x557edfb246f0_0;
    %assign/vec4 v0x557edfb24790_0, 0;
    %load/vec4 v0x557edfb248a0_0;
    %assign/vec4 v0x557edfb24980_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557edfb21c20;
T_5 ;
    %wait E_0x557edfb21e90;
    %load/vec4 v0x557edfb21f20_0;
    %load/vec4 v0x557edfb22000_0;
    %load/vec4 v0x557edfb220c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557edfb22000_0;
    %load/vec4 v0x557edfb22190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557edfb22380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557edfb22270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557edfb22440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557edfb22380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557edfb22270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557edfb22440_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557edfb28ee0;
T_6 ;
    %wait E_0x557edfb29120;
    %load/vec4 v0x557edfb29470_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x557edfb291a0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x557edfb292a0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x557edfb29380_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557edfb1eb90;
T_7 ;
    %wait E_0x557edfb18770;
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %assign/vec4 v0x557edfb1f4e0_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557edfb1f5a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %assign/vec4 v0x557edfb1f030_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x557edfb1f190_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v0x557edfb1f420_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %assign/vec4 v0x557edfb1f2a0_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %assign/vec4 v0x557edfb1f360_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %assign/vec4 v0x557edfb1ef70_0, 0;
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 2, 4, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x557edfb1f740_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x557edfb1ee70_0, 0;
    %load/vec4 v0x557edfb1f030_0;
    %load/vec4 v0x557edfb1f190_0;
    %or;
    %assign/vec4 v0x557edfb1f0d0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557edfb2a2b0;
T_8 ;
    %wait E_0x557edfb2a5b0;
    %load/vec4 v0x557edfb2b320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557edfb2ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x557edfb2a740_0;
    %load/vec4 v0x557edfb2a610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x557edfb2a610_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557edfb2abf0, 4;
    %load/vec4 v0x557edfb2a610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb2abf0, 0, 4;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557edfb254e0;
T_9 ;
    %wait E_0x557edfb256f0;
    %load/vec4 v0x557edfb25a10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557edfb25940_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557edfb25940_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557edfb25940_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x557edfb25940_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557edfb25940_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557edfb25940_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x557edfb25770_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557edfb2b4e0;
T_10 ;
    %wait E_0x557edfb2b6c0;
    %load/vec4 v0x557edfb2b740_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x557edfb2b870_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557edfb1b450;
T_11 ;
    %wait E_0x557edfb18730;
    %load/vec4 v0x557edfacdea0_0;
    %load/vec4 v0x557edfa39150_0;
    %add;
    %assign/vec4 v0x557edfb093c0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x557edfb22620;
T_12 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb23ce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb23a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557edfb22eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557edfb22cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557edfb22b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb23440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb23600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb23780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557edfb23140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557edfb23030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb23bf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557edfb23970_0;
    %assign/vec4 v0x557edfb23a60_0, 0;
    %load/vec4 v0x557edfb22da0_0;
    %assign/vec4 v0x557edfb22eb0_0, 0;
    %load/vec4 v0x557edfb22bf0_0;
    %assign/vec4 v0x557edfb22cb0_0, 0;
    %load/vec4 v0x557edfb22a10_0;
    %assign/vec4 v0x557edfb22b10_0, 0;
    %load/vec4 v0x557edfb23360_0;
    %assign/vec4 v0x557edfb23440_0, 0;
    %load/vec4 v0x557edfb23520_0;
    %assign/vec4 v0x557edfb23600_0, 0;
    %load/vec4 v0x557edfb236c0_0;
    %assign/vec4 v0x557edfb23780_0, 0;
    %load/vec4 v0x557edfb23200_0;
    %assign/vec4 v0x557edfb23140_0, 0;
    %load/vec4 v0x557edfb22f70_0;
    %assign/vec4 v0x557edfb23030_0, 0;
    %load/vec4 v0x557edfb23b30_0;
    %assign/vec4 v0x557edfb23bf0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557edfb269e0;
T_13 ;
    %wait E_0x557edfb26b60;
    %load/vec4 v0x557edfb26e50_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x557edfb26be0_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x557edfb26cc0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x557edfb26d80_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x557edfb21100;
T_14 ;
    %wait E_0x557edfb213a0;
    %load/vec4 v0x557edfb214b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557edfb1fb50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557edfb21720_0;
    %load/vec4 v0x557edfb1fb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557edfb21550_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557edfb21a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557edfb21930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557edfb21720_0;
    %load/vec4 v0x557edfb21930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557edfb21550_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557edfb21550_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x557edfb214b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557edfb1fb50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557edfb21850_0;
    %load/vec4 v0x557edfb1fb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557edfb21640_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x557edfb21a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557edfb21930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557edfb21850_0;
    %load/vec4 v0x557edfb21930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557edfb21640_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557edfb21640_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x557edfb26fc0;
T_15 ;
    %wait E_0x557edfb27190;
    %load/vec4 v0x557edfb275a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x557edfb27220_0;
    %assign/vec4 v0x557edfb274c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x557edfb275a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x557edfb27330_0;
    %assign/vec4 v0x557edfb274c0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x557edfb275a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x557edfb273f0_0;
    %assign/vec4 v0x557edfb274c0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x557edfb27760;
T_16 ;
    %wait E_0x557edfb27930;
    %load/vec4 v0x557edfb27dc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x557edfb279c0_0;
    %assign/vec4 v0x557edfb27d00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x557edfb27dc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x557edfb27ad0_0;
    %assign/vec4 v0x557edfb27d00_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x557edfb27dc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x557edfb27ba0_0;
    %assign/vec4 v0x557edfb27d00_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x557edfa008a0;
T_17 ;
    %wait E_0x557edfb185f0;
    %load/vec4 v0x557edfaa9030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x557edfac14f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %jmp T_17.13;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.11 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x557edfaac600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %jmp T_17.18;
T_17.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.18;
T_17.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.18;
T_17.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x557edfb00310_0, 0;
    %jmp T_17.18;
T_17.18 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x557edfb2b970;
T_18 ;
    %wait E_0x557edfb2bc20;
    %load/vec4 v0x557edfb2be40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557edfb2c0d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x557edfb2bc90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %jmp T_18.11;
T_18.2 ;
    %load/vec4 v0x557edfb2bf10_0;
    %load/vec4 v0x557edfb2bfe0_0;
    %add;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.3 ;
    %load/vec4 v0x557edfb2bf10_0;
    %load/vec4 v0x557edfb2bfe0_0;
    %sub;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.4 ;
    %load/vec4 v0x557edfb2bf10_0;
    %load/vec4 v0x557edfb2bfe0_0;
    %and;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.5 ;
    %load/vec4 v0x557edfb2bf10_0;
    %load/vec4 v0x557edfb2bfe0_0;
    %or;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.6 ;
    %load/vec4 v0x557edfb2bf10_0;
    %load/vec4 v0x557edfb2bfe0_0;
    %xor;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557edfb2bd70_0, 4, 5;
    %load/vec4 v0x557edfb2bf10_0;
    %load/vec4 v0x557edfb2bfe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557edfb2bd70_0, 4, 5;
    %jmp T_18.11;
T_18.8 ;
    %load/vec4 v0x557edfb2bf10_0;
    %ix/getv 4, v0x557edfb2bfe0_0;
    %shiftl 4;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.9 ;
    %load/vec4 v0x557edfb2bf10_0;
    %ix/getv 4, v0x557edfb2bfe0_0;
    %shiftr 4;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x557edfb2bf10_0;
    %ix/getv 4, v0x557edfb2bfe0_0;
    %shiftr 4;
    %assign/vec4 v0x557edfb2bd70_0, 0;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %load/vec4 v0x557edfb2bd70_0;
    %or/r;
    %inv;
    %assign/vec4 v0x557edfb2c0d0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x557edfb1f980;
T_19 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb20950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb206b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557edfb20050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557edfb1feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557edfb20d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb20420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb20af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557edfb20260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb20870_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x557edfb20610_0;
    %assign/vec4 v0x557edfb206b0_0, 0;
    %load/vec4 v0x557edfb1ff90_0;
    %assign/vec4 v0x557edfb20050_0, 0;
    %load/vec4 v0x557edfb1fdb0_0;
    %assign/vec4 v0x557edfb1feb0_0, 0;
    %load/vec4 v0x557edfb20bb0_0;
    %assign/vec4 v0x557edfb20d60_0, 0;
    %load/vec4 v0x557edfb20340_0;
    %assign/vec4 v0x557edfb20420_0, 0;
    %load/vec4 v0x557edfb20a10_0;
    %assign/vec4 v0x557edfb20af0_0, 0;
    %load/vec4 v0x557edfb20130_0;
    %assign/vec4 v0x557edfb20260_0, 0;
    %load/vec4 v0x557edfb20790_0;
    %assign/vec4 v0x557edfb20870_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557edfb1b7f0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557edfb1e420_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x557edfb1e420_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x557edfb1e420_0;
    %store/vec4a v0x557edfb1ba80, 4, 0;
    %load/vec4 v0x557edfb1e420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557edfb1e420_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557edfb1ba80, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x557edfb1b7f0;
T_21 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb1d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x557edfb1e260_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x557edfb1e0c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb1ba80, 0, 4;
    %load/vec4 v0x557edfb1e260_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x557edfb1e0c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb1ba80, 0, 4;
    %load/vec4 v0x557edfb1e260_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x557edfb1e0c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb1ba80, 0, 4;
    %load/vec4 v0x557edfb1e260_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x557edfb1e0c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557edfb1ba80, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x557edfb25b50;
T_22 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb267c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557edfb25fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb25e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb263a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557edfb261f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557edfb26700_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x557edfb25ed0_0;
    %assign/vec4 v0x557edfb25fd0_0, 0;
    %load/vec4 v0x557edfb25d20_0;
    %assign/vec4 v0x557edfb25e10_0, 0;
    %load/vec4 v0x557edfb262b0_0;
    %assign/vec4 v0x557edfb263a0_0, 0;
    %load/vec4 v0x557edfb26090_0;
    %assign/vec4 v0x557edfb261f0_0, 0;
    %load/vec4 v0x557edfb26640_0;
    %assign/vec4 v0x557edfb26700_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x557edfb27f30;
T_23 ;
    %wait E_0x557edfb28180;
    %load/vec4 v0x557edfb285e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x557edfb28210_0;
    %assign/vec4 v0x557edfb284f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x557edfb285e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x557edfb28320_0;
    %assign/vec4 v0x557edfb284f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x557edfb285e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x557edfb283f0_0;
    %assign/vec4 v0x557edfb284f0_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x557edfac6360;
T_24 ;
    %delay 25000, 0;
    %load/vec4 v0x557edfb30530_0;
    %inv;
    %store/vec4 v0x557edfb30530_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x557edfac6360;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557edfac6360 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x557edfac6360;
T_26 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x557edfb30670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557edfb30530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557edfb305d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557edfb30710_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557edfb30710_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x557edfb30670_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x557edfac6360;
T_27 ;
    %wait E_0x557edfb187d0;
    %load/vec4 v0x557edfb305d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557edfb305d0_0, 0, 32;
    %load/vec4 v0x557edfb305d0_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x557edfb29ab0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x557edfb1e500_0, v0x557edfb1e500_1, v0x557edfb1e500_2, v0x557edfb1e500_3, v0x557edfb1e500_4, v0x557edfb1e500_5, v0x557edfb1e500_6, v0x557edfb1e500_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x557edfb1e500_8, v0x557edfb1e500_9, v0x557edfb1e500_10, v0x557edfb1e500_11, v0x557edfb1e500_12, v0x557edfb1e500_13, v0x557edfb1e500_14, v0x557edfb1e500_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x557edfb1e500_16, v0x557edfb1e500_17, v0x557edfb1e500_18, v0x557edfb1e500_19, v0x557edfb1e500_20, v0x557edfb1e500_21, v0x557edfb1e500_22, v0x557edfb1e500_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x557edfb1e500_24, v0x557edfb1e500_25, v0x557edfb1e500_26, v0x557edfb1e500_27, v0x557edfb1e500_28, v0x557edfb1e500_29, v0x557edfb1e500_30, v0x557edfb1e500_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x557edfb2abf0, 0>, &A<v0x557edfb2abf0, 1>, &A<v0x557edfb2abf0, 2>, &A<v0x557edfb2abf0, 3>, &A<v0x557edfb2abf0, 4>, &A<v0x557edfb2abf0, 5>, &A<v0x557edfb2abf0, 6>, &A<v0x557edfb2abf0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x557edfb2abf0, 8>, &A<v0x557edfb2abf0, 9>, &A<v0x557edfb2abf0, 10>, &A<v0x557edfb2abf0, 11>, &A<v0x557edfb2abf0, 12>, &A<v0x557edfb2abf0, 13>, &A<v0x557edfb2abf0, 14>, &A<v0x557edfb2abf0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x557edfb2abf0, 16>, &A<v0x557edfb2abf0, 17>, &A<v0x557edfb2abf0, 18>, &A<v0x557edfb2abf0, 19>, &A<v0x557edfb2abf0, 20>, &A<v0x557edfb2abf0, 21>, &A<v0x557edfb2abf0, 22>, &A<v0x557edfb2abf0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x557edfb2abf0, 24>, &A<v0x557edfb2abf0, 25>, &A<v0x557edfb2abf0, 26>, &A<v0x557edfb2abf0, 27>, &A<v0x557edfb2abf0, 28>, &A<v0x557edfb2abf0, 29>, &A<v0x557edfb2abf0, 30>, &A<v0x557edfb2abf0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x557edfb30670_0, "PC = %d\012", v0x557edfb29ab0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x557edfb30670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x557edfb1e500_0, v0x557edfb1e500_1, v0x557edfb1e500_2, v0x557edfb1e500_3, v0x557edfb1e500_4, v0x557edfb1e500_5, v0x557edfb1e500_6, v0x557edfb1e500_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x557edfb30670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x557edfb1e500_8, v0x557edfb1e500_9, v0x557edfb1e500_10, v0x557edfb1e500_11, v0x557edfb1e500_12, v0x557edfb1e500_13, v0x557edfb1e500_14, v0x557edfb1e500_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x557edfb30670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x557edfb1e500_16, v0x557edfb1e500_17, v0x557edfb1e500_18, v0x557edfb1e500_19, v0x557edfb1e500_20, v0x557edfb1e500_21, v0x557edfb1e500_22, v0x557edfb1e500_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x557edfb30670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x557edfb1e500_24, v0x557edfb1e500_25, v0x557edfb1e500_26, v0x557edfb1e500_27, v0x557edfb1e500_28, v0x557edfb1e500_29, v0x557edfb1e500_30, v0x557edfb1e500_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x557edfb30670_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x557edfb30670_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x557edfb2abf0, 0>, &A<v0x557edfb2abf0, 1>, &A<v0x557edfb2abf0, 2>, &A<v0x557edfb2abf0, 3>, &A<v0x557edfb2abf0, 4>, &A<v0x557edfb2abf0, 5>, &A<v0x557edfb2abf0, 6>, &A<v0x557edfb2abf0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x557edfb30670_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x557edfb2abf0, 8>, &A<v0x557edfb2abf0, 9>, &A<v0x557edfb2abf0, 10>, &A<v0x557edfb2abf0, 11>, &A<v0x557edfb2abf0, 12>, &A<v0x557edfb2abf0, 13>, &A<v0x557edfb2abf0, 14>, &A<v0x557edfb2abf0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x557edfb30670_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x557edfb2abf0, 16>, &A<v0x557edfb2abf0, 17>, &A<v0x557edfb2abf0, 18>, &A<v0x557edfb2abf0, 19>, &A<v0x557edfb2abf0, 20>, &A<v0x557edfb2abf0, 21>, &A<v0x557edfb2abf0, 22>, &A<v0x557edfb2abf0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x557edfb30670_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x557edfb2abf0, 24>, &A<v0x557edfb2abf0, 25>, &A<v0x557edfb2abf0, 26>, &A<v0x557edfb2abf0, 27>, &A<v0x557edfb2abf0, 28>, &A<v0x557edfb2abf0, 29>, &A<v0x557edfb2abf0, 30>, &A<v0x557edfb2abf0, 31> {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
