#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 15 20:05:39 2018
# Process ID: 16693
# Current directory: /home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/decode_start_f2r_vectorPh_s2e_forBody96Preheader/xsim_script.tcl}
# Log file: /home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/xsim.log
# Journal file: /home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/decode_start_f2r_vectorPh_s2e_forBody96Preheader/xsim_script.tcl
# xsim {decode_start_f2r_vectorPh_s2e_forBody96Preheader} -autoloadwcfg -tclbatch {decode_start_f2r_vectorPh_s2e_forBody96Preheader.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source decode_start_f2r_vectorPh_s2e_forBody96Preheader.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 24 [0.00%] @ "107000"
// RTL Simulation : 1 / 24 [0.00%] @ "7121000"
// RTL Simulation : 2 / 24 [0.00%] @ "14144000"
// RTL Simulation : 3 / 24 [0.00%] @ "21167000"
// RTL Simulation : 4 / 24 [0.00%] @ "28190000"
// RTL Simulation : 5 / 24 [0.00%] @ "35213000"
// RTL Simulation : 6 / 24 [0.00%] @ "42236000"
// RTL Simulation : 7 / 24 [0.00%] @ "49259000"
// RTL Simulation : 8 / 24 [0.00%] @ "56282000"
// RTL Simulation : 9 / 24 [0.00%] @ "63305000"
// RTL Simulation : 10 / 24 [0.00%] @ "70328000"
// RTL Simulation : 11 / 24 [0.00%] @ "77351000"
// RTL Simulation : 12 / 24 [0.00%] @ "84374000"
// RTL Simulation : 13 / 24 [0.00%] @ "91397000"
// RTL Simulation : 14 / 24 [0.00%] @ "98420000"
// RTL Simulation : 15 / 24 [0.00%] @ "105443000"
// RTL Simulation : 16 / 24 [0.00%] @ "112466000"
// RTL Simulation : 17 / 24 [0.00%] @ "119489000"
// RTL Simulation : 18 / 24 [0.00%] @ "126512000"
// RTL Simulation : 19 / 24 [0.00%] @ "133535000"
// RTL Simulation : 20 / 24 [0.00%] @ "140558000"
// RTL Simulation : 21 / 24 [0.00%] @ "147581000"
// RTL Simulation : 22 / 24 [0.00%] @ "154604000"
// RTL Simulation : 23 / 24 [0.00%] @ "161627000"
// RTL Simulation : 24 / 24 [100.00%] @ "168650000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 168661500 ps : File "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader.autotb.v" Line 598
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 15 20:05:52 2018...
