0.6
2018.2
Jun 14 2018
20:41:02
D:/Jake_Gu/UT_Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.sim/sim_1/impl/timing/xsim/Booth_RA_Mul_ppl_csla_tb_time_impl.v,1542172629,verilog,,D:/Jake_Gu/UT_Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sim_1/new/Booth_RA_Mul_ppl_csla_tb.v,,PPLRegs1;PPLRegs2;PPLRegs3;RA_Mul_ppl_csla;glbl,,,,,,,,
D:/Jake_Gu/UT_Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sim_1/new/Booth_RA_Mul_ppl_csla_tb.v,1542084375,verilog,,,,Booth_RA_Mul_ppl_csla_tb,,,,,,,,
