// Seed: 3334336146
module module_0 ();
  wire id_1;
  bit id_2, id_3;
  struct packed {
    struct packed {logic id_4;} id_5[{  -1  }  &  1 : ""];
    logic id_6;
  } id_7;
  always id_2 = 1'h0;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input  uwire _id_0,
    output logic id_1
);
  bit id_3;
  localparam time id_4 = (1 | 1);
  logic id_5;
  ;
  and primCall (id_1, id_3, id_4, id_5, id_6, id_7);
  logic [7:0] id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  initial id_3 = id_5[-1] | id_6[1 :-1];
  logic id_9;
  assign id_5 = id_4;
  assign id_9 = (-1) == -1;
  logic [7:0][1] id_10;
  final if (1) if (-1) id_1 <= -1;
endmodule
