SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.LP_IN_reg[3:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,YES,3,NO,Combinatorial logic detected at clock domain crossing.
2,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
3,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.valid_early_late_reg[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
4,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
5,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
6,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
7,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
8,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
9,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
10,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
11,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_late_diff[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
12,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
13,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
14,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
15,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
16,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
17,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
18,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.calc_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
19,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_err,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
20,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
21,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
22,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
23,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
24,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_DIR,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
25,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
26,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_LOAD,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
27,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done1,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
28,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
29,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
30,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
31,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_MOVE,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
32,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final_upd[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
33,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.sig_rx_BIT_ALGN_CLR_FLGS,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
34,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
35,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.emflag_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
36,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
37,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tap_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
38,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.LP_IN_reg[3:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,YES,3,NO,Combinatorial logic detected at clock domain crossing.
39,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
40,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.valid_early_late_reg[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
41,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
42,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
43,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
44,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
45,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
46,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
47,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
48,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_late_diff[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
49,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
50,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
51,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
52,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
53,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
54,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
55,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.calc_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
56,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_err,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
57,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
58,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
59,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
60,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
61,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_DIR,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
62,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
63,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_LOAD,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
64,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done1,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
65,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
66,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
67,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
68,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_MOVE,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
69,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final_upd[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
70,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.sig_rx_BIT_ALGN_CLR_FLGS,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
71,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
72,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.emflag_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
73,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
74,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tap_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
75,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.LP_IN_reg[3:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,YES,3,NO,Combinatorial logic detected at clock domain crossing.
76,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
77,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.valid_early_late_reg[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
78,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
79,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
80,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
81,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
82,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
83,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
84,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
85,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_late_diff[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
86,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
87,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
88,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
89,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
90,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
91,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
92,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.calc_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
93,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_err,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
94,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
95,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
96,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
97,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
98,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_DIR,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
99,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
100,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_LOAD,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
101,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done1,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
102,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
103,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
104,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
105,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_MOVE,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
106,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final_upd[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
107,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.sig_rx_BIT_ALGN_CLR_FLGS,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
108,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
109,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.emflag_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
110,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
111,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tap_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
112,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.LP_IN_reg[3:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,YES,3,NO,Combinatorial logic detected at clock domain crossing.
113,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.reset_dly_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
114,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.valid_early_late_reg[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
115,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
116,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
117,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
118,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_val[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
119,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
120,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
121,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
122,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_late_diff[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
123,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
124,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
125,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
126,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
127,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_lsb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
128,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_flags_msb[127:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
129,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.calc_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
130,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_err,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
131,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
132,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
133,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_cur_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
134,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.late_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
135,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_DIR,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
136,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.early_last_set,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
137,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_LOAD,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
138,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done1,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
139,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
140,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
141,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_up_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
142,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_BIT_ALGN_MOVE,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
143,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tapcnt_final_upd[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
144,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.sig_rx_BIT_ALGN_CLR_FLGS,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
145,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.timeout_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
146,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.emflag_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
147,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bitalign_curr_state[29:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.mv_dn_fg,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
148,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.tap_cnt[7:0],Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV,Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rx_trng_done,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.