<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-gpio-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-gpio-defs.h</h1><a href="cvmx-gpio-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-gpio-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon gpio.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_GPIO_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_GPIO_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00059"></a>00059         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00060"></a>00060         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00061"></a>00061         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00062"></a>00062         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00063"></a>00063         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00064"></a>00064         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00065"></a>00065         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00066"></a>00066         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00067"></a>00067         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00068"></a>00068         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00069"></a>00069         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00070"></a>00070         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00071"></a>00071         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00072"></a>00072             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l00073"></a>00073                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000800ull) + ((offset) &amp; 15) * 8;
<a name="l00074"></a>00074             <span class="keywordflow">break</span>;
<a name="l00075"></a>00075         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00076"></a>00076             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00077"></a>00077                 <span class="keywordflow">if</span> ((offset &lt;= 19))
<a name="l00078"></a>00078                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + ((offset) &amp; 31) * 8;
<a name="l00079"></a>00079             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00080"></a>00080                 <span class="keywordflow">if</span> ((offset &lt;= 19))
<a name="l00081"></a>00081                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + ((offset) &amp; 31) * 8;
<a name="l00082"></a>00082 
<a name="l00083"></a>00083             <span class="keywordflow">break</span>;
<a name="l00084"></a>00084         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00085"></a>00085         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00086"></a>00086             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00087"></a>00087                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + ((offset) &amp; 31) * 8;
<a name="l00088"></a>00088             <span class="keywordflow">break</span>;
<a name="l00089"></a>00089     }
<a name="l00090"></a>00090     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_BIT_CFGX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00091"></a>00091     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + ((offset) &amp; 31) * 8;
<a name="l00092"></a>00092 }
<a name="l00093"></a>00093 <span class="preprocessor">#else</span>
<a name="l00094"></a><a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d">00094</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00095"></a>00095 {
<a name="l00096"></a>00096     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00097"></a>00097         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00098"></a>00098         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00099"></a>00099         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00100"></a>00100         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00101"></a>00101         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00102"></a>00102         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00103"></a>00103         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00104"></a>00104         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00105"></a>00105         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00106"></a>00106         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00107"></a>00107         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00108"></a>00108         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00109"></a>00109         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00110"></a>00110             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000800ull) + (offset) * 8;
<a name="l00111"></a>00111         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00112"></a>00112             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00113"></a>00113                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + (offset) * 8;
<a name="l00114"></a>00114             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00115"></a>00115                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + (offset) * 8;
<a name="l00116"></a>00116 
<a name="l00117"></a>00117         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00118"></a>00118         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00119"></a>00119             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + (offset) * 8;
<a name="l00120"></a>00120     }
<a name="l00121"></a>00121     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + (offset) * 8;
<a name="l00122"></a>00122 }
<a name="l00123"></a>00123 <span class="preprocessor">#endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_BOOT_ENA CVMX_GPIO_BOOT_ENA_FUNC()</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_BOOT_ENA_FUNC(<span class="keywordtype">void</span>)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>)))
<a name="l00129"></a>00129         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_BOOT_ENA not supported on this chip\n&quot;</span>);
<a name="l00130"></a>00130     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008A8ull);
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 <span class="preprocessor">#else</span>
<a name="l00133"></a><a class="code" href="cvmx-gpio-defs_8h.html#a207f0ec87bc546f6d4fbb7d7548dba54">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_BOOT_ENA (CVMX_ADD_IO_SEG(0x00010700000008A8ull))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#ab4703f0c5bbaf616091481160ff375be">CVMX_GPIO_CLK_GENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (!(
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00140"></a>00140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00141"></a>00141           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00142"></a>00142           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00148"></a>00148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00149"></a>00149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00150"></a>00150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00151"></a>00151         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_CLK_GENX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00152"></a>00152     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008C0ull) + ((offset) &amp; 3) * 8;
<a name="l00153"></a>00153 }
<a name="l00154"></a>00154 <span class="preprocessor">#else</span>
<a name="l00155"></a><a class="code" href="cvmx-gpio-defs_8h.html#ab4703f0c5bbaf616091481160ff375be">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_CLK_GENX(offset) (CVMX_ADD_IO_SEG(0x00010700000008C0ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#a12792694766a524d0a398a5757b7b762">CVMX_GPIO_CLK_QLMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordflow">if</span> (!(
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00165"></a>00165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00166"></a>00166         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_CLK_QLMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00167"></a>00167     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008E0ull) + ((offset) &amp; 1) * 8;
<a name="l00168"></a>00168 }
<a name="l00169"></a>00169 <span class="preprocessor">#else</span>
<a name="l00170"></a><a class="code" href="cvmx-gpio-defs_8h.html#a12792694766a524d0a398a5757b7b762">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_CLK_QLMX(offset) (CVMX_ADD_IO_SEG(0x00010700000008E0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#a8d4f9e2951a1db2d3e0facc3d13562f5">CVMX_GPIO_CLK_SYNCEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00174"></a>00174 {
<a name="l00175"></a>00175     <span class="keywordflow">if</span> (!(
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_CLK_SYNCEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008E0ull) + ((offset) &amp; 1) * 8;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-gpio-defs_8h.html#a8d4f9e2951a1db2d3e0facc3d13562f5">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_CLK_SYNCEX(offset) (CVMX_ADD_IO_SEG(0x00010700000008E0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_COMP CVMX_GPIO_COMP_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_COMP_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_COMP not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000D00ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-gpio-defs_8h.html#ae38265ae140e662b807c5891d551b0d8">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_COMP (CVMX_ADD_IO_SEG(0x0001070000000D00ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_DBG_ENA CVMX_GPIO_DBG_ENA_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_DBG_ENA_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_DBG_ENA not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008A0ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-gpio-defs_8h.html#a3f1577ff3669879f4149fa532d550654">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_DBG_ENA (CVMX_ADD_IO_SEG(0x00010700000008A0ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#a85a7d533079db985de518980c5340122">CVMX_GPIO_INTRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_INTRX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000A00ull) + ((offset) &amp; 15) * 8;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-gpio-defs_8h.html#a85a7d533079db985de518980c5340122">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_INTRX(offset) (CVMX_ADD_IO_SEG(0x0001070000000A00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a><a class="code" href="cvmx-gpio-defs_8h.html#a56d6f2eedee67ce5da41ca10eecca715">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_INT_CLR (CVMX_ADD_IO_SEG(0x0001070000000898ull))</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#a5c9b7ff16c1ae4c28877ae0627b8c558">CVMX_GPIO_MC_INTRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00231"></a>00231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7))))))
<a name="l00232"></a>00232         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_MC_INTRX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00233"></a>00233     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000C20ull) + ((offset) &amp; 7) * 8 - 8*4;
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 <span class="preprocessor">#else</span>
<a name="l00236"></a><a class="code" href="cvmx-gpio-defs_8h.html#a5c9b7ff16c1ae4c28877ae0627b8c558">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_MC_INTRX(offset) (CVMX_ADD_IO_SEG(0x0001070000000C20ull) + ((offset) &amp; 7) * 8 - 8*4)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#a4e2ff363fafce02b700d3f802ae9e017">CVMX_GPIO_MC_INTRX_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00240"></a>00240 {
<a name="l00241"></a>00241     <span class="keywordflow">if</span> (!(
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00244"></a>00244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &gt;= 4) &amp;&amp; (offset &lt;= 7))))))
<a name="l00245"></a>00245         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_MC_INTRX_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00246"></a>00246     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000E20ull) + ((offset) &amp; 7) * 8 - 8*4;
<a name="l00247"></a>00247 }
<a name="l00248"></a>00248 <span class="preprocessor">#else</span>
<a name="l00249"></a><a class="code" href="cvmx-gpio-defs_8h.html#a4e2ff363fafce02b700d3f802ae9e017">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_MC_INTRX_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000000E20ull) + ((offset) &amp; 7) * 8 - 8*4)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_MULTI_CAST CVMX_GPIO_MULTI_CAST_FUNC()</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_MULTI_CAST_FUNC(<span class="keywordtype">void</span>)
<a name="l00254"></a>00254 {
<a name="l00255"></a>00255     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00256"></a>00256         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_MULTI_CAST not supported on this chip\n&quot;</span>);
<a name="l00257"></a>00257     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008B0ull);
<a name="l00258"></a>00258 }
<a name="l00259"></a>00259 <span class="preprocessor">#else</span>
<a name="l00260"></a><a class="code" href="cvmx-gpio-defs_8h.html#a6d30cc8ab2f3af415be10112450e792c">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_MULTI_CAST (CVMX_ADD_IO_SEG(0x00010700000008B0ull))</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_OCLA_EXTEN_TRIG CVMX_GPIO_OCLA_EXTEN_TRIG_FUNC()</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_OCLA_EXTEN_TRIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00265"></a>00265 {
<a name="l00266"></a>00266     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00267"></a>00267         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_OCLA_EXTEN_TRIG not supported on this chip\n&quot;</span>);
<a name="l00268"></a>00268     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008B8ull);
<a name="l00269"></a>00269 }
<a name="l00270"></a>00270 <span class="preprocessor">#else</span>
<a name="l00271"></a><a class="code" href="cvmx-gpio-defs_8h.html#abee7f7b80583892c8cf5cb20b6dabb21">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_OCLA_EXTEN_TRIG (CVMX_ADD_IO_SEG(0x00010700000008B8ull))</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_PIN_ENA CVMX_GPIO_PIN_ENA_FUNC()</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_PIN_ENA_FUNC(<span class="keywordtype">void</span>)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00278"></a>00278         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_PIN_ENA not supported on this chip\n&quot;</span>);
<a name="l00279"></a>00279     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008B8ull);
<a name="l00280"></a>00280 }
<a name="l00281"></a>00281 <span class="preprocessor">#else</span>
<a name="l00282"></a><a class="code" href="cvmx-gpio-defs_8h.html#adc8d756c306f4187b9254e548e2acbbb">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_PIN_ENA (CVMX_ADD_IO_SEG(0x00010700000008B8ull))</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00284"></a><a class="code" href="cvmx-gpio-defs_8h.html#a619928f01f9b6a2206c01cae4d150e30">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_RX_DAT (CVMX_ADD_IO_SEG(0x0001070000000880ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_SATA_CTL CVMX_GPIO_SATA_CTL_FUNC()</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_SATA_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)))
<a name="l00290"></a>00290         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_SATA_CTL not supported on this chip\n&quot;</span>);
<a name="l00291"></a>00291     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008A8ull);
<a name="l00292"></a>00292 }
<a name="l00293"></a>00293 <span class="preprocessor">#else</span>
<a name="l00294"></a><a class="code" href="cvmx-gpio-defs_8h.html#a7e61a8bd46deba90f9b698876d4134d3">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_SATA_CTL (CVMX_ADD_IO_SEG(0x00010700000008A8ull))</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#a65619a28208df9cd5ace37b43b3942a1">CVMX_GPIO_SATA_CTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00298"></a>00298 {
<a name="l00299"></a>00299     <span class="keywordflow">if</span> (!(
<a name="l00300"></a>00300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_SATA_CTLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000D80ull) + ((offset) &amp; 1) * 8;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-gpio-defs_8h.html#a65619a28208df9cd5ace37b43b3942a1">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_SATA_CTLX(offset) (CVMX_ADD_IO_SEG(0x0001070000000D80ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_SATA_LAB_LB CVMX_GPIO_SATA_LAB_LB_FUNC()</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_SATA_LAB_LB_FUNC(<span class="keywordtype">void</span>)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_SATA_LAB_LB not supported on this chip\n&quot;</span>);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000D40ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-gpio-defs_8h.html#a582d327b3771712946cbfde44c1c76ed">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_SATA_LAB_LB (CVMX_ADD_IO_SEG(0x0001070000000D40ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_TIM_CTL CVMX_GPIO_TIM_CTL_FUNC()</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_GPIO_TIM_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_TIM_CTL not supported on this chip\n&quot;</span>);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008A0ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-gpio-defs_8h.html#a34659f95ed0b8b442bf91611ebaea63d">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_TIM_CTL (CVMX_ADD_IO_SEG(0x00010700000008A0ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a><a class="code" href="cvmx-gpio-defs_8h.html#ad69a006d79581c3171490b01b497a1fb">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_TX_CLR (CVMX_ADD_IO_SEG(0x0001070000000890ull))</span>
<a name="l00331"></a><a class="code" href="cvmx-gpio-defs_8h.html#a0ac8058ff0585dae19bf6324bdf77878">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_TX_SET (CVMX_ADD_IO_SEG(0x0001070000000888ull))</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#ad00a0e4ce20818f96c851a281ff471ae">CVMX_GPIO_USBDRD_CTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00334"></a>00334 {
<a name="l00335"></a>00335     <span class="keywordflow">if</span> (!(
<a name="l00336"></a>00336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00338"></a>00338         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_USBDRD_CTLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00339"></a>00339     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000D20ull) + ((offset) &amp; 1) * 8;
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 <span class="preprocessor">#else</span>
<a name="l00342"></a><a class="code" href="cvmx-gpio-defs_8h.html#ad00a0e4ce20818f96c851a281ff471ae">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_USBDRD_CTLX(offset) (CVMX_ADD_IO_SEG(0x0001070000000D20ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_USBH_CTL CVMX_GPIO_USBH_CTL_FUNC()</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#abbe9c38ee40c931ce75dfc22247dd7b4">CVMX_GPIO_USBH_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00347"></a>00347 {
<a name="l00348"></a>00348     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00349"></a>00349         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00350"></a>00350             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008A0ull);
<a name="l00351"></a>00351             <span class="keywordflow">break</span>;
<a name="l00352"></a>00352         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00353"></a>00353             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00354"></a>00354                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000898ull);
<a name="l00355"></a>00355             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00356"></a>00356                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000898ull);
<a name="l00357"></a>00357 
<a name="l00358"></a>00358             <span class="keywordflow">break</span>;
<a name="l00359"></a>00359     }
<a name="l00360"></a>00360     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_USBH_CTL not supported on this chip\n&quot;</span>);
<a name="l00361"></a>00361     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000898ull);
<a name="l00362"></a>00362 }
<a name="l00363"></a>00363 <span class="preprocessor">#else</span>
<a name="l00364"></a><a class="code" href="cvmx-gpio-defs_8h.html#a2e015af970abda88c7912f0b18396c5e">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_USBH_CTL CVMX_GPIO_USBH_CTL_FUNC()</span>
<a name="l00365"></a><a class="code" href="cvmx-gpio-defs_8h.html#abbe9c38ee40c931ce75dfc22247dd7b4">00365</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#abbe9c38ee40c931ce75dfc22247dd7b4">CVMX_GPIO_USBH_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00368"></a>00368         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00369"></a>00369             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000008A0ull);
<a name="l00370"></a>00370         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00371"></a>00371             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00372"></a>00372                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000898ull);
<a name="l00373"></a>00373             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00374"></a>00374                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000898ull);
<a name="l00375"></a>00375 
<a name="l00376"></a>00376     }
<a name="l00377"></a>00377     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000898ull);
<a name="l00378"></a>00378 }
<a name="l00379"></a>00379 <span class="preprocessor">#endif</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00382"></a>00382 {
<a name="l00383"></a>00383     <span class="keywordflow">if</span> (!(
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 23)))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 23)))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 23)))) ||
<a name="l00387"></a>00387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)))) ||
<a name="l00388"></a>00388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)))) ||
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)))) ||
<a name="l00390"></a>00390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; (((offset &gt;= 16) &amp;&amp; (offset &lt;= 19))))))
<a name="l00391"></a>00391         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GPIO_XBIT_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00392"></a>00392     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000900ull) + ((offset) &amp; 31) * 8 - 8*16;
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 <span class="preprocessor">#else</span>
<a name="l00395"></a><a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GPIO_XBIT_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001070000000900ull) + ((offset) &amp; 31) * 8 - 8*16)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00398"></a>00398 <span class="comment">/**</span>
<a name="l00399"></a>00399 <span class="comment"> * cvmx_gpio_bit_cfg#</span>
<a name="l00400"></a>00400 <span class="comment"> *</span>
<a name="l00401"></a>00401 <span class="comment"> * Each register provides configuration information for the corresponding GPIO pin.</span>
<a name="l00402"></a>00402 <span class="comment"> *</span>
<a name="l00403"></a>00403 <span class="comment"> */</span>
<a name="l00404"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html">00404</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx</a> {
<a name="l00405"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">00405</a>     uint64_t <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>;
<a name="l00406"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html">00406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html">cvmx_gpio_bit_cfgx_s</a> {
<a name="l00407"></a>00407 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7a30ebbdfd0bdca39df719615b2e6891">reserved_15_63</a>               : 49;
<a name="l00409"></a>00409     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a1ce3e452abfa175b40c62db620089e9b">clk_gen</a>                      : 1;  <span class="comment">/**&lt; When TX_OE is set, GPIO pin becomes a clock */</span>
<a name="l00410"></a>00410     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a2116e03203d2d0f1a83047086019be2b">clk_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which of the 4 GPIO clock generators */</span>
<a name="l00411"></a>00411     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a0b04b666325428ce64df1edc3305465e">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Filter select. Global counter bit-select (controls sample rate). */</span>
<a name="l00412"></a>00412     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a73cd0e5dbe54b4ee3e6cdfdba3c9fe0a">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.</span>
<a name="l00413"></a>00413 <span class="comment">                                                         Zero to disable the filter. */</span>
<a name="l00414"></a>00414     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7508898410a5f3c26975dadb8c5665bb">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt when pin is an input and [INT_EN] set. When set, rising edge interrupt,</span>
<a name="l00415"></a>00415 <span class="comment">                                                         else level interrupt. Only valid for GPIO 0..15, no function for GPIO 16..31. */</span>
<a name="l00416"></a>00416     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ad864f6fbc22218f3d84ca4e68248d373">int_en</a>                       : 1;  <span class="comment">/**&lt; GPIO_BIT_CFG()[INT_EN] enable interrupts going to GPIO_INTR()[INTR] as well as</span>
<a name="l00417"></a>00417 <span class="comment">                                                         GPIO_MC_INTR(4..7)[INTR]. When GPIO_INTR()[INT_TYPE] is level interrupt,</span>
<a name="l00418"></a>00418 <span class="comment">                                                         changing  GPIO_INTR()[INT_EN] to zero will cause GPIO_INTR()[INTR] to be cleared. */</span>
<a name="l00419"></a>00419     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7fd8ef5a01f0375f88833a777132db04">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Receive inversion. When set to 1, inverts the received GPIO signal. */</span>
<a name="l00420"></a>00420     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ac7048e8247dc7fb7778ca3c545a7e47a">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Transmit output enable. When set to 1, the GPIO pin is driven as an output pin. */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#else</span>
<a name="l00422"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ac7048e8247dc7fb7778ca3c545a7e47a">00422</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ac7048e8247dc7fb7778ca3c545a7e47a">tx_oe</a>                        : 1;
<a name="l00423"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7fd8ef5a01f0375f88833a777132db04">00423</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7fd8ef5a01f0375f88833a777132db04">rx_xor</a>                       : 1;
<a name="l00424"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ad864f6fbc22218f3d84ca4e68248d373">00424</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ad864f6fbc22218f3d84ca4e68248d373">int_en</a>                       : 1;
<a name="l00425"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7508898410a5f3c26975dadb8c5665bb">00425</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7508898410a5f3c26975dadb8c5665bb">int_type</a>                     : 1;
<a name="l00426"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a73cd0e5dbe54b4ee3e6cdfdba3c9fe0a">00426</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a73cd0e5dbe54b4ee3e6cdfdba3c9fe0a">fil_cnt</a>                      : 4;
<a name="l00427"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a0b04b666325428ce64df1edc3305465e">00427</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a0b04b666325428ce64df1edc3305465e">fil_sel</a>                      : 4;
<a name="l00428"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a2116e03203d2d0f1a83047086019be2b">00428</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a2116e03203d2d0f1a83047086019be2b">clk_sel</a>                      : 2;
<a name="l00429"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a1ce3e452abfa175b40c62db620089e9b">00429</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a1ce3e452abfa175b40c62db620089e9b">clk_gen</a>                      : 1;
<a name="l00430"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7a30ebbdfd0bdca39df719615b2e6891">00430</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7a30ebbdfd0bdca39df719615b2e6891">reserved_15_63</a>               : 49;
<a name="l00431"></a>00431 <span class="preprocessor">#endif</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>;
<a name="l00433"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">00433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a> {
<a name="l00434"></a>00434 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#aa406fb343d34a19aebefb902b9de8188">reserved_12_63</a>               : 52;
<a name="l00436"></a>00436     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a547160c1409f9fbac3348e4980f32b11">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Global counter bit-select (controls sample rate) */</span>
<a name="l00437"></a>00437     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#adc9f3378acab0bd0c22158457c78a19e">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Number of consecutive samples to change state */</span>
<a name="l00438"></a>00438     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a7c125c682ec830b14889116f3f396bb0">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt</span>
<a name="l00439"></a>00439 <span class="comment">                                                         0 = level (default)</span>
<a name="l00440"></a>00440 <span class="comment">                                                         1 = rising edge */</span>
<a name="l00441"></a>00441     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a78db50627d1b1b131fc7c0cb24c5d506">int_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask to indicate which bits to raise interrupt */</span>
<a name="l00442"></a>00442     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a1efcdca9f009bc093080d4c0dee46f71">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a88b26bb3c7d22baea118dd0a3bfbc357">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a88b26bb3c7d22baea118dd0a3bfbc357">00445</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a88b26bb3c7d22baea118dd0a3bfbc357">tx_oe</a>                        : 1;
<a name="l00446"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a1efcdca9f009bc093080d4c0dee46f71">00446</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a1efcdca9f009bc093080d4c0dee46f71">rx_xor</a>                       : 1;
<a name="l00447"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a78db50627d1b1b131fc7c0cb24c5d506">00447</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a78db50627d1b1b131fc7c0cb24c5d506">int_en</a>                       : 1;
<a name="l00448"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a7c125c682ec830b14889116f3f396bb0">00448</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a7c125c682ec830b14889116f3f396bb0">int_type</a>                     : 1;
<a name="l00449"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#adc9f3378acab0bd0c22158457c78a19e">00449</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#adc9f3378acab0bd0c22158457c78a19e">fil_cnt</a>                      : 4;
<a name="l00450"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a547160c1409f9fbac3348e4980f32b11">00450</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#a547160c1409f9fbac3348e4980f32b11">fil_sel</a>                      : 4;
<a name="l00451"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#aa406fb343d34a19aebefb902b9de8188">00451</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html#aa406fb343d34a19aebefb902b9de8188">reserved_12_63</a>               : 52;
<a name="l00452"></a>00452 <span class="preprocessor">#endif</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__bit__cfgx.html#afa72b41e15bdd38933dd63dc744a7fc6">cn30xx</a>;
<a name="l00454"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a6640e9a6f238f61f56193c577c6b5ad1">00454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a6640e9a6f238f61f56193c577c6b5ad1">cn31xx</a>;
<a name="l00455"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a885e33f522a35ea984ace7a8cb3eb160">00455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a885e33f522a35ea984ace7a8cb3eb160">cn38xx</a>;
<a name="l00456"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#adc317a19767fb54a780654bb698ded32">00456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#adc317a19767fb54a780654bb698ded32">cn38xxp2</a>;
<a name="l00457"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a6aa917ae4878e1cea389db864dcdc09e">00457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a6aa917ae4878e1cea389db864dcdc09e">cn50xx</a>;
<a name="l00458"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a5ead03f1f668200b3b5d9e973bab906b">00458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html">cvmx_gpio_bit_cfgx_s</a>           <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a5ead03f1f668200b3b5d9e973bab906b">cn52xx</a>;
<a name="l00459"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a6e301ba1fcee7ab0bdc73e9aaaae7115">00459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html">cvmx_gpio_bit_cfgx_s</a>           <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a6e301ba1fcee7ab0bdc73e9aaaae7115">cn52xxp1</a>;
<a name="l00460"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#abacaaf2aa452e7a8a15d6fb366603f2c">00460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html">cvmx_gpio_bit_cfgx_s</a>           <a class="code" href="unioncvmx__gpio__bit__cfgx.html#abacaaf2aa452e7a8a15d6fb366603f2c">cn56xx</a>;
<a name="l00461"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a1d3c6351b3e5396d9ed93b2e9d105982">00461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html">cvmx_gpio_bit_cfgx_s</a>           <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a1d3c6351b3e5396d9ed93b2e9d105982">cn56xxp1</a>;
<a name="l00462"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a839c17ba6e0c0d3619e542f45b2b01cf">00462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a839c17ba6e0c0d3619e542f45b2b01cf">cn58xx</a>;
<a name="l00463"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a78aabde5ebe8bc9882a081c6dca58f9f">00463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn30xx.html">cvmx_gpio_bit_cfgx_cn30xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a78aabde5ebe8bc9882a081c6dca58f9f">cn58xxp1</a>;
<a name="l00464"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">00464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a> {
<a name="l00465"></a>00465 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#aa542e6788e0d4b66b48e1b6a4ade1c83">reserved_17_63</a>               : 47;
<a name="l00467"></a>00467     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a072126b7dc9aaf5da5cb9f7eaca17304">synce_sel</a>                    : 2;  <span class="comment">/**&lt; Selects the QLM clock output</span>
<a name="l00468"></a>00468 <span class="comment">                                                         x0=Normal GPIO output</span>
<a name="l00469"></a>00469 <span class="comment">                                                         01=GPIO QLM clock selected by CSR GPIO_CLK_QLM0</span>
<a name="l00470"></a>00470 <span class="comment">                                                         11=GPIO QLM clock selected by CSR GPIO_CLK_QLM1 */</span>
<a name="l00471"></a>00471     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a9119f4951bf28266a86f9b6d0c1aeeee">clk_gen</a>                      : 1;  <span class="comment">/**&lt; When TX_OE is set, GPIO pin becomes a clock */</span>
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a4a42727b0d239e830315960a7022444f">clk_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which of the 4 GPIO clock generators */</span>
<a name="l00473"></a>00473     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a2d40321bfbd09b4dd0762b9f344ae982">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Global counter bit-select (controls sample rate) */</span>
<a name="l00474"></a>00474     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a5c165a900d0a8ca4888b913981ea391f">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Number of consecutive samples to change state */</span>
<a name="l00475"></a>00475     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a50e5f4a72c25dae7b1d13287f6bcf417">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt</span>
<a name="l00476"></a>00476 <span class="comment">                                                         0 = level (default)</span>
<a name="l00477"></a>00477 <span class="comment">                                                         1 = rising edge */</span>
<a name="l00478"></a>00478     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a2a293f22c6f006b0f0e4e5b6d40c845a">int_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask to indicate which bits to raise interrupt */</span>
<a name="l00479"></a>00479     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a386788058130e3f36f7f69a90ba9e4c0">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l00480"></a>00480     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#af69baab6ace25054dd3b18a4bf6f6f38">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#af69baab6ace25054dd3b18a4bf6f6f38">00482</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#af69baab6ace25054dd3b18a4bf6f6f38">tx_oe</a>                        : 1;
<a name="l00483"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a386788058130e3f36f7f69a90ba9e4c0">00483</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a386788058130e3f36f7f69a90ba9e4c0">rx_xor</a>                       : 1;
<a name="l00484"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a2a293f22c6f006b0f0e4e5b6d40c845a">00484</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a2a293f22c6f006b0f0e4e5b6d40c845a">int_en</a>                       : 1;
<a name="l00485"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a50e5f4a72c25dae7b1d13287f6bcf417">00485</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a50e5f4a72c25dae7b1d13287f6bcf417">int_type</a>                     : 1;
<a name="l00486"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a5c165a900d0a8ca4888b913981ea391f">00486</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a5c165a900d0a8ca4888b913981ea391f">fil_cnt</a>                      : 4;
<a name="l00487"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a2d40321bfbd09b4dd0762b9f344ae982">00487</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a2d40321bfbd09b4dd0762b9f344ae982">fil_sel</a>                      : 4;
<a name="l00488"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a4a42727b0d239e830315960a7022444f">00488</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a4a42727b0d239e830315960a7022444f">clk_sel</a>                      : 2;
<a name="l00489"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a9119f4951bf28266a86f9b6d0c1aeeee">00489</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a9119f4951bf28266a86f9b6d0c1aeeee">clk_gen</a>                      : 1;
<a name="l00490"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a072126b7dc9aaf5da5cb9f7eaca17304">00490</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#a072126b7dc9aaf5da5cb9f7eaca17304">synce_sel</a>                    : 2;
<a name="l00491"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#aa542e6788e0d4b66b48e1b6a4ade1c83">00491</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html#aa542e6788e0d4b66b48e1b6a4ade1c83">reserved_17_63</a>               : 47;
<a name="l00492"></a>00492 <span class="preprocessor">#endif</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a99cf49f1604fa0eafd0108df51540081">cn61xx</a>;
<a name="l00494"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a1cac21f01a9f2191f8ecb9389ec58131">00494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a1cac21f01a9f2191f8ecb9389ec58131">cn63xx</a>;
<a name="l00495"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#ac110a6241c8a9a133e635da94fb806bc">00495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#ac110a6241c8a9a133e635da94fb806bc">cn63xxp1</a>;
<a name="l00496"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a4c195b4c0a0c7493595c98ee0fc5a115">00496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a4c195b4c0a0c7493595c98ee0fc5a115">cn66xx</a>;
<a name="l00497"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a28d32efb377c759cca89faabf7d8ff47">00497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a28d32efb377c759cca89faabf7d8ff47">cn68xx</a>;
<a name="l00498"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#ab5a4f2d3e67b59740c2ac15cf89db929">00498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#ab5a4f2d3e67b59740c2ac15cf89db929">cn68xxp1</a>;
<a name="l00499"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">00499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">cvmx_gpio_bit_cfgx_cn70xx</a> {
<a name="l00500"></a>00500 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a4d58ddff654561883ad98ac7a5ac94ad">reserved_21_63</a>               : 43;
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a55ed1a2661b32551ef616dccee931223">output_sel</a>                   : 5;  <span class="comment">/**&lt; Selects GPIO output. When [TX_OE] is set, selects</span>
<a name="l00503"></a>00503 <span class="comment">                                                         what output data is driven.</span>
<a name="l00504"></a>00504 <span class="comment">                                                           0x0 : TX Normal GPIO output, controlled by GPIO_TX.</span>
<a name="l00505"></a>00505 <span class="comment">                                                           0x1 : PTP_CKOUT, PTP CKOUT; see MIO_PTP_CLOCK_CFG.</span>
<a name="l00506"></a>00506 <span class="comment">                                                           0x2 : PTP_PPS, PTP PPS; see MIO_PTP_CLOCK_CFG.</span>
<a name="l00507"></a>00507 <span class="comment">                                                           0x3+a  :  CLK_SYNCE(0..1) see GPIO_CLK_SYNCE.</span>
<a name="l00508"></a>00508 <span class="comment">                                                           0x5+a  : MCD(0..2) Multi Core Debug output; see TBD</span>
<a name="l00509"></a>00509 <span class="comment">                                                           0x8    : LMC_ECC(0)  LMC ECC error detected.</span>
<a name="l00510"></a>00510 <span class="comment">                                                           0x9-0xf: Reserved.</span>
<a name="l00511"></a>00511 <span class="comment">                                                           0x10+a : GPIO_CLK_GEN(0..3), GPIO clock generator; See GPIO_CLK_GEN.</span>
<a name="l00512"></a>00512 <span class="comment">                                                           0x14   : USB0_VBUS_CTRL  see USB0 Vbus Control.</span>
<a name="l00513"></a>00513 <span class="comment">                                                           0x15   : SATA port0 cold presence power-on device.(p0_cp_pod)</span>
<a name="l00514"></a>00514 <span class="comment">                                                           0x16   : SATA port1 cold presence power-on device.(p1_cp_pod)</span>
<a name="l00515"></a>00515 <span class="comment">                                                           0x17   : SATA port0 LED  (p0_act_led)</span>
<a name="l00516"></a>00516 <span class="comment">                                                           0x18   : SATA port1 LED  (p1_act_led)</span>
<a name="l00517"></a>00517 <span class="comment">                                                           0x19   : USB1_VBUS_CTRL  see USB1 Vbus control.</span>
<a name="l00518"></a>00518 <span class="comment">                                                           0x1a-  : Reserved.</span>
<a name="l00519"></a>00519 <span class="comment">                                                         Note: GPIO[19:10] controls are ignored if PCM is enabled.  See PCM(0..3)_TDM_CFG */</span>
<a name="l00520"></a>00520     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#aa625b246068fb5ee182390d881c5ef7b">reserved_12_15</a>               : 4;
<a name="l00521"></a>00521     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#ad2ec36081b3eb5d5b5fbbebb236664f7">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Filter select. Global counter bit-select (controls sample rate).</span>
<a name="l00522"></a>00522 <span class="comment">                                                         Filter are XOR inverter are also appliable to GPIO input muxing signals and interrupts. */</span>
<a name="l00523"></a>00523     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#afc087e849aa880dc8cbcecc7e06a994d">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.</span>
<a name="l00524"></a>00524 <span class="comment">                                                         Zero to disable the filter.</span>
<a name="l00525"></a>00525 <span class="comment">                                                         Filter are XOR inverter are also appliable to GPIO input muxing signals and interrupts. */</span>
<a name="l00526"></a>00526     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#af8e623e9494c1dde581b0813c84abf35">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt</span>
<a name="l00527"></a>00527 <span class="comment">                                                         0 = level (default)</span>
<a name="l00528"></a>00528 <span class="comment">                                                         1 = rising edge */</span>
<a name="l00529"></a>00529     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a044e9ccf0f4eab5c302d7d754d40d0b3">int_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask to indicate which bits to raise interrupt */</span>
<a name="l00530"></a>00530     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a4174b35eb276453d67da3504bad658dc">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l00531"></a>00531     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a5ed31b3ff7c8a325288e91d6e7921613">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l00532"></a>00532 <span class="preprocessor">#else</span>
<a name="l00533"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a5ed31b3ff7c8a325288e91d6e7921613">00533</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a5ed31b3ff7c8a325288e91d6e7921613">tx_oe</a>                        : 1;
<a name="l00534"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a4174b35eb276453d67da3504bad658dc">00534</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a4174b35eb276453d67da3504bad658dc">rx_xor</a>                       : 1;
<a name="l00535"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a044e9ccf0f4eab5c302d7d754d40d0b3">00535</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a044e9ccf0f4eab5c302d7d754d40d0b3">int_en</a>                       : 1;
<a name="l00536"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#af8e623e9494c1dde581b0813c84abf35">00536</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#af8e623e9494c1dde581b0813c84abf35">int_type</a>                     : 1;
<a name="l00537"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#afc087e849aa880dc8cbcecc7e06a994d">00537</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#afc087e849aa880dc8cbcecc7e06a994d">fil_cnt</a>                      : 4;
<a name="l00538"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#ad2ec36081b3eb5d5b5fbbebb236664f7">00538</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#ad2ec36081b3eb5d5b5fbbebb236664f7">fil_sel</a>                      : 4;
<a name="l00539"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#aa625b246068fb5ee182390d881c5ef7b">00539</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#aa625b246068fb5ee182390d881c5ef7b">reserved_12_15</a>               : 4;
<a name="l00540"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a55ed1a2661b32551ef616dccee931223">00540</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a55ed1a2661b32551ef616dccee931223">output_sel</a>                   : 5;
<a name="l00541"></a><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a4d58ddff654561883ad98ac7a5ac94ad">00541</a>     uint64_t <a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a4d58ddff654561883ad98ac7a5ac94ad">reserved_21_63</a>               : 43;
<a name="l00542"></a>00542 <span class="preprocessor">#endif</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a69efda7d1443025b1d382147a542b3da">cn70xx</a>;
<a name="l00544"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a70730154c02da57d1610973926152015">00544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">cvmx_gpio_bit_cfgx_cn70xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a70730154c02da57d1610973926152015">cn70xxp1</a>;
<a name="l00545"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a59bc65688bf00bb5cc7f9dae69b11efe">00545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">cvmx_gpio_bit_cfgx_cn70xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a59bc65688bf00bb5cc7f9dae69b11efe">cn73xx</a>;
<a name="l00546"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#af1b2e741fdd87be942eacc2103830711">00546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">cvmx_gpio_bit_cfgx_cn70xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#af1b2e741fdd87be942eacc2103830711">cn78xx</a>;
<a name="l00547"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a00e2ae7f739d5e8115e232358b893e6f">00547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">cvmx_gpio_bit_cfgx_cn70xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a00e2ae7f739d5e8115e232358b893e6f">cn78xxp1</a>;
<a name="l00548"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a48e4db9f5d5dd6b27c427c415b30456d">00548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn61xx.html">cvmx_gpio_bit_cfgx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a48e4db9f5d5dd6b27c427c415b30456d">cnf71xx</a>;
<a name="l00549"></a><a class="code" href="unioncvmx__gpio__bit__cfgx.html#a8c2f4d5333c9a8f2063bfaa8ddcbabd0">00549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html">cvmx_gpio_bit_cfgx_cn70xx</a>      <a class="code" href="unioncvmx__gpio__bit__cfgx.html#a8c2f4d5333c9a8f2063bfaa8ddcbabd0">cnf75xx</a>;
<a name="l00550"></a>00550 };
<a name="l00551"></a><a class="code" href="cvmx-gpio-defs_8h.html#abd293b055a0f59920c2439be88bf3286">00551</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx</a> <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a>;
<a name="l00552"></a>00552 <span class="comment"></span>
<a name="l00553"></a>00553 <span class="comment">/**</span>
<a name="l00554"></a>00554 <span class="comment"> * cvmx_gpio_boot_ena</span>
<a name="l00555"></a>00555 <span class="comment"> */</span>
<a name="l00556"></a><a class="code" href="unioncvmx__gpio__boot__ena.html">00556</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__boot__ena.html" title="cvmx_gpio_boot_ena">cvmx_gpio_boot_ena</a> {
<a name="l00557"></a><a class="code" href="unioncvmx__gpio__boot__ena.html#af60dc0ee18de08bea684cb02a85a4717">00557</a>     uint64_t <a class="code" href="unioncvmx__gpio__boot__ena.html#af60dc0ee18de08bea684cb02a85a4717">u64</a>;
<a name="l00558"></a><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html">00558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html">cvmx_gpio_boot_ena_s</a> {
<a name="l00559"></a>00559 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#ae51d8249cc645356366adc7de0245078">reserved_12_63</a>               : 52;
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#ab31fabb6a9c550fd57a9ff24b641c43d">boot_ena</a>                     : 4;  <span class="comment">/**&lt; Drive boot bus chip enables [7:4] on gpio [11:8] */</span>
<a name="l00562"></a>00562     uint64_t <a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#a89c4a85d34592323d150148a6cb62ff6">reserved_0_7</a>                 : 8;
<a name="l00563"></a>00563 <span class="preprocessor">#else</span>
<a name="l00564"></a><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#a89c4a85d34592323d150148a6cb62ff6">00564</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#a89c4a85d34592323d150148a6cb62ff6">reserved_0_7</a>                 : 8;
<a name="l00565"></a><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#ab31fabb6a9c550fd57a9ff24b641c43d">00565</a>     uint64_t <a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#ab31fabb6a9c550fd57a9ff24b641c43d">boot_ena</a>                     : 4;
<a name="l00566"></a><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#ae51d8249cc645356366adc7de0245078">00566</a>     uint64_t <a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html#ae51d8249cc645356366adc7de0245078">reserved_12_63</a>               : 52;
<a name="l00567"></a>00567 <span class="preprocessor">#endif</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__boot__ena.html#acdab22a93fd5b149e6f6c95645776c85">s</a>;
<a name="l00569"></a><a class="code" href="unioncvmx__gpio__boot__ena.html#a5c06a58256c3536b793929d5c752f6c9">00569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html">cvmx_gpio_boot_ena_s</a>           <a class="code" href="unioncvmx__gpio__boot__ena.html#a5c06a58256c3536b793929d5c752f6c9">cn30xx</a>;
<a name="l00570"></a><a class="code" href="unioncvmx__gpio__boot__ena.html#a5d018462e0c35f837037a8cbf7097395">00570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html">cvmx_gpio_boot_ena_s</a>           <a class="code" href="unioncvmx__gpio__boot__ena.html#a5d018462e0c35f837037a8cbf7097395">cn31xx</a>;
<a name="l00571"></a><a class="code" href="unioncvmx__gpio__boot__ena.html#a2d1cb59244a936091aae170a3c889d09">00571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__boot__ena_1_1cvmx__gpio__boot__ena__s.html">cvmx_gpio_boot_ena_s</a>           <a class="code" href="unioncvmx__gpio__boot__ena.html#a2d1cb59244a936091aae170a3c889d09">cn50xx</a>;
<a name="l00572"></a>00572 };
<a name="l00573"></a><a class="code" href="cvmx-gpio-defs_8h.html#a8d6d82c34f60b1b74b4f21aa51ec98ac">00573</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__boot__ena.html" title="cvmx_gpio_boot_ena">cvmx_gpio_boot_ena</a> <a class="code" href="unioncvmx__gpio__boot__ena.html" title="cvmx_gpio_boot_ena">cvmx_gpio_boot_ena_t</a>;
<a name="l00574"></a>00574 <span class="comment"></span>
<a name="l00575"></a>00575 <span class="comment">/**</span>
<a name="l00576"></a>00576 <span class="comment"> * cvmx_gpio_clk_gen#</span>
<a name="l00577"></a>00577 <span class="comment"> */</span>
<a name="l00578"></a><a class="code" href="unioncvmx__gpio__clk__genx.html">00578</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__genx.html" title="cvmx_gpio_clk_gen#">cvmx_gpio_clk_genx</a> {
<a name="l00579"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a790cb9f5d15429563ca197b2a5dac4f7">00579</a>     uint64_t <a class="code" href="unioncvmx__gpio__clk__genx.html#a790cb9f5d15429563ca197b2a5dac4f7">u64</a>;
<a name="l00580"></a><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">00580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a> {
<a name="l00581"></a>00581 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a361201ae82823698ab2f5d4b26c55932">reserved_32_63</a>               : 32;
<a name="l00583"></a>00583     uint64_t <a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a6bfdf9fa2aae2683916e2702cbfe2d27">n</a>                            : 32; <span class="comment">/**&lt; Determines the frequency of the GPIO clock generator. N should be less than or equal to</span>
<a name="l00584"></a>00584 <span class="comment">                                                         2^31-1.</span>
<a name="l00585"></a>00585 <span class="comment">                                                         The frequency of the GPIO clock generator equals the coprocessor-clock frequency times N</span>
<a name="l00586"></a>00586 <span class="comment">                                                         divided by 2^32.</span>
<a name="l00587"></a>00587 <span class="comment">                                                         Writing N = 0x0 stops the clock generator. */</span>
<a name="l00588"></a>00588 <span class="preprocessor">#else</span>
<a name="l00589"></a><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a6bfdf9fa2aae2683916e2702cbfe2d27">00589</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a6bfdf9fa2aae2683916e2702cbfe2d27">n</a>                            : 32;
<a name="l00590"></a><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a361201ae82823698ab2f5d4b26c55932">00590</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a361201ae82823698ab2f5d4b26c55932">reserved_32_63</a>               : 32;
<a name="l00591"></a>00591 <span class="preprocessor">#endif</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__genx.html#a573b00cb6a57c77d1e88ec43f0b370c9">s</a>;
<a name="l00593"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a61e111f6d95a03da5e2598c581dfe019">00593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a61e111f6d95a03da5e2598c581dfe019">cn52xx</a>;
<a name="l00594"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#aa1610ae51e1b5d179de7b45b3b56d794">00594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#aa1610ae51e1b5d179de7b45b3b56d794">cn52xxp1</a>;
<a name="l00595"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a69a88d48868da1f429be51b4e258dd60">00595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a69a88d48868da1f429be51b4e258dd60">cn56xx</a>;
<a name="l00596"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a7bfdd26ca58b6ec857f21bc099211c1c">00596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a7bfdd26ca58b6ec857f21bc099211c1c">cn56xxp1</a>;
<a name="l00597"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a433e2b55d2b2f74c6dabd0cbe97ac8fc">00597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a433e2b55d2b2f74c6dabd0cbe97ac8fc">cn61xx</a>;
<a name="l00598"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a70ae9736e63af842a8d33df457955430">00598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a70ae9736e63af842a8d33df457955430">cn63xx</a>;
<a name="l00599"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#ab98b8dcf1377e52f6e26e84ad0fac807">00599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#ab98b8dcf1377e52f6e26e84ad0fac807">cn63xxp1</a>;
<a name="l00600"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a7b5fa9c33604900cc1b169d0a05b2720">00600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a7b5fa9c33604900cc1b169d0a05b2720">cn66xx</a>;
<a name="l00601"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a5c15d0fa26a470cf986cdeded85df148">00601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a5c15d0fa26a470cf986cdeded85df148">cn68xx</a>;
<a name="l00602"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a5eb37a820b6c89d26756d9d845c2e085">00602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a5eb37a820b6c89d26756d9d845c2e085">cn68xxp1</a>;
<a name="l00603"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#ae22a4503b91e4627fb7ef8e17ce62f34">00603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#ae22a4503b91e4627fb7ef8e17ce62f34">cn70xx</a>;
<a name="l00604"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a8a51840c3dd93f35ca247631bdfd1c25">00604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a8a51840c3dd93f35ca247631bdfd1c25">cn70xxp1</a>;
<a name="l00605"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a442ad4099047025f9dc852e8b61425f0">00605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a442ad4099047025f9dc852e8b61425f0">cn73xx</a>;
<a name="l00606"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a1f33f19facd5edff1e6b7c5710fd2451">00606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a1f33f19facd5edff1e6b7c5710fd2451">cn78xx</a>;
<a name="l00607"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a71a2cd4d9e381b7e517f354b973d7d8d">00607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a71a2cd4d9e381b7e517f354b973d7d8d">cn78xxp1</a>;
<a name="l00608"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a5caf1991b74611b3c5d796c807b692e4">00608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a5caf1991b74611b3c5d796c807b692e4">cnf71xx</a>;
<a name="l00609"></a><a class="code" href="unioncvmx__gpio__clk__genx.html#a1e80e5efecedc42994c92fccbfaf940d">00609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html">cvmx_gpio_clk_genx_s</a>           <a class="code" href="unioncvmx__gpio__clk__genx.html#a1e80e5efecedc42994c92fccbfaf940d">cnf75xx</a>;
<a name="l00610"></a>00610 };
<a name="l00611"></a><a class="code" href="cvmx-gpio-defs_8h.html#a62d25d36eb4194123021d9b924cddb28">00611</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__genx.html" title="cvmx_gpio_clk_gen#">cvmx_gpio_clk_genx</a> <a class="code" href="unioncvmx__gpio__clk__genx.html" title="cvmx_gpio_clk_gen#">cvmx_gpio_clk_genx_t</a>;
<a name="l00612"></a>00612 <span class="comment"></span>
<a name="l00613"></a>00613 <span class="comment">/**</span>
<a name="l00614"></a>00614 <span class="comment"> * cvmx_gpio_clk_qlm#</span>
<a name="l00615"></a>00615 <span class="comment"> *</span>
<a name="l00616"></a>00616 <span class="comment"> * Notes:</span>
<a name="l00617"></a>00617 <span class="comment"> * QLM0(A) and QLM1(B) can configured to source any of QLM0 or QLM2 as clock source.</span>
<a name="l00618"></a>00618 <span class="comment"> * Clock speed output for different modes ...</span>
<a name="l00619"></a>00619 <span class="comment"> *</span>
<a name="l00620"></a>00620 <span class="comment"> *                        Speed With      Speed with</span>
<a name="l00621"></a>00621 <span class="comment"> * SERDES speed (Gbaud)   DIV=0 (MHz)     DIV=1 (MHz)</span>
<a name="l00622"></a>00622 <span class="comment"> * **********************************************************</span>
<a name="l00623"></a>00623 <span class="comment"> *      1.25                 62.5            31.25</span>
<a name="l00624"></a>00624 <span class="comment"> *      2.5                 125              62.5</span>
<a name="l00625"></a>00625 <span class="comment"> *      3.125               156.25           78.125</span>
<a name="l00626"></a>00626 <span class="comment"> *      5.0                 250             125</span>
<a name="l00627"></a>00627 <span class="comment"> *      6.25                312.5           156.25</span>
<a name="l00628"></a>00628 <span class="comment"> */</span>
<a name="l00629"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html">00629</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__qlmx.html" title="cvmx_gpio_clk_qlm#">cvmx_gpio_clk_qlmx</a> {
<a name="l00630"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html#a3a3cf596ef72b6fb7a49a80760f82980">00630</a>     uint64_t <a class="code" href="unioncvmx__gpio__clk__qlmx.html#a3a3cf596ef72b6fb7a49a80760f82980">u64</a>;
<a name="l00631"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html">00631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html">cvmx_gpio_clk_qlmx_s</a> {
<a name="l00632"></a>00632 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a3135bdaf148f6320d4aeeedb69088795">reserved_11_63</a>               : 53;
<a name="l00634"></a>00634     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#ac43e504b034c7d6b53cb3d79f409c1fa">qlm_sel</a>                      : 3;  <span class="comment">/**&lt; Selects which DLM to select from</span>
<a name="l00635"></a>00635 <span class="comment">                                                         x0 = select DLM0 as clock source</span>
<a name="l00636"></a>00636 <span class="comment">                                                         x1 = Disabled */</span>
<a name="l00637"></a>00637     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a276a77c518ffd4e10f107306d5dd7a49">reserved_3_7</a>                 : 5;
<a name="l00638"></a>00638     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a336323a2c0a9e024a2d82bb79c93636e">div</a>                          : 1;  <span class="comment">/**&lt; Internal clock divider</span>
<a name="l00639"></a>00639 <span class="comment">                                                         0=DIV2</span>
<a name="l00640"></a>00640 <span class="comment">                                                         1=DIV4 */</span>
<a name="l00641"></a>00641     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#af35caf9998462d2ce4a960aedd3fe60a">lane_sel</a>                     : 2;  <span class="comment">/**&lt; Selects which RX lane clock from QLMx to use as</span>
<a name="l00642"></a>00642 <span class="comment">                                                         the GPIO internal QLMx clock.  The GPIO block can</span>
<a name="l00643"></a>00643 <span class="comment">                                                         support upto two unique clocks to send out any</span>
<a name="l00644"></a>00644 <span class="comment">                                                         GPIO pin as configured by $GPIO_BIT_CFG[SYNCE_SEL]</span>
<a name="l00645"></a>00645 <span class="comment">                                                         The clock can either be a divided by 2 or divide</span>
<a name="l00646"></a>00646 <span class="comment">                                                         by 4 of the selected RX lane clock. */</span>
<a name="l00647"></a>00647 <span class="preprocessor">#else</span>
<a name="l00648"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#af35caf9998462d2ce4a960aedd3fe60a">00648</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#af35caf9998462d2ce4a960aedd3fe60a">lane_sel</a>                     : 2;
<a name="l00649"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a336323a2c0a9e024a2d82bb79c93636e">00649</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a336323a2c0a9e024a2d82bb79c93636e">div</a>                          : 1;
<a name="l00650"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a276a77c518ffd4e10f107306d5dd7a49">00650</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a276a77c518ffd4e10f107306d5dd7a49">reserved_3_7</a>                 : 5;
<a name="l00651"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#ac43e504b034c7d6b53cb3d79f409c1fa">00651</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#ac43e504b034c7d6b53cb3d79f409c1fa">qlm_sel</a>                      : 3;
<a name="l00652"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a3135bdaf148f6320d4aeeedb69088795">00652</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html#a3135bdaf148f6320d4aeeedb69088795">reserved_11_63</a>               : 53;
<a name="l00653"></a>00653 <span class="preprocessor">#endif</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__qlmx.html#a8dd224add502d59e6d91c35fc4dc6d5f">s</a>;
<a name="l00655"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html">00655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html">cvmx_gpio_clk_qlmx_cn61xx</a> {
<a name="l00656"></a>00656 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#aee9b85da5180e4aea1b24818a55b0a22">reserved_10_63</a>               : 54;
<a name="l00658"></a>00658     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#a3c5001c0a92520aaff48f7200c4910e2">qlm_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which QLM to select from</span>
<a name="l00659"></a>00659 <span class="comment">                                                         01 = select QLM0 as clock source</span>
<a name="l00660"></a>00660 <span class="comment">                                                         1x = select QLM2 as clock source</span>
<a name="l00661"></a>00661 <span class="comment">                                                         0  = Disabled */</span>
<a name="l00662"></a>00662     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#a8dda87ed74707ae7e61881351bed290a">reserved_3_7</a>                 : 5;
<a name="l00663"></a>00663     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#ad49d7b04a6eda068557f7c41ee86ad7c">div</a>                          : 1;  <span class="comment">/**&lt; Internal clock divider</span>
<a name="l00664"></a>00664 <span class="comment">                                                         0=DIV2</span>
<a name="l00665"></a>00665 <span class="comment">                                                         1=DIV4 */</span>
<a name="l00666"></a>00666     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#afb08277b1c3370962278e517b445c45b">lane_sel</a>                     : 2;  <span class="comment">/**&lt; Selects which RX lane clock from QLMx to use as</span>
<a name="l00667"></a>00667 <span class="comment">                                                         the GPIO internal QLMx clock.  The GPIO block can</span>
<a name="l00668"></a>00668 <span class="comment">                                                         support upto two unique clocks to send out any</span>
<a name="l00669"></a>00669 <span class="comment">                                                         GPIO pin as configured by $GPIO_BIT_CFG[SYNCE_SEL]</span>
<a name="l00670"></a>00670 <span class="comment">                                                         The clock can either be a divided by 2 or divide</span>
<a name="l00671"></a>00671 <span class="comment">                                                         by 4 of the selected RX lane clock. */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#else</span>
<a name="l00673"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#afb08277b1c3370962278e517b445c45b">00673</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#afb08277b1c3370962278e517b445c45b">lane_sel</a>                     : 2;
<a name="l00674"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#ad49d7b04a6eda068557f7c41ee86ad7c">00674</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#ad49d7b04a6eda068557f7c41ee86ad7c">div</a>                          : 1;
<a name="l00675"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#a8dda87ed74707ae7e61881351bed290a">00675</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#a8dda87ed74707ae7e61881351bed290a">reserved_3_7</a>                 : 5;
<a name="l00676"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#a3c5001c0a92520aaff48f7200c4910e2">00676</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#a3c5001c0a92520aaff48f7200c4910e2">qlm_sel</a>                      : 2;
<a name="l00677"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#aee9b85da5180e4aea1b24818a55b0a22">00677</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html#aee9b85da5180e4aea1b24818a55b0a22">reserved_10_63</a>               : 54;
<a name="l00678"></a>00678 <span class="preprocessor">#endif</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__qlmx.html#aec7be78602026f9b357d189407b49585">cn61xx</a>;
<a name="l00680"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html">00680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html">cvmx_gpio_clk_qlmx_cn63xx</a> {
<a name="l00681"></a>00681 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#a21a54bcadd87ae6fb826d647d69abbc7">reserved_3_63</a>                : 61;
<a name="l00683"></a>00683     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#ac58d2cda539b85cac405b36b74134ef3">div</a>                          : 1;  <span class="comment">/**&lt; Internal clock divider</span>
<a name="l00684"></a>00684 <span class="comment">                                                         0=DIV2</span>
<a name="l00685"></a>00685 <span class="comment">                                                         1=DIV4 */</span>
<a name="l00686"></a>00686     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#a93a29bacb6e7b9ff62a59fe7245cb4a7">lane_sel</a>                     : 2;  <span class="comment">/**&lt; Selects which RX lane clock from QLM2 to use as</span>
<a name="l00687"></a>00687 <span class="comment">                                                         the GPIO internal QLMx clock.  The GPIO block can</span>
<a name="l00688"></a>00688 <span class="comment">                                                         support upto two unique clocks to send out any</span>
<a name="l00689"></a>00689 <span class="comment">                                                         GPIO pin as configured by $GPIO_BIT_CFG[SYNCE_SEL]</span>
<a name="l00690"></a>00690 <span class="comment">                                                         The clock can either be a divided by 2 or divide</span>
<a name="l00691"></a>00691 <span class="comment">                                                         by 4 of the selected RX lane clock. */</span>
<a name="l00692"></a>00692 <span class="preprocessor">#else</span>
<a name="l00693"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#a93a29bacb6e7b9ff62a59fe7245cb4a7">00693</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#a93a29bacb6e7b9ff62a59fe7245cb4a7">lane_sel</a>                     : 2;
<a name="l00694"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#ac58d2cda539b85cac405b36b74134ef3">00694</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#ac58d2cda539b85cac405b36b74134ef3">div</a>                          : 1;
<a name="l00695"></a><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#a21a54bcadd87ae6fb826d647d69abbc7">00695</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html#a21a54bcadd87ae6fb826d647d69abbc7">reserved_3_63</a>                : 61;
<a name="l00696"></a>00696 <span class="preprocessor">#endif</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__qlmx.html#aac6c3db92d724bcaaf6c6f856c5f1b43">cn63xx</a>;
<a name="l00698"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html#af9387cb3221ba4401a982b91e8e8d7b0">00698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn63xx.html">cvmx_gpio_clk_qlmx_cn63xx</a>      <a class="code" href="unioncvmx__gpio__clk__qlmx.html#af9387cb3221ba4401a982b91e8e8d7b0">cn63xxp1</a>;
<a name="l00699"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html#ac178d3f371097cca20a67cf96e4cc52b">00699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html">cvmx_gpio_clk_qlmx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__clk__qlmx.html#ac178d3f371097cca20a67cf96e4cc52b">cn66xx</a>;
<a name="l00700"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html#ad5e18c028a1f29bff28a77a4c6aa66b9">00700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html">cvmx_gpio_clk_qlmx_s</a>           <a class="code" href="unioncvmx__gpio__clk__qlmx.html#ad5e18c028a1f29bff28a77a4c6aa66b9">cn68xx</a>;
<a name="l00701"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html#a5039ed213a68fac5fb639aa20a5cf871">00701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__s.html">cvmx_gpio_clk_qlmx_s</a>           <a class="code" href="unioncvmx__gpio__clk__qlmx.html#a5039ed213a68fac5fb639aa20a5cf871">cn68xxp1</a>;
<a name="l00702"></a><a class="code" href="unioncvmx__gpio__clk__qlmx.html#a04569f012be85300cf52ae730e3ba051">00702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__qlmx_1_1cvmx__gpio__clk__qlmx__cn61xx.html">cvmx_gpio_clk_qlmx_cn61xx</a>      <a class="code" href="unioncvmx__gpio__clk__qlmx.html#a04569f012be85300cf52ae730e3ba051">cnf71xx</a>;
<a name="l00703"></a>00703 };
<a name="l00704"></a><a class="code" href="cvmx-gpio-defs_8h.html#a942bfd80e71ad2f642f6a071e2aaa862">00704</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__qlmx.html" title="cvmx_gpio_clk_qlm#">cvmx_gpio_clk_qlmx</a> <a class="code" href="unioncvmx__gpio__clk__qlmx.html" title="cvmx_gpio_clk_qlm#">cvmx_gpio_clk_qlmx_t</a>;
<a name="l00705"></a>00705 <span class="comment"></span>
<a name="l00706"></a>00706 <span class="comment">/**</span>
<a name="l00707"></a>00707 <span class="comment"> * cvmx_gpio_clk_synce#</span>
<a name="l00708"></a>00708 <span class="comment"> *</span>
<a name="l00709"></a>00709 <span class="comment"> * A QLM can be configured as a clock source. The GPIO block can support up to two unique clocks</span>
<a name="l00710"></a>00710 <span class="comment"> * to send out any GPIO pin as configured by GPIO_BIT_CFG()[SYNCE_SEL]. The clock can be</span>
<a name="l00711"></a>00711 <span class="comment"> * divided by 20, 40, 80 or 160 of the selected RX lane clock.</span>
<a name="l00712"></a>00712 <span class="comment"> */</span>
<a name="l00713"></a><a class="code" href="unioncvmx__gpio__clk__syncex.html">00713</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__syncex.html" title="cvmx_gpio_clk_synce#">cvmx_gpio_clk_syncex</a> {
<a name="l00714"></a><a class="code" href="unioncvmx__gpio__clk__syncex.html#af59d4d3331294fbb88b68a6f58fd49be">00714</a>     uint64_t <a class="code" href="unioncvmx__gpio__clk__syncex.html#af59d4d3331294fbb88b68a6f58fd49be">u64</a>;
<a name="l00715"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html">00715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html">cvmx_gpio_clk_syncex_s</a> {
<a name="l00716"></a>00716 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#a5518c089262a23ec6877bfa35226df3e">reserved_4_63</a>                : 60;
<a name="l00718"></a>00718     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#a54eb47598f8462b0368c6815d15d045c">div</a>                          : 2;  <span class="comment">/**&lt; GPIO internal clock divider setting relative to QLM/DLM SERDES CLOCK_SYNCE. The maximum</span>
<a name="l00719"></a>00719 <span class="comment">                                                         supported GPIO output frequency is 125 MHz.</span>
<a name="l00720"></a>00720 <span class="comment">                                                         0x0 = Divide by 20.</span>
<a name="l00721"></a>00721 <span class="comment">                                                         0x1 = Divide by 40.</span>
<a name="l00722"></a>00722 <span class="comment">                                                         0x2 = Divide by 80.</span>
<a name="l00723"></a>00723 <span class="comment">                                                         0x3 = Divide by 160. */</span>
<a name="l00724"></a>00724     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#ae6fe4cef15cf9aa6aa942cf555f9b1d1">lane_sel</a>                     : 2;  <span class="comment">/**&lt; Selects which RX lane clock from QLMx(DLMx) to use as the GPIO internal QLMx(DLMx) clock.</span>
<a name="l00725"></a>00725 <span class="comment">                                                         For DLMx, valid LANE_SEL is 0/1. */</span>
<a name="l00726"></a>00726 <span class="preprocessor">#else</span>
<a name="l00727"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#ae6fe4cef15cf9aa6aa942cf555f9b1d1">00727</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#ae6fe4cef15cf9aa6aa942cf555f9b1d1">lane_sel</a>                     : 2;
<a name="l00728"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#a54eb47598f8462b0368c6815d15d045c">00728</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#a54eb47598f8462b0368c6815d15d045c">div</a>                          : 2;
<a name="l00729"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#a5518c089262a23ec6877bfa35226df3e">00729</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__s.html#a5518c089262a23ec6877bfa35226df3e">reserved_4_63</a>                : 60;
<a name="l00730"></a>00730 <span class="preprocessor">#endif</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__syncex.html#a0ed75044fe8212b1b1bfccad3c18c12f">s</a>;
<a name="l00732"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html">00732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html">cvmx_gpio_clk_syncex_cn70xx</a> {
<a name="l00733"></a>00733 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a887bc167bb3e5dfa04a4798b16c4e37c">reserved_10_63</a>               : 54;
<a name="l00735"></a>00735     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#afe362b68bc17736c85a1fe132ac6f57e">dlm_sel</a>                      : 2;  <span class="comment">/**&lt; Selects clock source from</span>
<a name="l00736"></a>00736 <span class="comment">                                                         00 = Disabled</span>
<a name="l00737"></a>00737 <span class="comment">                                                         01 = DLM0</span>
<a name="l00738"></a>00738 <span class="comment">                                                         10 = DLM1</span>
<a name="l00739"></a>00739 <span class="comment">                                                         11 = DLM2 */</span>
<a name="l00740"></a>00740     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#ab724ac7bf7468700a837c8466c3e8084">reserved_3_7</a>                 : 5;
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a900346636084a861290d4d3aa4b57ad0">div</a>                          : 1;  <span class="comment">/**&lt; GPIO internal clock divider setting relative to QLM SERDES CLOCK_SYNCE. The maximum</span>
<a name="l00742"></a>00742 <span class="comment">                                                         supported GPIO output frequency is 125 MHz.</span>
<a name="l00743"></a>00743 <span class="comment">                                                         0x0 = Divide by 20.</span>
<a name="l00744"></a>00744 <span class="comment">                                                         0x1 = Divide by 40.</span>
<a name="l00745"></a>00745 <span class="comment">                                                         Speed    DIV20   DIV40</span>
<a name="l00746"></a>00746 <span class="comment">                                                         [GHz]    [MHz]   [MHz]</span>
<a name="l00747"></a>00747 <span class="comment">                                                         1.2500   62.50   31.25</span>
<a name="l00748"></a>00748 <span class="comment">                                                         2.5000   125.00  62.50</span>
<a name="l00749"></a>00749 <span class="comment">                                                         3.1250    ---    78.13</span>
<a name="l00750"></a>00750 <span class="comment">                                                         5.0000    ---    125.00 */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a83be4a38a8d26cb81cbb8998bc44b845">reserved_1_1</a>                 : 1;
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a372915f3a69d24ba7f8e9fe3d3c2ad71">lane_sel</a>                     : 1;  <span class="comment">/**&lt; Selects which RX lane clock from DLMx to use as</span>
<a name="l00753"></a>00753 <span class="comment">                                                         the GPIO internal DLMx clock.  The GPIO block can</span>
<a name="l00754"></a>00754 <span class="comment">                                                         support upto two unique clocks to send out any</span>
<a name="l00755"></a>00755 <span class="comment">                                                         GPIO pin as configured by</span>
<a name="l00756"></a>00756 <span class="comment">                                                         $GPIO_BIT_CFG[OUTPUT_SEL]</span>
<a name="l00757"></a>00757 <span class="comment">                                                         The clock can either be a divided by 2 or divide</span>
<a name="l00758"></a>00758 <span class="comment">                                                         by 4 of the selected RX lane clock. */</span>
<a name="l00759"></a>00759 <span class="preprocessor">#else</span>
<a name="l00760"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a372915f3a69d24ba7f8e9fe3d3c2ad71">00760</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a372915f3a69d24ba7f8e9fe3d3c2ad71">lane_sel</a>                     : 1;
<a name="l00761"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a83be4a38a8d26cb81cbb8998bc44b845">00761</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a83be4a38a8d26cb81cbb8998bc44b845">reserved_1_1</a>                 : 1;
<a name="l00762"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a900346636084a861290d4d3aa4b57ad0">00762</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a900346636084a861290d4d3aa4b57ad0">div</a>                          : 1;
<a name="l00763"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#ab724ac7bf7468700a837c8466c3e8084">00763</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#ab724ac7bf7468700a837c8466c3e8084">reserved_3_7</a>                 : 5;
<a name="l00764"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#afe362b68bc17736c85a1fe132ac6f57e">00764</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#afe362b68bc17736c85a1fe132ac6f57e">dlm_sel</a>                      : 2;
<a name="l00765"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a887bc167bb3e5dfa04a4798b16c4e37c">00765</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html#a887bc167bb3e5dfa04a4798b16c4e37c">reserved_10_63</a>               : 54;
<a name="l00766"></a>00766 <span class="preprocessor">#endif</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__syncex.html#a2fa30910f8587a9ee7b75bfd24390a04">cn70xx</a>;
<a name="l00768"></a><a class="code" href="unioncvmx__gpio__clk__syncex.html#a082a239966e95a6a41e1c9b37592bd55">00768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn70xx.html">cvmx_gpio_clk_syncex_cn70xx</a>    <a class="code" href="unioncvmx__gpio__clk__syncex.html#a082a239966e95a6a41e1c9b37592bd55">cn70xxp1</a>;
<a name="l00769"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html">00769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html">cvmx_gpio_clk_syncex_cn73xx</a> {
<a name="l00770"></a>00770 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#ad34dc083490bfe2b52c490e1396aa112">reserved_12_63</a>               : 52;
<a name="l00772"></a>00772     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#a52737b464e54b3d9738c07be810a3301">qlm_sel</a>                      : 4;  <span class="comment">/**&lt; Selects which QLM(0..3) or DLM(4..6) to select from, values 7-15 are invalid. */</span>
<a name="l00773"></a>00773     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#aff08415117be68d0fe07ed442b035e76">reserved_4_7</a>                 : 4;
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#a75feec79946a02d5b9f16710db8d50ac">div</a>                          : 2;  <span class="comment">/**&lt; GPIO internal clock divider setting relative to QLM/DLM SERDES CLOCK_SYNCE. The maximum</span>
<a name="l00775"></a>00775 <span class="comment">                                                         supported GPIO output frequency is 125 MHz.</span>
<a name="l00776"></a>00776 <span class="comment">                                                         0x0 = Divide by 20.</span>
<a name="l00777"></a>00777 <span class="comment">                                                         0x1 = Divide by 40.</span>
<a name="l00778"></a>00778 <span class="comment">                                                         0x2 = Divide by 80.</span>
<a name="l00779"></a>00779 <span class="comment">                                                         0x3 = Divide by 160. */</span>
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#adeae0af4cdf64038175348030ba66a38">lane_sel</a>                     : 2;  <span class="comment">/**&lt; Selects which RX lane clock from QLMx(DLMx) to use as the GPIO internal QLMx(DLMx) clock.</span>
<a name="l00781"></a>00781 <span class="comment">                                                         For DLMx, valid LANE_SEL is 0/1. */</span>
<a name="l00782"></a>00782 <span class="preprocessor">#else</span>
<a name="l00783"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#adeae0af4cdf64038175348030ba66a38">00783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#adeae0af4cdf64038175348030ba66a38">lane_sel</a>                     : 2;
<a name="l00784"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#a75feec79946a02d5b9f16710db8d50ac">00784</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#a75feec79946a02d5b9f16710db8d50ac">div</a>                          : 2;
<a name="l00785"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#aff08415117be68d0fe07ed442b035e76">00785</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#aff08415117be68d0fe07ed442b035e76">reserved_4_7</a>                 : 4;
<a name="l00786"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#a52737b464e54b3d9738c07be810a3301">00786</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#a52737b464e54b3d9738c07be810a3301">qlm_sel</a>                      : 4;
<a name="l00787"></a><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#ad34dc083490bfe2b52c490e1396aa112">00787</a>     uint64_t <a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html#ad34dc083490bfe2b52c490e1396aa112">reserved_12_63</a>               : 52;
<a name="l00788"></a>00788 <span class="preprocessor">#endif</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__clk__syncex.html#ac8975b166f1ff947b43c81d64e2d9201">cn73xx</a>;
<a name="l00790"></a><a class="code" href="unioncvmx__gpio__clk__syncex.html#adb4361cbadeee477447c710dd06b2a2e">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html">cvmx_gpio_clk_syncex_cn73xx</a>    <a class="code" href="unioncvmx__gpio__clk__syncex.html#adb4361cbadeee477447c710dd06b2a2e">cn78xx</a>;
<a name="l00791"></a><a class="code" href="unioncvmx__gpio__clk__syncex.html#a0ccb9c34b6debc654bdb9fd66cd4aed7">00791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html">cvmx_gpio_clk_syncex_cn73xx</a>    <a class="code" href="unioncvmx__gpio__clk__syncex.html#a0ccb9c34b6debc654bdb9fd66cd4aed7">cn78xxp1</a>;
<a name="l00792"></a><a class="code" href="unioncvmx__gpio__clk__syncex.html#a66e8066a246cf5d5f01972443172a0e5">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__clk__syncex_1_1cvmx__gpio__clk__syncex__cn73xx.html">cvmx_gpio_clk_syncex_cn73xx</a>    <a class="code" href="unioncvmx__gpio__clk__syncex.html#a66e8066a246cf5d5f01972443172a0e5">cnf75xx</a>;
<a name="l00793"></a>00793 };
<a name="l00794"></a><a class="code" href="cvmx-gpio-defs_8h.html#a84aa90cd30fe24fcf5c2c64ebe4a8848">00794</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__syncex.html" title="cvmx_gpio_clk_synce#">cvmx_gpio_clk_syncex</a> <a class="code" href="unioncvmx__gpio__clk__syncex.html" title="cvmx_gpio_clk_synce#">cvmx_gpio_clk_syncex_t</a>;
<a name="l00795"></a>00795 <span class="comment"></span>
<a name="l00796"></a>00796 <span class="comment">/**</span>
<a name="l00797"></a>00797 <span class="comment"> * cvmx_gpio_comp</span>
<a name="l00798"></a>00798 <span class="comment"> */</span>
<a name="l00799"></a><a class="code" href="unioncvmx__gpio__comp.html">00799</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__comp.html" title="cvmx_gpio_comp">cvmx_gpio_comp</a> {
<a name="l00800"></a><a class="code" href="unioncvmx__gpio__comp.html#ac9be2986238150f2e3e53f64d83f8670">00800</a>     uint64_t <a class="code" href="unioncvmx__gpio__comp.html#ac9be2986238150f2e3e53f64d83f8670">u64</a>;
<a name="l00801"></a><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html">00801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html">cvmx_gpio_comp_s</a> {
<a name="l00802"></a>00802 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#ad8bb2b835eaec8887dbf97a01d558245">reserved_11_63</a>               : 53;
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#a216e17fc27de7b8a344c35911db4a4ff">pctl</a>                         : 3;  <span class="comment">/**&lt; GPIO bus driver PCTL. Suggested values:</span>
<a name="l00805"></a>00805 <span class="comment">                                                         0x4 = 60 ohm.</span>
<a name="l00806"></a>00806 <span class="comment">                                                         0x6 = 40 ohm.</span>
<a name="l00807"></a>00807 <span class="comment">                                                         0x7 = 30 ohm. */</span>
<a name="l00808"></a>00808     uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#a6d8975629c4645aa48d3f580bda27ff2">reserved_3_7</a>                 : 5;
<a name="l00809"></a>00809     uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#ad6c226fc7fe2d804f129788d6364db66">nctl</a>                         : 3;  <span class="comment">/**&lt; GPIO bus driver NCTL. Suggested values:</span>
<a name="l00810"></a>00810 <span class="comment">                                                         0x4 = 60 ohm.</span>
<a name="l00811"></a>00811 <span class="comment">                                                         0x6 = 40 ohm.</span>
<a name="l00812"></a>00812 <span class="comment">                                                         0x7 = 30 ohm. */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#ad6c226fc7fe2d804f129788d6364db66">00814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#ad6c226fc7fe2d804f129788d6364db66">nctl</a>                         : 3;
<a name="l00815"></a><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#a6d8975629c4645aa48d3f580bda27ff2">00815</a>     uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#a6d8975629c4645aa48d3f580bda27ff2">reserved_3_7</a>                 : 5;
<a name="l00816"></a><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#a216e17fc27de7b8a344c35911db4a4ff">00816</a>     uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#a216e17fc27de7b8a344c35911db4a4ff">pctl</a>                         : 3;
<a name="l00817"></a><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#ad8bb2b835eaec8887dbf97a01d558245">00817</a>     uint64_t <a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html#ad8bb2b835eaec8887dbf97a01d558245">reserved_11_63</a>               : 53;
<a name="l00818"></a>00818 <span class="preprocessor">#endif</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__comp.html#a8d35b7e890f76e13d9a7c40104234d63">s</a>;
<a name="l00820"></a><a class="code" href="unioncvmx__gpio__comp.html#a1c0f35bbcad56e0c27fae4be5614e764">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html">cvmx_gpio_comp_s</a>               <a class="code" href="unioncvmx__gpio__comp.html#a1c0f35bbcad56e0c27fae4be5614e764">cn73xx</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__gpio__comp.html#aec0eb24e4b1b6188ae3a7d9f1f957b85">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html">cvmx_gpio_comp_s</a>               <a class="code" href="unioncvmx__gpio__comp.html#aec0eb24e4b1b6188ae3a7d9f1f957b85">cn78xx</a>;
<a name="l00822"></a><a class="code" href="unioncvmx__gpio__comp.html#ab65f3aeafcf01b92b22a9b54d39a3d44">00822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html">cvmx_gpio_comp_s</a>               <a class="code" href="unioncvmx__gpio__comp.html#ab65f3aeafcf01b92b22a9b54d39a3d44">cn78xxp1</a>;
<a name="l00823"></a><a class="code" href="unioncvmx__gpio__comp.html#a6cc36d57ec634fca276a03179bf61dfb">00823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__comp_1_1cvmx__gpio__comp__s.html">cvmx_gpio_comp_s</a>               <a class="code" href="unioncvmx__gpio__comp.html#a6cc36d57ec634fca276a03179bf61dfb">cnf75xx</a>;
<a name="l00824"></a>00824 };
<a name="l00825"></a><a class="code" href="cvmx-gpio-defs_8h.html#a7297676a41b42b0b57e20898b4fb0fc4">00825</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__comp.html" title="cvmx_gpio_comp">cvmx_gpio_comp</a> <a class="code" href="unioncvmx__gpio__comp.html" title="cvmx_gpio_comp">cvmx_gpio_comp_t</a>;
<a name="l00826"></a>00826 <span class="comment"></span>
<a name="l00827"></a>00827 <span class="comment">/**</span>
<a name="l00828"></a>00828 <span class="comment"> * cvmx_gpio_dbg_ena</span>
<a name="l00829"></a>00829 <span class="comment"> */</span>
<a name="l00830"></a><a class="code" href="unioncvmx__gpio__dbg__ena.html">00830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__dbg__ena.html" title="cvmx_gpio_dbg_ena">cvmx_gpio_dbg_ena</a> {
<a name="l00831"></a><a class="code" href="unioncvmx__gpio__dbg__ena.html#a0537d385c181385b6ab13b42037e5ce3">00831</a>     uint64_t <a class="code" href="unioncvmx__gpio__dbg__ena.html#a0537d385c181385b6ab13b42037e5ce3">u64</a>;
<a name="l00832"></a><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html">00832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html">cvmx_gpio_dbg_ena_s</a> {
<a name="l00833"></a>00833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html#ab0a6c2015e909e3a3c7024084b06c510">reserved_21_63</a>               : 43;
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html#a0574bce39269104f5ced32ed46e5c9ae">dbg_ena</a>                      : 21; <span class="comment">/**&lt; Enable the debug port to be driven on the gpio */</span>
<a name="l00836"></a>00836 <span class="preprocessor">#else</span>
<a name="l00837"></a><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html#a0574bce39269104f5ced32ed46e5c9ae">00837</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html#a0574bce39269104f5ced32ed46e5c9ae">dbg_ena</a>                      : 21;
<a name="l00838"></a><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html#ab0a6c2015e909e3a3c7024084b06c510">00838</a>     uint64_t <a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html#ab0a6c2015e909e3a3c7024084b06c510">reserved_21_63</a>               : 43;
<a name="l00839"></a>00839 <span class="preprocessor">#endif</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__dbg__ena.html#a21a5d22fcdbe3e83862b88d2bddbcccd">s</a>;
<a name="l00841"></a><a class="code" href="unioncvmx__gpio__dbg__ena.html#ae0b745155149d2b45af27013086eeda0">00841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html">cvmx_gpio_dbg_ena_s</a>            <a class="code" href="unioncvmx__gpio__dbg__ena.html#ae0b745155149d2b45af27013086eeda0">cn30xx</a>;
<a name="l00842"></a><a class="code" href="unioncvmx__gpio__dbg__ena.html#af2dae30a97818e29d0501a2106cf68f5">00842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html">cvmx_gpio_dbg_ena_s</a>            <a class="code" href="unioncvmx__gpio__dbg__ena.html#af2dae30a97818e29d0501a2106cf68f5">cn31xx</a>;
<a name="l00843"></a><a class="code" href="unioncvmx__gpio__dbg__ena.html#a0b6a52e83e6a23d575a9937280b0c4bf">00843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__dbg__ena_1_1cvmx__gpio__dbg__ena__s.html">cvmx_gpio_dbg_ena_s</a>            <a class="code" href="unioncvmx__gpio__dbg__ena.html#a0b6a52e83e6a23d575a9937280b0c4bf">cn50xx</a>;
<a name="l00844"></a>00844 };
<a name="l00845"></a><a class="code" href="cvmx-gpio-defs_8h.html#a2b0d39792c630d9ce13fda372afa38ca">00845</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__dbg__ena.html" title="cvmx_gpio_dbg_ena">cvmx_gpio_dbg_ena</a> <a class="code" href="unioncvmx__gpio__dbg__ena.html" title="cvmx_gpio_dbg_ena">cvmx_gpio_dbg_ena_t</a>;
<a name="l00846"></a>00846 <span class="comment"></span>
<a name="l00847"></a>00847 <span class="comment">/**</span>
<a name="l00848"></a>00848 <span class="comment"> * cvmx_gpio_int_clr</span>
<a name="l00849"></a>00849 <span class="comment"> *</span>
<a name="l00850"></a>00850 <span class="comment"> * Interrupts are limited to GPIO bits 15:0</span>
<a name="l00851"></a>00851 <span class="comment"> *</span>
<a name="l00852"></a>00852 <span class="comment"> */</span>
<a name="l00853"></a><a class="code" href="unioncvmx__gpio__int__clr.html">00853</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__int__clr.html" title="cvmx_gpio_int_clr">cvmx_gpio_int_clr</a> {
<a name="l00854"></a><a class="code" href="unioncvmx__gpio__int__clr.html#acad4c1665a171108ae587535fe4e1dda">00854</a>     uint64_t <a class="code" href="unioncvmx__gpio__int__clr.html#acad4c1665a171108ae587535fe4e1dda">u64</a>;
<a name="l00855"></a><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">00855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a> {
<a name="l00856"></a>00856 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a0bc9226eee52b801ece230d56674a558">reserved_16_63</a>               : 48;
<a name="l00858"></a>00858     uint64_t <a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a22ed952ed948d8dca5e7e97cd0c6e753">type</a>                         : 16; <span class="comment">/**&lt; Clear the interrupt rising edge detector */</span>
<a name="l00859"></a>00859 <span class="preprocessor">#else</span>
<a name="l00860"></a><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a22ed952ed948d8dca5e7e97cd0c6e753">00860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a22ed952ed948d8dca5e7e97cd0c6e753">type</a>                         : 16;
<a name="l00861"></a><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a0bc9226eee52b801ece230d56674a558">00861</a>     uint64_t <a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a0bc9226eee52b801ece230d56674a558">reserved_16_63</a>               : 48;
<a name="l00862"></a>00862 <span class="preprocessor">#endif</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__int__clr.html#aec9d6e181345cfa2c0c161b84d8e77f8">s</a>;
<a name="l00864"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a7944a02633484259203eea25f615ac10">00864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a7944a02633484259203eea25f615ac10">cn30xx</a>;
<a name="l00865"></a><a class="code" href="unioncvmx__gpio__int__clr.html#ae0bbcc986b178e9ffd1851fd6c023ef2">00865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#ae0bbcc986b178e9ffd1851fd6c023ef2">cn31xx</a>;
<a name="l00866"></a><a class="code" href="unioncvmx__gpio__int__clr.html#ab7415ae1a2e685fa19d6e3598af806eb">00866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#ab7415ae1a2e685fa19d6e3598af806eb">cn38xx</a>;
<a name="l00867"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a1a7c6399a904dfc387ab7b2102e2ce39">00867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a1a7c6399a904dfc387ab7b2102e2ce39">cn38xxp2</a>;
<a name="l00868"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a4daf770a387eefc994d61f3225514b43">00868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a4daf770a387eefc994d61f3225514b43">cn50xx</a>;
<a name="l00869"></a><a class="code" href="unioncvmx__gpio__int__clr.html#aac7ba6116ce8e2b5a426c322f11caf98">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#aac7ba6116ce8e2b5a426c322f11caf98">cn52xx</a>;
<a name="l00870"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a05b97405880749f8f4825dc03f80ab05">00870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a05b97405880749f8f4825dc03f80ab05">cn52xxp1</a>;
<a name="l00871"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a5fb10ea78f7a171ee40a03b6832561fd">00871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a5fb10ea78f7a171ee40a03b6832561fd">cn56xx</a>;
<a name="l00872"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a0070ff8057cc05aff207b65493b7060d">00872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a0070ff8057cc05aff207b65493b7060d">cn56xxp1</a>;
<a name="l00873"></a><a class="code" href="unioncvmx__gpio__int__clr.html#ace000aebd18b479a7c41f367d998bc70">00873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#ace000aebd18b479a7c41f367d998bc70">cn58xx</a>;
<a name="l00874"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a716ba7103e22c02c0a83e99d7af0089d">00874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a716ba7103e22c02c0a83e99d7af0089d">cn58xxp1</a>;
<a name="l00875"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a48afd447c2e474034eab299831887b85">00875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a48afd447c2e474034eab299831887b85">cn61xx</a>;
<a name="l00876"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a936d0a9617e2fcbff28411d845512725">00876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a936d0a9617e2fcbff28411d845512725">cn63xx</a>;
<a name="l00877"></a><a class="code" href="unioncvmx__gpio__int__clr.html#aeecb4ccb1894e382236b86e9c98eae03">00877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#aeecb4ccb1894e382236b86e9c98eae03">cn63xxp1</a>;
<a name="l00878"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a1863e967cbc271ec3706673abeea38c6">00878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a1863e967cbc271ec3706673abeea38c6">cn66xx</a>;
<a name="l00879"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a9acbe57a9f3d9dab54cb82058999f70f">00879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a9acbe57a9f3d9dab54cb82058999f70f">cn68xx</a>;
<a name="l00880"></a><a class="code" href="unioncvmx__gpio__int__clr.html#ab3bc341438d0cde4b5fd9a116b0ea09a">00880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#ab3bc341438d0cde4b5fd9a116b0ea09a">cn68xxp1</a>;
<a name="l00881"></a><a class="code" href="unioncvmx__gpio__int__clr.html#ab0b8a88bbcabaf1483373fae1450e991">00881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#ab0b8a88bbcabaf1483373fae1450e991">cn70xx</a>;
<a name="l00882"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a8722dd896fcebb70ec79a6136ed5c496">00882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a8722dd896fcebb70ec79a6136ed5c496">cn70xxp1</a>;
<a name="l00883"></a><a class="code" href="unioncvmx__gpio__int__clr.html#a27091e48d4dd623f20d24f48d1d9a390">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html">cvmx_gpio_int_clr_s</a>            <a class="code" href="unioncvmx__gpio__int__clr.html#a27091e48d4dd623f20d24f48d1d9a390">cnf71xx</a>;
<a name="l00884"></a>00884 };
<a name="l00885"></a><a class="code" href="cvmx-gpio-defs_8h.html#aeb0dcbe9df298dc8cdfdcc5e76804d1a">00885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__int__clr.html" title="cvmx_gpio_int_clr">cvmx_gpio_int_clr</a> <a class="code" href="unioncvmx__gpio__int__clr.html" title="cvmx_gpio_int_clr">cvmx_gpio_int_clr_t</a>;
<a name="l00886"></a>00886 <span class="comment"></span>
<a name="l00887"></a>00887 <span class="comment">/**</span>
<a name="l00888"></a>00888 <span class="comment"> * cvmx_gpio_intr#</span>
<a name="l00889"></a>00889 <span class="comment"> *</span>
<a name="l00890"></a>00890 <span class="comment"> * Each register provides interrupt information for the corresponding GPIO pin.</span>
<a name="l00891"></a>00891 <span class="comment"> *</span>
<a name="l00892"></a>00892 <span class="comment"> */</span>
<a name="l00893"></a><a class="code" href="unioncvmx__gpio__intrx.html">00893</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__intrx.html" title="cvmx_gpio_intr#">cvmx_gpio_intrx</a> {
<a name="l00894"></a><a class="code" href="unioncvmx__gpio__intrx.html#a6cf6e8664a4919cd5bb170aff4913e27">00894</a>     uint64_t <a class="code" href="unioncvmx__gpio__intrx.html#a6cf6e8664a4919cd5bb170aff4913e27">u64</a>;
<a name="l00895"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html">cvmx_gpio_intrx_s</a> {
<a name="l00896"></a>00896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#aaba705390425144af947b483b894d208">reserved_2_63</a>                : 62;
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#a3bbc4429f850927dabe0ad78a52328eb">intr_w1s</a>                     : 1;  <span class="comment">/**&lt; GPIO signaled interrupt. If interrupts are edge sensitive, write one to set, otherwise</span>
<a name="l00899"></a>00899 <span class="comment">                                                         will clear automatically when GPIO pin deasserts. Read out value is INTR.</span>
<a name="l00900"></a>00900 <span class="comment">                                                         GPIO_INTR(4..7)[INTR_W1S] can also introduce GPIO_MC_INTR(4..7) when multicast mode is</span>
<a name="l00901"></a>00901 <span class="comment">                                                         enabled. */</span>
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#a82b2752a67d35383f49c829f445f7393">intr</a>                         : 1;  <span class="comment">/**&lt; GPIO signaled interrupt. If interrupts are edge sensitive, write one to clear, otherwise</span>
<a name="l00903"></a>00903 <span class="comment">                                                         will clear automatically when GPIO pin deasserts. Throws GPIO_INTSN_E::GPIO_INTR(). */</span>
<a name="l00904"></a>00904 <span class="preprocessor">#else</span>
<a name="l00905"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#a82b2752a67d35383f49c829f445f7393">00905</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#a82b2752a67d35383f49c829f445f7393">intr</a>                         : 1;
<a name="l00906"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#a3bbc4429f850927dabe0ad78a52328eb">00906</a>     uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#a3bbc4429f850927dabe0ad78a52328eb">intr_w1s</a>                     : 1;
<a name="l00907"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#aaba705390425144af947b483b894d208">00907</a>     uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html#aaba705390425144af947b483b894d208">reserved_2_63</a>                : 62;
<a name="l00908"></a>00908 <span class="preprocessor">#endif</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__intrx.html#a82c642bffa72f343bea2d1e4e4ea1dba">s</a>;
<a name="l00910"></a><a class="code" href="unioncvmx__gpio__intrx.html#afe1319c07ef3c13f64650faf9a310007">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html">cvmx_gpio_intrx_s</a>              <a class="code" href="unioncvmx__gpio__intrx.html#afe1319c07ef3c13f64650faf9a310007">cn73xx</a>;
<a name="l00911"></a><a class="code" href="unioncvmx__gpio__intrx.html#a05719effccfbbf2ef4ca9cd52c7d96a5">00911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html">cvmx_gpio_intrx_s</a>              <a class="code" href="unioncvmx__gpio__intrx.html#a05719effccfbbf2ef4ca9cd52c7d96a5">cn78xx</a>;
<a name="l00912"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html">00912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html">cvmx_gpio_intrx_cn78xxp1</a> {
<a name="l00913"></a>00913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html#a11b0246586a4c5e581beeb2cf2db3005">reserved_1_63</a>                : 63;
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html#a663059b1a802e866c342f1518c6dd578">intr</a>                         : 1;  <span class="comment">/**&lt; GPIO signaled interrupt. If interrupts are edge sensitive, write one to clear, otherwise</span>
<a name="l00916"></a>00916 <span class="comment">                                                         will clear automatically when GPIO pin deasserts. Throws GPIO_INTSN_E::GPIO_INTR(). */</span>
<a name="l00917"></a>00917 <span class="preprocessor">#else</span>
<a name="l00918"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html#a663059b1a802e866c342f1518c6dd578">00918</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html#a663059b1a802e866c342f1518c6dd578">intr</a>                         : 1;
<a name="l00919"></a><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html#a11b0246586a4c5e581beeb2cf2db3005">00919</a>     uint64_t <a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__cn78xxp1.html#a11b0246586a4c5e581beeb2cf2db3005">reserved_1_63</a>                : 63;
<a name="l00920"></a>00920 <span class="preprocessor">#endif</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__intrx.html#a5efe6450a9d6ebe53b529995762b2b9f">cn78xxp1</a>;
<a name="l00922"></a><a class="code" href="unioncvmx__gpio__intrx.html#a744e32f5b066b0f4a9ea86ca5b259ffe">00922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__intrx_1_1cvmx__gpio__intrx__s.html">cvmx_gpio_intrx_s</a>              <a class="code" href="unioncvmx__gpio__intrx.html#a744e32f5b066b0f4a9ea86ca5b259ffe">cnf75xx</a>;
<a name="l00923"></a>00923 };
<a name="l00924"></a><a class="code" href="cvmx-gpio-defs_8h.html#a7d0951c45fa1cc56a2d42f400166c75f">00924</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__intrx.html" title="cvmx_gpio_intr#">cvmx_gpio_intrx</a> <a class="code" href="unioncvmx__gpio__intrx.html" title="cvmx_gpio_intr#">cvmx_gpio_intrx_t</a>;
<a name="l00925"></a>00925 <span class="comment"></span>
<a name="l00926"></a>00926 <span class="comment">/**</span>
<a name="l00927"></a>00927 <span class="comment"> * cvmx_gpio_mc_intr#</span>
<a name="l00928"></a>00928 <span class="comment"> *</span>
<a name="l00929"></a>00929 <span class="comment"> * Each register provides interrupt multicasting for GPIO(4..7).</span>
<a name="l00930"></a>00930 <span class="comment"> *</span>
<a name="l00931"></a>00931 <span class="comment"> */</span>
<a name="l00932"></a><a class="code" href="unioncvmx__gpio__mc__intrx.html">00932</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__mc__intrx.html" title="cvmx_gpio_mc_intr#">cvmx_gpio_mc_intrx</a> {
<a name="l00933"></a><a class="code" href="unioncvmx__gpio__mc__intrx.html#a61d41bf40cb11e1c9b4ffd04b253317e">00933</a>     uint64_t <a class="code" href="unioncvmx__gpio__mc__intrx.html#a61d41bf40cb11e1c9b4ffd04b253317e">u64</a>;
<a name="l00934"></a><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html">00934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html">cvmx_gpio_mc_intrx_s</a> {
<a name="l00935"></a>00935 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html#a1b7f7ac41cbc71ccc3ce467a3d9d7909">reserved_48_63</a>               : 16;
<a name="l00937"></a>00937     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html#a90c5373904af6de6c3b39abb8e437181">intr</a>                         : 48; <span class="comment">/**&lt; GPIO interrupt for each core. When corresponding GPIO4-7 is edge-triggered and MILTI_CAST</span>
<a name="l00938"></a>00938 <span class="comment">                                                         is enabled, a GPIO assertion will set all 48 bits. Each bit is expected to be routed to</span>
<a name="l00939"></a>00939 <span class="comment">                                                         interrupt a different core using the CIU, and each core will then write one to clear its</span>
<a name="l00940"></a>00940 <span class="comment">                                                         corresponding bit in this register. Throws GPIO_INTSN_E::GPIO_MC_INTR()_PP(). */</span>
<a name="l00941"></a>00941 <span class="preprocessor">#else</span>
<a name="l00942"></a><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html#a90c5373904af6de6c3b39abb8e437181">00942</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html#a90c5373904af6de6c3b39abb8e437181">intr</a>                         : 48;
<a name="l00943"></a><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html#a1b7f7ac41cbc71ccc3ce467a3d9d7909">00943</a>     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html#a1b7f7ac41cbc71ccc3ce467a3d9d7909">reserved_48_63</a>               : 16;
<a name="l00944"></a>00944 <span class="preprocessor">#endif</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__mc__intrx.html#ac67f8fa74227b2cf2aa9b75dd4afa83f">s</a>;
<a name="l00946"></a><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html">00946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html">cvmx_gpio_mc_intrx_cn73xx</a> {
<a name="l00947"></a>00947 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html#a3d4c7dfad8a87ed664f6ed45437b35a5">reserved_16_63</a>               : 48;
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html#a5be82501d713728c0904048fbd9fe59c">intr</a>                         : 16; <span class="comment">/**&lt; GPIO interrupt for each core. When corresponding GPIO4-7 is edge-triggered and MILTI_CAST</span>
<a name="l00950"></a>00950 <span class="comment">                                                         is enabled, a GPIO assertion will set all 48 bits. Each bit is expected to be routed to</span>
<a name="l00951"></a>00951 <span class="comment">                                                         interrupt a different core using the CIU, and each core will then write one to clear its</span>
<a name="l00952"></a>00952 <span class="comment">                                                         corresponding bit in this register. Throws GPIO_INTSN_E::GPIO_MC_INTR()_PP(). */</span>
<a name="l00953"></a>00953 <span class="preprocessor">#else</span>
<a name="l00954"></a><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html#a5be82501d713728c0904048fbd9fe59c">00954</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html#a5be82501d713728c0904048fbd9fe59c">intr</a>                         : 16;
<a name="l00955"></a><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html#a3d4c7dfad8a87ed664f6ed45437b35a5">00955</a>     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html#a3d4c7dfad8a87ed664f6ed45437b35a5">reserved_16_63</a>               : 48;
<a name="l00956"></a>00956 <span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__mc__intrx.html#a5b9ac9f4c5b5b04278e893a739e54b5c">cn73xx</a>;
<a name="l00958"></a><a class="code" href="unioncvmx__gpio__mc__intrx.html#a219927621a5d15492424043a2c9a11cf">00958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html">cvmx_gpio_mc_intrx_s</a>           <a class="code" href="unioncvmx__gpio__mc__intrx.html#a219927621a5d15492424043a2c9a11cf">cn78xx</a>;
<a name="l00959"></a><a class="code" href="unioncvmx__gpio__mc__intrx.html#a7edbf43f84ccb141174f8a9d700e0153">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__s.html">cvmx_gpio_mc_intrx_s</a>           <a class="code" href="unioncvmx__gpio__mc__intrx.html#a7edbf43f84ccb141174f8a9d700e0153">cn78xxp1</a>;
<a name="l00960"></a><a class="code" href="unioncvmx__gpio__mc__intrx.html#ac97270ae5f88a70d45b4872639b41fd9">00960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx_1_1cvmx__gpio__mc__intrx__cn73xx.html">cvmx_gpio_mc_intrx_cn73xx</a>      <a class="code" href="unioncvmx__gpio__mc__intrx.html#ac97270ae5f88a70d45b4872639b41fd9">cnf75xx</a>;
<a name="l00961"></a>00961 };
<a name="l00962"></a><a class="code" href="cvmx-gpio-defs_8h.html#ac0f70726095adfc5230a327b42f0c2e9">00962</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__mc__intrx.html" title="cvmx_gpio_mc_intr#">cvmx_gpio_mc_intrx</a> <a class="code" href="unioncvmx__gpio__mc__intrx.html" title="cvmx_gpio_mc_intr#">cvmx_gpio_mc_intrx_t</a>;
<a name="l00963"></a>00963 <span class="comment"></span>
<a name="l00964"></a>00964 <span class="comment">/**</span>
<a name="l00965"></a>00965 <span class="comment"> * cvmx_gpio_mc_intr#_w1s</span>
<a name="l00966"></a>00966 <span class="comment"> */</span>
<a name="l00967"></a><a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html">00967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html" title="cvmx_gpio_mc_intr::_w1s">cvmx_gpio_mc_intrx_w1s</a> {
<a name="l00968"></a><a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a5731d41c84fa629dbb49be7617d4599d">00968</a>     uint64_t <a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a5731d41c84fa629dbb49be7617d4599d">u64</a>;
<a name="l00969"></a><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html">00969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html">cvmx_gpio_mc_intrx_w1s_s</a> {
<a name="l00970"></a>00970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html#a4b5c384e505b23af84da36d8a8f6b4a7">reserved_48_63</a>               : 16;
<a name="l00972"></a>00972     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html#a90ced1b14fd21cbc0990e0b9d7d7ac31">intr</a>                         : 48; <span class="comment">/**&lt; GPIO interrupt for each core. When corresponding GPIO4-7 is edge-triggered and MILTI_CAST</span>
<a name="l00973"></a>00973 <span class="comment">                                                         is enabled, a GPIO assertion will set all 48 bits. Each bit is expected to be routed to</span>
<a name="l00974"></a>00974 <span class="comment">                                                         interrupt a different core using the CIU, and each core will then write one to clear its</span>
<a name="l00975"></a>00975 <span class="comment">                                                         corresponding bit in this register. Throws GPIO_INTSN_E::GPIO_MC_INTR()_PP(). */</span>
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html#a90ced1b14fd21cbc0990e0b9d7d7ac31">00977</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html#a90ced1b14fd21cbc0990e0b9d7d7ac31">intr</a>                         : 48;
<a name="l00978"></a><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html#a4b5c384e505b23af84da36d8a8f6b4a7">00978</a>     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html#a4b5c384e505b23af84da36d8a8f6b4a7">reserved_48_63</a>               : 16;
<a name="l00979"></a>00979 <span class="preprocessor">#endif</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#af71cc630141e9731e8edcb57742ef8c3">s</a>;
<a name="l00981"></a><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html">00981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html">cvmx_gpio_mc_intrx_w1s_cn73xx</a> {
<a name="l00982"></a>00982 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html#add22949979c726a8fc3e7528968af061">reserved_16_63</a>               : 48;
<a name="l00984"></a>00984     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html#ae5a1d258e018d8a52935506e3ba67522">intr</a>                         : 16; <span class="comment">/**&lt; GPIO interrupt for each core. When corresponding GPIO4-7 is edge-triggered and MILTI_CAST</span>
<a name="l00985"></a>00985 <span class="comment">                                                         is enabled, a GPIO assertion will set all 48 bits. Each bit is expected to be routed to</span>
<a name="l00986"></a>00986 <span class="comment">                                                         interrupt a different core using the CIU, and each core will then write one to clear its</span>
<a name="l00987"></a>00987 <span class="comment">                                                         corresponding bit in this register. Throws GPIO_INTSN_E::GPIO_MC_INTR()_PP(). */</span>
<a name="l00988"></a>00988 <span class="preprocessor">#else</span>
<a name="l00989"></a><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html#ae5a1d258e018d8a52935506e3ba67522">00989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html#ae5a1d258e018d8a52935506e3ba67522">intr</a>                         : 16;
<a name="l00990"></a><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html#add22949979c726a8fc3e7528968af061">00990</a>     uint64_t <a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html#add22949979c726a8fc3e7528968af061">reserved_16_63</a>               : 48;
<a name="l00991"></a>00991 <span class="preprocessor">#endif</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a529b698ddf49fa20906a832ddd1f5ff9">cn73xx</a>;
<a name="l00993"></a><a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a744d56701213ea59347407a40675e26a">00993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__s.html">cvmx_gpio_mc_intrx_w1s_s</a>       <a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a744d56701213ea59347407a40675e26a">cn78xx</a>;
<a name="l00994"></a><a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a208618a2573526cd3b1e78e0e9d3e8ef">00994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__mc__intrx__w1s_1_1cvmx__gpio__mc__intrx__w1s__cn73xx.html">cvmx_gpio_mc_intrx_w1s_cn73xx</a>  <a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html#a208618a2573526cd3b1e78e0e9d3e8ef">cnf75xx</a>;
<a name="l00995"></a>00995 };
<a name="l00996"></a><a class="code" href="cvmx-gpio-defs_8h.html#a75c7996da18d8adf5805ae8db642e0c5">00996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html" title="cvmx_gpio_mc_intr::_w1s">cvmx_gpio_mc_intrx_w1s</a> <a class="code" href="unioncvmx__gpio__mc__intrx__w1s.html" title="cvmx_gpio_mc_intr::_w1s">cvmx_gpio_mc_intrx_w1s_t</a>;
<a name="l00997"></a>00997 <span class="comment"></span>
<a name="l00998"></a>00998 <span class="comment">/**</span>
<a name="l00999"></a>00999 <span class="comment"> * cvmx_gpio_multi_cast</span>
<a name="l01000"></a>01000 <span class="comment"> *</span>
<a name="l01001"></a>01001 <span class="comment"> * This register enables multicast GPIO interrupts.</span>
<a name="l01002"></a>01002 <span class="comment"> *</span>
<a name="l01003"></a>01003 <span class="comment"> */</span>
<a name="l01004"></a><a class="code" href="unioncvmx__gpio__multi__cast.html">01004</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__multi__cast.html" title="cvmx_gpio_multi_cast">cvmx_gpio_multi_cast</a> {
<a name="l01005"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a4518127459f9d32f197b500ded0770aa">01005</a>     uint64_t <a class="code" href="unioncvmx__gpio__multi__cast.html#a4518127459f9d32f197b500ded0770aa">u64</a>;
<a name="l01006"></a><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">01006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a> {
<a name="l01007"></a>01007 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a18d0c32070abe5313299c84d1c79143e">reserved_1_63</a>                : 63;
<a name="l01009"></a>01009     uint64_t <a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a5bdf5406a8d619ec9ab44269e40cfe2e">en</a>                           : 1;  <span class="comment">/**&lt; Enable GPIO interrupt multicast mode. When [EN] is set, GPIO&lt;7:4&gt; functions in multicast</span>
<a name="l01010"></a>01010 <span class="comment">                                                         mode allowing these four GPIOs to interrupt multiple cores. Multicast functionality allows</span>
<a name="l01011"></a>01011 <span class="comment">                                                         the GPIO to exist as per-cnMIPS interrupts as opposed to a global interrupt. */</span>
<a name="l01012"></a>01012 <span class="preprocessor">#else</span>
<a name="l01013"></a><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a5bdf5406a8d619ec9ab44269e40cfe2e">01013</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a5bdf5406a8d619ec9ab44269e40cfe2e">en</a>                           : 1;
<a name="l01014"></a><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a18d0c32070abe5313299c84d1c79143e">01014</a>     uint64_t <a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a18d0c32070abe5313299c84d1c79143e">reserved_1_63</a>                : 63;
<a name="l01015"></a>01015 <span class="preprocessor">#endif</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__multi__cast.html#acc86b9b9561e5e945204cc787b408139">s</a>;
<a name="l01017"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a0cac55099bd68fd5d278627eff614e0e">01017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#a0cac55099bd68fd5d278627eff614e0e">cn61xx</a>;
<a name="l01018"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a5371df4385755d030fa8b359fbcd5cb0">01018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#a5371df4385755d030fa8b359fbcd5cb0">cn70xx</a>;
<a name="l01019"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a58cbe06d50f69b04951fa797756ff907">01019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#a58cbe06d50f69b04951fa797756ff907">cn70xxp1</a>;
<a name="l01020"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a9f076a6699f3a66cc9a65790b3f0b055">01020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#a9f076a6699f3a66cc9a65790b3f0b055">cn73xx</a>;
<a name="l01021"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#abbca24287c88dc2952e8e3b0a13c58ac">01021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#abbca24287c88dc2952e8e3b0a13c58ac">cn78xx</a>;
<a name="l01022"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a2941112afc96b2f946c32b313bc4dd40">01022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#a2941112afc96b2f946c32b313bc4dd40">cn78xxp1</a>;
<a name="l01023"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#a7e40c1e0b7873eb14bcea233f40721ae">01023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#a7e40c1e0b7873eb14bcea233f40721ae">cnf71xx</a>;
<a name="l01024"></a><a class="code" href="unioncvmx__gpio__multi__cast.html#ac4a221c18dc2e729da1669a31574d15a">01024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html">cvmx_gpio_multi_cast_s</a>         <a class="code" href="unioncvmx__gpio__multi__cast.html#ac4a221c18dc2e729da1669a31574d15a">cnf75xx</a>;
<a name="l01025"></a>01025 };
<a name="l01026"></a><a class="code" href="cvmx-gpio-defs_8h.html#a2d65981ed4dd43a2bd3ca80049add9f8">01026</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__multi__cast.html" title="cvmx_gpio_multi_cast">cvmx_gpio_multi_cast</a> <a class="code" href="unioncvmx__gpio__multi__cast.html" title="cvmx_gpio_multi_cast">cvmx_gpio_multi_cast_t</a>;
<a name="l01027"></a>01027 <span class="comment"></span>
<a name="l01028"></a>01028 <span class="comment">/**</span>
<a name="l01029"></a>01029 <span class="comment"> * cvmx_gpio_ocla_exten_trig</span>
<a name="l01030"></a>01030 <span class="comment"> */</span>
<a name="l01031"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html">01031</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html" title="cvmx_gpio_ocla_exten_trig">cvmx_gpio_ocla_exten_trig</a> {
<a name="l01032"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a9dd427172866caac0ca6c1d885c8d245">01032</a>     uint64_t <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a9dd427172866caac0ca6c1d885c8d245">u64</a>;
<a name="l01033"></a><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">01033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a> {
<a name="l01034"></a>01034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#accd5cb4c1bb0fcfa074f6a09debdd72a">reserved_6_63</a>                : 58;
<a name="l01036"></a>01036     uint64_t <a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#afb7cc95828133682e1ba37a460305330">m_trig</a>                       : 1;  <span class="comment">/**&lt; Manual trigger. Used only when SEL=0x1F. */</span>
<a name="l01037"></a>01037     uint64_t <a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#a96d5187778a567936403f654f6f86e8a">sel</a>                          : 5;  <span class="comment">/**&lt; Selects the GPIO(0..30) input pin to use, or 0x1F for manual trigger. It is used in the</span>
<a name="l01038"></a>01038 <span class="comment">                                                         OCLA coprocessor for GPIO-based triggering. */</span>
<a name="l01039"></a>01039 <span class="preprocessor">#else</span>
<a name="l01040"></a><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#a96d5187778a567936403f654f6f86e8a">01040</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#a96d5187778a567936403f654f6f86e8a">sel</a>                          : 5;
<a name="l01041"></a><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#afb7cc95828133682e1ba37a460305330">01041</a>     uint64_t <a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#afb7cc95828133682e1ba37a460305330">m_trig</a>                       : 1;
<a name="l01042"></a><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#accd5cb4c1bb0fcfa074f6a09debdd72a">01042</a>     uint64_t <a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html#accd5cb4c1bb0fcfa074f6a09debdd72a">reserved_6_63</a>                : 58;
<a name="l01043"></a>01043 <span class="preprocessor">#endif</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a5784f50d180d13ccbb2c6d3a32e1d150">s</a>;
<a name="l01045"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#ab3ace4d1e3b9f0f7ca25615261e09712">01045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a>    <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#ab3ace4d1e3b9f0f7ca25615261e09712">cn70xx</a>;
<a name="l01046"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a022779f777f32d1aa0659d737e75e0b2">01046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a>    <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a022779f777f32d1aa0659d737e75e0b2">cn70xxp1</a>;
<a name="l01047"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a1a993bea2f2d2fcc4c93bb6dc4b9fbb6">01047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a>    <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a1a993bea2f2d2fcc4c93bb6dc4b9fbb6">cn73xx</a>;
<a name="l01048"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a35b08cb9c6c904d9cd9d75792945543f">01048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a>    <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#a35b08cb9c6c904d9cd9d75792945543f">cn78xx</a>;
<a name="l01049"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#afb3dc91b93e7343968d22cf9acdaf533">01049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a>    <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#afb3dc91b93e7343968d22cf9acdaf533">cn78xxp1</a>;
<a name="l01050"></a><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#ac24d812dde730d1acc469cfa331bd061">01050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__ocla__exten__trig_1_1cvmx__gpio__ocla__exten__trig__s.html">cvmx_gpio_ocla_exten_trig_s</a>    <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html#ac24d812dde730d1acc469cfa331bd061">cnf75xx</a>;
<a name="l01051"></a>01051 };
<a name="l01052"></a><a class="code" href="cvmx-gpio-defs_8h.html#afc9d80e0ad34cfc71c12f1d640abf111">01052</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__ocla__exten__trig.html" title="cvmx_gpio_ocla_exten_trig">cvmx_gpio_ocla_exten_trig</a> <a class="code" href="unioncvmx__gpio__ocla__exten__trig.html" title="cvmx_gpio_ocla_exten_trig">cvmx_gpio_ocla_exten_trig_t</a>;
<a name="l01053"></a>01053 <span class="comment"></span>
<a name="l01054"></a>01054 <span class="comment">/**</span>
<a name="l01055"></a>01055 <span class="comment"> * cvmx_gpio_pin_ena</span>
<a name="l01056"></a>01056 <span class="comment"> *</span>
<a name="l01057"></a>01057 <span class="comment"> * Notes:</span>
<a name="l01058"></a>01058 <span class="comment"> * GPIO0-GPIO17 has dedicated pins.</span>
<a name="l01059"></a>01059 <span class="comment"> * GPIO18 share pin with UART (UART0_CTS_L/GPIO_18), GPIO18 enabled when $GPIO_PIN_ENA[ENA18]=1</span>
<a name="l01060"></a>01060 <span class="comment"> * GPIO19 share pin with UART (UART1_CTS_L/GPIO_19), GPIO18 enabled when $GPIO_PIN_ENA[ENA19]=1</span>
<a name="l01061"></a>01061 <span class="comment"> */</span>
<a name="l01062"></a><a class="code" href="unioncvmx__gpio__pin__ena.html">01062</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__pin__ena.html" title="cvmx_gpio_pin_ena">cvmx_gpio_pin_ena</a> {
<a name="l01063"></a><a class="code" href="unioncvmx__gpio__pin__ena.html#a9d8174b97bb10188cc970669afede566">01063</a>     uint64_t <a class="code" href="unioncvmx__gpio__pin__ena.html#a9d8174b97bb10188cc970669afede566">u64</a>;
<a name="l01064"></a><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html">01064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html">cvmx_gpio_pin_ena_s</a> {
<a name="l01065"></a>01065 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#a6c1c7d88e5d551efbb49ffcd82dc7ec6">reserved_20_63</a>               : 44;
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#adfd302799198f91560fd717e25cd35a8">ena19</a>                        : 1;  <span class="comment">/**&lt; If 0, UART1_CTS_L/GPIO_19 pin is UART pin</span>
<a name="l01068"></a>01068 <span class="comment">                                                         If 1, UART1_CTS_L/GPIO_19 pin is GPIO19 pin */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#a7bea6dbc5c6cf6f06e6fa30d0054257f">ena18</a>                        : 1;  <span class="comment">/**&lt; If 0, UART0_CTS_L/GPIO_18 pin is UART pin</span>
<a name="l01070"></a>01070 <span class="comment">                                                         If 1, UART0_CTS_L/GPIO_18 pin is GPIO18 pin */</span>
<a name="l01071"></a>01071     uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#aa30c20066561802ffa04bf93305ca58a">reserved_0_17</a>                : 18;
<a name="l01072"></a>01072 <span class="preprocessor">#else</span>
<a name="l01073"></a><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#aa30c20066561802ffa04bf93305ca58a">01073</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#aa30c20066561802ffa04bf93305ca58a">reserved_0_17</a>                : 18;
<a name="l01074"></a><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#a7bea6dbc5c6cf6f06e6fa30d0054257f">01074</a>     uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#a7bea6dbc5c6cf6f06e6fa30d0054257f">ena18</a>                        : 1;
<a name="l01075"></a><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#adfd302799198f91560fd717e25cd35a8">01075</a>     uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#adfd302799198f91560fd717e25cd35a8">ena19</a>                        : 1;
<a name="l01076"></a><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#a6c1c7d88e5d551efbb49ffcd82dc7ec6">01076</a>     uint64_t <a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html#a6c1c7d88e5d551efbb49ffcd82dc7ec6">reserved_20_63</a>               : 44;
<a name="l01077"></a>01077 <span class="preprocessor">#endif</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__pin__ena.html#a6ef7ddf75060afa04998276ec38ce299">s</a>;
<a name="l01079"></a><a class="code" href="unioncvmx__gpio__pin__ena.html#a721ce3b386022ae1fe28df9b85f7603c">01079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__pin__ena_1_1cvmx__gpio__pin__ena__s.html">cvmx_gpio_pin_ena_s</a>            <a class="code" href="unioncvmx__gpio__pin__ena.html#a721ce3b386022ae1fe28df9b85f7603c">cn66xx</a>;
<a name="l01080"></a>01080 };
<a name="l01081"></a><a class="code" href="cvmx-gpio-defs_8h.html#abac32bb8227bfe73a91ded1274f38604">01081</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__pin__ena.html" title="cvmx_gpio_pin_ena">cvmx_gpio_pin_ena</a> <a class="code" href="unioncvmx__gpio__pin__ena.html" title="cvmx_gpio_pin_ena">cvmx_gpio_pin_ena_t</a>;
<a name="l01082"></a>01082 <span class="comment"></span>
<a name="l01083"></a>01083 <span class="comment">/**</span>
<a name="l01084"></a>01084 <span class="comment"> * cvmx_gpio_rx_dat</span>
<a name="l01085"></a>01085 <span class="comment"> *</span>
<a name="l01086"></a>01086 <span class="comment"> * This register contains the state of the GPIO pins.</span>
<a name="l01087"></a>01087 <span class="comment"> *</span>
<a name="l01088"></a>01088 <span class="comment"> */</span>
<a name="l01089"></a><a class="code" href="unioncvmx__gpio__rx__dat.html">01089</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__rx__dat.html" title="cvmx_gpio_rx_dat">cvmx_gpio_rx_dat</a> {
<a name="l01090"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a1ef5eb4fceb8f9ad573068d931c3f31f">01090</a>     uint64_t <a class="code" href="unioncvmx__gpio__rx__dat.html#a1ef5eb4fceb8f9ad573068d931c3f31f">u64</a>;
<a name="l01091"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html">01091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html">cvmx_gpio_rx_dat_s</a> {
<a name="l01092"></a>01092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#abfdcf7f7472fa13d352492df16d2a627">reserved_32_63</a>               : 32;
<a name="l01094"></a>01094     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#aee019ae76b6a9f88b74c77881d99c477">dat</a>                          : 32; <span class="comment">/**&lt; GPIO read data. */</span>
<a name="l01095"></a>01095 <span class="preprocessor">#else</span>
<a name="l01096"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#aee019ae76b6a9f88b74c77881d99c477">01096</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#aee019ae76b6a9f88b74c77881d99c477">dat</a>                          : 32;
<a name="l01097"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#abfdcf7f7472fa13d352492df16d2a627">01097</a>     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#abfdcf7f7472fa13d352492df16d2a627">reserved_32_63</a>               : 32;
<a name="l01098"></a>01098 <span class="preprocessor">#endif</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__rx__dat.html#a6e211dba0f5d259784ff0b26c4e5dfc3">s</a>;
<a name="l01100"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html">01100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html">cvmx_gpio_rx_dat_cn30xx</a> {
<a name="l01101"></a>01101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html#a87895fc8b6ffdc6e5d02fc4fbab8ecb4">reserved_24_63</a>               : 40;
<a name="l01103"></a>01103     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html#a094bc626e3d495b62ba48d0a06aadf79">dat</a>                          : 24; <span class="comment">/**&lt; GPIO Read Data */</span>
<a name="l01104"></a>01104 <span class="preprocessor">#else</span>
<a name="l01105"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html#a094bc626e3d495b62ba48d0a06aadf79">01105</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html#a094bc626e3d495b62ba48d0a06aadf79">dat</a>                          : 24;
<a name="l01106"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html#a87895fc8b6ffdc6e5d02fc4fbab8ecb4">01106</a>     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html#a87895fc8b6ffdc6e5d02fc4fbab8ecb4">reserved_24_63</a>               : 40;
<a name="l01107"></a>01107 <span class="preprocessor">#endif</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__rx__dat.html#a98f12283b7c522cd1f8f52b7ca0a5ce1">cn30xx</a>;
<a name="l01109"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a4ef1918d527e5d28e043d22bec8bf332">01109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html">cvmx_gpio_rx_dat_cn30xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a4ef1918d527e5d28e043d22bec8bf332">cn31xx</a>;
<a name="l01110"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">01110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a> {
<a name="l01111"></a>01111 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html#a1a4b1ed6f5ee462e2fd4cf199e0b6168">reserved_16_63</a>               : 48;
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html#a47ad1c438ca342e26a455e8f65ed4503">dat</a>                          : 16; <span class="comment">/**&lt; GPIO Read Data */</span>
<a name="l01114"></a>01114 <span class="preprocessor">#else</span>
<a name="l01115"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html#a47ad1c438ca342e26a455e8f65ed4503">01115</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html#a47ad1c438ca342e26a455e8f65ed4503">dat</a>                          : 16;
<a name="l01116"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html#a1a4b1ed6f5ee462e2fd4cf199e0b6168">01116</a>     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html#a1a4b1ed6f5ee462e2fd4cf199e0b6168">reserved_16_63</a>               : 48;
<a name="l01117"></a>01117 <span class="preprocessor">#endif</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__rx__dat.html#a5c057365c4c0169b692b0decfb3c882f">cn38xx</a>;
<a name="l01119"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#adbd3651807011a1044611d74e048b500">01119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#adbd3651807011a1044611d74e048b500">cn38xxp2</a>;
<a name="l01120"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#abb644a8e3ba6732fba3aef82566b1054">01120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn30xx.html">cvmx_gpio_rx_dat_cn30xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#abb644a8e3ba6732fba3aef82566b1054">cn50xx</a>;
<a name="l01121"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#ad7e60f5afa0742703a34ef09822490e5">01121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#ad7e60f5afa0742703a34ef09822490e5">cn52xx</a>;
<a name="l01122"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a505d039d074731753aa30aacc83c1938">01122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a505d039d074731753aa30aacc83c1938">cn52xxp1</a>;
<a name="l01123"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#ad1b354de09b82ff6e3b91f88716af4a5">01123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#ad1b354de09b82ff6e3b91f88716af4a5">cn56xx</a>;
<a name="l01124"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#ab50e0b4b444226cfc97674c439d8221a">01124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#ab50e0b4b444226cfc97674c439d8221a">cn56xxp1</a>;
<a name="l01125"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#af7935eb2e04a8a6fac18c321dec0cde1">01125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#af7935eb2e04a8a6fac18c321dec0cde1">cn58xx</a>;
<a name="l01126"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#afa11f74db8b70c57ff964a7dd073381c">01126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#afa11f74db8b70c57ff964a7dd073381c">cn58xxp1</a>;
<a name="l01127"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">01127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a> {
<a name="l01128"></a>01128 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html#a1ba3b0668df4d8892b9bd0871bd32290">reserved_20_63</a>               : 44;
<a name="l01130"></a>01130     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html#a7aaefff6e28d2c5b80e1ea9b2a0cb0ca">dat</a>                          : 20; <span class="comment">/**&lt; GPIO Read Data */</span>
<a name="l01131"></a>01131 <span class="preprocessor">#else</span>
<a name="l01132"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html#a7aaefff6e28d2c5b80e1ea9b2a0cb0ca">01132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html#a7aaefff6e28d2c5b80e1ea9b2a0cb0ca">dat</a>                          : 20;
<a name="l01133"></a><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html#a1ba3b0668df4d8892b9bd0871bd32290">01133</a>     uint64_t <a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html#a1ba3b0668df4d8892b9bd0871bd32290">reserved_20_63</a>               : 44;
<a name="l01134"></a>01134 <span class="preprocessor">#endif</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__rx__dat.html#a958d4e548a57da09f23852275cc927ab">cn61xx</a>;
<a name="l01136"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a57e04e9f7f50bcbef0511f422f720485">01136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a57e04e9f7f50bcbef0511f422f720485">cn63xx</a>;
<a name="l01137"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a500c2c09b02bd20ca363f0f700165fe9">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a500c2c09b02bd20ca363f0f700165fe9">cn63xxp1</a>;
<a name="l01138"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#af8294aa42a92540db68dd57f47eef18e">01138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#af8294aa42a92540db68dd57f47eef18e">cn66xx</a>;
<a name="l01139"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a6e5ad5dee6909443ee802f03a81e8013">01139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a6e5ad5dee6909443ee802f03a81e8013">cn68xx</a>;
<a name="l01140"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a0744c9528916c11bb7bbd9c718cb27b9">01140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn38xx.html">cvmx_gpio_rx_dat_cn38xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a0744c9528916c11bb7bbd9c718cb27b9">cn68xxp1</a>;
<a name="l01141"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a4d4e47c4fa30d211131bc51585383d64">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a4d4e47c4fa30d211131bc51585383d64">cn70xx</a>;
<a name="l01142"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a5e389b30d29bdce5fceaca8302ca24cf">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a5e389b30d29bdce5fceaca8302ca24cf">cn70xxp1</a>;
<a name="l01143"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a488ed80fced81a990826c5fdbaca67dc">01143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html">cvmx_gpio_rx_dat_s</a>             <a class="code" href="unioncvmx__gpio__rx__dat.html#a488ed80fced81a990826c5fdbaca67dc">cn73xx</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#aaeb91a6b9cb2dbdb87cbb1f7005afa49">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#aaeb91a6b9cb2dbdb87cbb1f7005afa49">cn78xx</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#aff2379cf7925238b0dd544fb749acaeb">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#aff2379cf7925238b0dd544fb749acaeb">cn78xxp1</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a9452d78676e6938b0b033c3d43994f28">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__cn61xx.html">cvmx_gpio_rx_dat_cn61xx</a>        <a class="code" href="unioncvmx__gpio__rx__dat.html#a9452d78676e6938b0b033c3d43994f28">cnf71xx</a>;
<a name="l01147"></a><a class="code" href="unioncvmx__gpio__rx__dat.html#a20697d72aefaaa224208da2db003c735">01147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html">cvmx_gpio_rx_dat_s</a>             <a class="code" href="unioncvmx__gpio__rx__dat.html#a20697d72aefaaa224208da2db003c735">cnf75xx</a>;
<a name="l01148"></a>01148 };
<a name="l01149"></a><a class="code" href="cvmx-gpio-defs_8h.html#a8ada5c2b83b8994057573fb914fc6668">01149</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__rx__dat.html" title="cvmx_gpio_rx_dat">cvmx_gpio_rx_dat</a> <a class="code" href="unioncvmx__gpio__rx__dat.html" title="cvmx_gpio_rx_dat">cvmx_gpio_rx_dat_t</a>;
<a name="l01150"></a>01150 <span class="comment"></span>
<a name="l01151"></a>01151 <span class="comment">/**</span>
<a name="l01152"></a>01152 <span class="comment"> * cvmx_gpio_sata_ctl</span>
<a name="l01153"></a>01153 <span class="comment"> *</span>
<a name="l01154"></a>01154 <span class="comment"> * Select GPIO0-19 received data (GPIO_RX_DAT[DAT]) routing to SATA.</span>
<a name="l01155"></a>01155 <span class="comment"> * The signals sent to SATA from GPIO are filtered and optional inverted.</span>
<a name="l01156"></a>01156 <span class="comment"> */</span>
<a name="l01157"></a><a class="code" href="unioncvmx__gpio__sata__ctl.html">01157</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__sata__ctl.html" title="cvmx_gpio_sata_ctl">cvmx_gpio_sata_ctl</a> {
<a name="l01158"></a><a class="code" href="unioncvmx__gpio__sata__ctl.html#a940f749cf5e201c7f5b7beb6c331cbf1">01158</a>     uint64_t <a class="code" href="unioncvmx__gpio__sata__ctl.html#a940f749cf5e201c7f5b7beb6c331cbf1">u64</a>;
<a name="l01159"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html">01159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html">cvmx_gpio_sata_ctl_s</a> {
<a name="l01160"></a>01160 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a8331e08014807a762263ee683fae5889">reserved_25_63</a>               : 39;
<a name="l01162"></a>01162     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a031701ee77ed73aaf5bfd5c54e732838">sel4</a>                         : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA</span>
<a name="l01163"></a>01163 <span class="comment">                                                         port1 cold presence detect(p1_cp_det).</span>
<a name="l01164"></a>01164 <span class="comment">                                                         With SEL values 20-31, signal is always zero. */</span>
<a name="l01165"></a>01165     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#ad50f05a24aa11b4f14d31235e770936f">sel3</a>                         : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA</span>
<a name="l01166"></a>01166 <span class="comment">                                                         port0 cold presence detect(p0_cp_det).</span>
<a name="l01167"></a>01167 <span class="comment">                                                         With SEL values 20-31, signal is always zero. */</span>
<a name="l01168"></a>01168     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a3f3bf84d4e2d546c325ab863b4c683d7">sel2</a>                         : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA</span>
<a name="l01169"></a>01169 <span class="comment">                                                         port1 mechanical presence detect(p1_mp_switch).</span>
<a name="l01170"></a>01170 <span class="comment">                                                         With SEL values 20-31, signal is always zero. */</span>
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a09c8bb5dbcfca9a5ccc8132012c80d0b">sel1</a>                         : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA</span>
<a name="l01172"></a>01172 <span class="comment">                                                         port0 mechanical presence detect(p0_mp_switch).</span>
<a name="l01173"></a>01173 <span class="comment">                                                         With SEL values 20-31, signal is always zero. */</span>
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a77cfad8a436cfaef50440de121d28fc9">sel0</a>                         : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA</span>
<a name="l01175"></a>01175 <span class="comment">                                                         compliance lab loopback testing(lab_lb_pin).</span>
<a name="l01176"></a>01176 <span class="comment">                                                         With SEL values 20-31, signal is always zero. */</span>
<a name="l01177"></a>01177 <span class="preprocessor">#else</span>
<a name="l01178"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a77cfad8a436cfaef50440de121d28fc9">01178</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a77cfad8a436cfaef50440de121d28fc9">sel0</a>                         : 5;
<a name="l01179"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a09c8bb5dbcfca9a5ccc8132012c80d0b">01179</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a09c8bb5dbcfca9a5ccc8132012c80d0b">sel1</a>                         : 5;
<a name="l01180"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a3f3bf84d4e2d546c325ab863b4c683d7">01180</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a3f3bf84d4e2d546c325ab863b4c683d7">sel2</a>                         : 5;
<a name="l01181"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#ad50f05a24aa11b4f14d31235e770936f">01181</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#ad50f05a24aa11b4f14d31235e770936f">sel3</a>                         : 5;
<a name="l01182"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a031701ee77ed73aaf5bfd5c54e732838">01182</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a031701ee77ed73aaf5bfd5c54e732838">sel4</a>                         : 5;
<a name="l01183"></a><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a8331e08014807a762263ee683fae5889">01183</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html#a8331e08014807a762263ee683fae5889">reserved_25_63</a>               : 39;
<a name="l01184"></a>01184 <span class="preprocessor">#endif</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__sata__ctl.html#a707ee5917ce21a3bee86e2afc6c3226b">s</a>;
<a name="l01186"></a><a class="code" href="unioncvmx__gpio__sata__ctl.html#abf529cbc22462ab6c165580510b9317b">01186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html">cvmx_gpio_sata_ctl_s</a>           <a class="code" href="unioncvmx__gpio__sata__ctl.html#abf529cbc22462ab6c165580510b9317b">cn70xx</a>;
<a name="l01187"></a><a class="code" href="unioncvmx__gpio__sata__ctl.html#a0e7aeee3bdc7216be259dc1122568301">01187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__ctl_1_1cvmx__gpio__sata__ctl__s.html">cvmx_gpio_sata_ctl_s</a>           <a class="code" href="unioncvmx__gpio__sata__ctl.html#a0e7aeee3bdc7216be259dc1122568301">cn70xxp1</a>;
<a name="l01188"></a>01188 };
<a name="l01189"></a><a class="code" href="cvmx-gpio-defs_8h.html#a21ee4ea11e1490d16b5ec8f464a50951">01189</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__sata__ctl.html" title="cvmx_gpio_sata_ctl">cvmx_gpio_sata_ctl</a> <a class="code" href="unioncvmx__gpio__sata__ctl.html" title="cvmx_gpio_sata_ctl">cvmx_gpio_sata_ctl_t</a>;
<a name="l01190"></a>01190 <span class="comment"></span>
<a name="l01191"></a>01191 <span class="comment">/**</span>
<a name="l01192"></a>01192 <span class="comment"> * cvmx_gpio_sata_ctl#</span>
<a name="l01193"></a>01193 <span class="comment"> */</span>
<a name="l01194"></a><a class="code" href="unioncvmx__gpio__sata__ctlx.html">01194</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__sata__ctlx.html" title="cvmx_gpio_sata_ctl#">cvmx_gpio_sata_ctlx</a> {
<a name="l01195"></a><a class="code" href="unioncvmx__gpio__sata__ctlx.html#a56289cb20a116f943d3f0f032952816c">01195</a>     uint64_t <a class="code" href="unioncvmx__gpio__sata__ctlx.html#a56289cb20a116f943d3f0f032952816c">u64</a>;
<a name="l01196"></a><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html">01196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html">cvmx_gpio_sata_ctlx_s</a> {
<a name="l01197"></a>01197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a75730c3f910ed7fb88cf383793a24dbf">reserved_13_63</a>               : 51;
<a name="l01199"></a>01199     uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a656a06b67d43a16e64335251d67aac84">mp_switch</a>                    : 5;  <span class="comment">/**&lt; Selects the GPIO(0..31) input pin for SATA mechanical presence switch input;</span>
<a name="l01200"></a>01200 <span class="comment">                                                         indicated the state of external device presence switch, (0) switch open,</span>
<a name="l01201"></a>01201 <span class="comment">                                                         (1) switch closed. See SATA()_UAHC_p0_CMD[MPSS]. */</span>
<a name="l01202"></a>01202     uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a1ff740e0cd8ec66bbd8778b8175f79ec">reserved_5_7</a>                 : 3;
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a72d04800186f94dfd58408ebdba53f91">cp_det</a>                       : 5;  <span class="comment">/**&lt; Selects the GPIO(0..31) input pin for SATA cold presence detect input;</span>
<a name="l01204"></a>01204 <span class="comment">                                                         detects addition (1) or removal (0) of the powered-down device;</span>
<a name="l01205"></a>01205 <span class="comment">                                                         see SATA()_UAHC_p0_CMD[CPS]. */</span>
<a name="l01206"></a>01206 <span class="preprocessor">#else</span>
<a name="l01207"></a><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a72d04800186f94dfd58408ebdba53f91">01207</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a72d04800186f94dfd58408ebdba53f91">cp_det</a>                       : 5;
<a name="l01208"></a><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a1ff740e0cd8ec66bbd8778b8175f79ec">01208</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a1ff740e0cd8ec66bbd8778b8175f79ec">reserved_5_7</a>                 : 3;
<a name="l01209"></a><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a656a06b67d43a16e64335251d67aac84">01209</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a656a06b67d43a16e64335251d67aac84">mp_switch</a>                    : 5;
<a name="l01210"></a><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a75730c3f910ed7fb88cf383793a24dbf">01210</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html#a75730c3f910ed7fb88cf383793a24dbf">reserved_13_63</a>               : 51;
<a name="l01211"></a>01211 <span class="preprocessor">#endif</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__sata__ctlx.html#aa989aea295309957d89f632895ec2494">s</a>;
<a name="l01213"></a><a class="code" href="unioncvmx__gpio__sata__ctlx.html#a8e1a741cc2c183e39c5a54a6d3f47c33">01213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html">cvmx_gpio_sata_ctlx_s</a>          <a class="code" href="unioncvmx__gpio__sata__ctlx.html#a8e1a741cc2c183e39c5a54a6d3f47c33">cn73xx</a>;
<a name="l01214"></a><a class="code" href="unioncvmx__gpio__sata__ctlx.html#a522750a8a6246041fa0d0de74279b0d6">01214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__ctlx_1_1cvmx__gpio__sata__ctlx__s.html">cvmx_gpio_sata_ctlx_s</a>          <a class="code" href="unioncvmx__gpio__sata__ctlx.html#a522750a8a6246041fa0d0de74279b0d6">cnf75xx</a>;
<a name="l01215"></a>01215 };
<a name="l01216"></a><a class="code" href="cvmx-gpio-defs_8h.html#a318b67ef2bbe712fa84ef42d3bf5ebc8">01216</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__sata__ctlx.html" title="cvmx_gpio_sata_ctl#">cvmx_gpio_sata_ctlx</a> <a class="code" href="unioncvmx__gpio__sata__ctlx.html" title="cvmx_gpio_sata_ctl#">cvmx_gpio_sata_ctlx_t</a>;
<a name="l01217"></a>01217 <span class="comment"></span>
<a name="l01218"></a>01218 <span class="comment">/**</span>
<a name="l01219"></a>01219 <span class="comment"> * cvmx_gpio_sata_lab_lb</span>
<a name="l01220"></a>01220 <span class="comment"> */</span>
<a name="l01221"></a><a class="code" href="unioncvmx__gpio__sata__lab__lb.html">01221</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__sata__lab__lb.html" title="cvmx_gpio_sata_lab_lb">cvmx_gpio_sata_lab_lb</a> {
<a name="l01222"></a><a class="code" href="unioncvmx__gpio__sata__lab__lb.html#a1f25842a5c32a2412b9c7462fce6a328">01222</a>     uint64_t <a class="code" href="unioncvmx__gpio__sata__lab__lb.html#a1f25842a5c32a2412b9c7462fce6a328">u64</a>;
<a name="l01223"></a><a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html">01223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html">cvmx_gpio_sata_lab_lb_s</a> {
<a name="l01224"></a>01224 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html#a778e6f843e106477579b36a41299b095">reserved_5_63</a>                : 59;
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html#a4e472300664e3db5dc224839126b25cf">sel</a>                          : 5;  <span class="comment">/**&lt; Selects the GPIO(0..31) input pin for SATA BIST lab-loopback pin.</span>
<a name="l01227"></a>01227 <span class="comment">                                                         see SATA()_UAHC_GBL_BISTCR[LLB]. */</span>
<a name="l01228"></a>01228 <span class="preprocessor">#else</span>
<a name="l01229"></a><a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html#a4e472300664e3db5dc224839126b25cf">01229</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html#a4e472300664e3db5dc224839126b25cf">sel</a>                          : 5;
<a name="l01230"></a><a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html#a778e6f843e106477579b36a41299b095">01230</a>     uint64_t <a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html#a778e6f843e106477579b36a41299b095">reserved_5_63</a>                : 59;
<a name="l01231"></a>01231 <span class="preprocessor">#endif</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__sata__lab__lb.html#a1c0bebebdb00b4ee0c3c97f61660320d">s</a>;
<a name="l01233"></a><a class="code" href="unioncvmx__gpio__sata__lab__lb.html#afecd6719d05e6941a525ee2c7baa910a">01233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html">cvmx_gpio_sata_lab_lb_s</a>        <a class="code" href="unioncvmx__gpio__sata__lab__lb.html#afecd6719d05e6941a525ee2c7baa910a">cn73xx</a>;
<a name="l01234"></a><a class="code" href="unioncvmx__gpio__sata__lab__lb.html#aedb984902ef99f2b6c0b310590abc032">01234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__sata__lab__lb_1_1cvmx__gpio__sata__lab__lb__s.html">cvmx_gpio_sata_lab_lb_s</a>        <a class="code" href="unioncvmx__gpio__sata__lab__lb.html#aedb984902ef99f2b6c0b310590abc032">cnf75xx</a>;
<a name="l01235"></a>01235 };
<a name="l01236"></a><a class="code" href="cvmx-gpio-defs_8h.html#aa8d0137cdaf12430b6f3f5cddb598fa1">01236</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__sata__lab__lb.html" title="cvmx_gpio_sata_lab_lb">cvmx_gpio_sata_lab_lb</a> <a class="code" href="unioncvmx__gpio__sata__lab__lb.html" title="cvmx_gpio_sata_lab_lb">cvmx_gpio_sata_lab_lb_t</a>;
<a name="l01237"></a>01237 <span class="comment"></span>
<a name="l01238"></a>01238 <span class="comment">/**</span>
<a name="l01239"></a>01239 <span class="comment"> * cvmx_gpio_tim_ctl</span>
<a name="l01240"></a>01240 <span class="comment"> */</span>
<a name="l01241"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html">01241</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__tim__ctl.html" title="cvmx_gpio_tim_ctl">cvmx_gpio_tim_ctl</a> {
<a name="l01242"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html#af019450f723673b8b80971c930a5a8a4">01242</a>     uint64_t <a class="code" href="unioncvmx__gpio__tim__ctl.html#af019450f723673b8b80971c930a5a8a4">u64</a>;
<a name="l01243"></a><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html">cvmx_gpio_tim_ctl_s</a> {
<a name="l01244"></a>01244 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html#ab114d5e379266da278c8a5aefc4043e7">reserved_5_63</a>                : 59;
<a name="l01246"></a>01246     uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html#a39b8b5d3c052e6b561952258701124d7">sel</a>                          : 5;  <span class="comment">/**&lt; Selects the GPIO(0..31) input pin to use in the Timer coprocessor for GPIO-based timing. */</span>
<a name="l01247"></a>01247 <span class="preprocessor">#else</span>
<a name="l01248"></a><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html#a39b8b5d3c052e6b561952258701124d7">01248</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html#a39b8b5d3c052e6b561952258701124d7">sel</a>                          : 5;
<a name="l01249"></a><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html#ab114d5e379266da278c8a5aefc4043e7">01249</a>     uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html#ab114d5e379266da278c8a5aefc4043e7">reserved_5_63</a>                : 59;
<a name="l01250"></a>01250 <span class="preprocessor">#endif</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tim__ctl.html#a52ec7c68ba510d821c37c06434cdc261">s</a>;
<a name="l01252"></a><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html">01252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html">cvmx_gpio_tim_ctl_cn68xx</a> {
<a name="l01253"></a>01253 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html#a8374ca8d55186e8850964e384e33381d">reserved_4_63</a>                : 60;
<a name="l01255"></a>01255     uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html#a1833e762cb55ce3f5ff871de46bca4be">sel</a>                          : 4;  <span class="comment">/**&lt; Selects the GPIO pin to route to TIM */</span>
<a name="l01256"></a>01256 <span class="preprocessor">#else</span>
<a name="l01257"></a><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html#a1833e762cb55ce3f5ff871de46bca4be">01257</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html#a1833e762cb55ce3f5ff871de46bca4be">sel</a>                          : 4;
<a name="l01258"></a><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html#a8374ca8d55186e8850964e384e33381d">01258</a>     uint64_t <a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html#a8374ca8d55186e8850964e384e33381d">reserved_4_63</a>                : 60;
<a name="l01259"></a>01259 <span class="preprocessor">#endif</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tim__ctl.html#adb6a66e87f80ac4eae5959637848bf7f">cn68xx</a>;
<a name="l01261"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html#a469802c189e7b460dd5b0139ed55fada">01261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__cn68xx.html">cvmx_gpio_tim_ctl_cn68xx</a>       <a class="code" href="unioncvmx__gpio__tim__ctl.html#a469802c189e7b460dd5b0139ed55fada">cn68xxp1</a>;
<a name="l01262"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html#ad204eb57fdacf9c1c64dd6c3f090e3b9">01262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html">cvmx_gpio_tim_ctl_s</a>            <a class="code" href="unioncvmx__gpio__tim__ctl.html#ad204eb57fdacf9c1c64dd6c3f090e3b9">cn73xx</a>;
<a name="l01263"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html#a8501d4edc8f7465bf3899b07a84b57d2">01263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html">cvmx_gpio_tim_ctl_s</a>            <a class="code" href="unioncvmx__gpio__tim__ctl.html#a8501d4edc8f7465bf3899b07a84b57d2">cn78xx</a>;
<a name="l01264"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html#ace957a1179614c1fccf35de3593fe6ca">01264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html">cvmx_gpio_tim_ctl_s</a>            <a class="code" href="unioncvmx__gpio__tim__ctl.html#ace957a1179614c1fccf35de3593fe6ca">cn78xxp1</a>;
<a name="l01265"></a><a class="code" href="unioncvmx__gpio__tim__ctl.html#a9ff6eeba832470c8641f1021b555b3f2">01265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tim__ctl_1_1cvmx__gpio__tim__ctl__s.html">cvmx_gpio_tim_ctl_s</a>            <a class="code" href="unioncvmx__gpio__tim__ctl.html#a9ff6eeba832470c8641f1021b555b3f2">cnf75xx</a>;
<a name="l01266"></a>01266 };
<a name="l01267"></a><a class="code" href="cvmx-gpio-defs_8h.html#a2386df8fc3c9b68486635cf90ca46348">01267</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__tim__ctl.html" title="cvmx_gpio_tim_ctl">cvmx_gpio_tim_ctl</a> <a class="code" href="unioncvmx__gpio__tim__ctl.html" title="cvmx_gpio_tim_ctl">cvmx_gpio_tim_ctl_t</a>;
<a name="l01268"></a>01268 <span class="comment"></span>
<a name="l01269"></a>01269 <span class="comment">/**</span>
<a name="l01270"></a>01270 <span class="comment"> * cvmx_gpio_tx_clr</span>
<a name="l01271"></a>01271 <span class="comment"> */</span>
<a name="l01272"></a><a class="code" href="unioncvmx__gpio__tx__clr.html">01272</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__tx__clr.html" title="cvmx_gpio_tx_clr">cvmx_gpio_tx_clr</a> {
<a name="l01273"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a495071beb869f97cb35d9df407176562">01273</a>     uint64_t <a class="code" href="unioncvmx__gpio__tx__clr.html#a495071beb869f97cb35d9df407176562">u64</a>;
<a name="l01274"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html">01274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html">cvmx_gpio_tx_clr_s</a> {
<a name="l01275"></a>01275 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#a06d4e604724d463895be6afb8220f615">reserved_32_63</a>               : 32;
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#ad4e61f667b7d40cce3a5828f75ac4cea">clr</a>                          : 32; <span class="comment">/**&lt; Clear mask. Bit mask to indicate which GPIO_TX_DAT bits to set to 0. When read, [CLR]</span>
<a name="l01278"></a>01278 <span class="comment">                                                         returns the GPIO_TX_DAT storage. */</span>
<a name="l01279"></a>01279 <span class="preprocessor">#else</span>
<a name="l01280"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#ad4e61f667b7d40cce3a5828f75ac4cea">01280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#ad4e61f667b7d40cce3a5828f75ac4cea">clr</a>                          : 32;
<a name="l01281"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#a06d4e604724d463895be6afb8220f615">01281</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#a06d4e604724d463895be6afb8220f615">reserved_32_63</a>               : 32;
<a name="l01282"></a>01282 <span class="preprocessor">#endif</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__clr.html#aa306019564fba2f56991fdd1be0da48d">s</a>;
<a name="l01284"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html">01284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html">cvmx_gpio_tx_clr_cn30xx</a> {
<a name="l01285"></a>01285 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html#a92bf66dd315f67eb41471c7a6bc49ba7">reserved_24_63</a>               : 40;
<a name="l01287"></a>01287     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html#ae573acc745681eeafbb8e55e975d48cd">clr</a>                          : 24; <span class="comment">/**&lt; Bit mask to indicate which bits to drive to &apos;0&apos;. */</span>
<a name="l01288"></a>01288 <span class="preprocessor">#else</span>
<a name="l01289"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html#ae573acc745681eeafbb8e55e975d48cd">01289</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html#ae573acc745681eeafbb8e55e975d48cd">clr</a>                          : 24;
<a name="l01290"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html#a92bf66dd315f67eb41471c7a6bc49ba7">01290</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html#a92bf66dd315f67eb41471c7a6bc49ba7">reserved_24_63</a>               : 40;
<a name="l01291"></a>01291 <span class="preprocessor">#endif</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__clr.html#aaf6dddd1198d164c9877d08d51508f00">cn30xx</a>;
<a name="l01293"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#ad129d5e91e418a17509578b01dc548e5">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html">cvmx_gpio_tx_clr_cn30xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#ad129d5e91e418a17509578b01dc548e5">cn31xx</a>;
<a name="l01294"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">01294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a> {
<a name="l01295"></a>01295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html#a60dbc7067f28a5bc5d045110007f04f0">reserved_16_63</a>               : 48;
<a name="l01297"></a>01297     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html#a8386f948bbff193b61139a5c90c81ac9">clr</a>                          : 16; <span class="comment">/**&lt; Bit mask to indicate which bits to drive to &apos;0&apos;. */</span>
<a name="l01298"></a>01298 <span class="preprocessor">#else</span>
<a name="l01299"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html#a8386f948bbff193b61139a5c90c81ac9">01299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html#a8386f948bbff193b61139a5c90c81ac9">clr</a>                          : 16;
<a name="l01300"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html#a60dbc7067f28a5bc5d045110007f04f0">01300</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html#a60dbc7067f28a5bc5d045110007f04f0">reserved_16_63</a>               : 48;
<a name="l01301"></a>01301 <span class="preprocessor">#endif</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__clr.html#aaf1bca891663881579df9d6a27f3407e">cn38xx</a>;
<a name="l01303"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a678bb403b2a63fb81bc993c0a5e8ffb7">01303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a678bb403b2a63fb81bc993c0a5e8ffb7">cn38xxp2</a>;
<a name="l01304"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a55ace3e8ab6d6e0df3a99047e84d7a2d">01304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn30xx.html">cvmx_gpio_tx_clr_cn30xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a55ace3e8ab6d6e0df3a99047e84d7a2d">cn50xx</a>;
<a name="l01305"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a1e2c09a0c3bb6582a70f72b1d7442379">01305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a1e2c09a0c3bb6582a70f72b1d7442379">cn52xx</a>;
<a name="l01306"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a2769cb52ba33a3c78a487f329153599e">01306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a2769cb52ba33a3c78a487f329153599e">cn52xxp1</a>;
<a name="l01307"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a96f961432bd21d11feeb71a4169c2b17">01307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a96f961432bd21d11feeb71a4169c2b17">cn56xx</a>;
<a name="l01308"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a2c53f230af89b335e407859302447e47">01308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a2c53f230af89b335e407859302447e47">cn56xxp1</a>;
<a name="l01309"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a56cd484be4215dbee27eb5135026136f">01309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a56cd484be4215dbee27eb5135026136f">cn58xx</a>;
<a name="l01310"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#ab654e2a6b66211ff588a6a02d3d7ba7c">01310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#ab654e2a6b66211ff588a6a02d3d7ba7c">cn58xxp1</a>;
<a name="l01311"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">01311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a> {
<a name="l01312"></a>01312 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html#ae4c250a92e4a7a1bdfb9ac65f443d056">reserved_20_63</a>               : 44;
<a name="l01314"></a>01314     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html#a94992fd171e5a3414eb75a86a8c46b34">clr</a>                          : 20; <span class="comment">/**&lt; Bit mask to indicate which GPIO_TX_DAT bits to set</span>
<a name="l01315"></a>01315 <span class="comment">                                                         to &apos;0&apos;. When read, CLR returns the GPIO_TX_DAT</span>
<a name="l01316"></a>01316 <span class="comment">                                                         storage. */</span>
<a name="l01317"></a>01317 <span class="preprocessor">#else</span>
<a name="l01318"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html#a94992fd171e5a3414eb75a86a8c46b34">01318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html#a94992fd171e5a3414eb75a86a8c46b34">clr</a>                          : 20;
<a name="l01319"></a><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html#ae4c250a92e4a7a1bdfb9ac65f443d056">01319</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html#ae4c250a92e4a7a1bdfb9ac65f443d056">reserved_20_63</a>               : 44;
<a name="l01320"></a>01320 <span class="preprocessor">#endif</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__clr.html#a8cf68193c71e0a9d85e4da66342469a2">cn61xx</a>;
<a name="l01322"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#aecb8d77504ab58bf0bfb7fb0d5aed689">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#aecb8d77504ab58bf0bfb7fb0d5aed689">cn63xx</a>;
<a name="l01323"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#af9ac3f8b218f7b214261d6d47c0d3505">01323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#af9ac3f8b218f7b214261d6d47c0d3505">cn63xxp1</a>;
<a name="l01324"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a5ac340b66b6ef7ffc91037d7edcda362">01324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a5ac340b66b6ef7ffc91037d7edcda362">cn66xx</a>;
<a name="l01325"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a0ce4d5b6aaaf74ef9be03375164ec582">01325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a0ce4d5b6aaaf74ef9be03375164ec582">cn68xx</a>;
<a name="l01326"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a14afae3676dd3e0604eceb1c30768450">01326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn38xx.html">cvmx_gpio_tx_clr_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a14afae3676dd3e0604eceb1c30768450">cn68xxp1</a>;
<a name="l01327"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a98913dfc487ae8443a2f5e3d99d4ca3b">01327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a98913dfc487ae8443a2f5e3d99d4ca3b">cn70xx</a>;
<a name="l01328"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a5032e14957a4c6bf6d99a6b3170ccfbe">01328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a5032e14957a4c6bf6d99a6b3170ccfbe">cn70xxp1</a>;
<a name="l01329"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a7f5067c83568b1bbc55a044e53718b18">01329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html">cvmx_gpio_tx_clr_s</a>             <a class="code" href="unioncvmx__gpio__tx__clr.html#a7f5067c83568b1bbc55a044e53718b18">cn73xx</a>;
<a name="l01330"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a51f589919f03191ba528c76d25f3bf05">01330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a51f589919f03191ba528c76d25f3bf05">cn78xx</a>;
<a name="l01331"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#a9a6834dc18a5a00223d0ab10070c61b2">01331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#a9a6834dc18a5a00223d0ab10070c61b2">cn78xxp1</a>;
<a name="l01332"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#ab3e1c1db45a59c0c974b87841c1d1423">01332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__cn61xx.html">cvmx_gpio_tx_clr_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__clr.html#ab3e1c1db45a59c0c974b87841c1d1423">cnf71xx</a>;
<a name="l01333"></a><a class="code" href="unioncvmx__gpio__tx__clr.html#aaf03b81252bbeb34f41d382018612619">01333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html">cvmx_gpio_tx_clr_s</a>             <a class="code" href="unioncvmx__gpio__tx__clr.html#aaf03b81252bbeb34f41d382018612619">cnf75xx</a>;
<a name="l01334"></a>01334 };
<a name="l01335"></a><a class="code" href="cvmx-gpio-defs_8h.html#a75f9edde14113e2c47d51d9fd6707efa">01335</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__tx__clr.html" title="cvmx_gpio_tx_clr">cvmx_gpio_tx_clr</a> <a class="code" href="unioncvmx__gpio__tx__clr.html" title="cvmx_gpio_tx_clr">cvmx_gpio_tx_clr_t</a>;
<a name="l01336"></a>01336 <span class="comment"></span>
<a name="l01337"></a>01337 <span class="comment">/**</span>
<a name="l01338"></a>01338 <span class="comment"> * cvmx_gpio_tx_set</span>
<a name="l01339"></a>01339 <span class="comment"> */</span>
<a name="l01340"></a><a class="code" href="unioncvmx__gpio__tx__set.html">01340</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__tx__set.html" title="cvmx_gpio_tx_set">cvmx_gpio_tx_set</a> {
<a name="l01341"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a1ad58f4b8e53ad52f11e4a5fab345bed">01341</a>     uint64_t <a class="code" href="unioncvmx__gpio__tx__set.html#a1ad58f4b8e53ad52f11e4a5fab345bed">u64</a>;
<a name="l01342"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html">01342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html">cvmx_gpio_tx_set_s</a> {
<a name="l01343"></a>01343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html#a955e17a45ebcc754fe4ef99951a9099b">reserved_32_63</a>               : 32;
<a name="l01345"></a>01345     uint64_t <span class="keyword">set</span>                          : 32; <span class="comment">/**&lt; Set mask. Bit mask to indicate which GPIO_TX_DAT bits to set to 1. When read, SET returns</span>
<a name="l01346"></a>01346 <span class="comment">                                                         the GPIO_TX_DAT storage. */</span>
<a name="l01347"></a>01347 <span class="preprocessor">#else</span>
<a name="l01348"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html#a54449c42c872cdc4a3e89da8d147ab91">01348</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 32;
<a name="l01349"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html#a955e17a45ebcc754fe4ef99951a9099b">01349</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html#a955e17a45ebcc754fe4ef99951a9099b">reserved_32_63</a>               : 32;
<a name="l01350"></a>01350 <span class="preprocessor">#endif</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__set.html#adcef20d3d47e95f290c475530364b613">s</a>;
<a name="l01352"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html">01352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html">cvmx_gpio_tx_set_cn30xx</a> {
<a name="l01353"></a>01353 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html#a46ca9c0422d452bcd42ae65278a0ebe8">reserved_24_63</a>               : 40;
<a name="l01355"></a>01355     uint64_t <span class="keyword">set</span>                          : 24; <span class="comment">/**&lt; Bit mask to indicate which bits to drive to &apos;1&apos;. */</span>
<a name="l01356"></a>01356 <span class="preprocessor">#else</span>
<a name="l01357"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html#a736f6bde94cb9fcfe188cb25f055658a">01357</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 24;
<a name="l01358"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html#a46ca9c0422d452bcd42ae65278a0ebe8">01358</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html#a46ca9c0422d452bcd42ae65278a0ebe8">reserved_24_63</a>               : 40;
<a name="l01359"></a>01359 <span class="preprocessor">#endif</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__set.html#aaea992acc82a52a5b70d9204cec0d1fa">cn30xx</a>;
<a name="l01361"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a3d7363a227332c12ffca249ed014abb3">01361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html">cvmx_gpio_tx_set_cn30xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a3d7363a227332c12ffca249ed014abb3">cn31xx</a>;
<a name="l01362"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">01362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a> {
<a name="l01363"></a>01363 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html#ab8d090e8f92140ddecb4dd7ae24cf2c0">reserved_16_63</a>               : 48;
<a name="l01365"></a>01365     uint64_t <span class="keyword">set</span>                          : 16; <span class="comment">/**&lt; Bit mask to indicate which bits to drive to &apos;1&apos;. */</span>
<a name="l01366"></a>01366 <span class="preprocessor">#else</span>
<a name="l01367"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html#a71d6327591d9afa65c5a42fb4638f3e2">01367</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 16;
<a name="l01368"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html#ab8d090e8f92140ddecb4dd7ae24cf2c0">01368</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html#ab8d090e8f92140ddecb4dd7ae24cf2c0">reserved_16_63</a>               : 48;
<a name="l01369"></a>01369 <span class="preprocessor">#endif</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__set.html#a5c8dcf77f16c826aa7c01aab770e0e63">cn38xx</a>;
<a name="l01371"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a62b86b59dcdbe4785f6093b369e8d960">01371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a62b86b59dcdbe4785f6093b369e8d960">cn38xxp2</a>;
<a name="l01372"></a><a class="code" href="unioncvmx__gpio__tx__set.html#ac208717a976bdc6af39d282abd9ad478">01372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn30xx.html">cvmx_gpio_tx_set_cn30xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#ac208717a976bdc6af39d282abd9ad478">cn50xx</a>;
<a name="l01373"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a71cf4896705a18d117a334d8a1dac4bd">01373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a71cf4896705a18d117a334d8a1dac4bd">cn52xx</a>;
<a name="l01374"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a1ba8f8a088c8ef51d4cf2ab986aad296">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a1ba8f8a088c8ef51d4cf2ab986aad296">cn52xxp1</a>;
<a name="l01375"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a1ccf78286fca377c913f2b400daf9568">01375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a1ccf78286fca377c913f2b400daf9568">cn56xx</a>;
<a name="l01376"></a><a class="code" href="unioncvmx__gpio__tx__set.html#ad74afa45f374ab103123be48a37eb6e1">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#ad74afa45f374ab103123be48a37eb6e1">cn56xxp1</a>;
<a name="l01377"></a><a class="code" href="unioncvmx__gpio__tx__set.html#ac66e6278888928947c7790bface65505">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#ac66e6278888928947c7790bface65505">cn58xx</a>;
<a name="l01378"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a5df275f6f2f5d89a04f092b45a85704f">01378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a5df275f6f2f5d89a04f092b45a85704f">cn58xxp1</a>;
<a name="l01379"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">01379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a> {
<a name="l01380"></a>01380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html#a12559322925a8c1758ec1f692ca68eb4">reserved_20_63</a>               : 44;
<a name="l01382"></a>01382     uint64_t <span class="keyword">set</span>                          : 20; <span class="comment">/**&lt; Bit mask to indicate which GPIO_TX_DAT bits to set</span>
<a name="l01383"></a>01383 <span class="comment">                                                         to &apos;1&apos;. When read, SET returns the GPIO_TX_DAT</span>
<a name="l01384"></a>01384 <span class="comment">                                                         storage. */</span>
<a name="l01385"></a>01385 <span class="preprocessor">#else</span>
<a name="l01386"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html#a26c84bc398f4d0a50187775b41292914">01386</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 20;
<a name="l01387"></a><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html#a12559322925a8c1758ec1f692ca68eb4">01387</a>     uint64_t <a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html#a12559322925a8c1758ec1f692ca68eb4">reserved_20_63</a>               : 44;
<a name="l01388"></a>01388 <span class="preprocessor">#endif</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__tx__set.html#a2b908ac51692a5923d12eb43eaa98996">cn61xx</a>;
<a name="l01390"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a193235b1f9eba05feca0c10e49516cf4">01390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a193235b1f9eba05feca0c10e49516cf4">cn63xx</a>;
<a name="l01391"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a90049c81f0953c56434cfeb577546093">01391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a90049c81f0953c56434cfeb577546093">cn63xxp1</a>;
<a name="l01392"></a><a class="code" href="unioncvmx__gpio__tx__set.html#aa04a439e63e524b3e4b80148abadbfab">01392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#aa04a439e63e524b3e4b80148abadbfab">cn66xx</a>;
<a name="l01393"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a47d02179251f5f5dd669812b05eb393e">01393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a47d02179251f5f5dd669812b05eb393e">cn68xx</a>;
<a name="l01394"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a5608f5fd02c88b43160b72eb7be04e14">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn38xx.html">cvmx_gpio_tx_set_cn38xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a5608f5fd02c88b43160b72eb7be04e14">cn68xxp1</a>;
<a name="l01395"></a><a class="code" href="unioncvmx__gpio__tx__set.html#ac9a7073f91e8774e32c1d0616b6891b8">01395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#ac9a7073f91e8774e32c1d0616b6891b8">cn70xx</a>;
<a name="l01396"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a435ccc2d6ddb8197c5916bc054a1dae6">01396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a435ccc2d6ddb8197c5916bc054a1dae6">cn70xxp1</a>;
<a name="l01397"></a><a class="code" href="unioncvmx__gpio__tx__set.html#ada6466bcb76117e9c8281c40d90c00ac">01397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html">cvmx_gpio_tx_set_s</a>             <a class="code" href="unioncvmx__gpio__tx__set.html#ada6466bcb76117e9c8281c40d90c00ac">cn73xx</a>;
<a name="l01398"></a><a class="code" href="unioncvmx__gpio__tx__set.html#aebf06d7aa70cf0a815d5d2c4ef426c4f">01398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#aebf06d7aa70cf0a815d5d2c4ef426c4f">cn78xx</a>;
<a name="l01399"></a><a class="code" href="unioncvmx__gpio__tx__set.html#aadb2d25825a5fd727e18d2b5065392ca">01399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#aadb2d25825a5fd727e18d2b5065392ca">cn78xxp1</a>;
<a name="l01400"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a5e9ee0b2a71ff53bc2b55ce6a5c45012">01400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__cn61xx.html">cvmx_gpio_tx_set_cn61xx</a>        <a class="code" href="unioncvmx__gpio__tx__set.html#a5e9ee0b2a71ff53bc2b55ce6a5c45012">cnf71xx</a>;
<a name="l01401"></a><a class="code" href="unioncvmx__gpio__tx__set.html#a7c16419352b8d47b9ff74131df7c9cc3">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html">cvmx_gpio_tx_set_s</a>             <a class="code" href="unioncvmx__gpio__tx__set.html#a7c16419352b8d47b9ff74131df7c9cc3">cnf75xx</a>;
<a name="l01402"></a>01402 };
<a name="l01403"></a><a class="code" href="cvmx-gpio-defs_8h.html#aa4734f190b00a5df8ed6693527c7b96d">01403</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__tx__set.html" title="cvmx_gpio_tx_set">cvmx_gpio_tx_set</a> <a class="code" href="unioncvmx__gpio__tx__set.html" title="cvmx_gpio_tx_set">cvmx_gpio_tx_set_t</a>;
<a name="l01404"></a>01404 <span class="comment"></span>
<a name="l01405"></a>01405 <span class="comment">/**</span>
<a name="l01406"></a>01406 <span class="comment"> * cvmx_gpio_usbdrd_ctl#</span>
<a name="l01407"></a>01407 <span class="comment"> */</span>
<a name="l01408"></a><a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html">01408</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html" title="cvmx_gpio_usbdrd_ctl#">cvmx_gpio_usbdrd_ctlx</a> {
<a name="l01409"></a><a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#a1f284fc2b03ad4c50129719d49a042e6">01409</a>     uint64_t <a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#a1f284fc2b03ad4c50129719d49a042e6">u64</a>;
<a name="l01410"></a><a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html">01410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html">cvmx_gpio_usbdrd_ctlx_s</a> {
<a name="l01411"></a>01411 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html#a063a766ebe8ba5f3ff07ff4cf8ebf305">reserved_5_63</a>                : 59;
<a name="l01413"></a>01413     uint64_t <a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html#a4994775d41a2f1e5d960d6fbb303ba4f">sel</a>                          : 5;  <span class="comment">/**&lt; Selects the GPIO(0..31) input pin for USBDRD over-current control. */</span>
<a name="l01414"></a>01414 <span class="preprocessor">#else</span>
<a name="l01415"></a><a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html#a4994775d41a2f1e5d960d6fbb303ba4f">01415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html#a4994775d41a2f1e5d960d6fbb303ba4f">sel</a>                          : 5;
<a name="l01416"></a><a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html#a063a766ebe8ba5f3ff07ff4cf8ebf305">01416</a>     uint64_t <a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html#a063a766ebe8ba5f3ff07ff4cf8ebf305">reserved_5_63</a>                : 59;
<a name="l01417"></a>01417 <span class="preprocessor">#endif</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#a5b4f4cc9a9c3d2cab8c8333ffe27fd12">s</a>;
<a name="l01419"></a><a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#ac3a313bc9fc21df489c2d4cfa103e4c7">01419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html">cvmx_gpio_usbdrd_ctlx_s</a>        <a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#ac3a313bc9fc21df489c2d4cfa103e4c7">cn73xx</a>;
<a name="l01420"></a><a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#a61738de2321cab65d7d04a231a837bc0">01420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbdrd__ctlx_1_1cvmx__gpio__usbdrd__ctlx__s.html">cvmx_gpio_usbdrd_ctlx_s</a>        <a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html#a61738de2321cab65d7d04a231a837bc0">cnf75xx</a>;
<a name="l01421"></a>01421 };
<a name="l01422"></a><a class="code" href="cvmx-gpio-defs_8h.html#aaf3f9a60ea7055f69c05f3445018afb5">01422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html" title="cvmx_gpio_usbdrd_ctl#">cvmx_gpio_usbdrd_ctlx</a> <a class="code" href="unioncvmx__gpio__usbdrd__ctlx.html" title="cvmx_gpio_usbdrd_ctl#">cvmx_gpio_usbdrd_ctlx_t</a>;
<a name="l01423"></a>01423 <span class="comment"></span>
<a name="l01424"></a>01424 <span class="comment">/**</span>
<a name="l01425"></a>01425 <span class="comment"> * cvmx_gpio_usbh_ctl</span>
<a name="l01426"></a>01426 <span class="comment"> *</span>
<a name="l01427"></a>01427 <span class="comment"> * Select GPIO0-19 received data (GPIO_RX_DAT[DAT]) routing to USB.</span>
<a name="l01428"></a>01428 <span class="comment"> * The signals sent to USB from GPIO are filtered and optional inverted.</span>
<a name="l01429"></a>01429 <span class="comment"> */</span>
<a name="l01430"></a><a class="code" href="unioncvmx__gpio__usbh__ctl.html">01430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__usbh__ctl.html" title="cvmx_gpio_usbh_ctl">cvmx_gpio_usbh_ctl</a> {
<a name="l01431"></a><a class="code" href="unioncvmx__gpio__usbh__ctl.html#ad1bf4d20515894fcde59d0a7e14ef72c">01431</a>     uint64_t <a class="code" href="unioncvmx__gpio__usbh__ctl.html#ad1bf4d20515894fcde59d0a7e14ef72c">u64</a>;
<a name="l01432"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__s.html">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__s.html">cvmx_gpio_usbh_ctl_s</a> {
<a name="l01433"></a>01433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__s.html#a54da12904d81d231f63b541c5111eba1">reserved_0_63</a>                : 64;
<a name="l01435"></a>01435 <span class="preprocessor">#else</span>
<a name="l01436"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__s.html#a54da12904d81d231f63b541c5111eba1">01436</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__s.html#a54da12904d81d231f63b541c5111eba1">reserved_0_63</a>                : 64;
<a name="l01437"></a>01437 <span class="preprocessor">#endif</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__usbh__ctl.html#a59d60e02f140f74044f979c68a9ccd1b">s</a>;
<a name="l01439"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html">01439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html">cvmx_gpio_usbh_ctl_cn70xx</a> {
<a name="l01440"></a>01440 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a7f95c643db5b7bed9035b4b1488ea68e">reserved_13_63</a>               : 51;
<a name="l01442"></a>01442     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a447d6b6f38a96d0d9c7cc0f5c858906c">sel</a>                          : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for USB0</span>
<a name="l01443"></a>01443 <span class="comment">                                                         over-current control. With SEL0 values 20-31, signal is always zero.</span>
<a name="l01444"></a>01444 <span class="comment">                                                         CSR read out for bit 12..8 will have SEL1(4..0) value. */</span>
<a name="l01445"></a>01445     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#ae02377079e30ca2cdd5761de18689097">reserved_5_7</a>                 : 3;
<a name="l01446"></a>01446     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a09707229c1a4392b3514998411ae369e">sel1</a>                         : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) USB1</span>
<a name="l01447"></a>01447 <span class="comment">                                                         over-current control. With SEL1 values 20-31, signal is always zero.</span>
<a name="l01448"></a>01448 <span class="comment">                                                         CSR read out for bit 4..0 will have SEL(12..8) value. */</span>
<a name="l01449"></a>01449 <span class="preprocessor">#else</span>
<a name="l01450"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a09707229c1a4392b3514998411ae369e">01450</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a09707229c1a4392b3514998411ae369e">sel1</a>                         : 5;
<a name="l01451"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#ae02377079e30ca2cdd5761de18689097">01451</a>     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#ae02377079e30ca2cdd5761de18689097">reserved_5_7</a>                 : 3;
<a name="l01452"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a447d6b6f38a96d0d9c7cc0f5c858906c">01452</a>     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a447d6b6f38a96d0d9c7cc0f5c858906c">sel</a>                          : 5;
<a name="l01453"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a7f95c643db5b7bed9035b4b1488ea68e">01453</a>     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html#a7f95c643db5b7bed9035b4b1488ea68e">reserved_13_63</a>               : 51;
<a name="l01454"></a>01454 <span class="preprocessor">#endif</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__usbh__ctl.html#ac4f4eabff045d5625bea4395424e311b">cn70xx</a>;
<a name="l01456"></a><a class="code" href="unioncvmx__gpio__usbh__ctl.html#ae0016dd154dd69b70e715570bdac5189">01456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn70xx.html">cvmx_gpio_usbh_ctl_cn70xx</a>      <a class="code" href="unioncvmx__gpio__usbh__ctl.html#ae0016dd154dd69b70e715570bdac5189">cn70xxp1</a>;
<a name="l01457"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html">01457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html">cvmx_gpio_usbh_ctl_cn78xx</a> {
<a name="l01458"></a>01458 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html#ae45ee68311a08d55e96b5d577d9b9b32">reserved_5_63</a>                : 59;
<a name="l01460"></a>01460     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html#ac61131ba0af8d0dbfad18848481ae0d9">sel</a>                          : 5;  <span class="comment">/**&lt; Selects the GPIO(0..19) input pin for USBH over-current control. With SEL values 20-31,</span>
<a name="l01461"></a>01461 <span class="comment">                                                         signal is always zero. */</span>
<a name="l01462"></a>01462 <span class="preprocessor">#else</span>
<a name="l01463"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html#ac61131ba0af8d0dbfad18848481ae0d9">01463</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html#ac61131ba0af8d0dbfad18848481ae0d9">sel</a>                          : 5;
<a name="l01464"></a><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html#ae45ee68311a08d55e96b5d577d9b9b32">01464</a>     uint64_t <a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html#ae45ee68311a08d55e96b5d577d9b9b32">reserved_5_63</a>                : 59;
<a name="l01465"></a>01465 <span class="preprocessor">#endif</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__usbh__ctl.html#a56251a7af7894225aa026fee6734ff36">cn78xx</a>;
<a name="l01467"></a><a class="code" href="unioncvmx__gpio__usbh__ctl.html#a81e2f0c89941137a923f7f64eeba9af4">01467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__usbh__ctl_1_1cvmx__gpio__usbh__ctl__cn78xx.html">cvmx_gpio_usbh_ctl_cn78xx</a>      <a class="code" href="unioncvmx__gpio__usbh__ctl.html#a81e2f0c89941137a923f7f64eeba9af4">cn78xxp1</a>;
<a name="l01468"></a>01468 };
<a name="l01469"></a><a class="code" href="cvmx-gpio-defs_8h.html#a797eb4d0bc97e4c4794a4083619aa033">01469</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__usbh__ctl.html" title="cvmx_gpio_usbh_ctl">cvmx_gpio_usbh_ctl</a> <a class="code" href="unioncvmx__gpio__usbh__ctl.html" title="cvmx_gpio_usbh_ctl">cvmx_gpio_usbh_ctl_t</a>;
<a name="l01470"></a>01470 <span class="comment"></span>
<a name="l01471"></a>01471 <span class="comment">/**</span>
<a name="l01472"></a>01472 <span class="comment"> * cvmx_gpio_xbit_cfg#</span>
<a name="l01473"></a>01473 <span class="comment"> *</span>
<a name="l01474"></a>01474 <span class="comment"> * Notes:</span>
<a name="l01475"></a>01475 <span class="comment"> * Only first 16 GPIO pins can introduce interrupts, GPIO_XBIT_CFG16(17,18,19)[INT_EN] and [INT_TYPE]</span>
<a name="l01476"></a>01476 <span class="comment"> * will not be used, read out always zero.</span>
<a name="l01477"></a>01477 <span class="comment"> */</span>
<a name="l01478"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html">01478</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__xbit__cfgx.html" title="cvmx_gpio_xbit_cfg#">cvmx_gpio_xbit_cfgx</a> {
<a name="l01479"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">01479</a>     uint64_t <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a>;
<a name="l01480"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html">01480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html">cvmx_gpio_xbit_cfgx_s</a> {
<a name="l01481"></a>01481 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#aeece6610088242e87ef63c81da413469">reserved_15_63</a>               : 49;
<a name="l01483"></a>01483     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a19fcd103c5c7320a64eef9b4fcb7fd84">clk_gen</a>                      : 1;  <span class="comment">/**&lt; When TX_OE is set, GPIO pin becomes a clock */</span>
<a name="l01484"></a>01484     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a8d0065c5d448af4091dc39a64b9ade63">clk_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which of the 4 GPIO clock generators */</span>
<a name="l01485"></a>01485     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#ad0d1f3b54ac08cbb71a5182619ef4225">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Global counter bit-select (controls sample rate) */</span>
<a name="l01486"></a>01486     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a5ea39f7fb82ee58f709453db805f734a">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Number of consecutive samples to change state */</span>
<a name="l01487"></a>01487     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a76b38ea13dca2a8a28d661df5e8df483">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt</span>
<a name="l01488"></a>01488 <span class="comment">                                                         0 = level (default)</span>
<a name="l01489"></a>01489 <span class="comment">                                                         1 = rising edge */</span>
<a name="l01490"></a>01490     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#aa266507301b788db84198a813a5cf397">int_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask to indicate which bits to raise interrupt */</span>
<a name="l01491"></a>01491     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a26fbe4508a581d22b437c9219f40c6e4">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l01492"></a>01492     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a765e7834eecfc17cc24698cd62584243">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l01493"></a>01493 <span class="preprocessor">#else</span>
<a name="l01494"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a765e7834eecfc17cc24698cd62584243">01494</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a765e7834eecfc17cc24698cd62584243">tx_oe</a>                        : 1;
<a name="l01495"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a26fbe4508a581d22b437c9219f40c6e4">01495</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a26fbe4508a581d22b437c9219f40c6e4">rx_xor</a>                       : 1;
<a name="l01496"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#aa266507301b788db84198a813a5cf397">01496</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#aa266507301b788db84198a813a5cf397">int_en</a>                       : 1;
<a name="l01497"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a76b38ea13dca2a8a28d661df5e8df483">01497</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a76b38ea13dca2a8a28d661df5e8df483">int_type</a>                     : 1;
<a name="l01498"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a5ea39f7fb82ee58f709453db805f734a">01498</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a5ea39f7fb82ee58f709453db805f734a">fil_cnt</a>                      : 4;
<a name="l01499"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#ad0d1f3b54ac08cbb71a5182619ef4225">01499</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#ad0d1f3b54ac08cbb71a5182619ef4225">fil_sel</a>                      : 4;
<a name="l01500"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a8d0065c5d448af4091dc39a64b9ade63">01500</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a8d0065c5d448af4091dc39a64b9ade63">clk_sel</a>                      : 2;
<a name="l01501"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a19fcd103c5c7320a64eef9b4fcb7fd84">01501</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a19fcd103c5c7320a64eef9b4fcb7fd84">clk_gen</a>                      : 1;
<a name="l01502"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#aeece6610088242e87ef63c81da413469">01502</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#aeece6610088242e87ef63c81da413469">reserved_15_63</a>               : 49;
<a name="l01503"></a>01503 <span class="preprocessor">#endif</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#ae7b1bde9b3753f1ccad4ac8a09f12166">s</a>;
<a name="l01505"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html">01505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html">cvmx_gpio_xbit_cfgx_cn30xx</a> {
<a name="l01506"></a>01506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a2d45717c0df4e125b724e77eae6f60bd">reserved_12_63</a>               : 52;
<a name="l01508"></a>01508     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a7b63daf92ceef2d865c1c27412d6c5a0">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Global counter bit-select (controls sample rate) */</span>
<a name="l01509"></a>01509     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a48e59746dcc8a90cf09ce2b8317813f8">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Number of consecutive samples to change state */</span>
<a name="l01510"></a>01510     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#ae997870492d31c3b59fc709810ab5f98">reserved_2_3</a>                 : 2;
<a name="l01511"></a>01511     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a3e9b03fe1701de4319d4a06879478f03">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l01512"></a>01512     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a9da2344f004c903723dd3feed3a2000d">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#else</span>
<a name="l01514"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a9da2344f004c903723dd3feed3a2000d">01514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a9da2344f004c903723dd3feed3a2000d">tx_oe</a>                        : 1;
<a name="l01515"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a3e9b03fe1701de4319d4a06879478f03">01515</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a3e9b03fe1701de4319d4a06879478f03">rx_xor</a>                       : 1;
<a name="l01516"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#ae997870492d31c3b59fc709810ab5f98">01516</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#ae997870492d31c3b59fc709810ab5f98">reserved_2_3</a>                 : 2;
<a name="l01517"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a48e59746dcc8a90cf09ce2b8317813f8">01517</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a48e59746dcc8a90cf09ce2b8317813f8">fil_cnt</a>                      : 4;
<a name="l01518"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a7b63daf92ceef2d865c1c27412d6c5a0">01518</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a7b63daf92ceef2d865c1c27412d6c5a0">fil_sel</a>                      : 4;
<a name="l01519"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a2d45717c0df4e125b724e77eae6f60bd">01519</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html#a2d45717c0df4e125b724e77eae6f60bd">reserved_12_63</a>               : 52;
<a name="l01520"></a>01520 <span class="preprocessor">#endif</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#a6d8ee207c18ec014dd456177358dba6d">cn30xx</a>;
<a name="l01522"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html#a91b5f8ffc1327ced36ef08766eee1708">01522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html">cvmx_gpio_xbit_cfgx_cn30xx</a>     <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#a91b5f8ffc1327ced36ef08766eee1708">cn31xx</a>;
<a name="l01523"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html#a20a1bc2782f90e8862d405bad327d529">01523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn30xx.html">cvmx_gpio_xbit_cfgx_cn30xx</a>     <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#a20a1bc2782f90e8862d405bad327d529">cn50xx</a>;
<a name="l01524"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html">01524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html">cvmx_gpio_xbit_cfgx_cn61xx</a> {
<a name="l01525"></a>01525 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a016e742670c7186b5e2e846fdae5a402">reserved_17_63</a>               : 47;
<a name="l01527"></a>01527     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a7f9678fc5fff70006bc8f6d23b1d24e9">synce_sel</a>                    : 2;  <span class="comment">/**&lt; Selects the QLM clock output</span>
<a name="l01528"></a>01528 <span class="comment">                                                         x0=Normal GPIO output</span>
<a name="l01529"></a>01529 <span class="comment">                                                         01=GPIO QLM clock selected by CSR GPIO_CLK_QLM0</span>
<a name="l01530"></a>01530 <span class="comment">                                                         11=GPIO QLM clock selected by CSR GPIO_CLK_QLM1 */</span>
<a name="l01531"></a>01531     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a38b075542e8f833a30778547460ded1e">clk_gen</a>                      : 1;  <span class="comment">/**&lt; When TX_OE is set, GPIO pin becomes a clock */</span>
<a name="l01532"></a>01532     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a58a2272567d44205df5638237d874167">clk_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which of the 4 GPIO clock generators */</span>
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a5fc22cb410c2300d8723333f341d9966">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Global counter bit-select (controls sample rate) */</span>
<a name="l01534"></a>01534     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a50fcd6aad842de92462aecf9b35cf0a2">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Number of consecutive samples to change state */</span>
<a name="l01535"></a>01535     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a46e309eae6359bedc7e5833ac6d3f58e">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt</span>
<a name="l01536"></a>01536 <span class="comment">                                                         0 = level (default)</span>
<a name="l01537"></a>01537 <span class="comment">                                                         1 = rising edge */</span>
<a name="l01538"></a>01538     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a9b2edcd1ee0b3804d1faf3ac0a36e552">int_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask to indicate which bits to raise interrupt */</span>
<a name="l01539"></a>01539     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a5cbb2d5f00733dc63eb822c3bd8ee16e">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#ab34bebb732f9b173f598a9c0e594d83a">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l01541"></a>01541 <span class="preprocessor">#else</span>
<a name="l01542"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#ab34bebb732f9b173f598a9c0e594d83a">01542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#ab34bebb732f9b173f598a9c0e594d83a">tx_oe</a>                        : 1;
<a name="l01543"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a5cbb2d5f00733dc63eb822c3bd8ee16e">01543</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a5cbb2d5f00733dc63eb822c3bd8ee16e">rx_xor</a>                       : 1;
<a name="l01544"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a9b2edcd1ee0b3804d1faf3ac0a36e552">01544</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a9b2edcd1ee0b3804d1faf3ac0a36e552">int_en</a>                       : 1;
<a name="l01545"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a46e309eae6359bedc7e5833ac6d3f58e">01545</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a46e309eae6359bedc7e5833ac6d3f58e">int_type</a>                     : 1;
<a name="l01546"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a50fcd6aad842de92462aecf9b35cf0a2">01546</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a50fcd6aad842de92462aecf9b35cf0a2">fil_cnt</a>                      : 4;
<a name="l01547"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a5fc22cb410c2300d8723333f341d9966">01547</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a5fc22cb410c2300d8723333f341d9966">fil_sel</a>                      : 4;
<a name="l01548"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a58a2272567d44205df5638237d874167">01548</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a58a2272567d44205df5638237d874167">clk_sel</a>                      : 2;
<a name="l01549"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a38b075542e8f833a30778547460ded1e">01549</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a38b075542e8f833a30778547460ded1e">clk_gen</a>                      : 1;
<a name="l01550"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a7f9678fc5fff70006bc8f6d23b1d24e9">01550</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a7f9678fc5fff70006bc8f6d23b1d24e9">synce_sel</a>                    : 2;
<a name="l01551"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a016e742670c7186b5e2e846fdae5a402">01551</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html#a016e742670c7186b5e2e846fdae5a402">reserved_17_63</a>               : 47;
<a name="l01552"></a>01552 <span class="preprocessor">#endif</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#a7bc80e49c617bbf101ff4449ff15f9ee">cn61xx</a>;
<a name="l01554"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html#acaeb9c447fd3edd459c805338d626567">01554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html">cvmx_gpio_xbit_cfgx_cn61xx</a>     <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#acaeb9c447fd3edd459c805338d626567">cn66xx</a>;
<a name="l01555"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html">cvmx_gpio_xbit_cfgx_cn70xx</a> {
<a name="l01556"></a>01556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a34fad7d01f2071149d0b0366555a9e32">reserved_21_63</a>               : 43;
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ad05bf094e7616108e97f09d5dc07d677">output_sel</a>                   : 5;  <span class="comment">/**&lt; Selects GPIO output. When [TX_OE] is set, selects</span>
<a name="l01559"></a>01559 <span class="comment">                                                         what output data is driven.</span>
<a name="l01560"></a>01560 <span class="comment">                                                           0x0 : TX Normal GPIO output, controlled by GPIO_TX.</span>
<a name="l01561"></a>01561 <span class="comment">                                                           0x1 : PTP_CKOUT, PTP CKOUT; see MIO_PTP_CLOCK_CFG.</span>
<a name="l01562"></a>01562 <span class="comment">                                                           0x2 : PTP_PPS, PTP PPS; see MIO_PTP_CLOCK_CFG.</span>
<a name="l01563"></a>01563 <span class="comment">                                                           0x3+a  :  CLK_SYNCE(0..1) see GPIO_CLK_SYNCE.</span>
<a name="l01564"></a>01564 <span class="comment">                                                           0x5+a  : MCD(0..2) Multi Core Debug output; see TBD</span>
<a name="l01565"></a>01565 <span class="comment">                                                           0x8    : LMC_ECC(0)  LMC ECC error detected.</span>
<a name="l01566"></a>01566 <span class="comment">                                                           0x9-0xf: Reserved.</span>
<a name="l01567"></a>01567 <span class="comment">                                                           0x10+a : GPIO_CLK_GEN(0..3), GPIO clock generator; See GPIO_CLK_GEN.</span>
<a name="l01568"></a>01568 <span class="comment">                                                           0x14   : USB0_VBUS_CTRL  see USB0 Vbus Control.</span>
<a name="l01569"></a>01569 <span class="comment">                                                           0x15   : SATA port0 cold presence power-on device.(p0_cp_pod)</span>
<a name="l01570"></a>01570 <span class="comment">                                                           0x16   : SATA port1 cold presence power-on device.(p1_cp_pod)</span>
<a name="l01571"></a>01571 <span class="comment">                                                           0x17   : SATA port0 LED  (p0_act_led)</span>
<a name="l01572"></a>01572 <span class="comment">                                                           0x18   : SATA port1 LED  (p1_act_led)</span>
<a name="l01573"></a>01573 <span class="comment">                                                           0x19   : USB1_VBUS_CTRL  see USB1 Vbus control.</span>
<a name="l01574"></a>01574 <span class="comment">                                                           0x1a-  : Reserved.</span>
<a name="l01575"></a>01575 <span class="comment">                                                         Note: GPIO[19:10] controls are ignored if PCM is enabled.  See PCM(0..3)_TDM_CFG */</span>
<a name="l01576"></a>01576     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#acc262ef6c1d40c1a917ba13a96d6c3de">reserved_12_15</a>               : 4;
<a name="l01577"></a>01577     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a3d107ad6ee65500752053a7d188f3b2c">fil_sel</a>                      : 4;  <span class="comment">/**&lt; Filter select. Global counter bit-select (controls sample rate).</span>
<a name="l01578"></a>01578 <span class="comment">                                                         Filter are XOR inverter are also appliable to GPIO input muxing signals and interrupts. */</span>
<a name="l01579"></a>01579     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ac13fec5bcc6dc95b49b578bfcc1ff34e">fil_cnt</a>                      : 4;  <span class="comment">/**&lt; Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.</span>
<a name="l01580"></a>01580 <span class="comment">                                                         Zero to disable the filter.</span>
<a name="l01581"></a>01581 <span class="comment">                                                         Filter are XOR inverter are also appliable to GPIO input muxing signals and interrupts. */</span>
<a name="l01582"></a>01582     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a17d5e987b9fe41f141d0d4a398c80843">int_type</a>                     : 1;  <span class="comment">/**&lt; Type of interrupt</span>
<a name="l01583"></a>01583 <span class="comment">                                                         0 = level (default)</span>
<a name="l01584"></a>01584 <span class="comment">                                                         1 = rising edge */</span>
<a name="l01585"></a>01585     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a079029e63a490e11c22a724e2b3fe7c6">int_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask to indicate which bits to raise interrupt */</span>
<a name="l01586"></a>01586     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a34eee1e05e1ed5b98263491e0606be23">rx_xor</a>                       : 1;  <span class="comment">/**&lt; Invert the GPIO pin */</span>
<a name="l01587"></a>01587     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ac905826b77783759aa4503071895f67a">tx_oe</a>                        : 1;  <span class="comment">/**&lt; Drive the GPIO pin as an output pin */</span>
<a name="l01588"></a>01588 <span class="preprocessor">#else</span>
<a name="l01589"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ac905826b77783759aa4503071895f67a">01589</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ac905826b77783759aa4503071895f67a">tx_oe</a>                        : 1;
<a name="l01590"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a34eee1e05e1ed5b98263491e0606be23">01590</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a34eee1e05e1ed5b98263491e0606be23">rx_xor</a>                       : 1;
<a name="l01591"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a079029e63a490e11c22a724e2b3fe7c6">01591</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a079029e63a490e11c22a724e2b3fe7c6">int_en</a>                       : 1;
<a name="l01592"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a17d5e987b9fe41f141d0d4a398c80843">01592</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a17d5e987b9fe41f141d0d4a398c80843">int_type</a>                     : 1;
<a name="l01593"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ac13fec5bcc6dc95b49b578bfcc1ff34e">01593</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ac13fec5bcc6dc95b49b578bfcc1ff34e">fil_cnt</a>                      : 4;
<a name="l01594"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a3d107ad6ee65500752053a7d188f3b2c">01594</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a3d107ad6ee65500752053a7d188f3b2c">fil_sel</a>                      : 4;
<a name="l01595"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#acc262ef6c1d40c1a917ba13a96d6c3de">01595</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#acc262ef6c1d40c1a917ba13a96d6c3de">reserved_12_15</a>               : 4;
<a name="l01596"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ad05bf094e7616108e97f09d5dc07d677">01596</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ad05bf094e7616108e97f09d5dc07d677">output_sel</a>                   : 5;
<a name="l01597"></a><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a34fad7d01f2071149d0b0366555a9e32">01597</a>     uint64_t <a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#a34fad7d01f2071149d0b0366555a9e32">reserved_21_63</a>               : 43;
<a name="l01598"></a>01598 <span class="preprocessor">#endif</span>
<a name="l01599"></a>01599 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#aa33539d374a9f8404d66824a73a54dd6">cn70xx</a>;
<a name="l01600"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html#aec6d5e7e977d9c5d8d82f9a6958e9325">01600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html">cvmx_gpio_xbit_cfgx_cn70xx</a>     <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#aec6d5e7e977d9c5d8d82f9a6958e9325">cn70xxp1</a>;
<a name="l01601"></a><a class="code" href="unioncvmx__gpio__xbit__cfgx.html#af7d4e12fed81aefca6ffe42476592137">01601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn61xx.html">cvmx_gpio_xbit_cfgx_cn61xx</a>     <a class="code" href="unioncvmx__gpio__xbit__cfgx.html#af7d4e12fed81aefca6ffe42476592137">cnf71xx</a>;
<a name="l01602"></a>01602 };
<a name="l01603"></a><a class="code" href="cvmx-gpio-defs_8h.html#a796d95f6a1b587092757fecb6c8164e0">01603</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__xbit__cfgx.html" title="cvmx_gpio_xbit_cfg#">cvmx_gpio_xbit_cfgx</a> <a class="code" href="unioncvmx__gpio__xbit__cfgx.html" title="cvmx_gpio_xbit_cfg#">cvmx_gpio_xbit_cfgx_t</a>;
<a name="l01604"></a>01604 
<a name="l01605"></a>01605 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
