vendor_name = ModelSim
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/skeleton_tb.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/Waveform.vwf
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/skeleton.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/skeleton_test.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/dffe.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/regfile.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/bitCheck.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/alu.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/freqdiv.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/processor.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/operchecker.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/imem.qip
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/imem.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/dmem.qip
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/dmem.v
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/Waveform1.vwf
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/db/altsyncram_bcg1.tdf
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/reference/out/mif_outputs/halfTestCases.mif
source_file = 1, D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor_o/db/altsyncram_0jf1.tdf
design_name = skeleton
instance = comp, \imem_clock~output , imem_clock~output, skeleton, 1
instance = comp, \dmem_clock~output , dmem_clock~output, skeleton, 1
instance = comp, \processor_clock~output , processor_clock~output, skeleton, 1
instance = comp, \regfile_clock~output , regfile_clock~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \clock_div_4|r_reg[0]~0 , clock_div_4|r_reg[0]~0, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
instance = comp, \clock_div_4|r_reg[0] , clock_div_4|r_reg[0], skeleton, 1
instance = comp, \clock_div_4|clk_track~0 , clock_div_4|clk_track~0, skeleton, 1
instance = comp, \clock_div_4|clk_track , clock_div_4|clk_track, skeleton, 1
