
compiler_outputs/hello_tester_2.bin:	file format ELF32-fgpu

Disassembly of section .text:
__eqsf2:
       0:	44 04 00 b2 	slt	r4, r2, r1
       4:	05 04 00 11 	addi	r5, r0, 1
       8:	06 fc ff 11 	addi	r6, r0, -1
       c:	03 14 00 10 	add	r3, r0, r5
      10:	c3 10 00 40 	movn	r3, r6, r4
      14:	24 08 00 b2 	slt	r4, r1, r2
      18:	07 14 00 10 	add	r7, r0, r5
      1c:	c7 10 00 40 	movn	r7, r6, r4
      20:	44 04 00 30 	and	r4, r2, r1
      24:	c4 10 00 b2 	slt	r4, r6, r4
      28:	e3 10 00 40 	movn	r3, r7, r4
      2c:	44 04 00 32 	or	r4, r2, r1
      30:	66 fc ff 19 	li	r6, 65535
      34:	26 fc ff 1d 	lui	r6, 32767
      38:	84 18 00 30 	and	r4, r4, r6
      3c:	03 10 00 48 	movz	r3, r0, r4
      40:	24 08 00 34 	xor	r4, r1, r2
      44:	03 10 00 48 	movz	r3, r0, r4
      48:	42 18 00 30 	and	r2, r2, r6
      4c:	04 00 00 19 	li	r4, 0
      50:	24 00 fe 1d 	lui	r4, 32640
      54:	82 08 00 b6 	sltu	r2, r4, r2
      58:	a3 08 00 40 	movn	r3, r5, r2
      5c:	21 18 00 30 	and	r1, r1, r6
      60:	81 04 00 b6 	sltu	r1, r4, r1
      64:	a3 04 00 40 	movn	r3, r5, r1
      68:	01 0c 00 10 	add	r1, r0, r3
      6c:	00 00 00 92 	ret

__nesf2:
      70:	44 04 00 b2 	slt	r4, r2, r1
      74:	05 04 00 11 	addi	r5, r0, 1
      78:	06 fc ff 11 	addi	r6, r0, -1
      7c:	03 14 00 10 	add	r3, r0, r5
      80:	c3 10 00 40 	movn	r3, r6, r4
      84:	24 08 00 b2 	slt	r4, r1, r2
      88:	07 14 00 10 	add	r7, r0, r5
      8c:	c7 10 00 40 	movn	r7, r6, r4
      90:	44 04 00 30 	and	r4, r2, r1
      94:	c4 10 00 b2 	slt	r4, r6, r4
      98:	e3 10 00 40 	movn	r3, r7, r4
      9c:	44 04 00 32 	or	r4, r2, r1
      a0:	66 fc ff 19 	li	r6, 65535
      a4:	26 fc ff 1d 	lui	r6, 32767
      a8:	84 18 00 30 	and	r4, r4, r6
      ac:	03 10 00 48 	movz	r3, r0, r4
      b0:	24 08 00 34 	xor	r4, r1, r2
      b4:	03 10 00 48 	movz	r3, r0, r4
      b8:	42 18 00 30 	and	r2, r2, r6
      bc:	04 00 00 19 	li	r4, 0
      c0:	24 00 fe 1d 	lui	r4, 32640
      c4:	82 08 00 b6 	sltu	r2, r4, r2
      c8:	a3 08 00 40 	movn	r3, r5, r2
      cc:	21 18 00 30 	and	r1, r1, r6
      d0:	81 04 00 b6 	sltu	r1, r4, r1
      d4:	a3 04 00 40 	movn	r3, r5, r1
      d8:	01 0c 00 10 	add	r1, r0, r3
      dc:	00 00 00 92 	ret

__lesf2:
      e0:	44 04 00 b2 	slt	r4, r2, r1
      e4:	05 04 00 11 	addi	r5, r0, 1
      e8:	06 fc ff 11 	addi	r6, r0, -1
      ec:	03 14 00 10 	add	r3, r0, r5
      f0:	c3 10 00 40 	movn	r3, r6, r4
      f4:	24 08 00 b2 	slt	r4, r1, r2
      f8:	07 14 00 10 	add	r7, r0, r5
      fc:	c7 10 00 40 	movn	r7, r6, r4
     100:	44 04 00 30 	and	r4, r2, r1
     104:	c4 10 00 b2 	slt	r4, r6, r4
     108:	e3 10 00 40 	movn	r3, r7, r4
     10c:	44 04 00 32 	or	r4, r2, r1
     110:	66 fc ff 19 	li	r6, 65535
     114:	26 fc ff 1d 	lui	r6, 32767
     118:	84 18 00 30 	and	r4, r4, r6
     11c:	03 10 00 48 	movz	r3, r0, r4
     120:	24 08 00 34 	xor	r4, r1, r2
     124:	03 10 00 48 	movz	r3, r0, r4
     128:	42 18 00 30 	and	r2, r2, r6
     12c:	04 00 00 19 	li	r4, 0
     130:	24 00 fe 1d 	lui	r4, 32640
     134:	82 08 00 b6 	sltu	r2, r4, r2
     138:	a3 08 00 40 	movn	r3, r5, r2
     13c:	21 18 00 30 	and	r1, r1, r6
     140:	81 04 00 b6 	sltu	r1, r4, r1
     144:	a3 04 00 40 	movn	r3, r5, r1
     148:	01 0c 00 10 	add	r1, r0, r3
     14c:	00 00 00 92 	ret

__ltsf2:
     150:	44 04 00 b2 	slt	r4, r2, r1
     154:	05 04 00 11 	addi	r5, r0, 1
     158:	06 fc ff 11 	addi	r6, r0, -1
     15c:	03 14 00 10 	add	r3, r0, r5
     160:	c3 10 00 40 	movn	r3, r6, r4
     164:	24 08 00 b2 	slt	r4, r1, r2
     168:	07 14 00 10 	add	r7, r0, r5
     16c:	c7 10 00 40 	movn	r7, r6, r4
     170:	44 04 00 30 	and	r4, r2, r1
     174:	c4 10 00 b2 	slt	r4, r6, r4
     178:	e3 10 00 40 	movn	r3, r7, r4
     17c:	44 04 00 32 	or	r4, r2, r1
     180:	66 fc ff 19 	li	r6, 65535
     184:	26 fc ff 1d 	lui	r6, 32767
     188:	84 18 00 30 	and	r4, r4, r6
     18c:	03 10 00 48 	movz	r3, r0, r4
     190:	24 08 00 34 	xor	r4, r1, r2
     194:	03 10 00 48 	movz	r3, r0, r4
     198:	42 18 00 30 	and	r2, r2, r6
     19c:	04 00 00 19 	li	r4, 0
     1a0:	24 00 fe 1d 	lui	r4, 32640
     1a4:	82 08 00 b6 	sltu	r2, r4, r2
     1a8:	a3 08 00 40 	movn	r3, r5, r2
     1ac:	21 18 00 30 	and	r1, r1, r6
     1b0:	81 04 00 b6 	sltu	r1, r4, r1
     1b4:	a3 04 00 40 	movn	r3, r5, r1
     1b8:	01 0c 00 10 	add	r1, r0, r3
     1bc:	00 00 00 92 	ret

__gesf2:
     1c0:	44 04 00 b2 	slt	r4, r2, r1
     1c4:	05 04 00 11 	addi	r5, r0, 1
     1c8:	06 fc ff 11 	addi	r6, r0, -1
     1cc:	03 14 00 10 	add	r3, r0, r5
     1d0:	c3 10 00 40 	movn	r3, r6, r4
     1d4:	24 08 00 b2 	slt	r4, r1, r2
     1d8:	c5 10 00 40 	movn	r5, r6, r4
     1dc:	44 04 00 30 	and	r4, r2, r1
     1e0:	c4 10 00 b2 	slt	r4, r6, r4
     1e4:	a3 10 00 40 	movn	r3, r5, r4
     1e8:	44 04 00 32 	or	r4, r2, r1
     1ec:	65 fc ff 19 	li	r5, 65535
     1f0:	25 fc ff 1d 	lui	r5, 32767
     1f4:	84 14 00 30 	and	r4, r4, r5
     1f8:	03 10 00 48 	movz	r3, r0, r4
     1fc:	24 08 00 34 	xor	r4, r1, r2
     200:	03 10 00 48 	movz	r3, r0, r4
     204:	42 14 00 30 	and	r2, r2, r5
     208:	04 00 00 19 	li	r4, 0
     20c:	24 00 fe 1d 	lui	r4, 32640
     210:	82 08 00 b6 	sltu	r2, r4, r2
     214:	c3 08 00 40 	movn	r3, r6, r2
     218:	21 14 00 30 	and	r1, r1, r5
     21c:	81 04 00 b6 	sltu	r1, r4, r1
     220:	c3 04 00 40 	movn	r3, r6, r1
     224:	01 0c 00 10 	add	r1, r0, r3
     228:	00 00 00 92 	ret

__gtsf2:
     22c:	44 04 00 b2 	slt	r4, r2, r1
     230:	05 04 00 11 	addi	r5, r0, 1
     234:	06 fc ff 11 	addi	r6, r0, -1
     238:	03 14 00 10 	add	r3, r0, r5
     23c:	c3 10 00 40 	movn	r3, r6, r4
     240:	24 08 00 b2 	slt	r4, r1, r2
     244:	c5 10 00 40 	movn	r5, r6, r4
     248:	44 04 00 30 	and	r4, r2, r1
     24c:	c4 10 00 b2 	slt	r4, r6, r4
     250:	a3 10 00 40 	movn	r3, r5, r4
     254:	44 04 00 32 	or	r4, r2, r1
     258:	65 fc ff 19 	li	r5, 65535
     25c:	25 fc ff 1d 	lui	r5, 32767
     260:	84 14 00 30 	and	r4, r4, r5
     264:	03 10 00 48 	movz	r3, r0, r4
     268:	24 08 00 34 	xor	r4, r1, r2
     26c:	03 10 00 48 	movz	r3, r0, r4
     270:	42 14 00 30 	and	r2, r2, r5
     274:	04 00 00 19 	li	r4, 0
     278:	24 00 fe 1d 	lui	r4, 32640
     27c:	82 08 00 b6 	sltu	r2, r4, r2
     280:	c3 08 00 40 	movn	r3, r6, r2
     284:	21 14 00 30 	and	r1, r1, r5
     288:	81 04 00 b6 	sltu	r1, r4, r1
     28c:	c3 04 00 40 	movn	r3, r6, r1
     290:	01 0c 00 10 	add	r1, r0, r3
     294:	00 00 00 92 	ret

__unordsf2:
     298:	63 fc ff 19 	li	r3, 65535
     29c:	23 fc ff 1d 	lui	r3, 32767
     2a0:	21 0c 00 30 	and	r1, r1, r3
     2a4:	42 0c 00 30 	and	r2, r2, r3
     2a8:	03 00 00 19 	li	r3, 0
     2ac:	23 00 fe 1d 	lui	r3, 32640
     2b0:	62 08 00 b6 	sltu	r2, r3, r2
     2b4:	61 04 00 b6 	sltu	r1, r3, r1
     2b8:	21 08 00 32 	or	r1, r1, r2
     2bc:	00 00 00 92 	ret

hello:
     2c0:	02 00 00 a8 	lp	r2, 0
     2c4:	03 00 00 a0 	lid	r3, 0
     2c8:	04 00 00 a1 	wgoff	r4, 0
     2cc:	81 0c 00 10 	add	r1, r4, r3
     2d0:	03 08 00 11 	addi	r3, r0, 2
     2d4:	61 28 00 62 	beq	r1, r3, 10
     2d8:	03 04 00 11 	addi	r3, r0, 1
     2dc:	61 04 00 62 	beq	r1, r3, 1
     2e0:	00 0c 00 62 	beq	r0, r0, 3

LBB7_4:
     2e4:	01 08 01 11 	addi	r1, r0, 66
     2e8:	61 08 00 79 	sb	r1, r2[r3]
     2ec:	00 18 00 62 	beq	r0, r0, 6

LBB7_2:
     2f0:	01 14 00 63 	bne	r1, r0, 5
     2f4:	01 04 01 11 	addi	r1, r0, 65
     2f8:	01 08 00 79 	sb	r1, r2[r0]
     2fc:	00 08 00 62 	beq	r0, r0, 2

LBB7_5:
     300:	01 0c 01 11 	addi	r1, r0, 67
     304:	61 08 00 79 	sb	r1, r2[r3]

LBB7_6:
     308:	00 00 00 92 	ret
