.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RPM */
.set RPM__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RPM__0__MASK, 0x40
.set RPM__0__PC, CYREG_PRT2_PC6
.set RPM__0__PORT, 2
.set RPM__0__SHIFT, 6
.set RPM__AG, CYREG_PRT2_AG
.set RPM__AMUX, CYREG_PRT2_AMUX
.set RPM__BIE, CYREG_PRT2_BIE
.set RPM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RPM__BYP, CYREG_PRT2_BYP
.set RPM__CTL, CYREG_PRT2_CTL
.set RPM__DM0, CYREG_PRT2_DM0
.set RPM__DM1, CYREG_PRT2_DM1
.set RPM__DM2, CYREG_PRT2_DM2
.set RPM__DR, CYREG_PRT2_DR
.set RPM__INP_DIS, CYREG_PRT2_INP_DIS
.set RPM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RPM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RPM__LCD_EN, CYREG_PRT2_LCD_EN
.set RPM__MASK, 0x40
.set RPM__PORT, 2
.set RPM__PRT, CYREG_PRT2_PRT
.set RPM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RPM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RPM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RPM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RPM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RPM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RPM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RPM__PS, CYREG_PRT2_PS
.set RPM__SHIFT, 6
.set RPM__SLW, CYREG_PRT2_SLW

/* RPM_isr */
.set RPM_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RPM_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RPM_isr__INTC_MASK, 0x02
.set RPM_isr__INTC_NUMBER, 1
.set RPM_isr__INTC_PRIOR_NUM, 7
.set RPM_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RPM_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RPM_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set RX_1__0__MASK, 0x40
.set RX_1__0__PC, CYREG_PRT12_PC6
.set RX_1__0__PORT, 12
.set RX_1__0__SHIFT, 6
.set RX_1__AG, CYREG_PRT12_AG
.set RX_1__BIE, CYREG_PRT12_BIE
.set RX_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX_1__BYP, CYREG_PRT12_BYP
.set RX_1__DM0, CYREG_PRT12_DM0
.set RX_1__DM1, CYREG_PRT12_DM1
.set RX_1__DM2, CYREG_PRT12_DM2
.set RX_1__DR, CYREG_PRT12_DR
.set RX_1__INP_DIS, CYREG_PRT12_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX_1__MASK, 0x40
.set RX_1__PORT, 12
.set RX_1__PRT, CYREG_PRT12_PRT
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX_1__PS, CYREG_PRT12_PS
.set RX_1__SHIFT, 6
.set RX_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX_1__SLW, CYREG_PRT12_SLW

/* TX_1 */
.set TX_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set TX_1__0__MASK, 0x80
.set TX_1__0__PC, CYREG_PRT12_PC7
.set TX_1__0__PORT, 12
.set TX_1__0__SHIFT, 7
.set TX_1__AG, CYREG_PRT12_AG
.set TX_1__BIE, CYREG_PRT12_BIE
.set TX_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_1__BYP, CYREG_PRT12_BYP
.set TX_1__DM0, CYREG_PRT12_DM0
.set TX_1__DM1, CYREG_PRT12_DM1
.set TX_1__DM2, CYREG_PRT12_DM2
.set TX_1__DR, CYREG_PRT12_DR
.set TX_1__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX_1__MASK, 0x80
.set TX_1__PORT, 12
.set TX_1__PRT, CYREG_PRT12_PRT
.set TX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_1__PS, CYREG_PRT12_PS
.set TX_1__SHIFT, 7
.set TX_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_1__SLW, CYREG_PRT12_SLW

/* ADC_A_ADC_SAR */
.set ADC_A_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_A_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_A_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_A_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_A_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_A_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_A_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_A_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_A_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_A_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_A_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_A_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_A_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_A_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_A_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_A_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_A_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_A_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_A_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_A_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_A_IRQ */
.set ADC_A_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_A_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_A_IRQ__INTC_MASK, 0x08
.set ADC_A_IRQ__INTC_NUMBER, 3
.set ADC_A_IRQ__INTC_PRIOR_NUM, 7
.set ADC_A_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ADC_A_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_A_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_A_theACLK */
.set ADC_A_theACLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_A_theACLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_A_theACLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_A_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_A_theACLK__INDEX, 0x03
.set ADC_A_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_A_theACLK__PM_ACT_MSK, 0x08
.set ADC_A_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_A_theACLK__PM_STBY_MSK, 0x08

/* ADC_V_ADC_SAR */
.set ADC_V_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_V_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_V_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_V_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_V_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_V_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_V_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_V_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_V_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_V_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_V_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_V_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_V_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_V_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_V_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_V_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_V_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_V_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_V_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_V_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_V_IRQ */
.set ADC_V_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_V_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_V_IRQ__INTC_MASK, 0x10
.set ADC_V_IRQ__INTC_NUMBER, 4
.set ADC_V_IRQ__INTC_PRIOR_NUM, 7
.set ADC_V_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set ADC_V_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_V_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_V_theACLK */
.set ADC_V_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_V_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_V_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_V_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_V_theACLK__INDEX, 0x02
.set ADC_V_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_V_theACLK__PM_ACT_MSK, 0x04
.set ADC_V_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_V_theACLK__PM_STBY_MSK, 0x04

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 7
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DMA_A */
.set DMA_A__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_A__DRQ_NUMBER, 0
.set DMA_A__NUMBEROF_TDS, 0
.set DMA_A__PRIORITY, 2
.set DMA_A__TERMIN_EN, 0
.set DMA_A__TERMIN_SEL, 0
.set DMA_A__TERMOUT0_EN, 1
.set DMA_A__TERMOUT0_SEL, 0
.set DMA_A__TERMOUT1_EN, 0
.set DMA_A__TERMOUT1_SEL, 0

/* DMA_V */
.set DMA_V__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_V__DRQ_NUMBER, 1
.set DMA_V__NUMBEROF_TDS, 0
.set DMA_V__PRIORITY, 2
.set DMA_V__TERMIN_EN, 0
.set DMA_V__TERMIN_SEL, 0
.set DMA_V__TERMOUT0_EN, 1
.set DMA_V__TERMOUT0_SEL, 1
.set DMA_V__TERMOUT1_EN, 0
.set DMA_V__TERMOUT1_SEL, 0

/* PGA_1_SC */
.set PGA_1_SC__BST, CYREG_SC1_BST
.set PGA_1_SC__CLK, CYREG_SC1_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x02
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x02
.set PGA_1_SC__CR0, CYREG_SC1_CR0
.set PGA_1_SC__CR1, CYREG_SC1_CR1
.set PGA_1_SC__CR2, CYREG_SC1_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x02
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x02
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x02
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x02
.set PGA_1_SC__SW0, CYREG_SC1_SW0
.set PGA_1_SC__SW10, CYREG_SC1_SW10
.set PGA_1_SC__SW2, CYREG_SC1_SW2
.set PGA_1_SC__SW3, CYREG_SC1_SW3
.set PGA_1_SC__SW4, CYREG_SC1_SW4
.set PGA_1_SC__SW6, CYREG_SC1_SW6
.set PGA_1_SC__SW7, CYREG_SC1_SW7
.set PGA_1_SC__SW8, CYREG_SC1_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x02

/* PGA_2_SC */
.set PGA_2_SC__BST, CYREG_SC0_BST
.set PGA_2_SC__CLK, CYREG_SC0_CLK
.set PGA_2_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_2_SC__CMPINV_MASK, 0x01
.set PGA_2_SC__CPTR, CYREG_SC_CPTR
.set PGA_2_SC__CPTR_MASK, 0x01
.set PGA_2_SC__CR0, CYREG_SC0_CR0
.set PGA_2_SC__CR1, CYREG_SC0_CR1
.set PGA_2_SC__CR2, CYREG_SC0_CR2
.set PGA_2_SC__MSK, CYREG_SC_MSK
.set PGA_2_SC__MSK_MASK, 0x01
.set PGA_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_2_SC__PM_ACT_MSK, 0x01
.set PGA_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_2_SC__PM_STBY_MSK, 0x01
.set PGA_2_SC__SR, CYREG_SC_SR
.set PGA_2_SC__SR_MASK, 0x01
.set PGA_2_SC__SW0, CYREG_SC0_SW0
.set PGA_2_SC__SW10, CYREG_SC0_SW10
.set PGA_2_SC__SW2, CYREG_SC0_SW2
.set PGA_2_SC__SW3, CYREG_SC0_SW3
.set PGA_2_SC__SW4, CYREG_SC0_SW4
.set PGA_2_SC__SW6, CYREG_SC0_SW6
.set PGA_2_SC__SW7, CYREG_SC0_SW7
.set PGA_2_SC__SW8, CYREG_SC0_SW8
.set PGA_2_SC__WRK1, CYREG_SC_WRK1
.set PGA_2_SC__WRK1_MASK, 0x01

/* isr_A */
.set isr_A__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_A__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_A__INTC_MASK, 0x01
.set isr_A__INTC_NUMBER, 0
.set isr_A__INTC_PRIOR_NUM, 7
.set isr_A__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_A__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_A__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_V */
.set isr_V__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_V__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_V__INTC_MASK, 0x100
.set isr_V__INTC_NUMBER, 8
.set isr_V__INTC_PRIOR_NUM, 7
.set isr_V__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_V__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_V__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Comp_1_ctComp */
.set Comp_1_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_1_ctComp__CMP_MASK, 0x04
.set Comp_1_ctComp__CMP_NUMBER, 2
.set Comp_1_ctComp__CR, CYREG_CMP2_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x04
.set Comp_1_ctComp__LUT__MSK_SHIFT, 2
.set Comp_1_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x04
.set Comp_1_ctComp__LUT__SR_SHIFT, 2
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x04
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x04
.set Comp_1_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x04
.set Comp_1_ctComp__WRK_SHIFT, 2

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x04
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x10
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x10

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x05
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x20
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x20

/* HornPWM */
.set HornPWM__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set HornPWM__0__MASK, 0x40
.set HornPWM__0__PC, CYREG_PRT1_PC6
.set HornPWM__0__PORT, 1
.set HornPWM__0__SHIFT, 6
.set HornPWM__AG, CYREG_PRT1_AG
.set HornPWM__AMUX, CYREG_PRT1_AMUX
.set HornPWM__BIE, CYREG_PRT1_BIE
.set HornPWM__BIT_MASK, CYREG_PRT1_BIT_MASK
.set HornPWM__BYP, CYREG_PRT1_BYP
.set HornPWM__CTL, CYREG_PRT1_CTL
.set HornPWM__DM0, CYREG_PRT1_DM0
.set HornPWM__DM1, CYREG_PRT1_DM1
.set HornPWM__DM2, CYREG_PRT1_DM2
.set HornPWM__DR, CYREG_PRT1_DR
.set HornPWM__INP_DIS, CYREG_PRT1_INP_DIS
.set HornPWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set HornPWM__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set HornPWM__LCD_EN, CYREG_PRT1_LCD_EN
.set HornPWM__MASK, 0x40
.set HornPWM__PORT, 1
.set HornPWM__PRT, CYREG_PRT1_PRT
.set HornPWM__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set HornPWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set HornPWM__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set HornPWM__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set HornPWM__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set HornPWM__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set HornPWM__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set HornPWM__PS, CYREG_PRT1_PS
.set HornPWM__SHIFT, 6
.set HornPWM__SLW, CYREG_PRT1_SLW

/* Motor_A */
.set Motor_A__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Motor_A__0__MASK, 0x08
.set Motor_A__0__PC, CYREG_PRT3_PC3
.set Motor_A__0__PORT, 3
.set Motor_A__0__SHIFT, 3
.set Motor_A__AG, CYREG_PRT3_AG
.set Motor_A__AMUX, CYREG_PRT3_AMUX
.set Motor_A__BIE, CYREG_PRT3_BIE
.set Motor_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_A__BYP, CYREG_PRT3_BYP
.set Motor_A__CTL, CYREG_PRT3_CTL
.set Motor_A__DM0, CYREG_PRT3_DM0
.set Motor_A__DM1, CYREG_PRT3_DM1
.set Motor_A__DM2, CYREG_PRT3_DM2
.set Motor_A__DR, CYREG_PRT3_DR
.set Motor_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_A__MASK, 0x08
.set Motor_A__PORT, 3
.set Motor_A__PRT, CYREG_PRT3_PRT
.set Motor_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_A__PS, CYREG_PRT3_PS
.set Motor_A__SHIFT, 3
.set Motor_A__SLW, CYREG_PRT3_SLW

/* Motor_A_gnd */
.set Motor_A_gnd__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Motor_A_gnd__0__MASK, 0x04
.set Motor_A_gnd__0__PC, CYREG_PRT3_PC2
.set Motor_A_gnd__0__PORT, 3
.set Motor_A_gnd__0__SHIFT, 2
.set Motor_A_gnd__AG, CYREG_PRT3_AG
.set Motor_A_gnd__AMUX, CYREG_PRT3_AMUX
.set Motor_A_gnd__BIE, CYREG_PRT3_BIE
.set Motor_A_gnd__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_A_gnd__BYP, CYREG_PRT3_BYP
.set Motor_A_gnd__CTL, CYREG_PRT3_CTL
.set Motor_A_gnd__DM0, CYREG_PRT3_DM0
.set Motor_A_gnd__DM1, CYREG_PRT3_DM1
.set Motor_A_gnd__DM2, CYREG_PRT3_DM2
.set Motor_A_gnd__DR, CYREG_PRT3_DR
.set Motor_A_gnd__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_A_gnd__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_A_gnd__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_A_gnd__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_A_gnd__MASK, 0x04
.set Motor_A_gnd__PORT, 3
.set Motor_A_gnd__PRT, CYREG_PRT3_PRT
.set Motor_A_gnd__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_A_gnd__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_A_gnd__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_A_gnd__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_A_gnd__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_A_gnd__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_A_gnd__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_A_gnd__PS, CYREG_PRT3_PS
.set Motor_A_gnd__SHIFT, 2
.set Motor_A_gnd__SLW, CYREG_PRT3_SLW

/* Motor_V */
.set Motor_V__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Motor_V__0__MASK, 0x20
.set Motor_V__0__PC, CYREG_PRT3_PC5
.set Motor_V__0__PORT, 3
.set Motor_V__0__SHIFT, 5
.set Motor_V__AG, CYREG_PRT3_AG
.set Motor_V__AMUX, CYREG_PRT3_AMUX
.set Motor_V__BIE, CYREG_PRT3_BIE
.set Motor_V__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_V__BYP, CYREG_PRT3_BYP
.set Motor_V__CTL, CYREG_PRT3_CTL
.set Motor_V__DM0, CYREG_PRT3_DM0
.set Motor_V__DM1, CYREG_PRT3_DM1
.set Motor_V__DM2, CYREG_PRT3_DM2
.set Motor_V__DR, CYREG_PRT3_DR
.set Motor_V__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_V__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_V__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_V__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_V__MASK, 0x20
.set Motor_V__PORT, 3
.set Motor_V__PRT, CYREG_PRT3_PRT
.set Motor_V__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_V__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_V__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_V__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_V__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_V__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_V__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_V__PS, CYREG_PRT3_PS
.set Motor_V__SHIFT, 5
.set Motor_V__SLW, CYREG_PRT3_SLW

/* Motor_V_gnd */
.set Motor_V_gnd__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Motor_V_gnd__0__MASK, 0x10
.set Motor_V_gnd__0__PC, CYREG_PRT3_PC4
.set Motor_V_gnd__0__PORT, 3
.set Motor_V_gnd__0__SHIFT, 4
.set Motor_V_gnd__AG, CYREG_PRT3_AG
.set Motor_V_gnd__AMUX, CYREG_PRT3_AMUX
.set Motor_V_gnd__BIE, CYREG_PRT3_BIE
.set Motor_V_gnd__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_V_gnd__BYP, CYREG_PRT3_BYP
.set Motor_V_gnd__CTL, CYREG_PRT3_CTL
.set Motor_V_gnd__DM0, CYREG_PRT3_DM0
.set Motor_V_gnd__DM1, CYREG_PRT3_DM1
.set Motor_V_gnd__DM2, CYREG_PRT3_DM2
.set Motor_V_gnd__DR, CYREG_PRT3_DR
.set Motor_V_gnd__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_V_gnd__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_V_gnd__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_V_gnd__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_V_gnd__MASK, 0x10
.set Motor_V_gnd__PORT, 3
.set Motor_V_gnd__PRT, CYREG_PRT3_PRT
.set Motor_V_gnd__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_V_gnd__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_V_gnd__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_V_gnd__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_V_gnd__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_V_gnd__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_V_gnd__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_V_gnd__PS, CYREG_PRT3_PS
.set Motor_V_gnd__SHIFT, 4
.set Motor_V_gnd__SLW, CYREG_PRT3_SLW

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* Padel_in */
.set Padel_in__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Padel_in__0__MASK, 0x10
.set Padel_in__0__PC, CYREG_PRT2_PC4
.set Padel_in__0__PORT, 2
.set Padel_in__0__SHIFT, 4
.set Padel_in__AG, CYREG_PRT2_AG
.set Padel_in__AMUX, CYREG_PRT2_AMUX
.set Padel_in__BIE, CYREG_PRT2_BIE
.set Padel_in__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Padel_in__BYP, CYREG_PRT2_BYP
.set Padel_in__CTL, CYREG_PRT2_CTL
.set Padel_in__DM0, CYREG_PRT2_DM0
.set Padel_in__DM1, CYREG_PRT2_DM1
.set Padel_in__DM2, CYREG_PRT2_DM2
.set Padel_in__DR, CYREG_PRT2_DR
.set Padel_in__INP_DIS, CYREG_PRT2_INP_DIS
.set Padel_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Padel_in__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Padel_in__LCD_EN, CYREG_PRT2_LCD_EN
.set Padel_in__MASK, 0x10
.set Padel_in__PORT, 2
.set Padel_in__PRT, CYREG_PRT2_PRT
.set Padel_in__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Padel_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Padel_in__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Padel_in__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Padel_in__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Padel_in__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Padel_in__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Padel_in__PS, CYREG_PRT2_PS
.set Padel_in__SHIFT, 4
.set Padel_in__SLW, CYREG_PRT2_SLW

/* emFile_1_Clock_1 */
.set emFile_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set emFile_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set emFile_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set emFile_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_1_Clock_1__INDEX, 0x00
.set emFile_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_1_Clock_1__PM_ACT_MSK, 0x01
.set emFile_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_1_Clock_1__PM_STBY_MSK, 0x01

/* emFile_1_miso0 */
.set emFile_1_miso0__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set emFile_1_miso0__0__MASK, 0x08
.set emFile_1_miso0__0__PC, CYREG_PRT0_PC3
.set emFile_1_miso0__0__PORT, 0
.set emFile_1_miso0__0__SHIFT, 3
.set emFile_1_miso0__AG, CYREG_PRT0_AG
.set emFile_1_miso0__AMUX, CYREG_PRT0_AMUX
.set emFile_1_miso0__BIE, CYREG_PRT0_BIE
.set emFile_1_miso0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_1_miso0__BYP, CYREG_PRT0_BYP
.set emFile_1_miso0__CTL, CYREG_PRT0_CTL
.set emFile_1_miso0__DM0, CYREG_PRT0_DM0
.set emFile_1_miso0__DM1, CYREG_PRT0_DM1
.set emFile_1_miso0__DM2, CYREG_PRT0_DM2
.set emFile_1_miso0__DR, CYREG_PRT0_DR
.set emFile_1_miso0__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_1_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set emFile_1_miso0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_1_miso0__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_1_miso0__MASK, 0x08
.set emFile_1_miso0__PORT, 0
.set emFile_1_miso0__PRT, CYREG_PRT0_PRT
.set emFile_1_miso0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_1_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_1_miso0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_1_miso0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_1_miso0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_1_miso0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_1_miso0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_1_miso0__PS, CYREG_PRT0_PS
.set emFile_1_miso0__SHIFT, 3
.set emFile_1_miso0__SLW, CYREG_PRT0_SLW

/* emFile_1_mosi0 */
.set emFile_1_mosi0__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set emFile_1_mosi0__0__MASK, 0x80
.set emFile_1_mosi0__0__PC, CYREG_PRT0_PC7
.set emFile_1_mosi0__0__PORT, 0
.set emFile_1_mosi0__0__SHIFT, 7
.set emFile_1_mosi0__AG, CYREG_PRT0_AG
.set emFile_1_mosi0__AMUX, CYREG_PRT0_AMUX
.set emFile_1_mosi0__BIE, CYREG_PRT0_BIE
.set emFile_1_mosi0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_1_mosi0__BYP, CYREG_PRT0_BYP
.set emFile_1_mosi0__CTL, CYREG_PRT0_CTL
.set emFile_1_mosi0__DM0, CYREG_PRT0_DM0
.set emFile_1_mosi0__DM1, CYREG_PRT0_DM1
.set emFile_1_mosi0__DM2, CYREG_PRT0_DM2
.set emFile_1_mosi0__DR, CYREG_PRT0_DR
.set emFile_1_mosi0__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_1_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set emFile_1_mosi0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_1_mosi0__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_1_mosi0__MASK, 0x80
.set emFile_1_mosi0__PORT, 0
.set emFile_1_mosi0__PRT, CYREG_PRT0_PRT
.set emFile_1_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_1_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_1_mosi0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_1_mosi0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_1_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_1_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_1_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_1_mosi0__PS, CYREG_PRT0_PS
.set emFile_1_mosi0__SHIFT, 7
.set emFile_1_mosi0__SLW, CYREG_PRT0_SLW

/* emFile_1_sclk0 */
.set emFile_1_sclk0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set emFile_1_sclk0__0__MASK, 0x01
.set emFile_1_sclk0__0__PC, CYREG_PRT0_PC0
.set emFile_1_sclk0__0__PORT, 0
.set emFile_1_sclk0__0__SHIFT, 0
.set emFile_1_sclk0__AG, CYREG_PRT0_AG
.set emFile_1_sclk0__AMUX, CYREG_PRT0_AMUX
.set emFile_1_sclk0__BIE, CYREG_PRT0_BIE
.set emFile_1_sclk0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_1_sclk0__BYP, CYREG_PRT0_BYP
.set emFile_1_sclk0__CTL, CYREG_PRT0_CTL
.set emFile_1_sclk0__DM0, CYREG_PRT0_DM0
.set emFile_1_sclk0__DM1, CYREG_PRT0_DM1
.set emFile_1_sclk0__DM2, CYREG_PRT0_DM2
.set emFile_1_sclk0__DR, CYREG_PRT0_DR
.set emFile_1_sclk0__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_1_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set emFile_1_sclk0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_1_sclk0__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_1_sclk0__MASK, 0x01
.set emFile_1_sclk0__PORT, 0
.set emFile_1_sclk0__PRT, CYREG_PRT0_PRT
.set emFile_1_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_1_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_1_sclk0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_1_sclk0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_1_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_1_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_1_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_1_sclk0__PS, CYREG_PRT0_PS
.set emFile_1_sclk0__SHIFT, 0
.set emFile_1_sclk0__SLW, CYREG_PRT0_SLW

/* emFile_1_SPI0_BSPIM */
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_1_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_1_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_1_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB06_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB06_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB06_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB06_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB06_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB06_F1
.set emFile_1_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_1_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_1_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_1_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set emFile_1_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_1_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_1_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_1_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_1_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST

/* emFile_1_SPI0_CS */
.set emFile_1_SPI0_CS__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set emFile_1_SPI0_CS__0__MASK, 0x10
.set emFile_1_SPI0_CS__0__PC, CYREG_PRT0_PC4
.set emFile_1_SPI0_CS__0__PORT, 0
.set emFile_1_SPI0_CS__0__SHIFT, 4
.set emFile_1_SPI0_CS__AG, CYREG_PRT0_AG
.set emFile_1_SPI0_CS__AMUX, CYREG_PRT0_AMUX
.set emFile_1_SPI0_CS__BIE, CYREG_PRT0_BIE
.set emFile_1_SPI0_CS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_1_SPI0_CS__BYP, CYREG_PRT0_BYP
.set emFile_1_SPI0_CS__CTL, CYREG_PRT0_CTL
.set emFile_1_SPI0_CS__DM0, CYREG_PRT0_DM0
.set emFile_1_SPI0_CS__DM1, CYREG_PRT0_DM1
.set emFile_1_SPI0_CS__DM2, CYREG_PRT0_DM2
.set emFile_1_SPI0_CS__DR, CYREG_PRT0_DR
.set emFile_1_SPI0_CS__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_1_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set emFile_1_SPI0_CS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_1_SPI0_CS__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_1_SPI0_CS__MASK, 0x10
.set emFile_1_SPI0_CS__PORT, 0
.set emFile_1_SPI0_CS__PRT, CYREG_PRT0_PRT
.set emFile_1_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_1_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_1_SPI0_CS__PS, CYREG_PRT0_PS
.set emFile_1_SPI0_CS__SHIFT, 4
.set emFile_1_SPI0_CS__SLW, CYREG_PRT0_SLW

/* HornInput */
.set HornInput__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set HornInput__0__MASK, 0x80
.set HornInput__0__PC, CYREG_PRT1_PC7
.set HornInput__0__PORT, 1
.set HornInput__0__SHIFT, 7
.set HornInput__AG, CYREG_PRT1_AG
.set HornInput__AMUX, CYREG_PRT1_AMUX
.set HornInput__BIE, CYREG_PRT1_BIE
.set HornInput__BIT_MASK, CYREG_PRT1_BIT_MASK
.set HornInput__BYP, CYREG_PRT1_BYP
.set HornInput__CTL, CYREG_PRT1_CTL
.set HornInput__DM0, CYREG_PRT1_DM0
.set HornInput__DM1, CYREG_PRT1_DM1
.set HornInput__DM2, CYREG_PRT1_DM2
.set HornInput__DR, CYREG_PRT1_DR
.set HornInput__INP_DIS, CYREG_PRT1_INP_DIS
.set HornInput__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set HornInput__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set HornInput__LCD_EN, CYREG_PRT1_LCD_EN
.set HornInput__MASK, 0x80
.set HornInput__PORT, 1
.set HornInput__PRT, CYREG_PRT1_PRT
.set HornInput__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set HornInput__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set HornInput__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set HornInput__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set HornInput__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set HornInput__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set HornInput__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set HornInput__PS, CYREG_PRT1_PS
.set HornInput__SHIFT, 7
.set HornInput__SLW, CYREG_PRT1_SLW

/* Motor_out */
.set Motor_out__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Motor_out__0__MASK, 0x01
.set Motor_out__0__PC, CYREG_PRT2_PC0
.set Motor_out__0__PORT, 2
.set Motor_out__0__SHIFT, 0
.set Motor_out__AG, CYREG_PRT2_AG
.set Motor_out__AMUX, CYREG_PRT2_AMUX
.set Motor_out__BIE, CYREG_PRT2_BIE
.set Motor_out__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_out__BYP, CYREG_PRT2_BYP
.set Motor_out__CTL, CYREG_PRT2_CTL
.set Motor_out__DM0, CYREG_PRT2_DM0
.set Motor_out__DM1, CYREG_PRT2_DM1
.set Motor_out__DM2, CYREG_PRT2_DM2
.set Motor_out__DR, CYREG_PRT2_DR
.set Motor_out__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_out__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_out__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_out__MASK, 0x01
.set Motor_out__PORT, 2
.set Motor_out__PRT, CYREG_PRT2_PRT
.set Motor_out__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_out__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_out__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_out__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_out__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_out__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_out__PS, CYREG_PRT2_PS
.set Motor_out__SHIFT, 0
.set Motor_out__SLW, CYREG_PRT2_SLW

/* PWM_motor_PWMUDB */
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_motor_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_motor_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Timer_RPM_TimerUDB */
.set Timer_RPM_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_RPM_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_RPM_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_RPM_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_RPM_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_RPM_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Timer_RPM_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_RPM_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_RPM_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_RPM_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_RPM_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_RPM_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Timer_RPM_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_RPM_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_RPM_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Timer_RPM_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x20
.set USBUART_1_ep_1__INTC_NUMBER, 5
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x40
.set USBUART_1_ep_2__INTC_NUMBER, 6
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x80
.set USBUART_1_ep_3__INTC_NUMBER, 7
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* isr_motor */
.set isr_motor__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_motor__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_motor__INTC_MASK, 0x200
.set isr_motor__INTC_NUMBER, 9
.set isr_motor__INTC_PRIOR_NUM, 7
.set isr_motor__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_motor__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_motor__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_motor */
.set Clock_motor__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_motor__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_motor__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_motor__CFG2_SRC_SEL_MASK, 0x07
.set Clock_motor__INDEX, 0x07
.set Clock_motor__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_motor__PM_ACT_MSK, 0x80
.set Clock_motor__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_motor__PM_STBY_MSK, 0x80

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Status_Reg_1_sts_sts_reg__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB12_MSK
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB12_ST

/* Pin_Speedometer */
.set Pin_Speedometer__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Pin_Speedometer__0__MASK, 0x08
.set Pin_Speedometer__0__PC, CYREG_PRT12_PC3
.set Pin_Speedometer__0__PORT, 12
.set Pin_Speedometer__0__SHIFT, 3
.set Pin_Speedometer__AG, CYREG_PRT12_AG
.set Pin_Speedometer__BIE, CYREG_PRT12_BIE
.set Pin_Speedometer__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Speedometer__BYP, CYREG_PRT12_BYP
.set Pin_Speedometer__DM0, CYREG_PRT12_DM0
.set Pin_Speedometer__DM1, CYREG_PRT12_DM1
.set Pin_Speedometer__DM2, CYREG_PRT12_DM2
.set Pin_Speedometer__DR, CYREG_PRT12_DR
.set Pin_Speedometer__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Speedometer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_Speedometer__MASK, 0x08
.set Pin_Speedometer__PORT, 12
.set Pin_Speedometer__PRT, CYREG_PRT12_PRT
.set Pin_Speedometer__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Speedometer__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Speedometer__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Speedometer__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Speedometer__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Speedometer__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Speedometer__PS, CYREG_PRT12_PS
.set Pin_Speedometer__SHIFT, 3
.set Pin_Speedometer__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Speedometer__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Speedometer__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Speedometer__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Speedometer__SLW, CYREG_PRT12_SLW

/* Speedometer_isr */
.set Speedometer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Speedometer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Speedometer_isr__INTC_MASK, 0x04
.set Speedometer_isr__INTC_NUMBER, 2
.set Speedometer_isr__INTC_PRIOR_NUM, 7
.set Speedometer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Speedometer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Speedometer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_overCurrent */
.set isr_overCurrent__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_overCurrent__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_overCurrent__INTC_MASK, 0x400
.set isr_overCurrent__INTC_NUMBER, 10
.set isr_overCurrent__INTC_PRIOR_NUM, 7
.set isr_overCurrent__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_overCurrent__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_overCurrent__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Speedometer_TimerUDB */
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_Speedometer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* clock_Speedometer */
.set clock_Speedometer__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set clock_Speedometer__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set clock_Speedometer__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set clock_Speedometer__CFG2_SRC_SEL_MASK, 0x07
.set clock_Speedometer__INDEX, 0x06
.set clock_Speedometer__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock_Speedometer__PM_ACT_MSK, 0x40
.set clock_Speedometer__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock_Speedometer__PM_STBY_MSK, 0x40

/* Status_Reg_OverCurrent */
.set Status_Reg_OverCurrent_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_OverCurrent_sts_sts_reg__0__POS, 0
.set Status_Reg_OverCurrent_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Status_Reg_OverCurrent_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Status_Reg_OverCurrent_sts_sts_reg__MASK, 0x01
.set Status_Reg_OverCurrent_sts_sts_reg__MASK_REG, CYREG_B0_UDB07_MSK
.set Status_Reg_OverCurrent_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Status_Reg_OverCurrent_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Status_Reg_OverCurrent_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Status_Reg_OverCurrent_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set Status_Reg_OverCurrent_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set Status_Reg_OverCurrent_sts_sts_reg__STATUS_REG, CYREG_B0_UDB07_ST

/* Control_Reg_motor_reset */
.set Control_Reg_motor_reset_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_motor_reset_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_motor_reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_motor_reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Control_Reg_motor_reset_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000071E
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
