module partsel_00269(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [29:5] x4;
  wire [6:29] x5;
  wire signed [25:3] x6;
  wire signed [0:30] x7;
  wire signed [4:25] x8;
  wire signed [28:5] x9;
  wire [4:30] x10;
  wire [2:25] x11;
  wire [29:4] x12;
  wire [27:3] x13;
  wire [6:26] x14;
  wire [0:24] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [30:0] p0 = 80577996;
  localparam [30:3] p1 = 556066986;
  localparam signed [3:24] p2 = 994623422;
  localparam signed [7:24] p3 = 407409492;
  assign x4 = p3[23];
  assign x5 = p3;
  assign x6 = ({p3[22], ({p2[22 + s2 +: 7], (x3[9] | p2[12 + s3 -: 1])} & (ctrl[2] || !ctrl[3] || ctrl[1] ? ((p2 + x1[30 + s3 -: 5]) - p0[9 + s3 +: 5]) : x0[0 + s1 -: 6]))} ^ {2{p1}});
  assign x7 = ((p2[20] | ({2{x4[9]}} | p1[11 +: 2])) ^ p2[17 + s3 -: 7]);
  assign x8 = p0[21];
  assign x9 = x7[16 +: 4];
  assign x10 = {2{x8[18 -: 1]}};
  assign x11 = {({2{(((p0[17 + s1 -: 3] - x0[17]) & p0[11 + s1]) + p0[19 +: 1])}} & p2[10]), (!ctrl[0] && ctrl[3] && !ctrl[0] ? x3[12 -: 2] : (x3[18 + s0 -: 5] + x6[9]))};
  assign x12 = x0[16 +: 1];
  assign x13 = ({2{((x5[14 -: 2] - (((x11[18] | x12) ^ x0[8 +: 1]) ^ p2)) ^ (p0[22 -: 1] | (ctrl[0] && !ctrl[2] || ctrl[3] ? p0[20 -: 2] : p0)))}} & x11[20 -: 4]);
  assign x14 = x3[28 + s2 -: 5];
  assign x15 = p2[27 + s1 -: 6];
  assign y0 = (ctrl[0] || ctrl[2] || !ctrl[0] ? x6 : x8[13 +: 1]);
  assign y1 = x7[14 + s0 -: 3];
  assign y2 = p3[20 + s2 +: 4];
  assign y3 = {(x1[23] | (p0[13 + s3 -: 6] ^ x15)), p2[15 +: 2]};
endmodule
