Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 250ab8b0fb024839b7d1ddd91b2ce788 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PRODUCT_SELECTOR_tb_behav xil_defaultlib.PRODUCT_SELECTOR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.PRODUCT_SELECTOR [product_selector_default]
Compiling architecture sim of entity xil_defaultlib.product_selector_tb
Built simulation snapshot PRODUCT_SELECTOR_tb_behav
