--
--	Conversion of Bootloadable.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Apr 27 14:10:30 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_108 : bit;
SIGNAL \Esp_UART:Net_9\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \Esp_UART:Net_61\ : bit;
SIGNAL \Esp_UART:BUART:clock_op\ : bit;
SIGNAL \Esp_UART:BUART:reset_reg\ : bit;
SIGNAL \Esp_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \Esp_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \Esp_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \Esp_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \Esp_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Esp_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Esp_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Esp_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Esp_UART:BUART:reset_sr\ : bit;
SIGNAL \Esp_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \Esp_UART:BUART:txn\ : bit;
SIGNAL \Esp_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \Esp_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \Esp_UART:BUART:tx_state_1\ : bit;
SIGNAL \Esp_UART:BUART:tx_state_0\ : bit;
SIGNAL \Esp_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:tx_shift_out\ : bit;
SIGNAL \Esp_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Esp_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:counter_load_not\ : bit;
SIGNAL \Esp_UART:BUART:tx_state_2\ : bit;
SIGNAL \Esp_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Esp_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_7\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_6\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_5\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_4\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_3\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_2\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_1\ : bit;
SIGNAL \Esp_UART:BUART:sc_out_0\ : bit;
SIGNAL \Esp_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_6\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_5\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_4\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_0\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_1\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_2\ : bit;
SIGNAL \Esp_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_105 : bit;
SIGNAL \Esp_UART:BUART:tx_bitclk\ : bit;
SIGNAL \Esp_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Esp_UART:BUART:tx_mark\ : bit;
SIGNAL \Esp_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \Esp_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \Esp_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \Esp_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_1\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_0\ : bit;
SIGNAL \Esp_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Esp_UART:BUART:rx_postpoll\ : bit;
SIGNAL \Esp_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:hd_shift_out\ : bit;
SIGNAL \Esp_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \Esp_UART:BUART:rx_fifofull\ : bit;
SIGNAL \Esp_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Esp_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:rx_counter_load\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_3\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_2\ : bit;
SIGNAL \Esp_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_2\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_1\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_0\ : bit;
SIGNAL \Esp_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_6\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_5\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_4\ : bit;
SIGNAL \Esp_UART:BUART:rx_count_3\ : bit;
SIGNAL \Esp_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \Esp_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Esp_UART:BUART:rx_bitclk\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Esp_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \Esp_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \Esp_UART:BUART:pollingrange\ : bit;
SIGNAL \Esp_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_17 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \Esp_UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_0\ : bit;
SIGNAL \Esp_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_1\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_2\ : bit;
SIGNAL \Esp_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_3\ : bit;
SIGNAL \Esp_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_4\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_5\ : bit;
SIGNAL \Esp_UART:BUART:rx_status_6\ : bit;
SIGNAL \Esp_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \Esp_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \Esp_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Esp_UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \Esp_UART:BUART:rx_address_detected\ : bit;
SIGNAL \Esp_UART:BUART:rx_last\ : bit;
SIGNAL \Esp_UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \Esp_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \Esp_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Esp_Rx_net_0 : bit;
SIGNAL tmpIO_0__Esp_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Esp_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Esp_Rx_net_0 : bit;
SIGNAL tmpOE__Esp_Tx_net_0 : bit;
SIGNAL tmpFB_0__Esp_Tx_net_0 : bit;
SIGNAL tmpIO_0__Esp_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Esp_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Esp_Tx_net_0 : bit;
SIGNAL Net_75 : bit;
SIGNAL \Debug_UART:Net_9\ : bit;
SIGNAL Net_76 : bit;
SIGNAL \Debug_UART:Net_61\ : bit;
SIGNAL \Debug_UART:BUART:clock_op\ : bit;
SIGNAL \Debug_UART:BUART:reset_reg\ : bit;
SIGNAL \Debug_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \Debug_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \Debug_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \Debug_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \Debug_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Debug_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Debug_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Debug_UART:BUART:reset_sr\ : bit;
SIGNAL \Debug_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \Debug_UART:BUART:txn\ : bit;
SIGNAL \Debug_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \Debug_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_1\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:tx_shift_out\ : bit;
SIGNAL \Debug_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Debug_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:counter_load_not\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_2\ : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Debug_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_7\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_6\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_5\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_4\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_3\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_2\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_1\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_6\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_5\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_4\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_1\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_2\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_72 : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk\ : bit;
SIGNAL \Debug_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Debug_UART:BUART:tx_mark\ : bit;
SIGNAL \Debug_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \Debug_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \Debug_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \Debug_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_1\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_0\ : bit;
SIGNAL \Debug_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Debug_UART:BUART:rx_postpoll\ : bit;
SIGNAL \Debug_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:hd_shift_out\ : bit;
SIGNAL \Debug_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \Debug_UART:BUART:rx_fifofull\ : bit;
SIGNAL \Debug_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Debug_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:rx_counter_load\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_3\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_2\ : bit;
SIGNAL \Debug_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_2\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_1\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_0\ : bit;
SIGNAL \Debug_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_6\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_5\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_4\ : bit;
SIGNAL \Debug_UART:BUART:rx_count_3\ : bit;
SIGNAL \Debug_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \Debug_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Debug_UART:BUART:rx_bitclk\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Debug_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \Debug_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \Debug_UART:BUART:pollingrange\ : bit;
SIGNAL \Debug_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\ : bit;
SIGNAL \Debug_UART:BUART:pollcount_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_0\ : bit;
SIGNAL \Debug_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_1\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_2\ : bit;
SIGNAL \Debug_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_3\ : bit;
SIGNAL \Debug_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_4\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_5\ : bit;
SIGNAL \Debug_UART:BUART:rx_status_6\ : bit;
SIGNAL \Debug_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_71 : bit;
SIGNAL \Debug_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \Debug_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Debug_UART:BUART:rx_break_status\ : bit;
SIGNAL \Debug_UART:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \Debug_UART:BUART:rx_address_detected\ : bit;
SIGNAL \Debug_UART:BUART:rx_last\ : bit;
SIGNAL \Debug_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \Debug_UART:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Debug_Rx_net_0 : bit;
SIGNAL tmpIO_0__Debug_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Debug_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Debug_Rx_net_0 : bit;
SIGNAL tmpOE__Debug_Tx_net_0 : bit;
SIGNAL tmpFB_0__Debug_Tx_net_0 : bit;
SIGNAL tmpIO_0__Debug_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Debug_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Debug_Tx_net_0 : bit;
SIGNAL tmpOE__Esp_Rst_net_0 : bit;
SIGNAL tmpFB_0__Esp_Rst_net_0 : bit;
SIGNAL tmpIO_0__Esp_Rst_net_0 : bit;
TERMINAL tmpSIOVREF__Esp_Rst_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Esp_Rst_net_0 : bit;
SIGNAL tmpOE__Slp_1_net_0 : bit;
SIGNAL tmpFB_0__Slp_1_net_0 : bit;
SIGNAL tmpIO_0__Slp_1_net_0 : bit;
TERMINAL tmpSIOVREF__Slp_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Slp_1_net_0 : bit;
SIGNAL tmpOE__Stp_1_net_0 : bit;
SIGNAL tmpFB_0__Stp_1_net_0 : bit;
SIGNAL tmpIO_0__Stp_1_net_0 : bit;
TERMINAL tmpSIOVREF__Stp_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stp_1_net_0 : bit;
SIGNAL tmpOE__Dir_1_net_0 : bit;
SIGNAL tmpFB_0__Dir_1_net_0 : bit;
SIGNAL tmpIO_0__Dir_1_net_0 : bit;
TERMINAL tmpSIOVREF__Dir_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dir_1_net_0 : bit;
SIGNAL tmpOE__Slp_2_net_0 : bit;
SIGNAL tmpFB_0__Slp_2_net_0 : bit;
SIGNAL tmpIO_0__Slp_2_net_0 : bit;
TERMINAL tmpSIOVREF__Slp_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Slp_2_net_0 : bit;
SIGNAL tmpOE__Stp_2_net_0 : bit;
SIGNAL tmpFB_0__Stp_2_net_0 : bit;
SIGNAL tmpIO_0__Stp_2_net_0 : bit;
TERMINAL tmpSIOVREF__Stp_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stp_2_net_0 : bit;
SIGNAL tmpOE__Dir_2_net_0 : bit;
SIGNAL tmpFB_0__Dir_2_net_0 : bit;
SIGNAL tmpIO_0__Dir_2_net_0 : bit;
TERMINAL tmpSIOVREF__Dir_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dir_2_net_0 : bit;
SIGNAL tmpOE__Lim_1_net_0 : bit;
SIGNAL tmpFB_0__Lim_1_net_0 : bit;
SIGNAL tmpIO_0__Lim_1_net_0 : bit;
TERMINAL tmpSIOVREF__Lim_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lim_1_net_0 : bit;
SIGNAL tmpOE__Lim_2_net_0 : bit;
SIGNAL tmpFB_0__Lim_2_net_0 : bit;
SIGNAL tmpIO_0__Lim_2_net_0 : bit;
TERMINAL tmpSIOVREF__Lim_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lim_2_net_0 : bit;
SIGNAL tmpOE__En_A_net_0 : bit;
SIGNAL tmpFB_0__En_A_net_0 : bit;
SIGNAL tmpIO_0__En_A_net_0 : bit;
TERMINAL tmpSIOVREF__En_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__En_A_net_0 : bit;
SIGNAL tmpOE__En_Sw_net_0 : bit;
SIGNAL tmpFB_0__En_Sw_net_0 : bit;
SIGNAL tmpIO_0__En_Sw_net_0 : bit;
TERMINAL tmpSIOVREF__En_Sw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__En_Sw_net_0 : bit;
SIGNAL tmpOE__Em_net_0 : bit;
SIGNAL tmpFB_0__Em_net_0 : bit;
SIGNAL tmpIO_0__Em_net_0 : bit;
TERMINAL tmpSIOVREF__Em_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Em_net_0 : bit;
SIGNAL tmpOE__En_B_net_0 : bit;
SIGNAL tmpFB_0__En_B_net_0 : bit;
SIGNAL tmpIO_0__En_B_net_0 : bit;
TERMINAL tmpSIOVREF__En_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__En_B_net_0 : bit;
SIGNAL tmpOE__Row_0_net_0 : bit;
SIGNAL tmpFB_0__Row_0_net_0 : bit;
SIGNAL tmpIO_0__Row_0_net_0 : bit;
TERMINAL tmpSIOVREF__Row_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_0_net_0 : bit;
SIGNAL tmpOE__Col_0_net_0 : bit;
SIGNAL tmpFB_0__Col_0_net_0 : bit;
SIGNAL tmpIO_0__Col_0_net_0 : bit;
TERMINAL tmpSIOVREF__Col_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_0_net_0 : bit;
SIGNAL tmpOE__Col_1_net_0 : bit;
SIGNAL tmpFB_0__Col_1_net_0 : bit;
SIGNAL tmpIO_0__Col_1_net_0 : bit;
TERMINAL tmpSIOVREF__Col_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_1_net_0 : bit;
SIGNAL tmpOE__Col_2_net_0 : bit;
SIGNAL tmpFB_0__Col_2_net_0 : bit;
SIGNAL tmpIO_0__Col_2_net_0 : bit;
TERMINAL tmpSIOVREF__Col_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_2_net_0 : bit;
SIGNAL tmpOE__Col_3_net_0 : bit;
SIGNAL tmpFB_0__Col_3_net_0 : bit;
SIGNAL tmpIO_0__Col_3_net_0 : bit;
TERMINAL tmpSIOVREF__Col_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_3_net_0 : bit;
SIGNAL tmpOE__Col_4_net_0 : bit;
SIGNAL tmpFB_0__Col_4_net_0 : bit;
SIGNAL tmpIO_0__Col_4_net_0 : bit;
TERMINAL tmpSIOVREF__Col_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_4_net_0 : bit;
SIGNAL tmpOE__Col_5_net_0 : bit;
SIGNAL tmpFB_0__Col_5_net_0 : bit;
SIGNAL tmpIO_0__Col_5_net_0 : bit;
TERMINAL tmpSIOVREF__Col_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_5_net_0 : bit;
SIGNAL tmpOE__Col_6_net_0 : bit;
SIGNAL tmpFB_0__Col_6_net_0 : bit;
SIGNAL tmpIO_0__Col_6_net_0 : bit;
TERMINAL tmpSIOVREF__Col_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_6_net_0 : bit;
SIGNAL tmpOE__Col_7_net_0 : bit;
SIGNAL tmpFB_0__Col_7_net_0 : bit;
SIGNAL tmpIO_0__Col_7_net_0 : bit;
TERMINAL tmpSIOVREF__Col_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_7_net_0 : bit;
SIGNAL tmpOE__Col_8_net_0 : bit;
SIGNAL tmpFB_0__Col_8_net_0 : bit;
SIGNAL tmpIO_0__Col_8_net_0 : bit;
TERMINAL tmpSIOVREF__Col_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_8_net_0 : bit;
SIGNAL tmpOE__Col_9_net_0 : bit;
SIGNAL tmpFB_0__Col_9_net_0 : bit;
SIGNAL tmpIO_0__Col_9_net_0 : bit;
TERMINAL tmpSIOVREF__Col_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_9_net_0 : bit;
SIGNAL tmpOE__Col_10_net_0 : bit;
SIGNAL tmpFB_0__Col_10_net_0 : bit;
SIGNAL tmpIO_0__Col_10_net_0 : bit;
TERMINAL tmpSIOVREF__Col_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_10_net_0 : bit;
SIGNAL tmpOE__Col_11_net_0 : bit;
SIGNAL tmpFB_0__Col_11_net_0 : bit;
SIGNAL tmpIO_0__Col_11_net_0 : bit;
TERMINAL tmpSIOVREF__Col_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Col_11_net_0 : bit;
SIGNAL tmpOE__Row_1_net_0 : bit;
SIGNAL tmpFB_0__Row_1_net_0 : bit;
SIGNAL tmpIO_0__Row_1_net_0 : bit;
TERMINAL tmpSIOVREF__Row_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_1_net_0 : bit;
SIGNAL tmpOE__Row_2_net_0 : bit;
SIGNAL tmpFB_0__Row_2_net_0 : bit;
SIGNAL tmpIO_0__Row_2_net_0 : bit;
TERMINAL tmpSIOVREF__Row_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_2_net_0 : bit;
SIGNAL tmpOE__Row_3_net_0 : bit;
SIGNAL tmpFB_0__Row_3_net_0 : bit;
SIGNAL tmpIO_0__Row_3_net_0 : bit;
TERMINAL tmpSIOVREF__Row_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_3_net_0 : bit;
SIGNAL tmpOE__Row_4_net_0 : bit;
SIGNAL tmpFB_0__Row_4_net_0 : bit;
SIGNAL tmpIO_0__Row_4_net_0 : bit;
TERMINAL tmpSIOVREF__Row_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_4_net_0 : bit;
SIGNAL tmpOE__Row_5_net_0 : bit;
SIGNAL tmpFB_0__Row_5_net_0 : bit;
SIGNAL tmpIO_0__Row_5_net_0 : bit;
TERMINAL tmpSIOVREF__Row_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_5_net_0 : bit;
SIGNAL tmpOE__Row_6_net_0 : bit;
SIGNAL tmpFB_0__Row_6_net_0 : bit;
SIGNAL tmpIO_0__Row_6_net_0 : bit;
TERMINAL tmpSIOVREF__Row_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_6_net_0 : bit;
SIGNAL tmpOE__Row_7_net_0 : bit;
SIGNAL tmpFB_0__Row_7_net_0 : bit;
SIGNAL tmpIO_0__Row_7_net_0 : bit;
TERMINAL tmpSIOVREF__Row_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Row_7_net_0 : bit;
SIGNAL \Esp_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \Esp_UART:BUART:txn\\D\ : bit;
SIGNAL \Esp_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \Esp_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \Esp_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_105D : bit;
SIGNAL \Esp_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Esp_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Esp_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \Esp_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Esp_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \Esp_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_last\\D\ : bit;
SIGNAL \Esp_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Debug_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \Debug_UART:BUART:txn\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_72D : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Debug_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \Debug_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_last\\D\ : bit;
SIGNAL \Debug_UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

Net_12 <= (not \Esp_UART:BUART:txn\);

\Esp_UART:BUART:counter_load_not\ <= ((not \Esp_UART:BUART:tx_bitclk_enable_pre\ and \Esp_UART:BUART:tx_state_2\)
	OR \Esp_UART:BUART:tx_state_0\
	OR \Esp_UART:BUART:tx_state_1\);

\Esp_UART:BUART:tx_status_0\ <= ((not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_bitclk_enable_pre\ and \Esp_UART:BUART:tx_fifo_empty\ and \Esp_UART:BUART:tx_state_2\));

\Esp_UART:BUART:tx_status_2\ <= (not \Esp_UART:BUART:tx_fifo_notfull\);

Net_105D <= ((not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:tx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:tx_state_1\));

\Esp_UART:BUART:tx_bitclk\\D\ <= ((not \Esp_UART:BUART:tx_state_2\ and \Esp_UART:BUART:tx_bitclk_enable_pre\)
	OR (\Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_bitclk_enable_pre\)
	OR (\Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_bitclk_enable_pre\));

\Esp_UART:BUART:tx_mark\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:tx_mark\));

\Esp_UART:BUART:tx_state_2\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_2\ and \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_counter_dp\ and \Esp_UART:BUART:tx_bitclk\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_2\ and \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_bitclk\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_bitclk_enable_pre\ and \Esp_UART:BUART:tx_state_2\));

\Esp_UART:BUART:tx_state_1\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_state_2\ and \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_bitclk\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_2\ and not \Esp_UART:BUART:tx_bitclk\ and \Esp_UART:BUART:tx_state_1\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_bitclk_enable_pre\ and \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_0\ and not \Esp_UART:BUART:tx_counter_dp\ and \Esp_UART:BUART:tx_state_1\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_state_2\));

\Esp_UART:BUART:tx_state_0\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_fifo_empty\ and \Esp_UART:BUART:tx_bitclk_enable_pre\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_state_0\ and not \Esp_UART:BUART:tx_fifo_empty\ and not \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_bitclk_enable_pre\ and \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_2\ and not \Esp_UART:BUART:tx_bitclk\ and \Esp_UART:BUART:tx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_fifo_empty\ and \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_state_2\));

\Esp_UART:BUART:txn\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_0\ and not \Esp_UART:BUART:tx_shift_out\ and not \Esp_UART:BUART:tx_state_2\ and not \Esp_UART:BUART:tx_counter_dp\ and \Esp_UART:BUART:tx_state_1\ and \Esp_UART:BUART:tx_bitclk\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_state_2\ and not \Esp_UART:BUART:tx_bitclk\ and \Esp_UART:BUART:tx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_shift_out\ and not \Esp_UART:BUART:tx_state_2\ and \Esp_UART:BUART:tx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:tx_bitclk\ and \Esp_UART:BUART:txn\ and \Esp_UART:BUART:tx_state_1\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:txn\ and \Esp_UART:BUART:tx_state_2\));

\Esp_UART:BUART:tx_parity_bit\\D\ <= ((not \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:txn\ and \Esp_UART:BUART:tx_parity_bit\)
	OR (not \Esp_UART:BUART:tx_state_1\ and not \Esp_UART:BUART:tx_state_0\ and \Esp_UART:BUART:tx_parity_bit\)
	OR \Esp_UART:BUART:tx_parity_bit\);

\Esp_UART:BUART:rx_counter_load\ <= ((not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_0\ and not \Esp_UART:BUART:rx_state_3\ and not \Esp_UART:BUART:rx_state_2\));

\Esp_UART:BUART:rx_bitclk_pre\ <= ((not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not \Esp_UART:BUART:rx_count_0\));

\Esp_UART:BUART:rx_state_stop1_reg\\D\ <= (not \Esp_UART:BUART:rx_state_2\
	OR not \Esp_UART:BUART:rx_state_3\
	OR \Esp_UART:BUART:rx_state_0\
	OR \Esp_UART:BUART:rx_state_1\);

\Esp_UART:BUART:pollcount_1\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not MODIN1_1 and Net_17 and MODIN1_0)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not Net_17 and MODIN1_1));

\Esp_UART:BUART:pollcount_0\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not MODIN1_0 and Net_17)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not Net_17 and MODIN1_0));

\Esp_UART:BUART:rx_postpoll\ <= ((Net_17 and MODIN1_0)
	OR MODIN1_1);

\Esp_UART:BUART:rx_status_4\ <= ((\Esp_UART:BUART:rx_load_fifo\ and \Esp_UART:BUART:rx_fifofull\));

\Esp_UART:BUART:rx_status_5\ <= ((\Esp_UART:BUART:rx_fifonotempty\ and \Esp_UART:BUART:rx_state_stop1_reg\));

\Esp_UART:BUART:rx_stop_bit_error\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_3\ and \Esp_UART:BUART:rx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_0\ and not Net_17 and not MODIN1_1 and \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_3\ and \Esp_UART:BUART:rx_state_2\));

\Esp_UART:BUART:rx_load_fifo\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_0\ and not \Esp_UART:BUART:rx_state_2\ and \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_3\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_3\ and not \Esp_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Esp_UART:BUART:rx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_3\ and not \Esp_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Esp_UART:BUART:rx_state_0\));

\Esp_UART:BUART:rx_state_3\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Esp_UART:BUART:rx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Esp_UART:BUART:rx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_3\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_1\ and \Esp_UART:BUART:rx_state_3\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_2\ and \Esp_UART:BUART:rx_state_3\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_0\ and \Esp_UART:BUART:rx_state_3\));

\Esp_UART:BUART:rx_state_2\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_0\ and not \Esp_UART:BUART:rx_state_3\ and not \Esp_UART:BUART:rx_state_2\ and not Net_17 and \Esp_UART:BUART:rx_last\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_0\ and not \Esp_UART:BUART:rx_state_2\ and \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_3\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \Esp_UART:BUART:rx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \Esp_UART:BUART:rx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_1\ and \Esp_UART:BUART:rx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_0\ and \Esp_UART:BUART:rx_state_2\));

\Esp_UART:BUART:rx_state_1\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_1\));

\Esp_UART:BUART:rx_state_0\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and not \Esp_UART:BUART:rx_state_1\ and not \Esp_UART:BUART:rx_state_3\ and not Net_17 and not MODIN1_1 and \Esp_UART:BUART:rx_bitclk_enable\ and \Esp_UART:BUART:rx_state_2\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_0\ and MODIN4_6)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_0\ and \Esp_UART:BUART:rx_state_3\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_1\ and \Esp_UART:BUART:rx_state_0\)
	OR (not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_state_0\ and \Esp_UART:BUART:rx_state_2\));

\Esp_UART:BUART:rx_last\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and Net_17));

\Esp_UART:BUART:rx_address_detected\\D\ <= ((not \Esp_UART:BUART:reset_reg\ and \Esp_UART:BUART:rx_address_detected\));

Net_25 <= (not \Debug_UART:BUART:txn\);

\Debug_UART:BUART:counter_load_not\ <= ((not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_2\)
	OR \Debug_UART:BUART:tx_state_0\
	OR \Debug_UART:BUART:tx_state_1\);

\Debug_UART:BUART:tx_status_0\ <= ((not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_fifo_empty\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_status_2\ <= (not \Debug_UART:BUART:tx_fifo_notfull\);

Net_72D <= ((not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:tx_state_1\));

\Debug_UART:BUART:tx_bitclk\\D\ <= ((not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_bitclk_enable_pre\)
	OR (\Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk_enable_pre\)
	OR (\Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_bitclk_enable_pre\));

\Debug_UART:BUART:tx_mark\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:tx_mark\));

\Debug_UART:BUART:tx_state_2\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_counter_dp\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_state_1\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:tx_state_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and not \Debug_UART:BUART:tx_counter_dp\ and \Debug_UART:BUART:tx_state_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_state_0\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_fifo_empty\ and \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_0\ and not \Debug_UART:BUART:tx_fifo_empty\ and not \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_fifo_empty\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:txn\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and not \Debug_UART:BUART:tx_shift_out\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_counter_dp\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_shift_out\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:txn\ and \Debug_UART:BUART:tx_state_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:txn\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_parity_bit\\D\ <= ((not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:txn\ and \Debug_UART:BUART:tx_parity_bit\)
	OR (not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_parity_bit\)
	OR \Debug_UART:BUART:tx_parity_bit\);

\Debug_UART:BUART:rx_counter_load\ <= ((not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_0\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:rx_state_2\));

\Debug_UART:BUART:rx_bitclk_pre\ <= ((not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not \Debug_UART:BUART:rx_count_0\));

\Debug_UART:BUART:rx_state_stop1_reg\\D\ <= (not \Debug_UART:BUART:rx_state_2\
	OR not \Debug_UART:BUART:rx_state_3\
	OR \Debug_UART:BUART:rx_state_0\
	OR \Debug_UART:BUART:rx_state_1\);

\Debug_UART:BUART:pollcount_1\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not \Debug_UART:BUART:pollcount_1\ and Net_30 and \Debug_UART:BUART:pollcount_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:pollcount_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not Net_30 and \Debug_UART:BUART:pollcount_1\));

\Debug_UART:BUART:pollcount_0\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not \Debug_UART:BUART:pollcount_0\ and Net_30)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not Net_30 and \Debug_UART:BUART:pollcount_0\));

\Debug_UART:BUART:rx_postpoll\ <= ((Net_30 and \Debug_UART:BUART:pollcount_0\)
	OR \Debug_UART:BUART:pollcount_1\);

\Debug_UART:BUART:rx_status_4\ <= ((\Debug_UART:BUART:rx_load_fifo\ and \Debug_UART:BUART:rx_fifofull\));

\Debug_UART:BUART:rx_status_5\ <= ((\Debug_UART:BUART:rx_fifonotempty\ and \Debug_UART:BUART:rx_state_stop1_reg\));

\Debug_UART:BUART:rx_stop_bit_error\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_0\ and not \Debug_UART:BUART:pollcount_1\ and not \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_3\ and \Debug_UART:BUART:rx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_0\ and not \Debug_UART:BUART:pollcount_1\ and not Net_30 and \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_3\ and \Debug_UART:BUART:rx_state_2\));

\Debug_UART:BUART:rx_load_fifo\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_0\ and not \Debug_UART:BUART:rx_state_2\ and \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_3\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:rx_state_2\ and not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_4\ and \Debug_UART:BUART:rx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:rx_state_2\ and not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_5\ and \Debug_UART:BUART:rx_state_0\));

\Debug_UART:BUART:rx_state_3\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_2\ and not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_4\ and \Debug_UART:BUART:rx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_2\ and not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_5\ and \Debug_UART:BUART:rx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_3\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_1\ and \Debug_UART:BUART:rx_state_3\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_2\ and \Debug_UART:BUART:rx_state_3\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_0\ and \Debug_UART:BUART:rx_state_3\));

\Debug_UART:BUART:rx_state_2\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_0\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:rx_state_2\ and not Net_30 and \Debug_UART:BUART:rx_last\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_0\ and not \Debug_UART:BUART:rx_state_2\ and \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_3\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_4\ and \Debug_UART:BUART:rx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_5\ and \Debug_UART:BUART:rx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_1\ and \Debug_UART:BUART:rx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_0\ and \Debug_UART:BUART:rx_state_2\));

\Debug_UART:BUART:rx_state_1\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_1\));

\Debug_UART:BUART:rx_state_0\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:pollcount_1\ and not \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:rx_state_1\ and not \Debug_UART:BUART:rx_state_3\ and not \Debug_UART:BUART:pollcount_1\ and not Net_30 and \Debug_UART:BUART:rx_bitclk_enable\ and \Debug_UART:BUART:rx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_0\ and \Debug_UART:BUART:rx_count_5\ and \Debug_UART:BUART:rx_count_4\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_0\ and \Debug_UART:BUART:rx_count_6\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_0\ and \Debug_UART:BUART:rx_state_3\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_1\ and \Debug_UART:BUART:rx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_state_0\ and \Debug_UART:BUART:rx_state_2\));

\Debug_UART:BUART:rx_last\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and Net_30));

\Debug_UART:BUART:rx_address_detected\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:rx_address_detected\));

\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa991659-e288-4c5e-84c2-3108da0c874f/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\Esp_UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_108);
\Esp_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Esp_UART:Net_9\,
		dig_domain_out=>open);
\Esp_UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_109);
\Esp_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Esp_UART:Net_9\,
		enable=>one,
		clock_out=>\Esp_UART:BUART:clock_op\);
\Esp_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Esp_UART:BUART:reset_reg\,
		clk=>\Esp_UART:BUART:clock_op\,
		cs_addr=>(\Esp_UART:BUART:tx_state_1\, \Esp_UART:BUART:tx_state_0\, \Esp_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Esp_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\Esp_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Esp_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Esp_UART:BUART:reset_reg\,
		clk=>\Esp_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \Esp_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Esp_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Esp_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Esp_UART:BUART:sc_out_7\, \Esp_UART:BUART:sc_out_6\, \Esp_UART:BUART:sc_out_5\, \Esp_UART:BUART:sc_out_4\,
			\Esp_UART:BUART:sc_out_3\, \Esp_UART:BUART:sc_out_2\, \Esp_UART:BUART:sc_out_1\, \Esp_UART:BUART:sc_out_0\));
\Esp_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Esp_UART:BUART:reset_reg\,
		clock=>\Esp_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \Esp_UART:BUART:tx_fifo_notfull\,
			\Esp_UART:BUART:tx_status_2\, \Esp_UART:BUART:tx_fifo_empty\, \Esp_UART:BUART:tx_status_0\),
		interrupt=>Net_108);
\Esp_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Esp_UART:BUART:reset_reg\,
		clk=>\Esp_UART:BUART:clock_op\,
		cs_addr=>(\Esp_UART:BUART:rx_state_1\, \Esp_UART:BUART:rx_state_0\, \Esp_UART:BUART:rx_bitclk_enable\),
		route_si=>\Esp_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Esp_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Esp_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Esp_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Esp_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\Esp_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Esp_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\Esp_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Esp_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Esp_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Esp_UART:BUART:clock_op\,
		reset=>\Esp_UART:BUART:reset_reg\,
		load=>\Esp_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\Esp_UART:BUART:rx_count_2\, \Esp_UART:BUART:rx_count_1\, \Esp_UART:BUART:rx_count_0\),
		tc=>\Esp_UART:BUART:rx_count7_tc\);
\Esp_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Esp_UART:BUART:reset_reg\,
		clock=>\Esp_UART:BUART:clock_op\,
		status=>(zero, \Esp_UART:BUART:rx_status_5\, \Esp_UART:BUART:rx_status_4\, \Esp_UART:BUART:rx_status_3\,
			\Esp_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_109);
Esp_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_17,
		analog=>(open),
		io=>(tmpIO_0__Esp_Rx_net_0),
		siovref=>(tmpSIOVREF__Esp_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Esp_Rx_net_0);
Esp_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12,
		fb=>(tmpFB_0__Esp_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Esp_Tx_net_0),
		siovref=>(tmpSIOVREF__Esp_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Esp_Tx_net_0);
\Debug_UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_75);
\Debug_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bfaad8cf-c840-41c8-91ce-5515c1ff45cb/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Debug_UART:Net_9\,
		dig_domain_out=>open);
\Debug_UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_76);
\Debug_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Debug_UART:Net_9\,
		enable=>one,
		clock_out=>\Debug_UART:BUART:clock_op\);
\Debug_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clk=>\Debug_UART:BUART:clock_op\,
		cs_addr=>(\Debug_UART:BUART:tx_state_1\, \Debug_UART:BUART:tx_state_0\, \Debug_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Debug_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\Debug_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Debug_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clk=>\Debug_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \Debug_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Debug_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Debug_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Debug_UART:BUART:sc_out_7\, \Debug_UART:BUART:sc_out_6\, \Debug_UART:BUART:sc_out_5\, \Debug_UART:BUART:sc_out_4\,
			\Debug_UART:BUART:sc_out_3\, \Debug_UART:BUART:sc_out_2\, \Debug_UART:BUART:sc_out_1\, \Debug_UART:BUART:sc_out_0\));
\Debug_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clock=>\Debug_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \Debug_UART:BUART:tx_fifo_notfull\,
			\Debug_UART:BUART:tx_status_2\, \Debug_UART:BUART:tx_fifo_empty\, \Debug_UART:BUART:tx_status_0\),
		interrupt=>Net_75);
\Debug_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clk=>\Debug_UART:BUART:clock_op\,
		cs_addr=>(\Debug_UART:BUART:rx_state_1\, \Debug_UART:BUART:rx_state_0\, \Debug_UART:BUART:rx_bitclk_enable\),
		route_si=>\Debug_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Debug_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Debug_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Debug_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Debug_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\Debug_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Debug_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\Debug_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Debug_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Debug_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Debug_UART:BUART:clock_op\,
		reset=>\Debug_UART:BUART:reset_reg\,
		load=>\Debug_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\Debug_UART:BUART:rx_count_6\, \Debug_UART:BUART:rx_count_5\, \Debug_UART:BUART:rx_count_4\, \Debug_UART:BUART:rx_count_3\,
			\Debug_UART:BUART:rx_count_2\, \Debug_UART:BUART:rx_count_1\, \Debug_UART:BUART:rx_count_0\),
		tc=>\Debug_UART:BUART:rx_count7_tc\);
\Debug_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clock=>\Debug_UART:BUART:clock_op\,
		status=>(zero, \Debug_UART:BUART:rx_status_5\, \Debug_UART:BUART:rx_status_4\, \Debug_UART:BUART:rx_status_3\,
			\Debug_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_76);
Debug_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef495f86-1329-4827-b604-c60fc1fcc8ed",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_30,
		analog=>(open),
		io=>(tmpIO_0__Debug_Rx_net_0),
		siovref=>(tmpSIOVREF__Debug_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Debug_Rx_net_0);
Debug_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f874da6b-6766-4067-ad17-2f116a62959a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_25,
		fb=>(tmpFB_0__Debug_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Debug_Tx_net_0),
		siovref=>(tmpSIOVREF__Debug_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Debug_Tx_net_0);
Esp_Rst:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27a8ab12-f30c-4615-bec8-9bb45916502f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Esp_Rst_net_0),
		analog=>(open),
		io=>(tmpIO_0__Esp_Rst_net_0),
		siovref=>(tmpSIOVREF__Esp_Rst_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Esp_Rst_net_0);
Slp_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89ed833c-4d6d-42d2-84c2-0480c873b359",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Slp_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Slp_1_net_0),
		siovref=>(tmpSIOVREF__Slp_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Slp_1_net_0);
Stp_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26c1636d-2ffa-4449-86c1-77e123956d51",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stp_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stp_1_net_0),
		siovref=>(tmpSIOVREF__Stp_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stp_1_net_0);
Dir_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"868851a5-8e3a-4e5a-9fb5-57b11ed8ed2b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Dir_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Dir_1_net_0),
		siovref=>(tmpSIOVREF__Dir_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dir_1_net_0);
Slp_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"008e3425-9afe-473e-b228-326be6857bec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Slp_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Slp_2_net_0),
		siovref=>(tmpSIOVREF__Slp_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Slp_2_net_0);
Stp_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2408c3c5-bde2-432b-8f4c-1b4c3dd373c3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stp_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stp_2_net_0),
		siovref=>(tmpSIOVREF__Stp_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stp_2_net_0);
Dir_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98f90f5d-5c23-4f3d-90c0-4137fe3b7f63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Dir_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Dir_2_net_0),
		siovref=>(tmpSIOVREF__Dir_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dir_2_net_0);
Lim_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7bf878fc-5cef-443c-aef8-301124eaaeb1",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Lim_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Lim_1_net_0),
		siovref=>(tmpSIOVREF__Lim_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lim_1_net_0);
Lim_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d673371e-4439-4e60-bf96-3ee9b0f5203d",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Lim_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Lim_2_net_0),
		siovref=>(tmpSIOVREF__Lim_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lim_2_net_0);
En_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f96ece2f-2b51-4bd1-8433-bcc96bc363df",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__En_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__En_A_net_0),
		siovref=>(tmpSIOVREF__En_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__En_A_net_0);
En_Sw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca9bcfdf-59f1-4f3d-bf62-b66012cb044b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__En_Sw_net_0),
		analog=>(open),
		io=>(tmpIO_0__En_Sw_net_0),
		siovref=>(tmpSIOVREF__En_Sw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__En_Sw_net_0);
Em:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68bc9296-1cb3-4b53-b322-846db9da7fcb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Em_net_0),
		analog=>(open),
		io=>(tmpIO_0__Em_net_0),
		siovref=>(tmpSIOVREF__Em_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Em_net_0);
En_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad54e2ad-71cf-4dea-a965-3b201876473f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__En_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__En_B_net_0),
		siovref=>(tmpSIOVREF__En_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__En_B_net_0);
Row_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_0_net_0),
		siovref=>(tmpSIOVREF__Row_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_0_net_0);
Col_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_0_net_0),
		siovref=>(tmpSIOVREF__Col_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_0_net_0);
Col_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90b22623-82d5-43f5-9674-7a576834e012",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_1_net_0),
		siovref=>(tmpSIOVREF__Col_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_1_net_0);
Col_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6cdb0c10-f8a9-4dbb-b04a-fb30757f1d16",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_2_net_0),
		siovref=>(tmpSIOVREF__Col_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_2_net_0);
Col_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bea388ae-d575-4803-ab1e-ff44527c82a7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_3_net_0),
		siovref=>(tmpSIOVREF__Col_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_3_net_0);
Col_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3f2aa21-62a5-488a-be1b-9d54c0904852",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_4_net_0),
		siovref=>(tmpSIOVREF__Col_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_4_net_0);
Col_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf981545-c25e-4385-a246-475505adb9a7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_5_net_0),
		siovref=>(tmpSIOVREF__Col_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_5_net_0);
Col_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1997a9b9-e351-4045-bc75-2345b1420725",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_6_net_0),
		siovref=>(tmpSIOVREF__Col_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_6_net_0);
Col_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6b8865d-4247-44c7-b4ea-b9c3e65ac25c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_7_net_0),
		siovref=>(tmpSIOVREF__Col_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_7_net_0);
Col_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6230a6a1-dd03-4d0c-a29b-4e15554c047d",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_8_net_0),
		siovref=>(tmpSIOVREF__Col_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_8_net_0);
Col_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d6ad434-e083-47e4-8380-ac11d8034952",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_9_net_0),
		siovref=>(tmpSIOVREF__Col_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_9_net_0);
Col_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c86e61c-8654-459b-8c98-c3b04a1cf4d2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_10_net_0),
		siovref=>(tmpSIOVREF__Col_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_10_net_0);
Col_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c5150fa0-4257-42b2-a787-2a371cde4419",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Col_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Col_11_net_0),
		siovref=>(tmpSIOVREF__Col_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Col_11_net_0);
Row_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4d39c03-aadf-46ce-8a14-3c5aeb675377",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_1_net_0),
		siovref=>(tmpSIOVREF__Row_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_1_net_0);
Row_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1173e34d-d584-450f-bf79-abe5a0cac209",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_2_net_0),
		siovref=>(tmpSIOVREF__Row_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_2_net_0);
Row_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4596c39-cec4-48e9-b6d5-0a1a15940dfa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_3_net_0),
		siovref=>(tmpSIOVREF__Row_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_3_net_0);
Row_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fb84bd87-b5b1-4896-8974-dfc9d5477ef1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_4_net_0),
		siovref=>(tmpSIOVREF__Row_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_4_net_0);
Row_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe4cbf82-8e76-4230-92e4-fcb7118101a9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_5_net_0),
		siovref=>(tmpSIOVREF__Row_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_5_net_0);
Row_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"318b3310-4c58-41b1-88fa-65a3e847f26e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_6_net_0),
		siovref=>(tmpSIOVREF__Row_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_6_net_0);
Row_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09279b6c-2d7f-4783-aa0a-5638e282d16a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Row_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Row_7_net_0),
		siovref=>(tmpSIOVREF__Row_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Row_7_net_0);
\Esp_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:reset_reg\);
\Esp_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:txn\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:txn\);
\Esp_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_state_1\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_state_1\);
\Esp_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_state_0\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_state_0\);
\Esp_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_state_2\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_state_2\);
Net_105:cy_dff
	PORT MAP(d=>Net_105D,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>Net_105);
\Esp_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_bitclk\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_bitclk\);
\Esp_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_ctrl_mark_last\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_ctrl_mark_last\);
\Esp_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_mark\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_mark\);
\Esp_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:tx_parity_bit\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:tx_parity_bit\);
\Esp_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_state_1\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_state_1\);
\Esp_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_state_0\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_state_0\);
\Esp_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_load_fifo\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_load_fifo\);
\Esp_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_state_3\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_state_3\);
\Esp_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_state_2\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_state_2\);
\Esp_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_bitclk_pre\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_bitclk_enable\);
\Esp_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_state_stop1_reg\);
\Esp_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:pollcount_1\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>MODIN1_1);
\Esp_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:pollcount_0\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>MODIN1_0);
\Esp_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_markspace_status\);
\Esp_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_status_2\);
\Esp_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_status_3\);
\Esp_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_addr_match_status\);
\Esp_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_markspace_pre\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_markspace_pre\);
\Esp_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_parity_error_pre\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_parity_error_pre\);
\Esp_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_break_status\);
\Esp_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_address_detected\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_address_detected\);
\Esp_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_last\\D\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_last\);
\Esp_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Esp_UART:BUART:rx_parity_bit\,
		clk=>\Esp_UART:BUART:clock_op\,
		q=>\Esp_UART:BUART:rx_parity_bit\);
\Debug_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:reset_reg\);
\Debug_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:txn\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:txn\);
\Debug_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_state_1\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_state_1\);
\Debug_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_state_0\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_state_0\);
\Debug_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_state_2\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_state_2\);
Net_72:cy_dff
	PORT MAP(d=>Net_72D,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>Net_72);
\Debug_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_bitclk\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_bitclk\);
\Debug_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_ctrl_mark_last\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_ctrl_mark_last\);
\Debug_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_mark\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_mark\);
\Debug_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_parity_bit\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_parity_bit\);
\Debug_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_state_1\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_state_1\);
\Debug_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_state_0\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_state_0\);
\Debug_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_load_fifo\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_load_fifo\);
\Debug_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_state_3\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_state_3\);
\Debug_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_state_2\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_state_2\);
\Debug_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_bitclk_pre\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_bitclk_enable\);
\Debug_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_state_stop1_reg\);
\Debug_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:pollcount_1\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:pollcount_1\);
\Debug_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:pollcount_0\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:pollcount_0\);
\Debug_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_markspace_status\);
\Debug_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_status_2\);
\Debug_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_status_3\);
\Debug_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_addr_match_status\);
\Debug_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_markspace_pre\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_markspace_pre\);
\Debug_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_parity_error_pre\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_parity_error_pre\);
\Debug_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_break_status\);
\Debug_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_address_detected\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_address_detected\);
\Debug_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_last\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_last\);
\Debug_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:rx_parity_bit\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:rx_parity_bit\);

END R_T_L;
