strict digraph "" {
	node [label="\N"];
	"191:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbb4740f2d0>",
		fillcolor=turquoise,
		label="191:BL
Crs_dv <= MCrs_dv;
RxD <= MRxD;
RxErr <= MRxErr;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb4740f310>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fbb4740f450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb4740f590>]",
		style=filled,
		typ=Block];
	"Leaf_183:AL"	 [def_var="['RxErr', 'Crs_dv', 'RxD']",
		label="Leaf_183:AL"];
	"191:BL" -> "Leaf_183:AL"	 [cond="[]",
		lineno=None];
	"185:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbb4740f210>",
		fillcolor=turquoise,
		label="185:BL
Crs_dv <= 0;
RxD <= 0;
RxErr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb47408d50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fbb47408f50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb4740f0d0>]",
		style=filled,
		typ=Block];
	"185:BL" -> "Leaf_183:AL"	 [cond="[]",
		lineno=None];
	"184:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbb4740f250>",
		fillcolor=springgreen,
		label="184:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"184:IF" -> "191:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=184];
	"184:IF" -> "185:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=184];
	"183:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbb4740f750>",
		clk_sens=True,
		fillcolor=gold,
		label="183:AL",
		sens="['Reset', 'Clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MCrs_dv', 'MRxErr', 'MRxD']"];
	"183:AL" -> "184:IF"	 [cond="[]",
		lineno=None];
}
