
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.09

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.34    0.23    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    0.41 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: multiplicand[0] (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v multiplicand[0] (in)
                                         multiplicand[0] (net)
                  0.00    0.00    0.20 v _516_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _516_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _000_ (net)
                  0.06    0.00    0.39 v a_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.34    0.23    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    0.41 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    10    0.09    0.37    0.61    0.61 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_reg[1] (net)
                  0.37    0.00    0.61 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    0.89 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    0.89 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.07    0.16    1.04 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.04 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.33    1.38 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.12    0.00    1.38 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.20    0.15    1.53 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _212_ (net)
                  0.20    0.00    1.53 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.06    0.45    0.72    2.24 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _267_ (net)
                  0.45    0.00    2.24 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.47    2.71 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.17    0.00    2.71 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.52    3.23 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.14    0.00    3.23 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    3.29 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.06    0.00    3.29 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.05    0.40    0.52    3.81 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _356_ (net)
                  0.40    0.00    3.81 ^ _566_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.24    4.05 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.05 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.20    4.24 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.24 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.12    0.06    4.31 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.12    0.00    4.31 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    4.63 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    4.63 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    4.78 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    4.78 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.34    0.23    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    0.41 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    10    0.09    0.37    0.61    0.61 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_reg[1] (net)
                  0.37    0.00    0.61 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    0.89 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    0.89 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.07    0.16    1.04 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.04 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.33    1.38 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.12    0.00    1.38 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.20    0.15    1.53 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _212_ (net)
                  0.20    0.00    1.53 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.06    0.45    0.72    2.24 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _267_ (net)
                  0.45    0.00    2.24 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.47    2.71 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.17    0.00    2.71 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.52    3.23 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.14    0.00    3.23 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    3.29 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.06    0.00    3.29 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.05    0.40    0.52    3.81 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _356_ (net)
                  0.40    0.00    3.81 ^ _566_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.24    4.05 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.05 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.20    4.24 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.24 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.12    0.06    4.31 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.12    0.00    4.31 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    4.63 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    4.63 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    4.78 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    4.78 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.51e-03   1.18e-03   2.10e-08   8.69e-03   7.5%
Combinational          7.25e-02   3.53e-02   6.63e-08   1.08e-01  92.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.00e-02   3.65e-02   8.72e-08   1.17e-01 100.0%
                          68.7%      31.3%       0.0%
