Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Fri Mar 09 16:09:40 2018
| Host             : 803-073 running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : i9_7980XE
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 114.432 (Junction temp exceeded!) |
| Dynamic (W)              | 113.628                           |
| Device Static (W)        | 0.804                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    24.728 |    78085 |       --- |             --- |
|   LUT as Logic           |    22.258 |    29458 |     63400 |           46.46 |
|   CARRY4                 |     2.334 |      399 |     15850 |            2.52 |
|   BUFG                   |     0.052 |        3 |        32 |            9.38 |
|   Register               |     0.044 |    33701 |    126800 |           26.58 |
|   F7/F8 Muxes            |     0.027 |    12785 |     63400 |           20.17 |
|   LUT as Distributed RAM |     0.013 |       48 |     19000 |            0.25 |
|   Others                 |     0.000 |       90 |       --- |             --- |
| Signals                  |    48.829 |    52137 |       --- |             --- |
| DSPs                     |     0.179 |        3 |       240 |            1.25 |
| I/O                      |    39.893 |       49 |       210 |           23.33 |
| Static Power             |     0.804 |          |           |                 |
| Total                    |   114.432 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    74.366 |      73.804 |      0.563 |
| Vccaux    |       1.800 |     1.552 |       1.459 |      0.093 |
| Vcco33    |       3.300 |    11.276 |      11.272 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| i9_7980XE                      |   113.628 |
|   m_ALU                        |     0.227 |
|   m_CACU                       |     0.607 |
|   m_CONT                       |     0.007 |
|   m_DISP                       |     0.003 |
|   m_DIV                        |     0.063 |
|   m_DS                         |    11.258 |
|     DS_0                       |     2.829 |
|     DS_1                       |     2.879 |
|     DS_2                       |     2.764 |
|     DS_3                       |     2.787 |
|   m_EXMEM                      |     0.010 |
|   m_EXT                        |    <0.001 |
|   m_HALT                       |     0.003 |
|   m_IDEX                       |    24.681 |
|   m_IFID                       |     0.089 |
|   m_JBUB                       |    <0.001 |
|   m_MEMWB                      |     0.028 |
|   m_MUX                        |    <0.001 |
|   m_NPC                        |     0.041 |
|   m_PC                         |    <0.001 |
|   m_REGF                       |     0.024 |
|     register_reg_r1_0_31_0_5   |    <0.001 |
|     register_reg_r1_0_31_12_17 |     0.003 |
|     register_reg_r1_0_31_18_23 |     0.002 |
|     register_reg_r1_0_31_24_29 |     0.002 |
|     register_reg_r1_0_31_30_31 |    <0.001 |
|     register_reg_r1_0_31_6_11  |     0.003 |
|     register_reg_r2_0_31_0_5   |     0.001 |
|     register_reg_r2_0_31_12_17 |     0.002 |
|     register_reg_r2_0_31_18_23 |     0.002 |
|     register_reg_r2_0_31_24_29 |     0.002 |
|     register_reg_r2_0_31_30_31 |    <0.001 |
|     register_reg_r2_0_31_6_11  |     0.004 |
|   m_SHOW                       |     0.443 |
|   m_TYPEC                      |     0.520 |
+--------------------------------+-----------+


