<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/**</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct">  * @file    stm32f4xx_tim.c</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct">  * @author  MCD Application Team</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct">  * @version V1.0.0</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct">  * @date    30-September-2011</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct">  * @brief   This file provides firmware functions to manage the following </span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct">  *          functionalities of the TIM peripheral:</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct">  *            - TimeBase management</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct">  *            - Output Compare management</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct">  *            - Input Capture management</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct">  *            - Advanced-control timers (TIM1 and TIM8) specific features  </span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct">  *            - Interrupts, DMA and flags management</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct">  *            - Clocks management</span></td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="ct">  *            - Synchronization management</span></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="ct">  *            - Specific interface management</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="ct">  *            - Specific remapping management      </span></td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="ct">  *              </span></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="ct">  *  @verbatim</span></td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="ct">  *  </span></td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="ct">  *          ===================================================================</span></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="ct">  *                                 How to use this driver</span></td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="ct">  *          ===================================================================</span></td></tr>
<tr name="24" id="24">
<td>24</td><td><span class="ct">  *          This driver provides functions to configure and program the TIM </span></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="ct">  *          of all STM32F4xx devices.</span></td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="ct">  *          These functions are split in 9 groups: </span></td></tr>
<tr name="27" id="27">
<td>27</td><td><span class="ct">  *   </span></td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="ct">  *          1. TIM TimeBase management: this group includes all needed functions </span></td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="ct">  *             to configure the TM Timebase unit:</span></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="ct">  *                   - Set/Get Prescaler</span></td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="ct">  *                   - Set/Get Autoreload  </span></td></tr>
<tr name="32" id="32">
<td>32</td><td><span class="ct">  *                   - Counter modes configuration</span></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="ct">  *                   - Set Clock division  </span></td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="ct">  *                   - Select the One Pulse mode</span></td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="ct">  *                   - Update Request Configuration</span></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="ct">  *                   - Update Disable Configuration</span></td></tr>
<tr name="37" id="37">
<td>37</td><td><span class="ct">  *                   - Auto-Preload Configuration </span></td></tr>
<tr name="38" id="38">
<td>38</td><td><span class="ct">  *                   - Enable/Disable the counter     </span></td></tr>
<tr name="39" id="39">
<td>39</td><td><span class="ct">  *                 </span></td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="ct">  *          2. TIM Output Compare management: this group includes all needed </span></td></tr>
<tr name="41" id="41">
<td>41</td><td><span class="ct">  *             functions to configure the Capture/Compare unit used in Output </span></td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="ct">  *             compare mode: </span></td></tr>
<tr name="43" id="43">
<td>43</td><td><span class="ct">  *                   - Configure each channel, independently, in Output Compare mode</span></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="ct">  *                   - Select the output compare modes</span></td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="ct">  *                   - Select the Polarities of each channel</span></td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="ct">  *                   - Set/Get the Capture/Compare register values</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="ct">  *                   - Select the Output Compare Fast mode </span></td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="ct">  *                   - Select the Output Compare Forced mode  </span></td></tr>
<tr name="49" id="49">
<td>49</td><td><span class="ct">  *                   - Output Compare-Preload Configuration </span></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="ct">  *                   - Clear Output Compare Reference</span></td></tr>
<tr name="51" id="51">
<td>51</td><td><span class="ct">  *                   - Select the OCREF Clear signal</span></td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="ct">  *                   - Enable/Disable the Capture/Compare Channels    </span></td></tr>
<tr name="53" id="53">
<td>53</td><td><span class="ct">  *                   </span></td></tr>
<tr name="54" id="54">
<td>54</td><td><span class="ct">  *          3. TIM Input Capture management: this group includes all needed </span></td></tr>
<tr name="55" id="55">
<td>55</td><td><span class="ct">  *             functions to configure the Capture/Compare unit used in </span></td></tr>
<tr name="56" id="56">
<td>56</td><td><span class="ct">  *             Input Capture mode:</span></td></tr>
<tr name="57" id="57">
<td>57</td><td><span class="ct">  *                   - Configure each channel in input capture mode</span></td></tr>
<tr name="58" id="58">
<td>58</td><td><span class="ct">  *                   - Configure Channel1/2 in PWM Input mode</span></td></tr>
<tr name="59" id="59">
<td>59</td><td><span class="ct">  *                   - Set the Input Capture Prescaler</span></td></tr>
<tr name="60" id="60">
<td>60</td><td><span class="ct">  *                   - Get the Capture/Compare values      </span></td></tr>
<tr name="61" id="61">
<td>61</td><td><span class="ct">  *                   </span></td></tr>
<tr name="62" id="62">
<td>62</td><td><span class="ct">  *          4. Advanced-control timers (TIM1 and TIM8) specific features</span></td></tr>
<tr name="63" id="63">
<td>63</td><td><span class="ct">  *                   - Configures the Break input, dead time, Lock level, the OSSI,</span></td></tr>
<tr name="64" id="64">
<td>64</td><td><span class="ct">  *                      the OSSR State and the AOE(automatic output enable)</span></td></tr>
<tr name="65" id="65">
<td>65</td><td><span class="ct">  *                   - Enable/Disable the TIM peripheral Main Outputs</span></td></tr>
<tr name="66" id="66">
<td>66</td><td><span class="ct">  *                   - Select the Commutation event</span></td></tr>
<tr name="67" id="67">
<td>67</td><td><span class="ct">  *                   - Set/Reset the Capture Compare Preload Control bit</span></td></tr>
<tr name="68" id="68">
<td>68</td><td><span class="ct">  *                              </span></td></tr>
<tr name="69" id="69">
<td>69</td><td><span class="ct">  *          5. TIM interrupts, DMA and flags management</span></td></tr>
<tr name="70" id="70">
<td>70</td><td><span class="ct">  *                   - Enable/Disable interrupt sources</span></td></tr>
<tr name="71" id="71">
<td>71</td><td><span class="ct">  *                   - Get flags status</span></td></tr>
<tr name="72" id="72">
<td>72</td><td><span class="ct">  *                   - Clear flags/ Pending bits</span></td></tr>
<tr name="73" id="73">
<td>73</td><td><span class="ct">  *                   - Enable/Disable DMA requests </span></td></tr>
<tr name="74" id="74">
<td>74</td><td><span class="ct">  *                   - Configure DMA burst mode</span></td></tr>
<tr name="75" id="75">
<td>75</td><td><span class="ct">  *                   - Select CaptureCompare DMA request  </span></td></tr>
<tr name="76" id="76">
<td>76</td><td><span class="ct">  *              </span></td></tr>
<tr name="77" id="77">
<td>77</td><td><span class="ct">  *          6. TIM clocks management: this group includes all needed functions </span></td></tr>
<tr name="78" id="78">
<td>78</td><td><span class="ct">  *             to configure the clock controller unit:</span></td></tr>
<tr name="79" id="79">
<td>79</td><td><span class="ct">  *                   - Select internal/External clock</span></td></tr>
<tr name="80" id="80">
<td>80</td><td><span class="ct">  *                   - Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx</span></td></tr>
<tr name="81" id="81">
<td>81</td><td><span class="ct">  *         </span></td></tr>
<tr name="82" id="82">
<td>82</td><td><span class="ct">  *          7. TIM synchronization management: this group includes all needed </span></td></tr>
<tr name="83" id="83">
<td>83</td><td><span class="ct">  *             functions to configure the Synchronization unit:</span></td></tr>
<tr name="84" id="84">
<td>84</td><td><span class="ct">  *                   - Select Input Trigger  </span></td></tr>
<tr name="85" id="85">
<td>85</td><td><span class="ct">  *                   - Select Output Trigger  </span></td></tr>
<tr name="86" id="86">
<td>86</td><td><span class="ct">  *                   - Select Master Slave Mode </span></td></tr>
<tr name="87" id="87">
<td>87</td><td><span class="ct">  *                   - ETR Configuration when used as external trigger   </span></td></tr>
<tr name="88" id="88">
<td>88</td><td><span class="ct">  *     </span></td></tr>
<tr name="89" id="89">
<td>89</td><td><span class="ct">  *          8. TIM specific interface management, this group includes all </span></td></tr>
<tr name="90" id="90">
<td>90</td><td><span class="ct">  *             needed functions to use the specific TIM interface:</span></td></tr>
<tr name="91" id="91">
<td>91</td><td><span class="ct">  *                   - Encoder Interface Configuration</span></td></tr>
<tr name="92" id="92">
<td>92</td><td><span class="ct">  *                   - Select Hall Sensor   </span></td></tr>
<tr name="93" id="93">
<td>93</td><td><span class="ct">  *         </span></td></tr>
<tr name="94" id="94">
<td>94</td><td><span class="ct">  *          9. TIM specific remapping management includes the Remapping </span></td></tr>
<tr name="95" id="95">
<td>95</td><td><span class="ct">  *             configuration of specific timers               </span></td></tr>
<tr name="96" id="96">
<td>96</td><td><span class="ct">  *   </span></td></tr>
<tr name="97" id="97">
<td>97</td><td><span class="ct">  *  @endverbatim</span></td></tr>
<tr name="98" id="98">
<td>98</td><td><span class="ct">  *    </span></td></tr>
<tr name="99" id="99">
<td>99</td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="100" id="100">
<td>100</td><td><span class="ct">  * @attention</span></td></tr>
<tr name="101" id="101">
<td>101</td><td><span class="ct">  *</span></td></tr>
<tr name="102" id="102">
<td>102</td><td><span class="ct">  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></td></tr>
<tr name="103" id="103">
<td>103</td><td><span class="ct">  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></td></tr>
<tr name="104" id="104">
<td>104</td><td><span class="ct">  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY</span></td></tr>
<tr name="105" id="105">
<td>105</td><td><span class="ct">  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></td></tr>
<tr name="106" id="106">
<td>106</td><td><span class="ct">  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></td></tr>
<tr name="107" id="107">
<td>107</td><td><span class="ct">  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></td></tr>
<tr name="108" id="108">
<td>108</td><td><span class="ct">  *</span></td></tr>
<tr name="109" id="109">
<td>109</td><td><span class="ct">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></td></tr>
<tr name="110" id="110">
<td>110</td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="111" id="111">
<td>111</td><td><span class="ct">  */</span></td></tr>
<tr name="112" id="112">
<td>112</td><td></td></tr>
<tr name="113" id="113">
<td>113</td><td><span class="ct">/* Includes ------------------------------------------------------------------*/</span></td></tr>
<tr name="114" id="114">
<td>114</td><td><span class="pp">#include "stm32f4xx_tim.h"</span></td></tr>
<tr name="115" id="115">
<td>115</td><td><span class="pp">#include "stm32f4xx_rcc.h"</span></td></tr>
<tr name="116" id="116">
<td>116</td><td></td></tr>
<tr name="117" id="117">
<td>117</td><td><span class="ct">/** @addtogroup STM32F4xx_StdPeriph_Driver</span></td></tr>
<tr name="118" id="118">
<td>118</td><td><span class="ct">  * @{</span></td></tr>
<tr name="119" id="119">
<td>119</td><td><span class="ct">  */</span></td></tr>
<tr name="120" id="120">
<td>120</td><td></td></tr>
<tr name="121" id="121">
<td>121</td><td><span class="ct">/** @defgroup TIM </span></td></tr>
<tr name="122" id="122">
<td>122</td><td><span class="ct">  * @brief TIM driver modules</span></td></tr>
<tr name="123" id="123">
<td>123</td><td><span class="ct">  * @{</span></td></tr>
<tr name="124" id="124">
<td>124</td><td><span class="ct">  */</span></td></tr>
<tr name="125" id="125">
<td>125</td><td></td></tr>
<tr name="126" id="126">
<td>126</td><td><span class="ct">/* Private typedef -----------------------------------------------------------*/</span></td></tr>
<tr name="127" id="127">
<td>127</td><td><span class="ct">/* Private define ------------------------------------------------------------*/</span></td></tr>
<tr name="128" id="128">
<td>128</td><td></td></tr>
<tr name="129" id="129">
<td>129</td><td><span class="ct">/* ---------------------- TIM registers bit mask ------------------------ */</span></td></tr>
<tr name="130" id="130">
<td>130</td><td><span class="pp">#define</span> <a id="130c9" class="tk">SMCR_ETR_MASK</a>      ((<a id="130c30" class="tk">uint16_t</a>)0x00FF) </td></tr>
<tr name="131" id="131">
<td>131</td><td><span class="pp">#define</span> <a id="131c9" class="tk">CCMR_OFFSET</a>        ((<a id="131c30" class="tk">uint16_t</a>)0x0018)</td></tr>
<tr name="132" id="132">
<td>132</td><td><span class="pp">#define</span> <a id="132c9" class="tk">CCER_CCE_SET</a>       ((<a id="132c30" class="tk">uint16_t</a>)0x0001)  </td></tr>
<tr name="133" id="133">
<td>133</td><td><span class="pp">#define</span>	<a id="133c9" class="tk">CCER_CCNE_SET</a>      ((<a id="133c30" class="tk">uint16_t</a>)0x0004) </td></tr>
<tr name="134" id="134">
<td>134</td><td><span class="pp">#define</span> <a id="134c9" class="tk">CCMR_OC13M_MASK</a>    ((<a id="134c30" class="tk">uint16_t</a>)0xFF8F)</td></tr>
<tr name="135" id="135">
<td>135</td><td><span class="pp">#define</span> <a id="135c9" class="tk">CCMR_OC24M_MASK</a>    ((<a id="135c30" class="tk">uint16_t</a>)0x8FFF) </td></tr>
<tr name="136" id="136">
<td>136</td><td></td></tr>
<tr name="137" id="137">
<td>137</td><td><span class="ct">/* Private macro -------------------------------------------------------------*/</span></td></tr>
<tr name="138" id="138">
<td>138</td><td><span class="ct">/* Private variables ---------------------------------------------------------*/</span></td></tr>
<tr name="139" id="139">
<td>139</td><td><span class="ct">/* Private function prototypes -----------------------------------------------*/</span></td></tr>
<tr name="140" id="140">
<td>140</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="140c13" class="tk">TI1_Config</a>(<a id="140c24" class="tk">TIM_TypeDef</a><a id="140c35" class="tk">*</a> <a id="140c37" class="tk">TIMx</a>, <a id="140c43" class="tk">uint16_t</a> <a id="140c52" class="tk">TIM_ICPolarity</a>, <a id="140c68" class="tk">uint16_t</a> <a id="140c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="141" id="141">
<td>141</td><td>                       <a id="141c24" class="tk">uint16_t</a> <a id="141c33" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="142" id="142">
<td>142</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="142c13" class="tk">TI2_Config</a>(<a id="142c24" class="tk">TIM_TypeDef</a><a id="142c35" class="tk">*</a> <a id="142c37" class="tk">TIMx</a>, <a id="142c43" class="tk">uint16_t</a> <a id="142c52" class="tk">TIM_ICPolarity</a>, <a id="142c68" class="tk">uint16_t</a> <a id="142c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="143" id="143">
<td>143</td><td>                       <a id="143c24" class="tk">uint16_t</a> <a id="143c33" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="144" id="144">
<td>144</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="144c13" class="tk">TI3_Config</a>(<a id="144c24" class="tk">TIM_TypeDef</a><a id="144c35" class="tk">*</a> <a id="144c37" class="tk">TIMx</a>, <a id="144c43" class="tk">uint16_t</a> <a id="144c52" class="tk">TIM_ICPolarity</a>, <a id="144c68" class="tk">uint16_t</a> <a id="144c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="145" id="145">
<td>145</td><td>                       <a id="145c24" class="tk">uint16_t</a> <a id="145c33" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="146" id="146">
<td>146</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="146c13" class="tk">TI4_Config</a>(<a id="146c24" class="tk">TIM_TypeDef</a><a id="146c35" class="tk">*</a> <a id="146c37" class="tk">TIMx</a>, <a id="146c43" class="tk">uint16_t</a> <a id="146c52" class="tk">TIM_ICPolarity</a>, <a id="146c68" class="tk">uint16_t</a> <a id="146c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="147" id="147">
<td>147</td><td>                       <a id="147c24" class="tk">uint16_t</a> <a id="147c33" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="148" id="148">
<td>148</td><td></td></tr>
<tr name="149" id="149">
<td>149</td><td><span class="ct">/* Private functions ---------------------------------------------------------*/</span></td></tr>
<tr name="150" id="150">
<td>150</td><td></td></tr>
<tr name="151" id="151">
<td>151</td><td><span class="ct">/** @defgroup TIM_Private_Functions</span></td></tr>
<tr name="152" id="152">
<td>152</td><td><span class="ct">  * @{</span></td></tr>
<tr name="153" id="153">
<td>153</td><td><span class="ct">  */</span></td></tr>
<tr name="154" id="154">
<td>154</td><td></td></tr>
<tr name="155" id="155">
<td>155</td><td><span class="ct">/** @defgroup TIM_Group1 TimeBase management functions</span></td></tr>
<tr name="156" id="156">
<td>156</td><td><span class="ct"> *  @brief   TimeBase management functions </span></td></tr>
<tr name="157" id="157">
<td>157</td><td><span class="ct"> *</span></td></tr>
<tr name="158" id="158">
<td>158</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="159" id="159">
<td>159</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="160" id="160">
<td>160</td><td><span class="ct">                       TimeBase management functions</span></td></tr>
<tr name="161" id="161">
<td>161</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="162" id="162">
<td>162</td><td><span class="ct">  </span></td></tr>
<tr name="163" id="163">
<td>163</td><td><span class="ct">       ===================================================================      </span></td></tr>
<tr name="164" id="164">
<td>164</td><td><span class="ct">              TIM Driver: how to use it in Timing(Time base) Mode</span></td></tr>
<tr name="165" id="165">
<td>165</td><td><span class="ct">       =================================================================== </span></td></tr>
<tr name="166" id="166">
<td>166</td><td><span class="ct">       To use the Timer in Timing(Time base) mode, the following steps are mandatory:</span></td></tr>
<tr name="167" id="167">
<td>167</td><td><span class="ct">       </span></td></tr>
<tr name="168" id="168">
<td>168</td><td><span class="ct">       1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function</span></td></tr>
<tr name="169" id="169">
<td>169</td><td><span class="ct">                    </span></td></tr>
<tr name="170" id="170">
<td>170</td><td><span class="ct">       2. Fill the TIM_TimeBaseInitStruct with the desired parameters.</span></td></tr>
<tr name="171" id="171">
<td>171</td><td><span class="ct">       </span></td></tr>
<tr name="172" id="172">
<td>172</td><td><span class="ct">       3. Call TIM_TimeBaseInit(TIMx, &amp;TIM_TimeBaseInitStruct) to configure the Time Base unit</span></td></tr>
<tr name="173" id="173">
<td>173</td><td><span class="ct">          with the corresponding configuration</span></td></tr>
<tr name="174" id="174">
<td>174</td><td><span class="ct">          </span></td></tr>
<tr name="175" id="175">
<td>175</td><td><span class="ct">       4. Enable the NVIC if you need to generate the update interrupt. </span></td></tr>
<tr name="176" id="176">
<td>176</td><td><span class="ct">          </span></td></tr>
<tr name="177" id="177">
<td>177</td><td><span class="ct">       5. Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) </span></td></tr>
<tr name="178" id="178">
<td>178</td><td><span class="ct">       </span></td></tr>
<tr name="179" id="179">
<td>179</td><td><span class="ct">       6. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.</span></td></tr>
<tr name="180" id="180">
<td>180</td><td><span class="ct">             </span></td></tr>
<tr name="181" id="181">
<td>181</td><td><span class="ct">       Note1: All other functions can be used separately to modify, if needed,</span></td></tr>
<tr name="182" id="182">
<td>182</td><td><span class="ct">          a specific feature of the Timer. </span></td></tr>
<tr name="183" id="183">
<td>183</td><td><span class="ct"></span></td></tr>
<tr name="184" id="184">
<td>184</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="185" id="185">
<td>185</td><td><span class="ct">  * @{</span></td></tr>
<tr name="186" id="186">
<td>186</td><td><span class="ct">  */</span></td></tr>
<tr name="187" id="187">
<td>187</td><td>  </td></tr>
<tr name="188" id="188">
<td>188</td><td><span class="ct">/**</span></td></tr>
<tr name="189" id="189">
<td>189</td><td><span class="ct">  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.</span></td></tr>
<tr name="190" id="190">
<td>190</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="191" id="191">
<td>191</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="192" id="192">
<td>192</td><td><span class="ct"></span></td></tr>
<tr name="193" id="193">
<td>193</td><td><span class="ct">  */</span></td></tr>
<tr name="194" id="194">
<td>194</td><td><span class="kw">void</span> <a id="194c6" class="tk">TIM_DeInit</a>(<a id="194c17" class="tk">TIM_TypeDef</a><a id="194c28" class="tk">*</a> <a id="194c30" class="tk">TIMx</a>)</td></tr>
<tr name="195" id="195">
<td>195</td><td><span class="br">{</span></td></tr>
<tr name="196" id="196">
<td>196</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="197" id="197">
<td>197</td><td>  <a id="197c3" class="tk">assert_param</a>(<a id="197c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="197c34" class="tk">TIMx</a>)); </td></tr>
<tr name="198" id="198">
<td>198</td><td> </td></tr>
<tr name="199" id="199">
<td>199</td><td>  <span class="kw">if</span> (<a id="199c7" class="tk">TIMx</a> <a id="199c12" class="tk">==</a> <a id="199c15" class="tk">TIM1</a>)</td></tr>
<tr name="200" id="200">
<td>200</td><td>  <span class="br">{</span></td></tr>
<tr name="201" id="201">
<td>201</td><td>    <a id="201c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="201c28" class="tk">RCC_APB2Periph_TIM1</a>, <a id="201c49" class="tk">ENABLE</a>);</td></tr>
<tr name="202" id="202">
<td>202</td><td>    <a id="202c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="202c28" class="tk">RCC_APB2Periph_TIM1</a>, <a id="202c49" class="tk">DISABLE</a>);  </td></tr>
<tr name="203" id="203">
<td>203</td><td>  <span class="br">}</span> </td></tr>
<tr name="204" id="204">
<td>204</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="204c12" class="tk">TIMx</a> <a id="204c17" class="tk">==</a> <a id="204c20" class="tk">TIM2</a>) </td></tr>
<tr name="205" id="205">
<td>205</td><td>  <span class="br">{</span>     </td></tr>
<tr name="206" id="206">
<td>206</td><td>    <a id="206c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="206c28" class="tk">RCC_APB1Periph_TIM2</a>, <a id="206c49" class="tk">ENABLE</a>);</td></tr>
<tr name="207" id="207">
<td>207</td><td>    <a id="207c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="207c28" class="tk">RCC_APB1Periph_TIM2</a>, <a id="207c49" class="tk">DISABLE</a>);</td></tr>
<tr name="208" id="208">
<td>208</td><td>  <span class="br">}</span>  </td></tr>
<tr name="209" id="209">
<td>209</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="209c12" class="tk">TIMx</a> <a id="209c17" class="tk">==</a> <a id="209c20" class="tk">TIM3</a>)</td></tr>
<tr name="210" id="210">
<td>210</td><td>  <span class="br">{</span> </td></tr>
<tr name="211" id="211">
<td>211</td><td>    <a id="211c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="211c28" class="tk">RCC_APB1Periph_TIM3</a>, <a id="211c49" class="tk">ENABLE</a>);</td></tr>
<tr name="212" id="212">
<td>212</td><td>    <a id="212c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="212c28" class="tk">RCC_APB1Periph_TIM3</a>, <a id="212c49" class="tk">DISABLE</a>);</td></tr>
<tr name="213" id="213">
<td>213</td><td>  <span class="br">}</span>  </td></tr>
<tr name="214" id="214">
<td>214</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="214c12" class="tk">TIMx</a> <a id="214c17" class="tk">==</a> <a id="214c20" class="tk">TIM4</a>)</td></tr>
<tr name="215" id="215">
<td>215</td><td>  <span class="br">{</span> </td></tr>
<tr name="216" id="216">
<td>216</td><td>    <a id="216c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="216c28" class="tk">RCC_APB1Periph_TIM4</a>, <a id="216c49" class="tk">ENABLE</a>);</td></tr>
<tr name="217" id="217">
<td>217</td><td>    <a id="217c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="217c28" class="tk">RCC_APB1Periph_TIM4</a>, <a id="217c49" class="tk">DISABLE</a>);</td></tr>
<tr name="218" id="218">
<td>218</td><td>  <span class="br">}</span>  </td></tr>
<tr name="219" id="219">
<td>219</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="219c12" class="tk">TIMx</a> <a id="219c17" class="tk">==</a> <a id="219c20" class="tk">TIM5</a>)</td></tr>
<tr name="220" id="220">
<td>220</td><td>  <span class="br">{</span>      </td></tr>
<tr name="221" id="221">
<td>221</td><td>    <a id="221c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="221c28" class="tk">RCC_APB1Periph_TIM5</a>, <a id="221c49" class="tk">ENABLE</a>);</td></tr>
<tr name="222" id="222">
<td>222</td><td>    <a id="222c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="222c28" class="tk">RCC_APB1Periph_TIM5</a>, <a id="222c49" class="tk">DISABLE</a>);</td></tr>
<tr name="223" id="223">
<td>223</td><td>  <span class="br">}</span>  </td></tr>
<tr name="224" id="224">
<td>224</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="224c12" class="tk">TIMx</a> <a id="224c17" class="tk">==</a> <a id="224c20" class="tk">TIM6</a>)  </td></tr>
<tr name="225" id="225">
<td>225</td><td>  <span class="br">{</span>    </td></tr>
<tr name="226" id="226">
<td>226</td><td>    <a id="226c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="226c28" class="tk">RCC_APB1Periph_TIM6</a>, <a id="226c49" class="tk">ENABLE</a>);</td></tr>
<tr name="227" id="227">
<td>227</td><td>    <a id="227c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="227c28" class="tk">RCC_APB1Periph_TIM6</a>, <a id="227c49" class="tk">DISABLE</a>);</td></tr>
<tr name="228" id="228">
<td>228</td><td>  <span class="br">}</span>  </td></tr>
<tr name="229" id="229">
<td>229</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="229c12" class="tk">TIMx</a> <a id="229c17" class="tk">==</a> <a id="229c20" class="tk">TIM7</a>)</td></tr>
<tr name="230" id="230">
<td>230</td><td>  <span class="br">{</span>      </td></tr>
<tr name="231" id="231">
<td>231</td><td>    <a id="231c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="231c28" class="tk">RCC_APB1Periph_TIM7</a>, <a id="231c49" class="tk">ENABLE</a>);</td></tr>
<tr name="232" id="232">
<td>232</td><td>    <a id="232c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="232c28" class="tk">RCC_APB1Periph_TIM7</a>, <a id="232c49" class="tk">DISABLE</a>);</td></tr>
<tr name="233" id="233">
<td>233</td><td>  <span class="br">}</span>  </td></tr>
<tr name="234" id="234">
<td>234</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="234c12" class="tk">TIMx</a> <a id="234c17" class="tk">==</a> <a id="234c20" class="tk">TIM8</a>)</td></tr>
<tr name="235" id="235">
<td>235</td><td>  <span class="br">{</span>      </td></tr>
<tr name="236" id="236">
<td>236</td><td>    <a id="236c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="236c28" class="tk">RCC_APB2Periph_TIM8</a>, <a id="236c49" class="tk">ENABLE</a>);</td></tr>
<tr name="237" id="237">
<td>237</td><td>    <a id="237c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="237c28" class="tk">RCC_APB2Periph_TIM8</a>, <a id="237c49" class="tk">DISABLE</a>);  </td></tr>
<tr name="238" id="238">
<td>238</td><td>  <span class="br">}</span>  </td></tr>
<tr name="239" id="239">
<td>239</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="239c12" class="tk">TIMx</a> <a id="239c17" class="tk">==</a> <a id="239c20" class="tk">TIM9</a>)</td></tr>
<tr name="240" id="240">
<td>240</td><td>  <span class="br">{</span>      </td></tr>
<tr name="241" id="241">
<td>241</td><td>    <a id="241c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="241c28" class="tk">RCC_APB2Periph_TIM9</a>, <a id="241c49" class="tk">ENABLE</a>);</td></tr>
<tr name="242" id="242">
<td>242</td><td>    <a id="242c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="242c28" class="tk">RCC_APB2Periph_TIM9</a>, <a id="242c49" class="tk">DISABLE</a>);  </td></tr>
<tr name="243" id="243">
<td>243</td><td>   <span class="br">}</span>  </td></tr>
<tr name="244" id="244">
<td>244</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="244c12" class="tk">TIMx</a> <a id="244c17" class="tk">==</a> <a id="244c20" class="tk">TIM10</a>)</td></tr>
<tr name="245" id="245">
<td>245</td><td>  <span class="br">{</span>      </td></tr>
<tr name="246" id="246">
<td>246</td><td>    <a id="246c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="246c28" class="tk">RCC_APB2Periph_TIM10</a>, <a id="246c50" class="tk">ENABLE</a>);</td></tr>
<tr name="247" id="247">
<td>247</td><td>    <a id="247c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="247c28" class="tk">RCC_APB2Periph_TIM10</a>, <a id="247c50" class="tk">DISABLE</a>);  </td></tr>
<tr name="248" id="248">
<td>248</td><td>  <span class="br">}</span>  </td></tr>
<tr name="249" id="249">
<td>249</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="249c12" class="tk">TIMx</a> <a id="249c17" class="tk">==</a> <a id="249c20" class="tk">TIM11</a>) </td></tr>
<tr name="250" id="250">
<td>250</td><td>  <span class="br">{</span>     </td></tr>
<tr name="251" id="251">
<td>251</td><td>    <a id="251c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="251c28" class="tk">RCC_APB2Periph_TIM11</a>, <a id="251c50" class="tk">ENABLE</a>);</td></tr>
<tr name="252" id="252">
<td>252</td><td>    <a id="252c5" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="252c28" class="tk">RCC_APB2Periph_TIM11</a>, <a id="252c50" class="tk">DISABLE</a>);  </td></tr>
<tr name="253" id="253">
<td>253</td><td>  <span class="br">}</span>  </td></tr>
<tr name="254" id="254">
<td>254</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="254c12" class="tk">TIMx</a> <a id="254c17" class="tk">==</a> <a id="254c20" class="tk">TIM12</a>)</td></tr>
<tr name="255" id="255">
<td>255</td><td>  <span class="br">{</span>      </td></tr>
<tr name="256" id="256">
<td>256</td><td>    <a id="256c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="256c28" class="tk">RCC_APB1Periph_TIM12</a>, <a id="256c50" class="tk">ENABLE</a>);</td></tr>
<tr name="257" id="257">
<td>257</td><td>    <a id="257c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="257c28" class="tk">RCC_APB1Periph_TIM12</a>, <a id="257c50" class="tk">DISABLE</a>);  </td></tr>
<tr name="258" id="258">
<td>258</td><td>  <span class="br">}</span>  </td></tr>
<tr name="259" id="259">
<td>259</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="259c12" class="tk">TIMx</a> <a id="259c17" class="tk">==</a> <a id="259c20" class="tk">TIM13</a>) </td></tr>
<tr name="260" id="260">
<td>260</td><td>  <span class="br">{</span>       </td></tr>
<tr name="261" id="261">
<td>261</td><td>    <a id="261c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="261c28" class="tk">RCC_APB1Periph_TIM13</a>, <a id="261c50" class="tk">ENABLE</a>);</td></tr>
<tr name="262" id="262">
<td>262</td><td>    <a id="262c5" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="262c28" class="tk">RCC_APB1Periph_TIM13</a>, <a id="262c50" class="tk">DISABLE</a>);  </td></tr>
<tr name="263" id="263">
<td>263</td><td>  <span class="br">}</span>  </td></tr>
<tr name="264" id="264">
<td>264</td><td>  <span class="kw">else</span></td></tr>
<tr name="265" id="265">
<td>265</td><td>  <span class="br">{</span> </td></tr>
<tr name="266" id="266">
<td>266</td><td>    <span class="kw">if</span> (<a id="266c9" class="tk">TIMx</a> <a id="266c14" class="tk">==</a> <a id="266c17" class="tk">TIM14</a>) </td></tr>
<tr name="267" id="267">
<td>267</td><td>    <span class="br">{</span>     </td></tr>
<tr name="268" id="268">
<td>268</td><td>      <a id="268c7" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="268c30" class="tk">RCC_APB1Periph_TIM14</a>, <a id="268c52" class="tk">ENABLE</a>);</td></tr>
<tr name="269" id="269">
<td>269</td><td>      <a id="269c7" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="269c30" class="tk">RCC_APB1Periph_TIM14</a>, <a id="269c52" class="tk">DISABLE</a>); </td></tr>
<tr name="270" id="270">
<td>270</td><td>    <span class="br">}</span>   </td></tr>
<tr name="271" id="271">
<td>271</td><td>  <span class="br">}</span></td></tr>
<tr name="272" id="272">
<td>272</td><td><span class="br">}</span></td></tr>
<tr name="273" id="273">
<td>273</td><td></td></tr>
<tr name="274" id="274">
<td>274</td><td><span class="ct">/**</span></td></tr>
<tr name="275" id="275">
<td>275</td><td><span class="ct">  * @brief  Initializes the TIMx Time Base Unit peripheral according to </span></td></tr>
<tr name="276" id="276">
<td>276</td><td><span class="ct">  *         the specified parameters in the TIM_TimeBaseInitStruct.</span></td></tr>
<tr name="277" id="277">
<td>277</td><td><span class="ct">  * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="278" id="278">
<td>278</td><td><span class="ct">  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure</span></td></tr>
<tr name="279" id="279">
<td>279</td><td><span class="ct">  *         that contains the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="280" id="280">
<td>280</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="281" id="281">
<td>281</td><td><span class="ct">  */</span></td></tr>
<tr name="282" id="282">
<td>282</td><td><span class="kw">void</span> <a id="282c6" class="tk">TIM_TimeBaseInit</a>(<a id="282c23" class="tk">TIM_TypeDef</a><a id="282c34" class="tk">*</a> <a id="282c36" class="tk">TIMx</a>, <a id="282c42" class="tk">TIM_TimeBaseInitTypeDef</a><a id="282c65" class="tk">*</a> <a id="282c67" class="tk">TIM_TimeBaseInitStruct</a>)</td></tr>
<tr name="283" id="283">
<td>283</td><td><span class="br">{</span></td></tr>
<tr name="284" id="284">
<td>284</td><td>  <a id="284c3" class="tk">uint16_t</a> <a id="284c12" class="tk">tmpcr1</a> = 0;</td></tr>
<tr name="285" id="285">
<td>285</td><td></td></tr>
<tr name="286" id="286">
<td>286</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="287" id="287">
<td>287</td><td>  <a id="287c3" class="tk">assert_param</a>(<a id="287c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="287c34" class="tk">TIMx</a>)); </td></tr>
<tr name="288" id="288">
<td>288</td><td>  <a id="288c3" class="tk">assert_param</a>(<a id="288c16" class="tk">IS_TIM_COUNTER_MODE</a>(<a id="288c36" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="288c60" class="tk">TIM_CounterMode</a>));</td></tr>
<tr name="289" id="289">
<td>289</td><td>  <a id="289c3" class="tk">assert_param</a>(<a id="289c16" class="tk">IS_TIM_CKD_DIV</a>(<a id="289c31" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="289c55" class="tk">TIM_ClockDivision</a>));</td></tr>
<tr name="290" id="290">
<td>290</td><td></td></tr>
<tr name="291" id="291">
<td>291</td><td>  <a id="291c3" class="tk">tmpcr1</a> = <a id="291c12" class="tk">TIMx</a>-&gt;<a id="291c18" class="tk">CR1</a>;  </td></tr>
<tr name="292" id="292">
<td>292</td><td></td></tr>
<tr name="293" id="293">
<td>293</td><td>  <span class="kw">if</span>((<a id="293c7" class="tk">TIMx</a> <a id="293c12" class="tk">==</a> <a id="293c15" class="tk">TIM1</a>) <a id="293c21" class="tk">||</a> (<a id="293c25" class="tk">TIMx</a> <a id="293c30" class="tk">==</a> <a id="293c33" class="tk">TIM8</a>)<a id="293c38" class="tk">||</a></td></tr>
<tr name="294" id="294">
<td>294</td><td>     (<a id="294c7" class="tk">TIMx</a> <a id="294c12" class="tk">==</a> <a id="294c15" class="tk">TIM2</a>) <a id="294c21" class="tk">||</a> (<a id="294c25" class="tk">TIMx</a> <a id="294c30" class="tk">==</a> <a id="294c33" class="tk">TIM3</a>)<a id="294c38" class="tk">||</a></td></tr>
<tr name="295" id="295">
<td>295</td><td>     (<a id="295c7" class="tk">TIMx</a> <a id="295c12" class="tk">==</a> <a id="295c15" class="tk">TIM4</a>) <a id="295c21" class="tk">||</a> (<a id="295c25" class="tk">TIMx</a> <a id="295c30" class="tk">==</a> <a id="295c33" class="tk">TIM5</a>)) </td></tr>
<tr name="296" id="296">
<td>296</td><td>  <span class="br">{</span></td></tr>
<tr name="297" id="297">
<td>297</td><td>    <span class="ct">/* Select the Counter Mode */</span></td></tr>
<tr name="298" id="298">
<td>298</td><td>    <a id="298c5" class="tk">tmpcr1</a> <a id="298c12" class="tk">&amp;=</a> (<a id="298c16" class="tk">uint16_t</a>)(<a id="298c26" class="tk">~</a>(<a id="298c28" class="tk">TIM_CR1_DIR</a> <a id="298c40" class="tk">|</a> <a id="298c42" class="tk">TIM_CR1_CMS</a>));</td></tr>
<tr name="299" id="299">
<td>299</td><td>    <a id="299c5" class="tk">tmpcr1</a> <a id="299c12" class="tk">|=</a> (<a id="299c16" class="tk">uint32_t</a>)<a id="299c25" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="299c49" class="tk">TIM_CounterMode</a>;</td></tr>
<tr name="300" id="300">
<td>300</td><td>  <span class="br">}</span></td></tr>
<tr name="301" id="301">
<td>301</td><td> </td></tr>
<tr name="302" id="302">
<td>302</td><td>  <span class="kw">if</span>((<a id="302c7" class="tk">TIMx</a> <a id="302c12" class="tk">!=</a> <a id="302c15" class="tk">TIM6</a>) <a id="302c21" class="tk">&amp;&amp;</a> (<a id="302c25" class="tk">TIMx</a> <a id="302c30" class="tk">!=</a> <a id="302c33" class="tk">TIM7</a>))</td></tr>
<tr name="303" id="303">
<td>303</td><td>  <span class="br">{</span></td></tr>
<tr name="304" id="304">
<td>304</td><td>    <span class="ct">/* Set the clock division */</span></td></tr>
<tr name="305" id="305">
<td>305</td><td>    <a id="305c5" class="tk">tmpcr1</a> <a id="305c12" class="tk">&amp;=</a>  (<a id="305c17" class="tk">uint16_t</a>)(<a id="305c27" class="tk">~</a><a id="305c28" class="tk">TIM_CR1_CKD</a>);</td></tr>
<tr name="306" id="306">
<td>306</td><td>    <a id="306c5" class="tk">tmpcr1</a> <a id="306c12" class="tk">|=</a> (<a id="306c16" class="tk">uint32_t</a>)<a id="306c25" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="306c49" class="tk">TIM_ClockDivision</a>;</td></tr>
<tr name="307" id="307">
<td>307</td><td>  <span class="br">}</span></td></tr>
<tr name="308" id="308">
<td>308</td><td></td></tr>
<tr name="309" id="309">
<td>309</td><td>  <a id="309c3" class="tk">TIMx</a>-&gt;<a id="309c9" class="tk">CR1</a> = <a id="309c15" class="tk">tmpcr1</a>;</td></tr>
<tr name="310" id="310">
<td>310</td><td></td></tr>
<tr name="311" id="311">
<td>311</td><td>  <span class="ct">/* Set the Autoreload value */</span></td></tr>
<tr name="312" id="312">
<td>312</td><td>  <a id="312c3" class="tk">TIMx</a>-&gt;<a id="312c9" class="tk">ARR</a> = <a id="312c15" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="312c39" class="tk">TIM_Period</a> ;</td></tr>
<tr name="313" id="313">
<td>313</td><td> </td></tr>
<tr name="314" id="314">
<td>314</td><td>  <span class="ct">/* Set the Prescaler value */</span></td></tr>
<tr name="315" id="315">
<td>315</td><td>  <a id="315c3" class="tk">TIMx</a>-&gt;<a id="315c9" class="tk">PSC</a> = <a id="315c15" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="315c39" class="tk">TIM_Prescaler</a>;</td></tr>
<tr name="316" id="316">
<td>316</td><td>    </td></tr>
<tr name="317" id="317">
<td>317</td><td>  <span class="kw">if</span> ((<a id="317c8" class="tk">TIMx</a> <a id="317c13" class="tk">==</a> <a id="317c16" class="tk">TIM1</a>) <a id="317c22" class="tk">||</a> (<a id="317c26" class="tk">TIMx</a> <a id="317c31" class="tk">==</a> <a id="317c34" class="tk">TIM8</a>))  </td></tr>
<tr name="318" id="318">
<td>318</td><td>  <span class="br">{</span></td></tr>
<tr name="319" id="319">
<td>319</td><td>    <span class="ct">/* Set the Repetition Counter value */</span></td></tr>
<tr name="320" id="320">
<td>320</td><td>    <a id="320c5" class="tk">TIMx</a>-&gt;<a id="320c11" class="tk">RCR</a> = <a id="320c17" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="320c41" class="tk">TIM_RepetitionCounter</a>;</td></tr>
<tr name="321" id="321">
<td>321</td><td>  <span class="br">}</span></td></tr>
<tr name="322" id="322">
<td>322</td><td></td></tr>
<tr name="323" id="323">
<td>323</td><td>  <span class="ct">/* Generate an update event to reload the Prescaler </span></td></tr>
<tr name="324" id="324">
<td>324</td><td><span class="ct">     and the repetition counter(only for TIM1 and TIM8) value immediatly */</span></td></tr>
<tr name="325" id="325">
<td>325</td><td>  <a id="325c3" class="tk">TIMx</a>-&gt;<a id="325c9" class="tk">EGR</a> = <a id="325c15" class="tk">TIM_PSCReloadMode_Immediate</a>;          </td></tr>
<tr name="326" id="326">
<td>326</td><td><span class="br">}</span></td></tr>
<tr name="327" id="327">
<td>327</td><td></td></tr>
<tr name="328" id="328">
<td>328</td><td><span class="ct">/**</span></td></tr>
<tr name="329" id="329">
<td>329</td><td><span class="ct">  * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.</span></td></tr>
<tr name="330" id="330">
<td>330</td><td><span class="ct">  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef</span></td></tr>
<tr name="331" id="331">
<td>331</td><td><span class="ct">  *         structure which will be initialized.</span></td></tr>
<tr name="332" id="332">
<td>332</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="333" id="333">
<td>333</td><td><span class="ct">  */</span></td></tr>
<tr name="334" id="334">
<td>334</td><td><span class="kw">void</span> <a id="334c6" class="tk">TIM_TimeBaseStructInit</a>(<a id="334c29" class="tk">TIM_TimeBaseInitTypeDef</a><a id="334c52" class="tk">*</a> <a id="334c54" class="tk">TIM_TimeBaseInitStruct</a>)</td></tr>
<tr name="335" id="335">
<td>335</td><td><span class="br">{</span></td></tr>
<tr name="336" id="336">
<td>336</td><td>  <span class="ct">/* Set the default configuration */</span></td></tr>
<tr name="337" id="337">
<td>337</td><td>  <a id="337c3" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="337c27" class="tk">TIM_Period</a> = 0xFFFFFFFF;</td></tr>
<tr name="338" id="338">
<td>338</td><td>  <a id="338c3" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="338c27" class="tk">TIM_Prescaler</a> = 0x0000;</td></tr>
<tr name="339" id="339">
<td>339</td><td>  <a id="339c3" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="339c27" class="tk">TIM_ClockDivision</a> = <a id="339c47" class="tk">TIM_CKD_DIV1</a>;</td></tr>
<tr name="340" id="340">
<td>340</td><td>  <a id="340c3" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="340c27" class="tk">TIM_CounterMode</a> = <a id="340c45" class="tk">TIM_CounterMode_Up</a>;</td></tr>
<tr name="341" id="341">
<td>341</td><td>  <a id="341c3" class="tk">TIM_TimeBaseInitStruct</a>-&gt;<a id="341c27" class="tk">TIM_RepetitionCounter</a> = 0x0000;</td></tr>
<tr name="342" id="342">
<td>342</td><td><span class="br">}</span></td></tr>
<tr name="343" id="343">
<td>343</td><td></td></tr>
<tr name="344" id="344">
<td>344</td><td><span class="ct">/**</span></td></tr>
<tr name="345" id="345">
<td>345</td><td><span class="ct">  * @brief  Configures the TIMx Prescaler.</span></td></tr>
<tr name="346" id="346">
<td>346</td><td><span class="ct">  * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="347" id="347">
<td>347</td><td><span class="ct">  * @param  Prescaler: specifies the Prescaler Register value</span></td></tr>
<tr name="348" id="348">
<td>348</td><td><span class="ct">  * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode</span></td></tr>
<tr name="349" id="349">
<td>349</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="350" id="350">
<td>350</td><td><span class="ct">  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.</span></td></tr>
<tr name="351" id="351">
<td>351</td><td><span class="ct">  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.</span></td></tr>
<tr name="352" id="352">
<td>352</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="353" id="353">
<td>353</td><td><span class="ct">  */</span></td></tr>
<tr name="354" id="354">
<td>354</td><td><span class="kw">void</span> <a id="354c6" class="tk">TIM_PrescalerConfig</a>(<a id="354c26" class="tk">TIM_TypeDef</a><a id="354c37" class="tk">*</a> <a id="354c39" class="tk">TIMx</a>, <a id="354c45" class="tk">uint16_t</a> <a id="354c54" class="tk">Prescaler</a>, <a id="354c65" class="tk">uint16_t</a> <a id="354c74" class="tk">TIM_PSCReloadMode</a>)</td></tr>
<tr name="355" id="355">
<td>355</td><td><span class="br">{</span></td></tr>
<tr name="356" id="356">
<td>356</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="357" id="357">
<td>357</td><td>  <a id="357c3" class="tk">assert_param</a>(<a id="357c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="357c34" class="tk">TIMx</a>));</td></tr>
<tr name="358" id="358">
<td>358</td><td>  <a id="358c3" class="tk">assert_param</a>(<a id="358c16" class="tk">IS_TIM_PRESCALER_RELOAD</a>(<a id="358c40" class="tk">TIM_PSCReloadMode</a>));</td></tr>
<tr name="359" id="359">
<td>359</td><td>  <span class="ct">/* Set the Prescaler value */</span></td></tr>
<tr name="360" id="360">
<td>360</td><td>  <a id="360c3" class="tk">TIMx</a>-&gt;<a id="360c9" class="tk">PSC</a> = <a id="360c15" class="tk">Prescaler</a>;</td></tr>
<tr name="361" id="361">
<td>361</td><td>  <span class="ct">/* Set or reset the UG Bit */</span></td></tr>
<tr name="362" id="362">
<td>362</td><td>  <a id="362c3" class="tk">TIMx</a>-&gt;<a id="362c9" class="tk">EGR</a> = <a id="362c15" class="tk">TIM_PSCReloadMode</a>;</td></tr>
<tr name="363" id="363">
<td>363</td><td><span class="br">}</span></td></tr>
<tr name="364" id="364">
<td>364</td><td></td></tr>
<tr name="365" id="365">
<td>365</td><td><span class="ct">/**</span></td></tr>
<tr name="366" id="366">
<td>366</td><td><span class="ct">  * @brief  Specifies the TIMx Counter Mode to be used.</span></td></tr>
<tr name="367" id="367">
<td>367</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="368" id="368">
<td>368</td><td><span class="ct">  * @param  TIM_CounterMode: specifies the Counter Mode to be used</span></td></tr>
<tr name="369" id="369">
<td>369</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="370" id="370">
<td>370</td><td><span class="ct">  *            @arg TIM_CounterMode_Up: TIM Up Counting Mode</span></td></tr>
<tr name="371" id="371">
<td>371</td><td><span class="ct">  *            @arg TIM_CounterMode_Down: TIM Down Counting Mode</span></td></tr>
<tr name="372" id="372">
<td>372</td><td><span class="ct">  *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1</span></td></tr>
<tr name="373" id="373">
<td>373</td><td><span class="ct">  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2</span></td></tr>
<tr name="374" id="374">
<td>374</td><td><span class="ct">  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3</span></td></tr>
<tr name="375" id="375">
<td>375</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="376" id="376">
<td>376</td><td><span class="ct">  */</span></td></tr>
<tr name="377" id="377">
<td>377</td><td><span class="kw">void</span> <a id="377c6" class="tk">TIM_CounterModeConfig</a>(<a id="377c28" class="tk">TIM_TypeDef</a><a id="377c39" class="tk">*</a> <a id="377c41" class="tk">TIMx</a>, <a id="377c47" class="tk">uint16_t</a> <a id="377c56" class="tk">TIM_CounterMode</a>)</td></tr>
<tr name="378" id="378">
<td>378</td><td><span class="br">{</span></td></tr>
<tr name="379" id="379">
<td>379</td><td>  <a id="379c3" class="tk">uint16_t</a> <a id="379c12" class="tk">tmpcr1</a> = 0;</td></tr>
<tr name="380" id="380">
<td>380</td><td></td></tr>
<tr name="381" id="381">
<td>381</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="382" id="382">
<td>382</td><td>  <a id="382c3" class="tk">assert_param</a>(<a id="382c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="382c36" class="tk">TIMx</a>));</td></tr>
<tr name="383" id="383">
<td>383</td><td>  <a id="383c3" class="tk">assert_param</a>(<a id="383c16" class="tk">IS_TIM_COUNTER_MODE</a>(<a id="383c36" class="tk">TIM_CounterMode</a>));</td></tr>
<tr name="384" id="384">
<td>384</td><td></td></tr>
<tr name="385" id="385">
<td>385</td><td>  <a id="385c3" class="tk">tmpcr1</a> = <a id="385c12" class="tk">TIMx</a>-&gt;<a id="385c18" class="tk">CR1</a>;</td></tr>
<tr name="386" id="386">
<td>386</td><td></td></tr>
<tr name="387" id="387">
<td>387</td><td>  <span class="ct">/* Reset the CMS and DIR Bits */</span></td></tr>
<tr name="388" id="388">
<td>388</td><td>  <a id="388c3" class="tk">tmpcr1</a> <a id="388c10" class="tk">&amp;=</a> (<a id="388c14" class="tk">uint16_t</a>)<a id="388c23" class="tk">~</a>(<a id="388c25" class="tk">TIM_CR1_DIR</a> <a id="388c37" class="tk">|</a> <a id="388c39" class="tk">TIM_CR1_CMS</a>);</td></tr>
<tr name="389" id="389">
<td>389</td><td></td></tr>
<tr name="390" id="390">
<td>390</td><td>  <span class="ct">/* Set the Counter Mode */</span></td></tr>
<tr name="391" id="391">
<td>391</td><td>  <a id="391c3" class="tk">tmpcr1</a> <a id="391c10" class="tk">|=</a> <a id="391c13" class="tk">TIM_CounterMode</a>;</td></tr>
<tr name="392" id="392">
<td>392</td><td></td></tr>
<tr name="393" id="393">
<td>393</td><td>  <span class="ct">/* Write to TIMx CR1 register */</span></td></tr>
<tr name="394" id="394">
<td>394</td><td>  <a id="394c3" class="tk">TIMx</a>-&gt;<a id="394c9" class="tk">CR1</a> = <a id="394c15" class="tk">tmpcr1</a>;</td></tr>
<tr name="395" id="395">
<td>395</td><td><span class="br">}</span></td></tr>
<tr name="396" id="396">
<td>396</td><td></td></tr>
<tr name="397" id="397">
<td>397</td><td><span class="ct">/**</span></td></tr>
<tr name="398" id="398">
<td>398</td><td><span class="ct">  * @brief  Sets the TIMx Counter Register value</span></td></tr>
<tr name="399" id="399">
<td>399</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="400" id="400">
<td>400</td><td><span class="ct">  * @param  Counter: specifies the Counter register new value.</span></td></tr>
<tr name="401" id="401">
<td>401</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="402" id="402">
<td>402</td><td><span class="ct">  */</span></td></tr>
<tr name="403" id="403">
<td>403</td><td><span class="kw">void</span> <a id="403c6" class="tk">TIM_SetCounter</a>(<a id="403c21" class="tk">TIM_TypeDef</a><a id="403c32" class="tk">*</a> <a id="403c34" class="tk">TIMx</a>, <a id="403c40" class="tk">uint32_t</a> <a id="403c49" class="tk">Counter</a>)</td></tr>
<tr name="404" id="404">
<td>404</td><td><span class="br">{</span></td></tr>
<tr name="405" id="405">
<td>405</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="406" id="406">
<td>406</td><td>   <a id="406c4" class="tk">assert_param</a>(<a id="406c17" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="406c35" class="tk">TIMx</a>));</td></tr>
<tr name="407" id="407">
<td>407</td><td></td></tr>
<tr name="408" id="408">
<td>408</td><td>  <span class="ct">/* Set the Counter Register value */</span></td></tr>
<tr name="409" id="409">
<td>409</td><td>  <a id="409c3" class="tk">TIMx</a>-&gt;<a id="409c9" class="tk">CNT</a> = <a id="409c15" class="tk">Counter</a>;</td></tr>
<tr name="410" id="410">
<td>410</td><td><span class="br">}</span></td></tr>
<tr name="411" id="411">
<td>411</td><td></td></tr>
<tr name="412" id="412">
<td>412</td><td><span class="ct">/**</span></td></tr>
<tr name="413" id="413">
<td>413</td><td><span class="ct">  * @brief  Sets the TIMx Autoreload Register value</span></td></tr>
<tr name="414" id="414">
<td>414</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="415" id="415">
<td>415</td><td><span class="ct">  * @param  Autoreload: specifies the Autoreload register new value.</span></td></tr>
<tr name="416" id="416">
<td>416</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="417" id="417">
<td>417</td><td><span class="ct">  */</span></td></tr>
<tr name="418" id="418">
<td>418</td><td><span class="kw">void</span> <a id="418c6" class="tk">TIM_SetAutoreload</a>(<a id="418c24" class="tk">TIM_TypeDef</a><a id="418c35" class="tk">*</a> <a id="418c37" class="tk">TIMx</a>, <a id="418c43" class="tk">uint32_t</a> <a id="418c52" class="tk">Autoreload</a>)</td></tr>
<tr name="419" id="419">
<td>419</td><td><span class="br">{</span></td></tr>
<tr name="420" id="420">
<td>420</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="421" id="421">
<td>421</td><td>  <a id="421c3" class="tk">assert_param</a>(<a id="421c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="421c34" class="tk">TIMx</a>));</td></tr>
<tr name="422" id="422">
<td>422</td><td>  </td></tr>
<tr name="423" id="423">
<td>423</td><td>  <span class="ct">/* Set the Autoreload Register value */</span></td></tr>
<tr name="424" id="424">
<td>424</td><td>  <a id="424c3" class="tk">TIMx</a>-&gt;<a id="424c9" class="tk">ARR</a> = <a id="424c15" class="tk">Autoreload</a>;</td></tr>
<tr name="425" id="425">
<td>425</td><td><span class="br">}</span></td></tr>
<tr name="426" id="426">
<td>426</td><td></td></tr>
<tr name="427" id="427">
<td>427</td><td><span class="ct">/**</span></td></tr>
<tr name="428" id="428">
<td>428</td><td><span class="ct">  * @brief  Gets the TIMx Counter value.</span></td></tr>
<tr name="429" id="429">
<td>429</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="430" id="430">
<td>430</td><td><span class="ct">  * @retval Counter Register value</span></td></tr>
<tr name="431" id="431">
<td>431</td><td><span class="ct">  */</span></td></tr>
<tr name="432" id="432">
<td>432</td><td><a id="432c1" class="tk">uint32_t</a> <a id="432c10" class="tk">TIM_GetCounter</a>(<a id="432c25" class="tk">TIM_TypeDef</a><a id="432c36" class="tk">*</a> <a id="432c38" class="tk">TIMx</a>)</td></tr>
<tr name="433" id="433">
<td>433</td><td><span class="br">{</span></td></tr>
<tr name="434" id="434">
<td>434</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="435" id="435">
<td>435</td><td>  <a id="435c3" class="tk">assert_param</a>(<a id="435c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="435c34" class="tk">TIMx</a>));</td></tr>
<tr name="436" id="436">
<td>436</td><td></td></tr>
<tr name="437" id="437">
<td>437</td><td>  <span class="ct">/* Get the Counter Register value */</span></td></tr>
<tr name="438" id="438">
<td>438</td><td>  <span class="kw">return</span> <a id="438c10" class="tk">TIMx</a>-&gt;<a id="438c16" class="tk">CNT</a>;</td></tr>
<tr name="439" id="439">
<td>439</td><td><span class="br">}</span></td></tr>
<tr name="440" id="440">
<td>440</td><td></td></tr>
<tr name="441" id="441">
<td>441</td><td><span class="ct">/**</span></td></tr>
<tr name="442" id="442">
<td>442</td><td><span class="ct">  * @brief  Gets the TIMx Prescaler value.</span></td></tr>
<tr name="443" id="443">
<td>443</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="444" id="444">
<td>444</td><td><span class="ct">  * @retval Prescaler Register value.</span></td></tr>
<tr name="445" id="445">
<td>445</td><td><span class="ct">  */</span></td></tr>
<tr name="446" id="446">
<td>446</td><td><a id="446c1" class="tk">uint16_t</a> <a id="446c10" class="tk">TIM_GetPrescaler</a>(<a id="446c27" class="tk">TIM_TypeDef</a><a id="446c38" class="tk">*</a> <a id="446c40" class="tk">TIMx</a>)</td></tr>
<tr name="447" id="447">
<td>447</td><td><span class="br">{</span></td></tr>
<tr name="448" id="448">
<td>448</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="449" id="449">
<td>449</td><td>  <a id="449c3" class="tk">assert_param</a>(<a id="449c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="449c34" class="tk">TIMx</a>));</td></tr>
<tr name="450" id="450">
<td>450</td><td></td></tr>
<tr name="451" id="451">
<td>451</td><td>  <span class="ct">/* Get the Prescaler Register value */</span></td></tr>
<tr name="452" id="452">
<td>452</td><td>  <span class="kw">return</span> <a id="452c10" class="tk">TIMx</a>-&gt;<a id="452c16" class="tk">PSC</a>;</td></tr>
<tr name="453" id="453">
<td>453</td><td><span class="br">}</span></td></tr>
<tr name="454" id="454">
<td>454</td><td></td></tr>
<tr name="455" id="455">
<td>455</td><td><span class="ct">/**</span></td></tr>
<tr name="456" id="456">
<td>456</td><td><span class="ct">  * @brief  Enables or Disables the TIMx Update event.</span></td></tr>
<tr name="457" id="457">
<td>457</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="458" id="458">
<td>458</td><td><span class="ct">  * @param  NewState: new state of the TIMx UDIS bit</span></td></tr>
<tr name="459" id="459">
<td>459</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="460" id="460">
<td>460</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="461" id="461">
<td>461</td><td><span class="ct">  */</span></td></tr>
<tr name="462" id="462">
<td>462</td><td><span class="kw">void</span> <a id="462c6" class="tk">TIM_UpdateDisableConfig</a>(<a id="462c30" class="tk">TIM_TypeDef</a><a id="462c41" class="tk">*</a> <a id="462c43" class="tk">TIMx</a>, <a id="462c49" class="tk">FunctionalState</a> <a id="462c65" class="tk">NewState</a>)</td></tr>
<tr name="463" id="463">
<td>463</td><td><span class="br">{</span></td></tr>
<tr name="464" id="464">
<td>464</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="465" id="465">
<td>465</td><td>  <a id="465c3" class="tk">assert_param</a>(<a id="465c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="465c34" class="tk">TIMx</a>));</td></tr>
<tr name="466" id="466">
<td>466</td><td>  <a id="466c3" class="tk">assert_param</a>(<a id="466c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="466c36" class="tk">NewState</a>));</td></tr>
<tr name="467" id="467">
<td>467</td><td></td></tr>
<tr name="468" id="468">
<td>468</td><td>  <span class="kw">if</span> (<a id="468c7" class="tk">NewState</a> <a id="468c16" class="tk">!=</a> <a id="468c19" class="tk">DISABLE</a>)</td></tr>
<tr name="469" id="469">
<td>469</td><td>  <span class="br">{</span></td></tr>
<tr name="470" id="470">
<td>470</td><td>    <span class="ct">/* Set the Update Disable Bit */</span></td></tr>
<tr name="471" id="471">
<td>471</td><td>    <a id="471c5" class="tk">TIMx</a>-&gt;<a id="471c11" class="tk">CR1</a> <a id="471c15" class="tk">|=</a> <a id="471c18" class="tk">TIM_CR1_UDIS</a>;</td></tr>
<tr name="472" id="472">
<td>472</td><td>  <span class="br">}</span></td></tr>
<tr name="473" id="473">
<td>473</td><td>  <span class="kw">else</span></td></tr>
<tr name="474" id="474">
<td>474</td><td>  <span class="br">{</span></td></tr>
<tr name="475" id="475">
<td>475</td><td>    <span class="ct">/* Reset the Update Disable Bit */</span></td></tr>
<tr name="476" id="476">
<td>476</td><td>    <a id="476c5" class="tk">TIMx</a>-&gt;<a id="476c11" class="tk">CR1</a> <a id="476c15" class="tk">&amp;=</a> (<a id="476c19" class="tk">uint16_t</a>)<a id="476c28" class="tk">~</a><a id="476c29" class="tk">TIM_CR1_UDIS</a>;</td></tr>
<tr name="477" id="477">
<td>477</td><td>  <span class="br">}</span></td></tr>
<tr name="478" id="478">
<td>478</td><td><span class="br">}</span></td></tr>
<tr name="479" id="479">
<td>479</td><td></td></tr>
<tr name="480" id="480">
<td>480</td><td><span class="ct">/**</span></td></tr>
<tr name="481" id="481">
<td>481</td><td><span class="ct">  * @brief  Configures the TIMx Update Request Interrupt source.</span></td></tr>
<tr name="482" id="482">
<td>482</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="483" id="483">
<td>483</td><td><span class="ct">  * @param  TIM_UpdateSource: specifies the Update source.</span></td></tr>
<tr name="484" id="484">
<td>484</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="485" id="485">
<td>485</td><td><span class="ct">  *            @arg TIM_UpdateSource_Global: Source of update is the counter</span></td></tr>
<tr name="486" id="486">
<td>486</td><td><span class="ct">  *                 overflow/underflow or the setting of UG bit, or an update</span></td></tr>
<tr name="487" id="487">
<td>487</td><td><span class="ct">  *                 generation through the slave mode controller.</span></td></tr>
<tr name="488" id="488">
<td>488</td><td><span class="ct">  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.</span></td></tr>
<tr name="489" id="489">
<td>489</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="490" id="490">
<td>490</td><td><span class="ct">  */</span></td></tr>
<tr name="491" id="491">
<td>491</td><td><span class="kw">void</span> <a id="491c6" class="tk">TIM_UpdateRequestConfig</a>(<a id="491c30" class="tk">TIM_TypeDef</a><a id="491c41" class="tk">*</a> <a id="491c43" class="tk">TIMx</a>, <a id="491c49" class="tk">uint16_t</a> <a id="491c58" class="tk">TIM_UpdateSource</a>)</td></tr>
<tr name="492" id="492">
<td>492</td><td><span class="br">{</span></td></tr>
<tr name="493" id="493">
<td>493</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="494" id="494">
<td>494</td><td>  <a id="494c3" class="tk">assert_param</a>(<a id="494c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="494c34" class="tk">TIMx</a>));</td></tr>
<tr name="495" id="495">
<td>495</td><td>  <a id="495c3" class="tk">assert_param</a>(<a id="495c16" class="tk">IS_TIM_UPDATE_SOURCE</a>(<a id="495c37" class="tk">TIM_UpdateSource</a>));</td></tr>
<tr name="496" id="496">
<td>496</td><td></td></tr>
<tr name="497" id="497">
<td>497</td><td>  <span class="kw">if</span> (<a id="497c7" class="tk">TIM_UpdateSource</a> <a id="497c24" class="tk">!=</a> <a id="497c27" class="tk">TIM_UpdateSource_Global</a>)</td></tr>
<tr name="498" id="498">
<td>498</td><td>  <span class="br">{</span></td></tr>
<tr name="499" id="499">
<td>499</td><td>    <span class="ct">/* Set the URS Bit */</span></td></tr>
<tr name="500" id="500">
<td>500</td><td>    <a id="500c5" class="tk">TIMx</a>-&gt;<a id="500c11" class="tk">CR1</a> <a id="500c15" class="tk">|=</a> <a id="500c18" class="tk">TIM_CR1_URS</a>;</td></tr>
<tr name="501" id="501">
<td>501</td><td>  <span class="br">}</span></td></tr>
<tr name="502" id="502">
<td>502</td><td>  <span class="kw">else</span></td></tr>
<tr name="503" id="503">
<td>503</td><td>  <span class="br">{</span></td></tr>
<tr name="504" id="504">
<td>504</td><td>    <span class="ct">/* Reset the URS Bit */</span></td></tr>
<tr name="505" id="505">
<td>505</td><td>    <a id="505c5" class="tk">TIMx</a>-&gt;<a id="505c11" class="tk">CR1</a> <a id="505c15" class="tk">&amp;=</a> (<a id="505c19" class="tk">uint16_t</a>)<a id="505c28" class="tk">~</a><a id="505c29" class="tk">TIM_CR1_URS</a>;</td></tr>
<tr name="506" id="506">
<td>506</td><td>  <span class="br">}</span></td></tr>
<tr name="507" id="507">
<td>507</td><td><span class="br">}</span></td></tr>
<tr name="508" id="508">
<td>508</td><td></td></tr>
<tr name="509" id="509">
<td>509</td><td><span class="ct">/**</span></td></tr>
<tr name="510" id="510">
<td>510</td><td><span class="ct">  * @brief  Enables or disables TIMx peripheral Preload register on ARR.</span></td></tr>
<tr name="511" id="511">
<td>511</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="512" id="512">
<td>512</td><td><span class="ct">  * @param  NewState: new state of the TIMx peripheral Preload register</span></td></tr>
<tr name="513" id="513">
<td>513</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="514" id="514">
<td>514</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="515" id="515">
<td>515</td><td><span class="ct">  */</span></td></tr>
<tr name="516" id="516">
<td>516</td><td><span class="kw">void</span> <a id="516c6" class="tk">TIM_ARRPreloadConfig</a>(<a id="516c27" class="tk">TIM_TypeDef</a><a id="516c38" class="tk">*</a> <a id="516c40" class="tk">TIMx</a>, <a id="516c46" class="tk">FunctionalState</a> <a id="516c62" class="tk">NewState</a>)</td></tr>
<tr name="517" id="517">
<td>517</td><td><span class="br">{</span></td></tr>
<tr name="518" id="518">
<td>518</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="519" id="519">
<td>519</td><td>  <a id="519c3" class="tk">assert_param</a>(<a id="519c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="519c34" class="tk">TIMx</a>));</td></tr>
<tr name="520" id="520">
<td>520</td><td>  <a id="520c3" class="tk">assert_param</a>(<a id="520c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="520c36" class="tk">NewState</a>));</td></tr>
<tr name="521" id="521">
<td>521</td><td></td></tr>
<tr name="522" id="522">
<td>522</td><td>  <span class="kw">if</span> (<a id="522c7" class="tk">NewState</a> <a id="522c16" class="tk">!=</a> <a id="522c19" class="tk">DISABLE</a>)</td></tr>
<tr name="523" id="523">
<td>523</td><td>  <span class="br">{</span></td></tr>
<tr name="524" id="524">
<td>524</td><td>    <span class="ct">/* Set the ARR Preload Bit */</span></td></tr>
<tr name="525" id="525">
<td>525</td><td>    <a id="525c5" class="tk">TIMx</a>-&gt;<a id="525c11" class="tk">CR1</a> <a id="525c15" class="tk">|=</a> <a id="525c18" class="tk">TIM_CR1_ARPE</a>;</td></tr>
<tr name="526" id="526">
<td>526</td><td>  <span class="br">}</span></td></tr>
<tr name="527" id="527">
<td>527</td><td>  <span class="kw">else</span></td></tr>
<tr name="528" id="528">
<td>528</td><td>  <span class="br">{</span></td></tr>
<tr name="529" id="529">
<td>529</td><td>    <span class="ct">/* Reset the ARR Preload Bit */</span></td></tr>
<tr name="530" id="530">
<td>530</td><td>    <a id="530c5" class="tk">TIMx</a>-&gt;<a id="530c11" class="tk">CR1</a> <a id="530c15" class="tk">&amp;=</a> (<a id="530c19" class="tk">uint16_t</a>)<a id="530c28" class="tk">~</a><a id="530c29" class="tk">TIM_CR1_ARPE</a>;</td></tr>
<tr name="531" id="531">
<td>531</td><td>  <span class="br">}</span></td></tr>
<tr name="532" id="532">
<td>532</td><td><span class="br">}</span></td></tr>
<tr name="533" id="533">
<td>533</td><td></td></tr>
<tr name="534" id="534">
<td>534</td><td><span class="ct">/**</span></td></tr>
<tr name="535" id="535">
<td>535</td><td><span class="ct">  * @brief  Selects the TIMx's One Pulse Mode.</span></td></tr>
<tr name="536" id="536">
<td>536</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="537" id="537">
<td>537</td><td><span class="ct">  * @param  TIM_OPMode: specifies the OPM Mode to be used.</span></td></tr>
<tr name="538" id="538">
<td>538</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="539" id="539">
<td>539</td><td><span class="ct">  *            @arg TIM_OPMode_Single</span></td></tr>
<tr name="540" id="540">
<td>540</td><td><span class="ct">  *            @arg TIM_OPMode_Repetitive</span></td></tr>
<tr name="541" id="541">
<td>541</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="542" id="542">
<td>542</td><td><span class="ct">  */</span></td></tr>
<tr name="543" id="543">
<td>543</td><td><span class="kw">void</span> <a id="543c6" class="tk">TIM_SelectOnePulseMode</a>(<a id="543c29" class="tk">TIM_TypeDef</a><a id="543c40" class="tk">*</a> <a id="543c42" class="tk">TIMx</a>, <a id="543c48" class="tk">uint16_t</a> <a id="543c57" class="tk">TIM_OPMode</a>)</td></tr>
<tr name="544" id="544">
<td>544</td><td><span class="br">{</span></td></tr>
<tr name="545" id="545">
<td>545</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="546" id="546">
<td>546</td><td>  <a id="546c3" class="tk">assert_param</a>(<a id="546c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="546c34" class="tk">TIMx</a>));</td></tr>
<tr name="547" id="547">
<td>547</td><td>  <a id="547c3" class="tk">assert_param</a>(<a id="547c16" class="tk">IS_TIM_OPM_MODE</a>(<a id="547c32" class="tk">TIM_OPMode</a>));</td></tr>
<tr name="548" id="548">
<td>548</td><td></td></tr>
<tr name="549" id="549">
<td>549</td><td>  <span class="ct">/* Reset the OPM Bit */</span></td></tr>
<tr name="550" id="550">
<td>550</td><td>  <a id="550c3" class="tk">TIMx</a>-&gt;<a id="550c9" class="tk">CR1</a> <a id="550c13" class="tk">&amp;=</a> (<a id="550c17" class="tk">uint16_t</a>)<a id="550c26" class="tk">~</a><a id="550c27" class="tk">TIM_CR1_OPM</a>;</td></tr>
<tr name="551" id="551">
<td>551</td><td></td></tr>
<tr name="552" id="552">
<td>552</td><td>  <span class="ct">/* Configure the OPM Mode */</span></td></tr>
<tr name="553" id="553">
<td>553</td><td>  <a id="553c3" class="tk">TIMx</a>-&gt;<a id="553c9" class="tk">CR1</a> <a id="553c13" class="tk">|=</a> <a id="553c16" class="tk">TIM_OPMode</a>;</td></tr>
<tr name="554" id="554">
<td>554</td><td><span class="br">}</span></td></tr>
<tr name="555" id="555">
<td>555</td><td></td></tr>
<tr name="556" id="556">
<td>556</td><td><span class="ct">/**</span></td></tr>
<tr name="557" id="557">
<td>557</td><td><span class="ct">  * @brief  Sets the TIMx Clock Division value.</span></td></tr>
<tr name="558" id="558">
<td>558</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="559" id="559">
<td>559</td><td><span class="ct">  * @param  TIM_CKD: specifies the clock division value.</span></td></tr>
<tr name="560" id="560">
<td>560</td><td><span class="ct">  *          This parameter can be one of the following value:</span></td></tr>
<tr name="561" id="561">
<td>561</td><td><span class="ct">  *            @arg TIM_CKD_DIV1: TDTS = Tck_tim</span></td></tr>
<tr name="562" id="562">
<td>562</td><td><span class="ct">  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim</span></td></tr>
<tr name="563" id="563">
<td>563</td><td><span class="ct">  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim</span></td></tr>
<tr name="564" id="564">
<td>564</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="565" id="565">
<td>565</td><td><span class="ct">  */</span></td></tr>
<tr name="566" id="566">
<td>566</td><td><span class="kw">void</span> <a id="566c6" class="tk">TIM_SetClockDivision</a>(<a id="566c27" class="tk">TIM_TypeDef</a><a id="566c38" class="tk">*</a> <a id="566c40" class="tk">TIMx</a>, <a id="566c46" class="tk">uint16_t</a> <a id="566c55" class="tk">TIM_CKD</a>)</td></tr>
<tr name="567" id="567">
<td>567</td><td><span class="br">{</span></td></tr>
<tr name="568" id="568">
<td>568</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="569" id="569">
<td>569</td><td>  <a id="569c3" class="tk">assert_param</a>(<a id="569c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="569c36" class="tk">TIMx</a>));</td></tr>
<tr name="570" id="570">
<td>570</td><td>  <a id="570c3" class="tk">assert_param</a>(<a id="570c16" class="tk">IS_TIM_CKD_DIV</a>(<a id="570c31" class="tk">TIM_CKD</a>));</td></tr>
<tr name="571" id="571">
<td>571</td><td></td></tr>
<tr name="572" id="572">
<td>572</td><td>  <span class="ct">/* Reset the CKD Bits */</span></td></tr>
<tr name="573" id="573">
<td>573</td><td>  <a id="573c3" class="tk">TIMx</a>-&gt;<a id="573c9" class="tk">CR1</a> <a id="573c13" class="tk">&amp;=</a> (<a id="573c17" class="tk">uint16_t</a>)(<a id="573c27" class="tk">~</a><a id="573c28" class="tk">TIM_CR1_CKD</a>);</td></tr>
<tr name="574" id="574">
<td>574</td><td></td></tr>
<tr name="575" id="575">
<td>575</td><td>  <span class="ct">/* Set the CKD value */</span></td></tr>
<tr name="576" id="576">
<td>576</td><td>  <a id="576c3" class="tk">TIMx</a>-&gt;<a id="576c9" class="tk">CR1</a> <a id="576c13" class="tk">|=</a> <a id="576c16" class="tk">TIM_CKD</a>;</td></tr>
<tr name="577" id="577">
<td>577</td><td><span class="br">}</span></td></tr>
<tr name="578" id="578">
<td>578</td><td></td></tr>
<tr name="579" id="579">
<td>579</td><td><span class="ct">/**</span></td></tr>
<tr name="580" id="580">
<td>580</td><td><span class="ct">  * @brief  Enables or disables the specified TIM peripheral.</span></td></tr>
<tr name="581" id="581">
<td>581</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.</span></td></tr>
<tr name="582" id="582">
<td>582</td><td><span class="ct">  * @param  NewState: new state of the TIMx peripheral.</span></td></tr>
<tr name="583" id="583">
<td>583</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="584" id="584">
<td>584</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="585" id="585">
<td>585</td><td><span class="ct">  */</span></td></tr>
<tr name="586" id="586">
<td>586</td><td><span class="kw">void</span> <a id="586c6" class="tk">TIM_Cmd</a>(<a id="586c14" class="tk">TIM_TypeDef</a><a id="586c25" class="tk">*</a> <a id="586c27" class="tk">TIMx</a>, <a id="586c33" class="tk">FunctionalState</a> <a id="586c49" class="tk">NewState</a>)</td></tr>
<tr name="587" id="587">
<td>587</td><td><span class="br">{</span></td></tr>
<tr name="588" id="588">
<td>588</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="589" id="589">
<td>589</td><td>  <a id="589c3" class="tk">assert_param</a>(<a id="589c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="589c34" class="tk">TIMx</a>)); </td></tr>
<tr name="590" id="590">
<td>590</td><td>  <a id="590c3" class="tk">assert_param</a>(<a id="590c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="590c36" class="tk">NewState</a>));</td></tr>
<tr name="591" id="591">
<td>591</td><td>  </td></tr>
<tr name="592" id="592">
<td>592</td><td>  <span class="kw">if</span> (<a id="592c7" class="tk">NewState</a> <a id="592c16" class="tk">!=</a> <a id="592c19" class="tk">DISABLE</a>)</td></tr>
<tr name="593" id="593">
<td>593</td><td>  <span class="br">{</span></td></tr>
<tr name="594" id="594">
<td>594</td><td>    <span class="ct">/* Enable the TIM Counter */</span></td></tr>
<tr name="595" id="595">
<td>595</td><td>    <a id="595c5" class="tk">TIMx</a>-&gt;<a id="595c11" class="tk">CR1</a> <a id="595c15" class="tk">|=</a> <a id="595c18" class="tk">TIM_CR1_CEN</a>;</td></tr>
<tr name="596" id="596">
<td>596</td><td>  <span class="br">}</span></td></tr>
<tr name="597" id="597">
<td>597</td><td>  <span class="kw">else</span></td></tr>
<tr name="598" id="598">
<td>598</td><td>  <span class="br">{</span></td></tr>
<tr name="599" id="599">
<td>599</td><td>    <span class="ct">/* Disable the TIM Counter */</span></td></tr>
<tr name="600" id="600">
<td>600</td><td>    <a id="600c5" class="tk">TIMx</a>-&gt;<a id="600c11" class="tk">CR1</a> <a id="600c15" class="tk">&amp;=</a> (<a id="600c19" class="tk">uint16_t</a>)<a id="600c28" class="tk">~</a><a id="600c29" class="tk">TIM_CR1_CEN</a>;</td></tr>
<tr name="601" id="601">
<td>601</td><td>  <span class="br">}</span></td></tr>
<tr name="602" id="602">
<td>602</td><td><span class="br">}</span></td></tr>
<tr name="603" id="603">
<td>603</td><td><span class="ct">/**</span></td></tr>
<tr name="604" id="604">
<td>604</td><td><span class="ct">  * @}</span></td></tr>
<tr name="605" id="605">
<td>605</td><td><span class="ct">  */</span></td></tr>
<tr name="606" id="606">
<td>606</td><td></td></tr>
<tr name="607" id="607">
<td>607</td><td><span class="ct">/** @defgroup TIM_Group2 Output Compare management functions</span></td></tr>
<tr name="608" id="608">
<td>608</td><td><span class="ct"> *  @brief    Output Compare management functions </span></td></tr>
<tr name="609" id="609">
<td>609</td><td><span class="ct"> *</span></td></tr>
<tr name="610" id="610">
<td>610</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="611" id="611">
<td>611</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="612" id="612">
<td>612</td><td><span class="ct">                        Output Compare management functions</span></td></tr>
<tr name="613" id="613">
<td>613</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="614" id="614">
<td>614</td><td><span class="ct">   </span></td></tr>
<tr name="615" id="615">
<td>615</td><td><span class="ct">       ===================================================================      </span></td></tr>
<tr name="616" id="616">
<td>616</td><td><span class="ct">              TIM Driver: how to use it in Output Compare Mode</span></td></tr>
<tr name="617" id="617">
<td>617</td><td><span class="ct">       =================================================================== </span></td></tr>
<tr name="618" id="618">
<td>618</td><td><span class="ct">       To use the Timer in Output Compare mode, the following steps are mandatory:</span></td></tr>
<tr name="619" id="619">
<td>619</td><td><span class="ct">       </span></td></tr>
<tr name="620" id="620">
<td>620</td><td><span class="ct">       1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function</span></td></tr>
<tr name="621" id="621">
<td>621</td><td><span class="ct">       </span></td></tr>
<tr name="622" id="622">
<td>622</td><td><span class="ct">       2. Configure the TIM pins by configuring the corresponding GPIO pins</span></td></tr>
<tr name="623" id="623">
<td>623</td><td><span class="ct">       </span></td></tr>
<tr name="624" id="624">
<td>624</td><td><span class="ct">       2. Configure the Time base unit as described in the first part of this driver, </span></td></tr>
<tr name="625" id="625">
<td>625</td><td><span class="ct">          if needed, else the Timer will run with the default configuration:</span></td></tr>
<tr name="626" id="626">
<td>626</td><td><span class="ct">          - Autoreload value = 0xFFFF</span></td></tr>
<tr name="627" id="627">
<td>627</td><td><span class="ct">          - Prescaler value = 0x0000</span></td></tr>
<tr name="628" id="628">
<td>628</td><td><span class="ct">          - Counter mode = Up counting</span></td></tr>
<tr name="629" id="629">
<td>629</td><td><span class="ct">          - Clock Division = TIM_CKD_DIV1</span></td></tr>
<tr name="630" id="630">
<td>630</td><td><span class="ct">          </span></td></tr>
<tr name="631" id="631">
<td>631</td><td><span class="ct">       3. Fill the TIM_OCInitStruct with the desired parameters including:</span></td></tr>
<tr name="632" id="632">
<td>632</td><td><span class="ct">          - The TIM Output Compare mode: TIM_OCMode</span></td></tr>
<tr name="633" id="633">
<td>633</td><td><span class="ct">          - TIM Output State: TIM_OutputState</span></td></tr>
<tr name="634" id="634">
<td>634</td><td><span class="ct">          - TIM Pulse value: TIM_Pulse</span></td></tr>
<tr name="635" id="635">
<td>635</td><td><span class="ct">          - TIM Output Compare Polarity : TIM_OCPolarity</span></td></tr>
<tr name="636" id="636">
<td>636</td><td><span class="ct">       </span></td></tr>
<tr name="637" id="637">
<td>637</td><td><span class="ct">       4. Call TIM_OCxInit(TIMx, &amp;TIM_OCInitStruct) to configure the desired channel with the </span></td></tr>
<tr name="638" id="638">
<td>638</td><td><span class="ct">          corresponding configuration</span></td></tr>
<tr name="639" id="639">
<td>639</td><td><span class="ct">       </span></td></tr>
<tr name="640" id="640">
<td>640</td><td><span class="ct">       5. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.</span></td></tr>
<tr name="641" id="641">
<td>641</td><td><span class="ct">       </span></td></tr>
<tr name="642" id="642">
<td>642</td><td><span class="ct">       Note1: All other functions can be used separately to modify, if needed,</span></td></tr>
<tr name="643" id="643">
<td>643</td><td><span class="ct">              a specific feature of the Timer. </span></td></tr>
<tr name="644" id="644">
<td>644</td><td><span class="ct">          </span></td></tr>
<tr name="645" id="645">
<td>645</td><td><span class="ct">       Note2: In case of PWM mode, this function is mandatory:</span></td></tr>
<tr name="646" id="646">
<td>646</td><td><span class="ct">              TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); </span></td></tr>
<tr name="647" id="647">
<td>647</td><td><span class="ct">              </span></td></tr>
<tr name="648" id="648">
<td>648</td><td><span class="ct">       Note3: If the corresponding interrupt or DMA request are needed, the user should:</span></td></tr>
<tr name="649" id="649">
<td>649</td><td><span class="ct">                1. Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). </span></td></tr>
<tr name="650" id="650">
<td>650</td><td><span class="ct">                2. Enable the corresponding interrupt (or DMA request) using the function </span></td></tr>
<tr name="651" id="651">
<td>651</td><td><span class="ct">                   TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   </span></td></tr>
<tr name="652" id="652">
<td>652</td><td><span class="ct"></span></td></tr>
<tr name="653" id="653">
<td>653</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="654" id="654">
<td>654</td><td><span class="ct">  * @{</span></td></tr>
<tr name="655" id="655">
<td>655</td><td><span class="ct">  */</span></td></tr>
<tr name="656" id="656">
<td>656</td><td></td></tr>
<tr name="657" id="657">
<td>657</td><td><span class="ct">/**</span></td></tr>
<tr name="658" id="658">
<td>658</td><td><span class="ct">  * @brief  Initializes the TIMx Channel1 according to the specified parameters in</span></td></tr>
<tr name="659" id="659">
<td>659</td><td><span class="ct">  *         the TIM_OCInitStruct.</span></td></tr>
<tr name="660" id="660">
<td>660</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="661" id="661">
<td>661</td><td><span class="ct">  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains</span></td></tr>
<tr name="662" id="662">
<td>662</td><td><span class="ct">  *         the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="663" id="663">
<td>663</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="664" id="664">
<td>664</td><td><span class="ct">  */</span></td></tr>
<tr name="665" id="665">
<td>665</td><td><span class="kw">void</span> <a id="665c6" class="tk">TIM_OC1Init</a>(<a id="665c18" class="tk">TIM_TypeDef</a><a id="665c29" class="tk">*</a> <a id="665c31" class="tk">TIMx</a>, <a id="665c37" class="tk">TIM_OCInitTypeDef</a><a id="665c54" class="tk">*</a> <a id="665c56" class="tk">TIM_OCInitStruct</a>)</td></tr>
<tr name="666" id="666">
<td>666</td><td><span class="br">{</span></td></tr>
<tr name="667" id="667">
<td>667</td><td>  <a id="667c3" class="tk">uint16_t</a> <a id="667c12" class="tk">tmpccmrx</a> = 0, <a id="667c26" class="tk">tmpccer</a> = 0, <a id="667c39" class="tk">tmpcr2</a> = 0;</td></tr>
<tr name="668" id="668">
<td>668</td><td>   </td></tr>
<tr name="669" id="669">
<td>669</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="670" id="670">
<td>670</td><td>  <a id="670c3" class="tk">assert_param</a>(<a id="670c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="670c36" class="tk">TIMx</a>)); </td></tr>
<tr name="671" id="671">
<td>671</td><td>  <a id="671c3" class="tk">assert_param</a>(<a id="671c16" class="tk">IS_TIM_OC_MODE</a>(<a id="671c31" class="tk">TIM_OCInitStruct</a>-&gt;<a id="671c49" class="tk">TIM_OCMode</a>));</td></tr>
<tr name="672" id="672">
<td>672</td><td>  <a id="672c3" class="tk">assert_param</a>(<a id="672c16" class="tk">IS_TIM_OUTPUT_STATE</a>(<a id="672c36" class="tk">TIM_OCInitStruct</a>-&gt;<a id="672c54" class="tk">TIM_OutputState</a>));</td></tr>
<tr name="673" id="673">
<td>673</td><td>  <a id="673c3" class="tk">assert_param</a>(<a id="673c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="673c35" class="tk">TIM_OCInitStruct</a>-&gt;<a id="673c53" class="tk">TIM_OCPolarity</a>));   </td></tr>
<tr name="674" id="674">
<td>674</td><td></td></tr>
<tr name="675" id="675">
<td>675</td><td>  <span class="ct">/* Disable the Channel 1: Reset the CC1E Bit */</span></td></tr>
<tr name="676" id="676">
<td>676</td><td>  <a id="676c3" class="tk">TIMx</a>-&gt;<a id="676c9" class="tk">CCER</a> <a id="676c14" class="tk">&amp;=</a> (<a id="676c18" class="tk">uint16_t</a>)<a id="676c27" class="tk">~</a><a id="676c28" class="tk">TIM_CCER_CC1E</a>;</td></tr>
<tr name="677" id="677">
<td>677</td><td>  </td></tr>
<tr name="678" id="678">
<td>678</td><td>  <span class="ct">/* Get the TIMx CCER register value */</span></td></tr>
<tr name="679" id="679">
<td>679</td><td>  <a id="679c3" class="tk">tmpccer</a> = <a id="679c13" class="tk">TIMx</a>-&gt;<a id="679c19" class="tk">CCER</a>;</td></tr>
<tr name="680" id="680">
<td>680</td><td>  <span class="ct">/* Get the TIMx CR2 register value */</span></td></tr>
<tr name="681" id="681">
<td>681</td><td>  <a id="681c3" class="tk">tmpcr2</a> =  <a id="681c13" class="tk">TIMx</a>-&gt;<a id="681c19" class="tk">CR2</a>;</td></tr>
<tr name="682" id="682">
<td>682</td><td>  </td></tr>
<tr name="683" id="683">
<td>683</td><td>  <span class="ct">/* Get the TIMx CCMR1 register value */</span></td></tr>
<tr name="684" id="684">
<td>684</td><td>  <a id="684c3" class="tk">tmpccmrx</a> = <a id="684c14" class="tk">TIMx</a>-&gt;<a id="684c20" class="tk">CCMR1</a>;</td></tr>
<tr name="685" id="685">
<td>685</td><td>    </td></tr>
<tr name="686" id="686">
<td>686</td><td>  <span class="ct">/* Reset the Output Compare Mode Bits */</span></td></tr>
<tr name="687" id="687">
<td>687</td><td>  <a id="687c3" class="tk">tmpccmrx</a> <a id="687c12" class="tk">&amp;=</a> (<a id="687c16" class="tk">uint16_t</a>)<a id="687c25" class="tk">~</a><a id="687c26" class="tk">TIM_CCMR1_OC1M</a>;</td></tr>
<tr name="688" id="688">
<td>688</td><td>  <a id="688c3" class="tk">tmpccmrx</a> <a id="688c12" class="tk">&amp;=</a> (<a id="688c16" class="tk">uint16_t</a>)<a id="688c25" class="tk">~</a><a id="688c26" class="tk">TIM_CCMR1_CC1S</a>;</td></tr>
<tr name="689" id="689">
<td>689</td><td>  <span class="ct">/* Select the Output Compare Mode */</span></td></tr>
<tr name="690" id="690">
<td>690</td><td>  <a id="690c3" class="tk">tmpccmrx</a> <a id="690c12" class="tk">|=</a> <a id="690c15" class="tk">TIM_OCInitStruct</a>-&gt;<a id="690c33" class="tk">TIM_OCMode</a>;</td></tr>
<tr name="691" id="691">
<td>691</td><td>  </td></tr>
<tr name="692" id="692">
<td>692</td><td>  <span class="ct">/* Reset the Output Polarity level */</span></td></tr>
<tr name="693" id="693">
<td>693</td><td>  <a id="693c3" class="tk">tmpccer</a> <a id="693c11" class="tk">&amp;=</a> (<a id="693c15" class="tk">uint16_t</a>)<a id="693c24" class="tk">~</a><a id="693c25" class="tk">TIM_CCER_CC1P</a>;</td></tr>
<tr name="694" id="694">
<td>694</td><td>  <span class="ct">/* Set the Output Compare Polarity */</span></td></tr>
<tr name="695" id="695">
<td>695</td><td>  <a id="695c3" class="tk">tmpccer</a> <a id="695c11" class="tk">|=</a> <a id="695c14" class="tk">TIM_OCInitStruct</a>-&gt;<a id="695c32" class="tk">TIM_OCPolarity</a>;</td></tr>
<tr name="696" id="696">
<td>696</td><td>  </td></tr>
<tr name="697" id="697">
<td>697</td><td>  <span class="ct">/* Set the Output State */</span></td></tr>
<tr name="698" id="698">
<td>698</td><td>  <a id="698c3" class="tk">tmpccer</a> <a id="698c11" class="tk">|=</a> <a id="698c14" class="tk">TIM_OCInitStruct</a>-&gt;<a id="698c32" class="tk">TIM_OutputState</a>;</td></tr>
<tr name="699" id="699">
<td>699</td><td>    </td></tr>
<tr name="700" id="700">
<td>700</td><td>  <span class="kw">if</span>((<a id="700c7" class="tk">TIMx</a> <a id="700c12" class="tk">==</a> <a id="700c15" class="tk">TIM1</a>) <a id="700c21" class="tk">||</a> (<a id="700c25" class="tk">TIMx</a> <a id="700c30" class="tk">==</a> <a id="700c33" class="tk">TIM8</a>))</td></tr>
<tr name="701" id="701">
<td>701</td><td>  <span class="br">{</span></td></tr>
<tr name="702" id="702">
<td>702</td><td>    <a id="702c5" class="tk">assert_param</a>(<a id="702c18" class="tk">IS_TIM_OUTPUTN_STATE</a>(<a id="702c39" class="tk">TIM_OCInitStruct</a>-&gt;<a id="702c57" class="tk">TIM_OutputNState</a>));</td></tr>
<tr name="703" id="703">
<td>703</td><td>    <a id="703c5" class="tk">assert_param</a>(<a id="703c18" class="tk">IS_TIM_OCN_POLARITY</a>(<a id="703c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="703c56" class="tk">TIM_OCNPolarity</a>));</td></tr>
<tr name="704" id="704">
<td>704</td><td>    <a id="704c5" class="tk">assert_param</a>(<a id="704c18" class="tk">IS_TIM_OCNIDLE_STATE</a>(<a id="704c39" class="tk">TIM_OCInitStruct</a>-&gt;<a id="704c57" class="tk">TIM_OCNIdleState</a>));</td></tr>
<tr name="705" id="705">
<td>705</td><td>    <a id="705c5" class="tk">assert_param</a>(<a id="705c18" class="tk">IS_TIM_OCIDLE_STATE</a>(<a id="705c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="705c56" class="tk">TIM_OCIdleState</a>));</td></tr>
<tr name="706" id="706">
<td>706</td><td>    </td></tr>
<tr name="707" id="707">
<td>707</td><td>    <span class="ct">/* Reset the Output N Polarity level */</span></td></tr>
<tr name="708" id="708">
<td>708</td><td>    <a id="708c5" class="tk">tmpccer</a> <a id="708c13" class="tk">&amp;=</a> (<a id="708c17" class="tk">uint16_t</a>)<a id="708c26" class="tk">~</a><a id="708c27" class="tk">TIM_CCER_CC1NP</a>;</td></tr>
<tr name="709" id="709">
<td>709</td><td>    <span class="ct">/* Set the Output N Polarity */</span></td></tr>
<tr name="710" id="710">
<td>710</td><td>    <a id="710c5" class="tk">tmpccer</a> <a id="710c13" class="tk">|=</a> <a id="710c16" class="tk">TIM_OCInitStruct</a>-&gt;<a id="710c34" class="tk">TIM_OCNPolarity</a>;</td></tr>
<tr name="711" id="711">
<td>711</td><td>    <span class="ct">/* Reset the Output N State */</span></td></tr>
<tr name="712" id="712">
<td>712</td><td>    <a id="712c5" class="tk">tmpccer</a> <a id="712c13" class="tk">&amp;=</a> (<a id="712c17" class="tk">uint16_t</a>)<a id="712c26" class="tk">~</a><a id="712c27" class="tk">TIM_CCER_CC1NE</a>;</td></tr>
<tr name="713" id="713">
<td>713</td><td>    </td></tr>
<tr name="714" id="714">
<td>714</td><td>    <span class="ct">/* Set the Output N State */</span></td></tr>
<tr name="715" id="715">
<td>715</td><td>    <a id="715c5" class="tk">tmpccer</a> <a id="715c13" class="tk">|=</a> <a id="715c16" class="tk">TIM_OCInitStruct</a>-&gt;<a id="715c34" class="tk">TIM_OutputNState</a>;</td></tr>
<tr name="716" id="716">
<td>716</td><td>    <span class="ct">/* Reset the Output Compare and Output Compare N IDLE State */</span></td></tr>
<tr name="717" id="717">
<td>717</td><td>    <a id="717c5" class="tk">tmpcr2</a> <a id="717c12" class="tk">&amp;=</a> (<a id="717c16" class="tk">uint16_t</a>)<a id="717c25" class="tk">~</a><a id="717c26" class="tk">TIM_CR2_OIS1</a>;</td></tr>
<tr name="718" id="718">
<td>718</td><td>    <a id="718c5" class="tk">tmpcr2</a> <a id="718c12" class="tk">&amp;=</a> (<a id="718c16" class="tk">uint16_t</a>)<a id="718c25" class="tk">~</a><a id="718c26" class="tk">TIM_CR2_OIS1N</a>;</td></tr>
<tr name="719" id="719">
<td>719</td><td>    <span class="ct">/* Set the Output Idle state */</span></td></tr>
<tr name="720" id="720">
<td>720</td><td>    <a id="720c5" class="tk">tmpcr2</a> <a id="720c12" class="tk">|=</a> <a id="720c15" class="tk">TIM_OCInitStruct</a>-&gt;<a id="720c33" class="tk">TIM_OCIdleState</a>;</td></tr>
<tr name="721" id="721">
<td>721</td><td>    <span class="ct">/* Set the Output N Idle state */</span></td></tr>
<tr name="722" id="722">
<td>722</td><td>    <a id="722c5" class="tk">tmpcr2</a> <a id="722c12" class="tk">|=</a> <a id="722c15" class="tk">TIM_OCInitStruct</a>-&gt;<a id="722c33" class="tk">TIM_OCNIdleState</a>;</td></tr>
<tr name="723" id="723">
<td>723</td><td>  <span class="br">}</span></td></tr>
<tr name="724" id="724">
<td>724</td><td>  <span class="ct">/* Write to TIMx CR2 */</span></td></tr>
<tr name="725" id="725">
<td>725</td><td>  <a id="725c3" class="tk">TIMx</a>-&gt;<a id="725c9" class="tk">CR2</a> = <a id="725c15" class="tk">tmpcr2</a>;</td></tr>
<tr name="726" id="726">
<td>726</td><td>  </td></tr>
<tr name="727" id="727">
<td>727</td><td>  <span class="ct">/* Write to TIMx CCMR1 */</span></td></tr>
<tr name="728" id="728">
<td>728</td><td>  <a id="728c3" class="tk">TIMx</a>-&gt;<a id="728c9" class="tk">CCMR1</a> = <a id="728c17" class="tk">tmpccmrx</a>;</td></tr>
<tr name="729" id="729">
<td>729</td><td>  </td></tr>
<tr name="730" id="730">
<td>730</td><td>  <span class="ct">/* Set the Capture Compare Register value */</span></td></tr>
<tr name="731" id="731">
<td>731</td><td>  <a id="731c3" class="tk">TIMx</a>-&gt;<a id="731c9" class="tk">CCR1</a> = <a id="731c16" class="tk">TIM_OCInitStruct</a>-&gt;<a id="731c34" class="tk">TIM_Pulse</a>;</td></tr>
<tr name="732" id="732">
<td>732</td><td>  </td></tr>
<tr name="733" id="733">
<td>733</td><td>  <span class="ct">/* Write to TIMx CCER */</span></td></tr>
<tr name="734" id="734">
<td>734</td><td>  <a id="734c3" class="tk">TIMx</a>-&gt;<a id="734c9" class="tk">CCER</a> = <a id="734c16" class="tk">tmpccer</a>;</td></tr>
<tr name="735" id="735">
<td>735</td><td><span class="br">}</span></td></tr>
<tr name="736" id="736">
<td>736</td><td></td></tr>
<tr name="737" id="737">
<td>737</td><td><span class="ct">/**</span></td></tr>
<tr name="738" id="738">
<td>738</td><td><span class="ct">  * @brief  Initializes the TIMx Channel2 according to the specified parameters </span></td></tr>
<tr name="739" id="739">
<td>739</td><td><span class="ct">  *         in the TIM_OCInitStruct.</span></td></tr>
<tr name="740" id="740">
<td>740</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="741" id="741">
<td>741</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="742" id="742">
<td>742</td><td><span class="ct">  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains</span></td></tr>
<tr name="743" id="743">
<td>743</td><td><span class="ct">  *         the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="744" id="744">
<td>744</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="745" id="745">
<td>745</td><td><span class="ct">  */</span></td></tr>
<tr name="746" id="746">
<td>746</td><td><span class="kw">void</span> <a id="746c6" class="tk">TIM_OC2Init</a>(<a id="746c18" class="tk">TIM_TypeDef</a><a id="746c29" class="tk">*</a> <a id="746c31" class="tk">TIMx</a>, <a id="746c37" class="tk">TIM_OCInitTypeDef</a><a id="746c54" class="tk">*</a> <a id="746c56" class="tk">TIM_OCInitStruct</a>)</td></tr>
<tr name="747" id="747">
<td>747</td><td><span class="br">{</span></td></tr>
<tr name="748" id="748">
<td>748</td><td>  <a id="748c3" class="tk">uint16_t</a> <a id="748c12" class="tk">tmpccmrx</a> = 0, <a id="748c26" class="tk">tmpccer</a> = 0, <a id="748c39" class="tk">tmpcr2</a> = 0;</td></tr>
<tr name="749" id="749">
<td>749</td><td>   </td></tr>
<tr name="750" id="750">
<td>750</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="751" id="751">
<td>751</td><td>  <a id="751c3" class="tk">assert_param</a>(<a id="751c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="751c36" class="tk">TIMx</a>)); </td></tr>
<tr name="752" id="752">
<td>752</td><td>  <a id="752c3" class="tk">assert_param</a>(<a id="752c16" class="tk">IS_TIM_OC_MODE</a>(<a id="752c31" class="tk">TIM_OCInitStruct</a>-&gt;<a id="752c49" class="tk">TIM_OCMode</a>));</td></tr>
<tr name="753" id="753">
<td>753</td><td>  <a id="753c3" class="tk">assert_param</a>(<a id="753c16" class="tk">IS_TIM_OUTPUT_STATE</a>(<a id="753c36" class="tk">TIM_OCInitStruct</a>-&gt;<a id="753c54" class="tk">TIM_OutputState</a>));</td></tr>
<tr name="754" id="754">
<td>754</td><td>  <a id="754c3" class="tk">assert_param</a>(<a id="754c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="754c35" class="tk">TIM_OCInitStruct</a>-&gt;<a id="754c53" class="tk">TIM_OCPolarity</a>));   </td></tr>
<tr name="755" id="755">
<td>755</td><td></td></tr>
<tr name="756" id="756">
<td>756</td><td>  <span class="ct">/* Disable the Channel 2: Reset the CC2E Bit */</span></td></tr>
<tr name="757" id="757">
<td>757</td><td>  <a id="757c3" class="tk">TIMx</a>-&gt;<a id="757c9" class="tk">CCER</a> <a id="757c14" class="tk">&amp;=</a> (<a id="757c18" class="tk">uint16_t</a>)<a id="757c27" class="tk">~</a><a id="757c28" class="tk">TIM_CCER_CC2E</a>;</td></tr>
<tr name="758" id="758">
<td>758</td><td>  </td></tr>
<tr name="759" id="759">
<td>759</td><td>  <span class="ct">/* Get the TIMx CCER register value */</span>  </td></tr>
<tr name="760" id="760">
<td>760</td><td>  <a id="760c3" class="tk">tmpccer</a> = <a id="760c13" class="tk">TIMx</a>-&gt;<a id="760c19" class="tk">CCER</a>;</td></tr>
<tr name="761" id="761">
<td>761</td><td>  <span class="ct">/* Get the TIMx CR2 register value */</span></td></tr>
<tr name="762" id="762">
<td>762</td><td>  <a id="762c3" class="tk">tmpcr2</a> =  <a id="762c13" class="tk">TIMx</a>-&gt;<a id="762c19" class="tk">CR2</a>;</td></tr>
<tr name="763" id="763">
<td>763</td><td>  </td></tr>
<tr name="764" id="764">
<td>764</td><td>  <span class="ct">/* Get the TIMx CCMR1 register value */</span></td></tr>
<tr name="765" id="765">
<td>765</td><td>  <a id="765c3" class="tk">tmpccmrx</a> = <a id="765c14" class="tk">TIMx</a>-&gt;<a id="765c20" class="tk">CCMR1</a>;</td></tr>
<tr name="766" id="766">
<td>766</td><td>    </td></tr>
<tr name="767" id="767">
<td>767</td><td>  <span class="ct">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></td></tr>
<tr name="768" id="768">
<td>768</td><td>  <a id="768c3" class="tk">tmpccmrx</a> <a id="768c12" class="tk">&amp;=</a> (<a id="768c16" class="tk">uint16_t</a>)<a id="768c25" class="tk">~</a><a id="768c26" class="tk">TIM_CCMR1_OC2M</a>;</td></tr>
<tr name="769" id="769">
<td>769</td><td>  <a id="769c3" class="tk">tmpccmrx</a> <a id="769c12" class="tk">&amp;=</a> (<a id="769c16" class="tk">uint16_t</a>)<a id="769c25" class="tk">~</a><a id="769c26" class="tk">TIM_CCMR1_CC2S</a>;</td></tr>
<tr name="770" id="770">
<td>770</td><td>  </td></tr>
<tr name="771" id="771">
<td>771</td><td>  <span class="ct">/* Select the Output Compare Mode */</span></td></tr>
<tr name="772" id="772">
<td>772</td><td>  <a id="772c3" class="tk">tmpccmrx</a> <a id="772c12" class="tk">|=</a> (<a id="772c16" class="tk">uint16_t</a>)(<a id="772c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="772c44" class="tk">TIM_OCMode</a> <a id="772c55" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="773" id="773">
<td>773</td><td>  </td></tr>
<tr name="774" id="774">
<td>774</td><td>  <span class="ct">/* Reset the Output Polarity level */</span></td></tr>
<tr name="775" id="775">
<td>775</td><td>  <a id="775c3" class="tk">tmpccer</a> <a id="775c11" class="tk">&amp;=</a> (<a id="775c15" class="tk">uint16_t</a>)<a id="775c24" class="tk">~</a><a id="775c25" class="tk">TIM_CCER_CC2P</a>;</td></tr>
<tr name="776" id="776">
<td>776</td><td>  <span class="ct">/* Set the Output Compare Polarity */</span></td></tr>
<tr name="777" id="777">
<td>777</td><td>  <a id="777c3" class="tk">tmpccer</a> <a id="777c11" class="tk">|=</a> (<a id="777c15" class="tk">uint16_t</a>)(<a id="777c25" class="tk">TIM_OCInitStruct</a>-&gt;<a id="777c43" class="tk">TIM_OCPolarity</a> <a id="777c58" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="778" id="778">
<td>778</td><td>  </td></tr>
<tr name="779" id="779">
<td>779</td><td>  <span class="ct">/* Set the Output State */</span></td></tr>
<tr name="780" id="780">
<td>780</td><td>  <a id="780c3" class="tk">tmpccer</a> <a id="780c11" class="tk">|=</a> (<a id="780c15" class="tk">uint16_t</a>)(<a id="780c25" class="tk">TIM_OCInitStruct</a>-&gt;<a id="780c43" class="tk">TIM_OutputState</a> <a id="780c59" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="781" id="781">
<td>781</td><td>    </td></tr>
<tr name="782" id="782">
<td>782</td><td>  <span class="kw">if</span>((<a id="782c7" class="tk">TIMx</a> <a id="782c12" class="tk">==</a> <a id="782c15" class="tk">TIM1</a>) <a id="782c21" class="tk">||</a> (<a id="782c25" class="tk">TIMx</a> <a id="782c30" class="tk">==</a> <a id="782c33" class="tk">TIM8</a>))</td></tr>
<tr name="783" id="783">
<td>783</td><td>  <span class="br">{</span></td></tr>
<tr name="784" id="784">
<td>784</td><td>    <a id="784c5" class="tk">assert_param</a>(<a id="784c18" class="tk">IS_TIM_OUTPUTN_STATE</a>(<a id="784c39" class="tk">TIM_OCInitStruct</a>-&gt;<a id="784c57" class="tk">TIM_OutputNState</a>));</td></tr>
<tr name="785" id="785">
<td>785</td><td>    <a id="785c5" class="tk">assert_param</a>(<a id="785c18" class="tk">IS_TIM_OCN_POLARITY</a>(<a id="785c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="785c56" class="tk">TIM_OCNPolarity</a>));</td></tr>
<tr name="786" id="786">
<td>786</td><td>    <a id="786c5" class="tk">assert_param</a>(<a id="786c18" class="tk">IS_TIM_OCNIDLE_STATE</a>(<a id="786c39" class="tk">TIM_OCInitStruct</a>-&gt;<a id="786c57" class="tk">TIM_OCNIdleState</a>));</td></tr>
<tr name="787" id="787">
<td>787</td><td>    <a id="787c5" class="tk">assert_param</a>(<a id="787c18" class="tk">IS_TIM_OCIDLE_STATE</a>(<a id="787c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="787c56" class="tk">TIM_OCIdleState</a>));</td></tr>
<tr name="788" id="788">
<td>788</td><td>    </td></tr>
<tr name="789" id="789">
<td>789</td><td>    <span class="ct">/* Reset the Output N Polarity level */</span></td></tr>
<tr name="790" id="790">
<td>790</td><td>    <a id="790c5" class="tk">tmpccer</a> <a id="790c13" class="tk">&amp;=</a> (<a id="790c17" class="tk">uint16_t</a>)<a id="790c26" class="tk">~</a><a id="790c27" class="tk">TIM_CCER_CC2NP</a>;</td></tr>
<tr name="791" id="791">
<td>791</td><td>    <span class="ct">/* Set the Output N Polarity */</span></td></tr>
<tr name="792" id="792">
<td>792</td><td>    <a id="792c5" class="tk">tmpccer</a> <a id="792c13" class="tk">|=</a> (<a id="792c17" class="tk">uint16_t</a>)(<a id="792c27" class="tk">TIM_OCInitStruct</a>-&gt;<a id="792c45" class="tk">TIM_OCNPolarity</a> <a id="792c61" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="793" id="793">
<td>793</td><td>    <span class="ct">/* Reset the Output N State */</span></td></tr>
<tr name="794" id="794">
<td>794</td><td>    <a id="794c5" class="tk">tmpccer</a> <a id="794c13" class="tk">&amp;=</a> (<a id="794c17" class="tk">uint16_t</a>)<a id="794c26" class="tk">~</a><a id="794c27" class="tk">TIM_CCER_CC2NE</a>;</td></tr>
<tr name="795" id="795">
<td>795</td><td>    </td></tr>
<tr name="796" id="796">
<td>796</td><td>    <span class="ct">/* Set the Output N State */</span></td></tr>
<tr name="797" id="797">
<td>797</td><td>    <a id="797c5" class="tk">tmpccer</a> <a id="797c13" class="tk">|=</a> (<a id="797c17" class="tk">uint16_t</a>)(<a id="797c27" class="tk">TIM_OCInitStruct</a>-&gt;<a id="797c45" class="tk">TIM_OutputNState</a> <a id="797c62" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="798" id="798">
<td>798</td><td>    <span class="ct">/* Reset the Output Compare and Output Compare N IDLE State */</span></td></tr>
<tr name="799" id="799">
<td>799</td><td>    <a id="799c5" class="tk">tmpcr2</a> <a id="799c12" class="tk">&amp;=</a> (<a id="799c16" class="tk">uint16_t</a>)<a id="799c25" class="tk">~</a><a id="799c26" class="tk">TIM_CR2_OIS2</a>;</td></tr>
<tr name="800" id="800">
<td>800</td><td>    <a id="800c5" class="tk">tmpcr2</a> <a id="800c12" class="tk">&amp;=</a> (<a id="800c16" class="tk">uint16_t</a>)<a id="800c25" class="tk">~</a><a id="800c26" class="tk">TIM_CR2_OIS2N</a>;</td></tr>
<tr name="801" id="801">
<td>801</td><td>    <span class="ct">/* Set the Output Idle state */</span></td></tr>
<tr name="802" id="802">
<td>802</td><td>    <a id="802c5" class="tk">tmpcr2</a> <a id="802c12" class="tk">|=</a> (<a id="802c16" class="tk">uint16_t</a>)(<a id="802c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="802c44" class="tk">TIM_OCIdleState</a> <a id="802c60" class="tk">&lt;&lt;</a> 2);</td></tr>
<tr name="803" id="803">
<td>803</td><td>    <span class="ct">/* Set the Output N Idle state */</span></td></tr>
<tr name="804" id="804">
<td>804</td><td>    <a id="804c5" class="tk">tmpcr2</a> <a id="804c12" class="tk">|=</a> (<a id="804c16" class="tk">uint16_t</a>)(<a id="804c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="804c44" class="tk">TIM_OCNIdleState</a> <a id="804c61" class="tk">&lt;&lt;</a> 2);</td></tr>
<tr name="805" id="805">
<td>805</td><td>  <span class="br">}</span></td></tr>
<tr name="806" id="806">
<td>806</td><td>  <span class="ct">/* Write to TIMx CR2 */</span></td></tr>
<tr name="807" id="807">
<td>807</td><td>  <a id="807c3" class="tk">TIMx</a>-&gt;<a id="807c9" class="tk">CR2</a> = <a id="807c15" class="tk">tmpcr2</a>;</td></tr>
<tr name="808" id="808">
<td>808</td><td>  </td></tr>
<tr name="809" id="809">
<td>809</td><td>  <span class="ct">/* Write to TIMx CCMR1 */</span></td></tr>
<tr name="810" id="810">
<td>810</td><td>  <a id="810c3" class="tk">TIMx</a>-&gt;<a id="810c9" class="tk">CCMR1</a> = <a id="810c17" class="tk">tmpccmrx</a>;</td></tr>
<tr name="811" id="811">
<td>811</td><td>  </td></tr>
<tr name="812" id="812">
<td>812</td><td>  <span class="ct">/* Set the Capture Compare Register value */</span></td></tr>
<tr name="813" id="813">
<td>813</td><td>  <a id="813c3" class="tk">TIMx</a>-&gt;<a id="813c9" class="tk">CCR2</a> = <a id="813c16" class="tk">TIM_OCInitStruct</a>-&gt;<a id="813c34" class="tk">TIM_Pulse</a>;</td></tr>
<tr name="814" id="814">
<td>814</td><td>  </td></tr>
<tr name="815" id="815">
<td>815</td><td>  <span class="ct">/* Write to TIMx CCER */</span></td></tr>
<tr name="816" id="816">
<td>816</td><td>  <a id="816c3" class="tk">TIMx</a>-&gt;<a id="816c9" class="tk">CCER</a> = <a id="816c16" class="tk">tmpccer</a>;</td></tr>
<tr name="817" id="817">
<td>817</td><td><span class="br">}</span></td></tr>
<tr name="818" id="818">
<td>818</td><td></td></tr>
<tr name="819" id="819">
<td>819</td><td><span class="ct">/**</span></td></tr>
<tr name="820" id="820">
<td>820</td><td><span class="ct">  * @brief  Initializes the TIMx Channel3 according to the specified parameters</span></td></tr>
<tr name="821" id="821">
<td>821</td><td><span class="ct">  *         in the TIM_OCInitStruct.</span></td></tr>
<tr name="822" id="822">
<td>822</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="823" id="823">
<td>823</td><td><span class="ct">  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains</span></td></tr>
<tr name="824" id="824">
<td>824</td><td><span class="ct">  *         the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="825" id="825">
<td>825</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="826" id="826">
<td>826</td><td><span class="ct">  */</span></td></tr>
<tr name="827" id="827">
<td>827</td><td><span class="kw">void</span> <a id="827c6" class="tk">TIM_OC3Init</a>(<a id="827c18" class="tk">TIM_TypeDef</a><a id="827c29" class="tk">*</a> <a id="827c31" class="tk">TIMx</a>, <a id="827c37" class="tk">TIM_OCInitTypeDef</a><a id="827c54" class="tk">*</a> <a id="827c56" class="tk">TIM_OCInitStruct</a>)</td></tr>
<tr name="828" id="828">
<td>828</td><td><span class="br">{</span></td></tr>
<tr name="829" id="829">
<td>829</td><td>  <a id="829c3" class="tk">uint16_t</a> <a id="829c12" class="tk">tmpccmrx</a> = 0, <a id="829c26" class="tk">tmpccer</a> = 0, <a id="829c39" class="tk">tmpcr2</a> = 0;</td></tr>
<tr name="830" id="830">
<td>830</td><td>   </td></tr>
<tr name="831" id="831">
<td>831</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="832" id="832">
<td>832</td><td>  <a id="832c3" class="tk">assert_param</a>(<a id="832c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="832c36" class="tk">TIMx</a>)); </td></tr>
<tr name="833" id="833">
<td>833</td><td>  <a id="833c3" class="tk">assert_param</a>(<a id="833c16" class="tk">IS_TIM_OC_MODE</a>(<a id="833c31" class="tk">TIM_OCInitStruct</a>-&gt;<a id="833c49" class="tk">TIM_OCMode</a>));</td></tr>
<tr name="834" id="834">
<td>834</td><td>  <a id="834c3" class="tk">assert_param</a>(<a id="834c16" class="tk">IS_TIM_OUTPUT_STATE</a>(<a id="834c36" class="tk">TIM_OCInitStruct</a>-&gt;<a id="834c54" class="tk">TIM_OutputState</a>));</td></tr>
<tr name="835" id="835">
<td>835</td><td>  <a id="835c3" class="tk">assert_param</a>(<a id="835c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="835c35" class="tk">TIM_OCInitStruct</a>-&gt;<a id="835c53" class="tk">TIM_OCPolarity</a>));   </td></tr>
<tr name="836" id="836">
<td>836</td><td></td></tr>
<tr name="837" id="837">
<td>837</td><td>  <span class="ct">/* Disable the Channel 3: Reset the CC2E Bit */</span></td></tr>
<tr name="838" id="838">
<td>838</td><td>  <a id="838c3" class="tk">TIMx</a>-&gt;<a id="838c9" class="tk">CCER</a> <a id="838c14" class="tk">&amp;=</a> (<a id="838c18" class="tk">uint16_t</a>)<a id="838c27" class="tk">~</a><a id="838c28" class="tk">TIM_CCER_CC3E</a>;</td></tr>
<tr name="839" id="839">
<td>839</td><td>  </td></tr>
<tr name="840" id="840">
<td>840</td><td>  <span class="ct">/* Get the TIMx CCER register value */</span></td></tr>
<tr name="841" id="841">
<td>841</td><td>  <a id="841c3" class="tk">tmpccer</a> = <a id="841c13" class="tk">TIMx</a>-&gt;<a id="841c19" class="tk">CCER</a>;</td></tr>
<tr name="842" id="842">
<td>842</td><td>  <span class="ct">/* Get the TIMx CR2 register value */</span></td></tr>
<tr name="843" id="843">
<td>843</td><td>  <a id="843c3" class="tk">tmpcr2</a> =  <a id="843c13" class="tk">TIMx</a>-&gt;<a id="843c19" class="tk">CR2</a>;</td></tr>
<tr name="844" id="844">
<td>844</td><td>  </td></tr>
<tr name="845" id="845">
<td>845</td><td>  <span class="ct">/* Get the TIMx CCMR2 register value */</span></td></tr>
<tr name="846" id="846">
<td>846</td><td>  <a id="846c3" class="tk">tmpccmrx</a> = <a id="846c14" class="tk">TIMx</a>-&gt;<a id="846c20" class="tk">CCMR2</a>;</td></tr>
<tr name="847" id="847">
<td>847</td><td>    </td></tr>
<tr name="848" id="848">
<td>848</td><td>  <span class="ct">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></td></tr>
<tr name="849" id="849">
<td>849</td><td>  <a id="849c3" class="tk">tmpccmrx</a> <a id="849c12" class="tk">&amp;=</a> (<a id="849c16" class="tk">uint16_t</a>)<a id="849c25" class="tk">~</a><a id="849c26" class="tk">TIM_CCMR2_OC3M</a>;</td></tr>
<tr name="850" id="850">
<td>850</td><td>  <a id="850c3" class="tk">tmpccmrx</a> <a id="850c12" class="tk">&amp;=</a> (<a id="850c16" class="tk">uint16_t</a>)<a id="850c25" class="tk">~</a><a id="850c26" class="tk">TIM_CCMR2_CC3S</a>;  </td></tr>
<tr name="851" id="851">
<td>851</td><td>  <span class="ct">/* Select the Output Compare Mode */</span></td></tr>
<tr name="852" id="852">
<td>852</td><td>  <a id="852c3" class="tk">tmpccmrx</a> <a id="852c12" class="tk">|=</a> <a id="852c15" class="tk">TIM_OCInitStruct</a>-&gt;<a id="852c33" class="tk">TIM_OCMode</a>;</td></tr>
<tr name="853" id="853">
<td>853</td><td>  </td></tr>
<tr name="854" id="854">
<td>854</td><td>  <span class="ct">/* Reset the Output Polarity level */</span></td></tr>
<tr name="855" id="855">
<td>855</td><td>  <a id="855c3" class="tk">tmpccer</a> <a id="855c11" class="tk">&amp;=</a> (<a id="855c15" class="tk">uint16_t</a>)<a id="855c24" class="tk">~</a><a id="855c25" class="tk">TIM_CCER_CC3P</a>;</td></tr>
<tr name="856" id="856">
<td>856</td><td>  <span class="ct">/* Set the Output Compare Polarity */</span></td></tr>
<tr name="857" id="857">
<td>857</td><td>  <a id="857c3" class="tk">tmpccer</a> <a id="857c11" class="tk">|=</a> (<a id="857c15" class="tk">uint16_t</a>)(<a id="857c25" class="tk">TIM_OCInitStruct</a>-&gt;<a id="857c43" class="tk">TIM_OCPolarity</a> <a id="857c58" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="858" id="858">
<td>858</td><td>  </td></tr>
<tr name="859" id="859">
<td>859</td><td>  <span class="ct">/* Set the Output State */</span></td></tr>
<tr name="860" id="860">
<td>860</td><td>  <a id="860c3" class="tk">tmpccer</a> <a id="860c11" class="tk">|=</a> (<a id="860c15" class="tk">uint16_t</a>)(<a id="860c25" class="tk">TIM_OCInitStruct</a>-&gt;<a id="860c43" class="tk">TIM_OutputState</a> <a id="860c59" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="861" id="861">
<td>861</td><td>    </td></tr>
<tr name="862" id="862">
<td>862</td><td>  <span class="kw">if</span>((<a id="862c7" class="tk">TIMx</a> <a id="862c12" class="tk">==</a> <a id="862c15" class="tk">TIM1</a>) <a id="862c21" class="tk">||</a> (<a id="862c25" class="tk">TIMx</a> <a id="862c30" class="tk">==</a> <a id="862c33" class="tk">TIM8</a>))</td></tr>
<tr name="863" id="863">
<td>863</td><td>  <span class="br">{</span></td></tr>
<tr name="864" id="864">
<td>864</td><td>    <a id="864c5" class="tk">assert_param</a>(<a id="864c18" class="tk">IS_TIM_OUTPUTN_STATE</a>(<a id="864c39" class="tk">TIM_OCInitStruct</a>-&gt;<a id="864c57" class="tk">TIM_OutputNState</a>));</td></tr>
<tr name="865" id="865">
<td>865</td><td>    <a id="865c5" class="tk">assert_param</a>(<a id="865c18" class="tk">IS_TIM_OCN_POLARITY</a>(<a id="865c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="865c56" class="tk">TIM_OCNPolarity</a>));</td></tr>
<tr name="866" id="866">
<td>866</td><td>    <a id="866c5" class="tk">assert_param</a>(<a id="866c18" class="tk">IS_TIM_OCNIDLE_STATE</a>(<a id="866c39" class="tk">TIM_OCInitStruct</a>-&gt;<a id="866c57" class="tk">TIM_OCNIdleState</a>));</td></tr>
<tr name="867" id="867">
<td>867</td><td>    <a id="867c5" class="tk">assert_param</a>(<a id="867c18" class="tk">IS_TIM_OCIDLE_STATE</a>(<a id="867c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="867c56" class="tk">TIM_OCIdleState</a>));</td></tr>
<tr name="868" id="868">
<td>868</td><td>    </td></tr>
<tr name="869" id="869">
<td>869</td><td>    <span class="ct">/* Reset the Output N Polarity level */</span></td></tr>
<tr name="870" id="870">
<td>870</td><td>    <a id="870c5" class="tk">tmpccer</a> <a id="870c13" class="tk">&amp;=</a> (<a id="870c17" class="tk">uint16_t</a>)<a id="870c26" class="tk">~</a><a id="870c27" class="tk">TIM_CCER_CC3NP</a>;</td></tr>
<tr name="871" id="871">
<td>871</td><td>    <span class="ct">/* Set the Output N Polarity */</span></td></tr>
<tr name="872" id="872">
<td>872</td><td>    <a id="872c5" class="tk">tmpccer</a> <a id="872c13" class="tk">|=</a> (<a id="872c17" class="tk">uint16_t</a>)(<a id="872c27" class="tk">TIM_OCInitStruct</a>-&gt;<a id="872c45" class="tk">TIM_OCNPolarity</a> <a id="872c61" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="873" id="873">
<td>873</td><td>    <span class="ct">/* Reset the Output N State */</span></td></tr>
<tr name="874" id="874">
<td>874</td><td>    <a id="874c5" class="tk">tmpccer</a> <a id="874c13" class="tk">&amp;=</a> (<a id="874c17" class="tk">uint16_t</a>)<a id="874c26" class="tk">~</a><a id="874c27" class="tk">TIM_CCER_CC3NE</a>;</td></tr>
<tr name="875" id="875">
<td>875</td><td>    </td></tr>
<tr name="876" id="876">
<td>876</td><td>    <span class="ct">/* Set the Output N State */</span></td></tr>
<tr name="877" id="877">
<td>877</td><td>    <a id="877c5" class="tk">tmpccer</a> <a id="877c13" class="tk">|=</a> (<a id="877c17" class="tk">uint16_t</a>)(<a id="877c27" class="tk">TIM_OCInitStruct</a>-&gt;<a id="877c45" class="tk">TIM_OutputNState</a> <a id="877c62" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="878" id="878">
<td>878</td><td>    <span class="ct">/* Reset the Output Compare and Output Compare N IDLE State */</span></td></tr>
<tr name="879" id="879">
<td>879</td><td>    <a id="879c5" class="tk">tmpcr2</a> <a id="879c12" class="tk">&amp;=</a> (<a id="879c16" class="tk">uint16_t</a>)<a id="879c25" class="tk">~</a><a id="879c26" class="tk">TIM_CR2_OIS3</a>;</td></tr>
<tr name="880" id="880">
<td>880</td><td>    <a id="880c5" class="tk">tmpcr2</a> <a id="880c12" class="tk">&amp;=</a> (<a id="880c16" class="tk">uint16_t</a>)<a id="880c25" class="tk">~</a><a id="880c26" class="tk">TIM_CR2_OIS3N</a>;</td></tr>
<tr name="881" id="881">
<td>881</td><td>    <span class="ct">/* Set the Output Idle state */</span></td></tr>
<tr name="882" id="882">
<td>882</td><td>    <a id="882c5" class="tk">tmpcr2</a> <a id="882c12" class="tk">|=</a> (<a id="882c16" class="tk">uint16_t</a>)(<a id="882c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="882c44" class="tk">TIM_OCIdleState</a> <a id="882c60" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="883" id="883">
<td>883</td><td>    <span class="ct">/* Set the Output N Idle state */</span></td></tr>
<tr name="884" id="884">
<td>884</td><td>    <a id="884c5" class="tk">tmpcr2</a> <a id="884c12" class="tk">|=</a> (<a id="884c16" class="tk">uint16_t</a>)(<a id="884c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="884c44" class="tk">TIM_OCNIdleState</a> <a id="884c61" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="885" id="885">
<td>885</td><td>  <span class="br">}</span></td></tr>
<tr name="886" id="886">
<td>886</td><td>  <span class="ct">/* Write to TIMx CR2 */</span></td></tr>
<tr name="887" id="887">
<td>887</td><td>  <a id="887c3" class="tk">TIMx</a>-&gt;<a id="887c9" class="tk">CR2</a> = <a id="887c15" class="tk">tmpcr2</a>;</td></tr>
<tr name="888" id="888">
<td>888</td><td>  </td></tr>
<tr name="889" id="889">
<td>889</td><td>  <span class="ct">/* Write to TIMx CCMR2 */</span></td></tr>
<tr name="890" id="890">
<td>890</td><td>  <a id="890c3" class="tk">TIMx</a>-&gt;<a id="890c9" class="tk">CCMR2</a> = <a id="890c17" class="tk">tmpccmrx</a>;</td></tr>
<tr name="891" id="891">
<td>891</td><td>  </td></tr>
<tr name="892" id="892">
<td>892</td><td>  <span class="ct">/* Set the Capture Compare Register value */</span></td></tr>
<tr name="893" id="893">
<td>893</td><td>  <a id="893c3" class="tk">TIMx</a>-&gt;<a id="893c9" class="tk">CCR3</a> = <a id="893c16" class="tk">TIM_OCInitStruct</a>-&gt;<a id="893c34" class="tk">TIM_Pulse</a>;</td></tr>
<tr name="894" id="894">
<td>894</td><td>  </td></tr>
<tr name="895" id="895">
<td>895</td><td>  <span class="ct">/* Write to TIMx CCER */</span></td></tr>
<tr name="896" id="896">
<td>896</td><td>  <a id="896c3" class="tk">TIMx</a>-&gt;<a id="896c9" class="tk">CCER</a> = <a id="896c16" class="tk">tmpccer</a>;</td></tr>
<tr name="897" id="897">
<td>897</td><td><span class="br">}</span></td></tr>
<tr name="898" id="898">
<td>898</td><td></td></tr>
<tr name="899" id="899">
<td>899</td><td><span class="ct">/**</span></td></tr>
<tr name="900" id="900">
<td>900</td><td><span class="ct">  * @brief  Initializes the TIMx Channel4 according to the specified parameters</span></td></tr>
<tr name="901" id="901">
<td>901</td><td><span class="ct">  *         in the TIM_OCInitStruct.</span></td></tr>
<tr name="902" id="902">
<td>902</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="903" id="903">
<td>903</td><td><span class="ct">  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains</span></td></tr>
<tr name="904" id="904">
<td>904</td><td><span class="ct">  *         the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="905" id="905">
<td>905</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="906" id="906">
<td>906</td><td><span class="ct">  */</span></td></tr>
<tr name="907" id="907">
<td>907</td><td><span class="kw">void</span> <a id="907c6" class="tk">TIM_OC4Init</a>(<a id="907c18" class="tk">TIM_TypeDef</a><a id="907c29" class="tk">*</a> <a id="907c31" class="tk">TIMx</a>, <a id="907c37" class="tk">TIM_OCInitTypeDef</a><a id="907c54" class="tk">*</a> <a id="907c56" class="tk">TIM_OCInitStruct</a>)</td></tr>
<tr name="908" id="908">
<td>908</td><td><span class="br">{</span></td></tr>
<tr name="909" id="909">
<td>909</td><td>  <a id="909c3" class="tk">uint16_t</a> <a id="909c12" class="tk">tmpccmrx</a> = 0, <a id="909c26" class="tk">tmpccer</a> = 0, <a id="909c39" class="tk">tmpcr2</a> = 0;</td></tr>
<tr name="910" id="910">
<td>910</td><td>   </td></tr>
<tr name="911" id="911">
<td>911</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="912" id="912">
<td>912</td><td>  <a id="912c3" class="tk">assert_param</a>(<a id="912c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="912c36" class="tk">TIMx</a>)); </td></tr>
<tr name="913" id="913">
<td>913</td><td>  <a id="913c3" class="tk">assert_param</a>(<a id="913c16" class="tk">IS_TIM_OC_MODE</a>(<a id="913c31" class="tk">TIM_OCInitStruct</a>-&gt;<a id="913c49" class="tk">TIM_OCMode</a>));</td></tr>
<tr name="914" id="914">
<td>914</td><td>  <a id="914c3" class="tk">assert_param</a>(<a id="914c16" class="tk">IS_TIM_OUTPUT_STATE</a>(<a id="914c36" class="tk">TIM_OCInitStruct</a>-&gt;<a id="914c54" class="tk">TIM_OutputState</a>));</td></tr>
<tr name="915" id="915">
<td>915</td><td>  <a id="915c3" class="tk">assert_param</a>(<a id="915c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="915c35" class="tk">TIM_OCInitStruct</a>-&gt;<a id="915c53" class="tk">TIM_OCPolarity</a>));   </td></tr>
<tr name="916" id="916">
<td>916</td><td></td></tr>
<tr name="917" id="917">
<td>917</td><td>  <span class="ct">/* Disable the Channel 4: Reset the CC4E Bit */</span></td></tr>
<tr name="918" id="918">
<td>918</td><td>  <a id="918c3" class="tk">TIMx</a>-&gt;<a id="918c9" class="tk">CCER</a> <a id="918c14" class="tk">&amp;=</a> (<a id="918c18" class="tk">uint16_t</a>)<a id="918c27" class="tk">~</a><a id="918c28" class="tk">TIM_CCER_CC4E</a>;</td></tr>
<tr name="919" id="919">
<td>919</td><td>  </td></tr>
<tr name="920" id="920">
<td>920</td><td>  <span class="ct">/* Get the TIMx CCER register value */</span></td></tr>
<tr name="921" id="921">
<td>921</td><td>  <a id="921c3" class="tk">tmpccer</a> = <a id="921c13" class="tk">TIMx</a>-&gt;<a id="921c19" class="tk">CCER</a>;</td></tr>
<tr name="922" id="922">
<td>922</td><td>  <span class="ct">/* Get the TIMx CR2 register value */</span></td></tr>
<tr name="923" id="923">
<td>923</td><td>  <a id="923c3" class="tk">tmpcr2</a> =  <a id="923c13" class="tk">TIMx</a>-&gt;<a id="923c19" class="tk">CR2</a>;</td></tr>
<tr name="924" id="924">
<td>924</td><td>  </td></tr>
<tr name="925" id="925">
<td>925</td><td>  <span class="ct">/* Get the TIMx CCMR2 register value */</span></td></tr>
<tr name="926" id="926">
<td>926</td><td>  <a id="926c3" class="tk">tmpccmrx</a> = <a id="926c14" class="tk">TIMx</a>-&gt;<a id="926c20" class="tk">CCMR2</a>;</td></tr>
<tr name="927" id="927">
<td>927</td><td>    </td></tr>
<tr name="928" id="928">
<td>928</td><td>  <span class="ct">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></td></tr>
<tr name="929" id="929">
<td>929</td><td>  <a id="929c3" class="tk">tmpccmrx</a> <a id="929c12" class="tk">&amp;=</a> (<a id="929c16" class="tk">uint16_t</a>)<a id="929c25" class="tk">~</a><a id="929c26" class="tk">TIM_CCMR2_OC4M</a>;</td></tr>
<tr name="930" id="930">
<td>930</td><td>  <a id="930c3" class="tk">tmpccmrx</a> <a id="930c12" class="tk">&amp;=</a> (<a id="930c16" class="tk">uint16_t</a>)<a id="930c25" class="tk">~</a><a id="930c26" class="tk">TIM_CCMR2_CC4S</a>;</td></tr>
<tr name="931" id="931">
<td>931</td><td>  </td></tr>
<tr name="932" id="932">
<td>932</td><td>  <span class="ct">/* Select the Output Compare Mode */</span></td></tr>
<tr name="933" id="933">
<td>933</td><td>  <a id="933c3" class="tk">tmpccmrx</a> <a id="933c12" class="tk">|=</a> (<a id="933c16" class="tk">uint16_t</a>)(<a id="933c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="933c44" class="tk">TIM_OCMode</a> <a id="933c55" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="934" id="934">
<td>934</td><td>  </td></tr>
<tr name="935" id="935">
<td>935</td><td>  <span class="ct">/* Reset the Output Polarity level */</span></td></tr>
<tr name="936" id="936">
<td>936</td><td>  <a id="936c3" class="tk">tmpccer</a> <a id="936c11" class="tk">&amp;=</a> (<a id="936c15" class="tk">uint16_t</a>)<a id="936c24" class="tk">~</a><a id="936c25" class="tk">TIM_CCER_CC4P</a>;</td></tr>
<tr name="937" id="937">
<td>937</td><td>  <span class="ct">/* Set the Output Compare Polarity */</span></td></tr>
<tr name="938" id="938">
<td>938</td><td>  <a id="938c3" class="tk">tmpccer</a> <a id="938c11" class="tk">|=</a> (<a id="938c15" class="tk">uint16_t</a>)(<a id="938c25" class="tk">TIM_OCInitStruct</a>-&gt;<a id="938c43" class="tk">TIM_OCPolarity</a> <a id="938c58" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="939" id="939">
<td>939</td><td>  </td></tr>
<tr name="940" id="940">
<td>940</td><td>  <span class="ct">/* Set the Output State */</span></td></tr>
<tr name="941" id="941">
<td>941</td><td>  <a id="941c3" class="tk">tmpccer</a> <a id="941c11" class="tk">|=</a> (<a id="941c15" class="tk">uint16_t</a>)(<a id="941c25" class="tk">TIM_OCInitStruct</a>-&gt;<a id="941c43" class="tk">TIM_OutputState</a> <a id="941c59" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="942" id="942">
<td>942</td><td>  </td></tr>
<tr name="943" id="943">
<td>943</td><td>  <span class="kw">if</span>((<a id="943c7" class="tk">TIMx</a> <a id="943c12" class="tk">==</a> <a id="943c15" class="tk">TIM1</a>) <a id="943c21" class="tk">||</a> (<a id="943c25" class="tk">TIMx</a> <a id="943c30" class="tk">==</a> <a id="943c33" class="tk">TIM8</a>))</td></tr>
<tr name="944" id="944">
<td>944</td><td>  <span class="br">{</span></td></tr>
<tr name="945" id="945">
<td>945</td><td>    <a id="945c5" class="tk">assert_param</a>(<a id="945c18" class="tk">IS_TIM_OCIDLE_STATE</a>(<a id="945c38" class="tk">TIM_OCInitStruct</a>-&gt;<a id="945c56" class="tk">TIM_OCIdleState</a>));</td></tr>
<tr name="946" id="946">
<td>946</td><td>    <span class="ct">/* Reset the Output Compare IDLE State */</span></td></tr>
<tr name="947" id="947">
<td>947</td><td>    <a id="947c5" class="tk">tmpcr2</a> <a id="947c12" class="tk">&amp;=</a>(<a id="947c15" class="tk">uint16_t</a>) <a id="947c25" class="tk">~</a><a id="947c26" class="tk">TIM_CR2_OIS4</a>;</td></tr>
<tr name="948" id="948">
<td>948</td><td>    <span class="ct">/* Set the Output Idle state */</span></td></tr>
<tr name="949" id="949">
<td>949</td><td>    <a id="949c5" class="tk">tmpcr2</a> <a id="949c12" class="tk">|=</a> (<a id="949c16" class="tk">uint16_t</a>)(<a id="949c26" class="tk">TIM_OCInitStruct</a>-&gt;<a id="949c44" class="tk">TIM_OCIdleState</a> <a id="949c60" class="tk">&lt;&lt;</a> 6);</td></tr>
<tr name="950" id="950">
<td>950</td><td>  <span class="br">}</span></td></tr>
<tr name="951" id="951">
<td>951</td><td>  <span class="ct">/* Write to TIMx CR2 */</span></td></tr>
<tr name="952" id="952">
<td>952</td><td>  <a id="952c3" class="tk">TIMx</a>-&gt;<a id="952c9" class="tk">CR2</a> = <a id="952c15" class="tk">tmpcr2</a>;</td></tr>
<tr name="953" id="953">
<td>953</td><td>  </td></tr>
<tr name="954" id="954">
<td>954</td><td>  <span class="ct">/* Write to TIMx CCMR2 */</span>  </td></tr>
<tr name="955" id="955">
<td>955</td><td>  <a id="955c3" class="tk">TIMx</a>-&gt;<a id="955c9" class="tk">CCMR2</a> = <a id="955c17" class="tk">tmpccmrx</a>;</td></tr>
<tr name="956" id="956">
<td>956</td><td>    </td></tr>
<tr name="957" id="957">
<td>957</td><td>  <span class="ct">/* Set the Capture Compare Register value */</span></td></tr>
<tr name="958" id="958">
<td>958</td><td>  <a id="958c3" class="tk">TIMx</a>-&gt;<a id="958c9" class="tk">CCR4</a> = <a id="958c16" class="tk">TIM_OCInitStruct</a>-&gt;<a id="958c34" class="tk">TIM_Pulse</a>;</td></tr>
<tr name="959" id="959">
<td>959</td><td>  </td></tr>
<tr name="960" id="960">
<td>960</td><td>  <span class="ct">/* Write to TIMx CCER */</span></td></tr>
<tr name="961" id="961">
<td>961</td><td>  <a id="961c3" class="tk">TIMx</a>-&gt;<a id="961c9" class="tk">CCER</a> = <a id="961c16" class="tk">tmpccer</a>;</td></tr>
<tr name="962" id="962">
<td>962</td><td><span class="br">}</span></td></tr>
<tr name="963" id="963">
<td>963</td><td></td></tr>
<tr name="964" id="964">
<td>964</td><td><span class="ct">/**</span></td></tr>
<tr name="965" id="965">
<td>965</td><td><span class="ct">  * @brief  Fills each TIM_OCInitStruct member with its default value.</span></td></tr>
<tr name="966" id="966">
<td>966</td><td><span class="ct">  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will</span></td></tr>
<tr name="967" id="967">
<td>967</td><td><span class="ct">  *         be initialized.</span></td></tr>
<tr name="968" id="968">
<td>968</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="969" id="969">
<td>969</td><td><span class="ct">  */</span></td></tr>
<tr name="970" id="970">
<td>970</td><td><span class="kw">void</span> <a id="970c6" class="tk">TIM_OCStructInit</a>(<a id="970c23" class="tk">TIM_OCInitTypeDef</a><a id="970c40" class="tk">*</a> <a id="970c42" class="tk">TIM_OCInitStruct</a>)</td></tr>
<tr name="971" id="971">
<td>971</td><td><span class="br">{</span></td></tr>
<tr name="972" id="972">
<td>972</td><td>  <span class="ct">/* Set the default configuration */</span></td></tr>
<tr name="973" id="973">
<td>973</td><td>  <a id="973c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="973c21" class="tk">TIM_OCMode</a> = <a id="973c34" class="tk">TIM_OCMode_Timing</a>;</td></tr>
<tr name="974" id="974">
<td>974</td><td>  <a id="974c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="974c21" class="tk">TIM_OutputState</a> = <a id="974c39" class="tk">TIM_OutputState_Disable</a>;</td></tr>
<tr name="975" id="975">
<td>975</td><td>  <a id="975c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="975c21" class="tk">TIM_OutputNState</a> = <a id="975c40" class="tk">TIM_OutputNState_Disable</a>;</td></tr>
<tr name="976" id="976">
<td>976</td><td>  <a id="976c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="976c21" class="tk">TIM_Pulse</a> = 0x00000000;</td></tr>
<tr name="977" id="977">
<td>977</td><td>  <a id="977c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="977c21" class="tk">TIM_OCPolarity</a> = <a id="977c38" class="tk">TIM_OCPolarity_High</a>;</td></tr>
<tr name="978" id="978">
<td>978</td><td>  <a id="978c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="978c21" class="tk">TIM_OCNPolarity</a> = <a id="978c39" class="tk">TIM_OCPolarity_High</a>;</td></tr>
<tr name="979" id="979">
<td>979</td><td>  <a id="979c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="979c21" class="tk">TIM_OCIdleState</a> = <a id="979c39" class="tk">TIM_OCIdleState_Reset</a>;</td></tr>
<tr name="980" id="980">
<td>980</td><td>  <a id="980c3" class="tk">TIM_OCInitStruct</a>-&gt;<a id="980c21" class="tk">TIM_OCNIdleState</a> = <a id="980c40" class="tk">TIM_OCNIdleState_Reset</a>;</td></tr>
<tr name="981" id="981">
<td>981</td><td><span class="br">}</span></td></tr>
<tr name="982" id="982">
<td>982</td><td></td></tr>
<tr name="983" id="983">
<td>983</td><td><span class="ct">/**</span></td></tr>
<tr name="984" id="984">
<td>984</td><td><span class="ct">  * @brief  Selects the TIM Output Compare Mode.</span></td></tr>
<tr name="985" id="985">
<td>985</td><td><span class="ct">  * @note   This function disables the selected channel before changing the Output</span></td></tr>
<tr name="986" id="986">
<td>986</td><td><span class="ct">  *         Compare Mode. If needed, user has to enable this channel using</span></td></tr>
<tr name="987" id="987">
<td>987</td><td><span class="ct">  *         TIM_CCxCmd() and TIM_CCxNCmd() functions.</span></td></tr>
<tr name="988" id="988">
<td>988</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="989" id="989">
<td>989</td><td><span class="ct">  * @param  TIM_Channel: specifies the TIM Channel</span></td></tr>
<tr name="990" id="990">
<td>990</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="991" id="991">
<td>991</td><td><span class="ct">  *            @arg TIM_Channel_1: TIM Channel 1</span></td></tr>
<tr name="992" id="992">
<td>992</td><td><span class="ct">  *            @arg TIM_Channel_2: TIM Channel 2</span></td></tr>
<tr name="993" id="993">
<td>993</td><td><span class="ct">  *            @arg TIM_Channel_3: TIM Channel 3</span></td></tr>
<tr name="994" id="994">
<td>994</td><td><span class="ct">  *            @arg TIM_Channel_4: TIM Channel 4</span></td></tr>
<tr name="995" id="995">
<td>995</td><td><span class="ct">  * @param  TIM_OCMode: specifies the TIM Output Compare Mode.</span></td></tr>
<tr name="996" id="996">
<td>996</td><td><span class="ct">  *           This parameter can be one of the following values:</span></td></tr>
<tr name="997" id="997">
<td>997</td><td><span class="ct">  *            @arg TIM_OCMode_Timing</span></td></tr>
<tr name="998" id="998">
<td>998</td><td><span class="ct">  *            @arg TIM_OCMode_Active</span></td></tr>
<tr name="999" id="999">
<td>999</td><td><span class="ct">  *            @arg TIM_OCMode_Toggle</span></td></tr>
<tr name="1000" id="1000">
<td>1000</td><td><span class="ct">  *            @arg TIM_OCMode_PWM1</span></td></tr>
<tr name="1001" id="1001">
<td>1001</td><td><span class="ct">  *            @arg TIM_OCMode_PWM2</span></td></tr>
<tr name="1002" id="1002">
<td>1002</td><td><span class="ct">  *            @arg TIM_ForcedAction_Active</span></td></tr>
<tr name="1003" id="1003">
<td>1003</td><td><span class="ct">  *            @arg TIM_ForcedAction_InActive</span></td></tr>
<tr name="1004" id="1004">
<td>1004</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1005" id="1005">
<td>1005</td><td><span class="ct">  */</span></td></tr>
<tr name="1006" id="1006">
<td>1006</td><td><span class="kw">void</span> <a id="1006c6" class="tk">TIM_SelectOCxM</a>(<a id="1006c21" class="tk">TIM_TypeDef</a><a id="1006c32" class="tk">*</a> <a id="1006c34" class="tk">TIMx</a>, <a id="1006c40" class="tk">uint16_t</a> <a id="1006c49" class="tk">TIM_Channel</a>, <a id="1006c62" class="tk">uint16_t</a> <a id="1006c71" class="tk">TIM_OCMode</a>)</td></tr>
<tr name="1007" id="1007">
<td>1007</td><td><span class="br">{</span></td></tr>
<tr name="1008" id="1008">
<td>1008</td><td>  <a id="1008c3" class="tk">uint32_t</a> <a id="1008c12" class="tk">tmp</a> = 0;</td></tr>
<tr name="1009" id="1009">
<td>1009</td><td>  <a id="1009c3" class="tk">uint16_t</a> <a id="1009c12" class="tk">tmp1</a> = 0;</td></tr>
<tr name="1010" id="1010">
<td>1010</td><td></td></tr>
<tr name="1011" id="1011">
<td>1011</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1012" id="1012">
<td>1012</td><td>  <a id="1012c3" class="tk">assert_param</a>(<a id="1012c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1012c36" class="tk">TIMx</a>));</td></tr>
<tr name="1013" id="1013">
<td>1013</td><td>  <a id="1013c3" class="tk">assert_param</a>(<a id="1013c16" class="tk">IS_TIM_CHANNEL</a>(<a id="1013c31" class="tk">TIM_Channel</a>));</td></tr>
<tr name="1014" id="1014">
<td>1014</td><td>  <a id="1014c3" class="tk">assert_param</a>(<a id="1014c16" class="tk">IS_TIM_OCM</a>(<a id="1014c27" class="tk">TIM_OCMode</a>));</td></tr>
<tr name="1015" id="1015">
<td>1015</td><td></td></tr>
<tr name="1016" id="1016">
<td>1016</td><td>  <a id="1016c3" class="tk">tmp</a> = (<a id="1016c10" class="tk">uint32_t</a>) <a id="1016c20" class="tk">TIMx</a>;</td></tr>
<tr name="1017" id="1017">
<td>1017</td><td>  <a id="1017c3" class="tk">tmp</a> <a id="1017c7" class="tk">+=</a> <a id="1017c10" class="tk">CCMR_OFFSET</a>;</td></tr>
<tr name="1018" id="1018">
<td>1018</td><td></td></tr>
<tr name="1019" id="1019">
<td>1019</td><td>  <a id="1019c3" class="tk">tmp1</a> = <a id="1019c10" class="tk">CCER_CCE_SET</a> <a id="1019c23" class="tk">&lt;&lt;</a> (<a id="1019c27" class="tk">uint16_t</a>)<a id="1019c36" class="tk">TIM_Channel</a>;</td></tr>
<tr name="1020" id="1020">
<td>1020</td><td></td></tr>
<tr name="1021" id="1021">
<td>1021</td><td>  <span class="ct">/* Disable the Channel: Reset the CCxE Bit */</span></td></tr>
<tr name="1022" id="1022">
<td>1022</td><td>  <a id="1022c3" class="tk">TIMx</a>-&gt;<a id="1022c9" class="tk">CCER</a> <a id="1022c14" class="tk">&amp;=</a> (<a id="1022c18" class="tk">uint16_t</a>) <a id="1022c28" class="tk">~</a><a id="1022c29" class="tk">tmp1</a>;</td></tr>
<tr name="1023" id="1023">
<td>1023</td><td></td></tr>
<tr name="1024" id="1024">
<td>1024</td><td>  <span class="kw">if</span>((<a id="1024c7" class="tk">TIM_Channel</a> <a id="1024c19" class="tk">==</a> <a id="1024c22" class="tk">TIM_Channel_1</a>) <a id="1024c37" class="tk">||</a>(<a id="1024c40" class="tk">TIM_Channel</a> <a id="1024c52" class="tk">==</a> <a id="1024c55" class="tk">TIM_Channel_3</a>))</td></tr>
<tr name="1025" id="1025">
<td>1025</td><td>  <span class="br">{</span></td></tr>
<tr name="1026" id="1026">
<td>1026</td><td>    <a id="1026c5" class="tk">tmp</a> <a id="1026c9" class="tk">+=</a> (<a id="1026c13" class="tk">TIM_Channel</a><a id="1026c24" class="tk">&gt;&gt;</a>1);</td></tr>
<tr name="1027" id="1027">
<td>1027</td><td></td></tr>
<tr name="1028" id="1028">
<td>1028</td><td>    <span class="ct">/* Reset the OCxM bits in the CCMRx register */</span></td></tr>
<tr name="1029" id="1029">
<td>1029</td><td>    <a id="1029c5" class="tk">*</a>(<a id="1029c7" class="tk">__IO</a> <a id="1029c12" class="tk">uint32_t</a> <a id="1029c21" class="tk">*</a>) <a id="1029c24" class="tk">tmp</a> <a id="1029c28" class="tk">&amp;=</a> <a id="1029c31" class="tk">CCMR_OC13M_MASK</a>;</td></tr>
<tr name="1030" id="1030">
<td>1030</td><td>   </td></tr>
<tr name="1031" id="1031">
<td>1031</td><td>    <span class="ct">/* Configure the OCxM bits in the CCMRx register */</span></td></tr>
<tr name="1032" id="1032">
<td>1032</td><td>    <a id="1032c5" class="tk">*</a>(<a id="1032c7" class="tk">__IO</a> <a id="1032c12" class="tk">uint32_t</a> <a id="1032c21" class="tk">*</a>) <a id="1032c24" class="tk">tmp</a> <a id="1032c28" class="tk">|=</a> <a id="1032c31" class="tk">TIM_OCMode</a>;</td></tr>
<tr name="1033" id="1033">
<td>1033</td><td>  <span class="br">}</span></td></tr>
<tr name="1034" id="1034">
<td>1034</td><td>  <span class="kw">else</span></td></tr>
<tr name="1035" id="1035">
<td>1035</td><td>  <span class="br">{</span></td></tr>
<tr name="1036" id="1036">
<td>1036</td><td>    <a id="1036c5" class="tk">tmp</a> <a id="1036c9" class="tk">+=</a> (<a id="1036c13" class="tk">uint16_t</a>)(<a id="1036c23" class="tk">TIM_Channel</a> <a id="1036c35" class="tk">-</a> (<a id="1036c38" class="tk">uint16_t</a>)4)<a id="1036c49" class="tk">&gt;&gt;</a> (<a id="1036c53" class="tk">uint16_t</a>)1;</td></tr>
<tr name="1037" id="1037">
<td>1037</td><td></td></tr>
<tr name="1038" id="1038">
<td>1038</td><td>    <span class="ct">/* Reset the OCxM bits in the CCMRx register */</span></td></tr>
<tr name="1039" id="1039">
<td>1039</td><td>    <a id="1039c5" class="tk">*</a>(<a id="1039c7" class="tk">__IO</a> <a id="1039c12" class="tk">uint32_t</a> <a id="1039c21" class="tk">*</a>) <a id="1039c24" class="tk">tmp</a> <a id="1039c28" class="tk">&amp;=</a> <a id="1039c31" class="tk">CCMR_OC24M_MASK</a>;</td></tr>
<tr name="1040" id="1040">
<td>1040</td><td>    </td></tr>
<tr name="1041" id="1041">
<td>1041</td><td>    <span class="ct">/* Configure the OCxM bits in the CCMRx register */</span></td></tr>
<tr name="1042" id="1042">
<td>1042</td><td>    <a id="1042c5" class="tk">*</a>(<a id="1042c7" class="tk">__IO</a> <a id="1042c12" class="tk">uint32_t</a> <a id="1042c21" class="tk">*</a>) <a id="1042c24" class="tk">tmp</a> <a id="1042c28" class="tk">|=</a> (<a id="1042c32" class="tk">uint16_t</a>)(<a id="1042c42" class="tk">TIM_OCMode</a> <a id="1042c53" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1043" id="1043">
<td>1043</td><td>  <span class="br">}</span></td></tr>
<tr name="1044" id="1044">
<td>1044</td><td><span class="br">}</span></td></tr>
<tr name="1045" id="1045">
<td>1045</td><td></td></tr>
<tr name="1046" id="1046">
<td>1046</td><td><span class="ct">/**</span></td></tr>
<tr name="1047" id="1047">
<td>1047</td><td><span class="ct">  * @brief  Sets the TIMx Capture Compare1 Register value</span></td></tr>
<tr name="1048" id="1048">
<td>1048</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1049" id="1049">
<td>1049</td><td><span class="ct">  * @param  Compare1: specifies the Capture Compare1 register new value.</span></td></tr>
<tr name="1050" id="1050">
<td>1050</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1051" id="1051">
<td>1051</td><td><span class="ct">  */</span></td></tr>
<tr name="1052" id="1052">
<td>1052</td><td><span class="kw">void</span> <a id="1052c6" class="tk">TIM_SetCompare1</a>(<a id="1052c22" class="tk">TIM_TypeDef</a><a id="1052c33" class="tk">*</a> <a id="1052c35" class="tk">TIMx</a>, <a id="1052c41" class="tk">uint32_t</a> <a id="1052c50" class="tk">Compare1</a>)</td></tr>
<tr name="1053" id="1053">
<td>1053</td><td><span class="br">{</span></td></tr>
<tr name="1054" id="1054">
<td>1054</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1055" id="1055">
<td>1055</td><td>  <a id="1055c3" class="tk">assert_param</a>(<a id="1055c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1055c36" class="tk">TIMx</a>));</td></tr>
<tr name="1056" id="1056">
<td>1056</td><td></td></tr>
<tr name="1057" id="1057">
<td>1057</td><td>  <span class="ct">/* Set the Capture Compare1 Register value */</span></td></tr>
<tr name="1058" id="1058">
<td>1058</td><td>  <a id="1058c3" class="tk">TIMx</a>-&gt;<a id="1058c9" class="tk">CCR1</a> = <a id="1058c16" class="tk">Compare1</a>;</td></tr>
<tr name="1059" id="1059">
<td>1059</td><td><span class="br">}</span></td></tr>
<tr name="1060" id="1060">
<td>1060</td><td></td></tr>
<tr name="1061" id="1061">
<td>1061</td><td><span class="ct">/**</span></td></tr>
<tr name="1062" id="1062">
<td>1062</td><td><span class="ct">  * @brief  Sets the TIMx Capture Compare2 Register value</span></td></tr>
<tr name="1063" id="1063">
<td>1063</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1064" id="1064">
<td>1064</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1065" id="1065">
<td>1065</td><td><span class="ct">  * @param  Compare2: specifies the Capture Compare2 register new value.</span></td></tr>
<tr name="1066" id="1066">
<td>1066</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1067" id="1067">
<td>1067</td><td><span class="ct">  */</span></td></tr>
<tr name="1068" id="1068">
<td>1068</td><td><span class="kw">void</span> <a id="1068c6" class="tk">TIM_SetCompare2</a>(<a id="1068c22" class="tk">TIM_TypeDef</a><a id="1068c33" class="tk">*</a> <a id="1068c35" class="tk">TIMx</a>, <a id="1068c41" class="tk">uint32_t</a> <a id="1068c50" class="tk">Compare2</a>)</td></tr>
<tr name="1069" id="1069">
<td>1069</td><td><span class="br">{</span></td></tr>
<tr name="1070" id="1070">
<td>1070</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1071" id="1071">
<td>1071</td><td>  <a id="1071c3" class="tk">assert_param</a>(<a id="1071c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1071c36" class="tk">TIMx</a>));</td></tr>
<tr name="1072" id="1072">
<td>1072</td><td></td></tr>
<tr name="1073" id="1073">
<td>1073</td><td>  <span class="ct">/* Set the Capture Compare2 Register value */</span></td></tr>
<tr name="1074" id="1074">
<td>1074</td><td>  <a id="1074c3" class="tk">TIMx</a>-&gt;<a id="1074c9" class="tk">CCR2</a> = <a id="1074c16" class="tk">Compare2</a>;</td></tr>
<tr name="1075" id="1075">
<td>1075</td><td><span class="br">}</span></td></tr>
<tr name="1076" id="1076">
<td>1076</td><td></td></tr>
<tr name="1077" id="1077">
<td>1077</td><td><span class="ct">/**</span></td></tr>
<tr name="1078" id="1078">
<td>1078</td><td><span class="ct">  * @brief  Sets the TIMx Capture Compare3 Register value</span></td></tr>
<tr name="1079" id="1079">
<td>1079</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1080" id="1080">
<td>1080</td><td><span class="ct">  * @param  Compare3: specifies the Capture Compare3 register new value.</span></td></tr>
<tr name="1081" id="1081">
<td>1081</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1082" id="1082">
<td>1082</td><td><span class="ct">  */</span></td></tr>
<tr name="1083" id="1083">
<td>1083</td><td><span class="kw">void</span> <a id="1083c6" class="tk">TIM_SetCompare3</a>(<a id="1083c22" class="tk">TIM_TypeDef</a><a id="1083c33" class="tk">*</a> <a id="1083c35" class="tk">TIMx</a>, <a id="1083c41" class="tk">uint32_t</a> <a id="1083c50" class="tk">Compare3</a>)</td></tr>
<tr name="1084" id="1084">
<td>1084</td><td><span class="br">{</span></td></tr>
<tr name="1085" id="1085">
<td>1085</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1086" id="1086">
<td>1086</td><td>  <a id="1086c3" class="tk">assert_param</a>(<a id="1086c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1086c36" class="tk">TIMx</a>));</td></tr>
<tr name="1087" id="1087">
<td>1087</td><td></td></tr>
<tr name="1088" id="1088">
<td>1088</td><td>  <span class="ct">/* Set the Capture Compare3 Register value */</span></td></tr>
<tr name="1089" id="1089">
<td>1089</td><td>  <a id="1089c3" class="tk">TIMx</a>-&gt;<a id="1089c9" class="tk">CCR3</a> = <a id="1089c16" class="tk">Compare3</a>;</td></tr>
<tr name="1090" id="1090">
<td>1090</td><td><span class="br">}</span></td></tr>
<tr name="1091" id="1091">
<td>1091</td><td></td></tr>
<tr name="1092" id="1092">
<td>1092</td><td><span class="ct">/**</span></td></tr>
<tr name="1093" id="1093">
<td>1093</td><td><span class="ct">  * @brief  Sets the TIMx Capture Compare4 Register value</span></td></tr>
<tr name="1094" id="1094">
<td>1094</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1095" id="1095">
<td>1095</td><td><span class="ct">  * @param  Compare4: specifies the Capture Compare4 register new value.</span></td></tr>
<tr name="1096" id="1096">
<td>1096</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1097" id="1097">
<td>1097</td><td><span class="ct">  */</span></td></tr>
<tr name="1098" id="1098">
<td>1098</td><td><span class="kw">void</span> <a id="1098c6" class="tk">TIM_SetCompare4</a>(<a id="1098c22" class="tk">TIM_TypeDef</a><a id="1098c33" class="tk">*</a> <a id="1098c35" class="tk">TIMx</a>, <a id="1098c41" class="tk">uint32_t</a> <a id="1098c50" class="tk">Compare4</a>)</td></tr>
<tr name="1099" id="1099">
<td>1099</td><td><span class="br">{</span></td></tr>
<tr name="1100" id="1100">
<td>1100</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1101" id="1101">
<td>1101</td><td>  <a id="1101c3" class="tk">assert_param</a>(<a id="1101c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1101c36" class="tk">TIMx</a>));</td></tr>
<tr name="1102" id="1102">
<td>1102</td><td></td></tr>
<tr name="1103" id="1103">
<td>1103</td><td>  <span class="ct">/* Set the Capture Compare4 Register value */</span></td></tr>
<tr name="1104" id="1104">
<td>1104</td><td>  <a id="1104c3" class="tk">TIMx</a>-&gt;<a id="1104c9" class="tk">CCR4</a> = <a id="1104c16" class="tk">Compare4</a>;</td></tr>
<tr name="1105" id="1105">
<td>1105</td><td><span class="br">}</span></td></tr>
<tr name="1106" id="1106">
<td>1106</td><td></td></tr>
<tr name="1107" id="1107">
<td>1107</td><td><span class="ct">/**</span></td></tr>
<tr name="1108" id="1108">
<td>1108</td><td><span class="ct">  * @brief  Forces the TIMx output 1 waveform to active or inactive level.</span></td></tr>
<tr name="1109" id="1109">
<td>1109</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1110" id="1110">
<td>1110</td><td><span class="ct">  * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.</span></td></tr>
<tr name="1111" id="1111">
<td>1111</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1112" id="1112">
<td>1112</td><td><span class="ct">  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF</span></td></tr>
<tr name="1113" id="1113">
<td>1113</td><td><span class="ct">  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.</span></td></tr>
<tr name="1114" id="1114">
<td>1114</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1115" id="1115">
<td>1115</td><td><span class="ct">  */</span></td></tr>
<tr name="1116" id="1116">
<td>1116</td><td><span class="kw">void</span> <a id="1116c6" class="tk">TIM_ForcedOC1Config</a>(<a id="1116c26" class="tk">TIM_TypeDef</a><a id="1116c37" class="tk">*</a> <a id="1116c39" class="tk">TIMx</a>, <a id="1116c45" class="tk">uint16_t</a> <a id="1116c54" class="tk">TIM_ForcedAction</a>)</td></tr>
<tr name="1117" id="1117">
<td>1117</td><td><span class="br">{</span></td></tr>
<tr name="1118" id="1118">
<td>1118</td><td>  <a id="1118c3" class="tk">uint16_t</a> <a id="1118c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1119" id="1119">
<td>1119</td><td></td></tr>
<tr name="1120" id="1120">
<td>1120</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1121" id="1121">
<td>1121</td><td>  <a id="1121c3" class="tk">assert_param</a>(<a id="1121c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1121c36" class="tk">TIMx</a>));</td></tr>
<tr name="1122" id="1122">
<td>1122</td><td>  <a id="1122c3" class="tk">assert_param</a>(<a id="1122c16" class="tk">IS_TIM_FORCED_ACTION</a>(<a id="1122c37" class="tk">TIM_ForcedAction</a>));</td></tr>
<tr name="1123" id="1123">
<td>1123</td><td>  <a id="1123c3" class="tk">tmpccmr1</a> = <a id="1123c14" class="tk">TIMx</a>-&gt;<a id="1123c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1124" id="1124">
<td>1124</td><td></td></tr>
<tr name="1125" id="1125">
<td>1125</td><td>  <span class="ct">/* Reset the OC1M Bits */</span></td></tr>
<tr name="1126" id="1126">
<td>1126</td><td>  <a id="1126c3" class="tk">tmpccmr1</a> <a id="1126c12" class="tk">&amp;=</a> (<a id="1126c16" class="tk">uint16_t</a>)<a id="1126c25" class="tk">~</a><a id="1126c26" class="tk">TIM_CCMR1_OC1M</a>;</td></tr>
<tr name="1127" id="1127">
<td>1127</td><td></td></tr>
<tr name="1128" id="1128">
<td>1128</td><td>  <span class="ct">/* Configure The Forced output Mode */</span></td></tr>
<tr name="1129" id="1129">
<td>1129</td><td>  <a id="1129c3" class="tk">tmpccmr1</a> <a id="1129c12" class="tk">|=</a> <a id="1129c15" class="tk">TIM_ForcedAction</a>;</td></tr>
<tr name="1130" id="1130">
<td>1130</td><td></td></tr>
<tr name="1131" id="1131">
<td>1131</td><td>  <span class="ct">/* Write to TIMx CCMR1 register */</span></td></tr>
<tr name="1132" id="1132">
<td>1132</td><td>  <a id="1132c3" class="tk">TIMx</a>-&gt;<a id="1132c9" class="tk">CCMR1</a> = <a id="1132c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1133" id="1133">
<td>1133</td><td><span class="br">}</span></td></tr>
<tr name="1134" id="1134">
<td>1134</td><td></td></tr>
<tr name="1135" id="1135">
<td>1135</td><td><span class="ct">/**</span></td></tr>
<tr name="1136" id="1136">
<td>1136</td><td><span class="ct">  * @brief  Forces the TIMx output 2 waveform to active or inactive level.</span></td></tr>
<tr name="1137" id="1137">
<td>1137</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1138" id="1138">
<td>1138</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1139" id="1139">
<td>1139</td><td><span class="ct">  * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.</span></td></tr>
<tr name="1140" id="1140">
<td>1140</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1141" id="1141">
<td>1141</td><td><span class="ct">  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF</span></td></tr>
<tr name="1142" id="1142">
<td>1142</td><td><span class="ct">  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.</span></td></tr>
<tr name="1143" id="1143">
<td>1143</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1144" id="1144">
<td>1144</td><td><span class="ct">  */</span></td></tr>
<tr name="1145" id="1145">
<td>1145</td><td><span class="kw">void</span> <a id="1145c6" class="tk">TIM_ForcedOC2Config</a>(<a id="1145c26" class="tk">TIM_TypeDef</a><a id="1145c37" class="tk">*</a> <a id="1145c39" class="tk">TIMx</a>, <a id="1145c45" class="tk">uint16_t</a> <a id="1145c54" class="tk">TIM_ForcedAction</a>)</td></tr>
<tr name="1146" id="1146">
<td>1146</td><td><span class="br">{</span></td></tr>
<tr name="1147" id="1147">
<td>1147</td><td>  <a id="1147c3" class="tk">uint16_t</a> <a id="1147c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1148" id="1148">
<td>1148</td><td></td></tr>
<tr name="1149" id="1149">
<td>1149</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1150" id="1150">
<td>1150</td><td>  <a id="1150c3" class="tk">assert_param</a>(<a id="1150c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1150c36" class="tk">TIMx</a>));</td></tr>
<tr name="1151" id="1151">
<td>1151</td><td>  <a id="1151c3" class="tk">assert_param</a>(<a id="1151c16" class="tk">IS_TIM_FORCED_ACTION</a>(<a id="1151c37" class="tk">TIM_ForcedAction</a>));</td></tr>
<tr name="1152" id="1152">
<td>1152</td><td>  <a id="1152c3" class="tk">tmpccmr1</a> = <a id="1152c14" class="tk">TIMx</a>-&gt;<a id="1152c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1153" id="1153">
<td>1153</td><td></td></tr>
<tr name="1154" id="1154">
<td>1154</td><td>  <span class="ct">/* Reset the OC2M Bits */</span></td></tr>
<tr name="1155" id="1155">
<td>1155</td><td>  <a id="1155c3" class="tk">tmpccmr1</a> <a id="1155c12" class="tk">&amp;=</a> (<a id="1155c16" class="tk">uint16_t</a>)<a id="1155c25" class="tk">~</a><a id="1155c26" class="tk">TIM_CCMR1_OC2M</a>;</td></tr>
<tr name="1156" id="1156">
<td>1156</td><td></td></tr>
<tr name="1157" id="1157">
<td>1157</td><td>  <span class="ct">/* Configure The Forced output Mode */</span></td></tr>
<tr name="1158" id="1158">
<td>1158</td><td>  <a id="1158c3" class="tk">tmpccmr1</a> <a id="1158c12" class="tk">|=</a> (<a id="1158c16" class="tk">uint16_t</a>)(<a id="1158c26" class="tk">TIM_ForcedAction</a> <a id="1158c43" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1159" id="1159">
<td>1159</td><td></td></tr>
<tr name="1160" id="1160">
<td>1160</td><td>  <span class="ct">/* Write to TIMx CCMR1 register */</span></td></tr>
<tr name="1161" id="1161">
<td>1161</td><td>  <a id="1161c3" class="tk">TIMx</a>-&gt;<a id="1161c9" class="tk">CCMR1</a> = <a id="1161c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1162" id="1162">
<td>1162</td><td><span class="br">}</span></td></tr>
<tr name="1163" id="1163">
<td>1163</td><td></td></tr>
<tr name="1164" id="1164">
<td>1164</td><td><span class="ct">/**</span></td></tr>
<tr name="1165" id="1165">
<td>1165</td><td><span class="ct">  * @brief  Forces the TIMx output 3 waveform to active or inactive level.</span></td></tr>
<tr name="1166" id="1166">
<td>1166</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1167" id="1167">
<td>1167</td><td><span class="ct">  * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.</span></td></tr>
<tr name="1168" id="1168">
<td>1168</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1169" id="1169">
<td>1169</td><td><span class="ct">  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF</span></td></tr>
<tr name="1170" id="1170">
<td>1170</td><td><span class="ct">  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.</span></td></tr>
<tr name="1171" id="1171">
<td>1171</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1172" id="1172">
<td>1172</td><td><span class="ct">  */</span></td></tr>
<tr name="1173" id="1173">
<td>1173</td><td><span class="kw">void</span> <a id="1173c6" class="tk">TIM_ForcedOC3Config</a>(<a id="1173c26" class="tk">TIM_TypeDef</a><a id="1173c37" class="tk">*</a> <a id="1173c39" class="tk">TIMx</a>, <a id="1173c45" class="tk">uint16_t</a> <a id="1173c54" class="tk">TIM_ForcedAction</a>)</td></tr>
<tr name="1174" id="1174">
<td>1174</td><td><span class="br">{</span></td></tr>
<tr name="1175" id="1175">
<td>1175</td><td>  <a id="1175c3" class="tk">uint16_t</a> <a id="1175c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1176" id="1176">
<td>1176</td><td></td></tr>
<tr name="1177" id="1177">
<td>1177</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1178" id="1178">
<td>1178</td><td>  <a id="1178c3" class="tk">assert_param</a>(<a id="1178c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1178c36" class="tk">TIMx</a>));</td></tr>
<tr name="1179" id="1179">
<td>1179</td><td>  <a id="1179c3" class="tk">assert_param</a>(<a id="1179c16" class="tk">IS_TIM_FORCED_ACTION</a>(<a id="1179c37" class="tk">TIM_ForcedAction</a>));</td></tr>
<tr name="1180" id="1180">
<td>1180</td><td></td></tr>
<tr name="1181" id="1181">
<td>1181</td><td>  <a id="1181c3" class="tk">tmpccmr2</a> = <a id="1181c14" class="tk">TIMx</a>-&gt;<a id="1181c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1182" id="1182">
<td>1182</td><td></td></tr>
<tr name="1183" id="1183">
<td>1183</td><td>  <span class="ct">/* Reset the OC1M Bits */</span></td></tr>
<tr name="1184" id="1184">
<td>1184</td><td>  <a id="1184c3" class="tk">tmpccmr2</a> <a id="1184c12" class="tk">&amp;=</a> (<a id="1184c16" class="tk">uint16_t</a>)<a id="1184c25" class="tk">~</a><a id="1184c26" class="tk">TIM_CCMR2_OC3M</a>;</td></tr>
<tr name="1185" id="1185">
<td>1185</td><td></td></tr>
<tr name="1186" id="1186">
<td>1186</td><td>  <span class="ct">/* Configure The Forced output Mode */</span></td></tr>
<tr name="1187" id="1187">
<td>1187</td><td>  <a id="1187c3" class="tk">tmpccmr2</a> <a id="1187c12" class="tk">|=</a> <a id="1187c15" class="tk">TIM_ForcedAction</a>;</td></tr>
<tr name="1188" id="1188">
<td>1188</td><td></td></tr>
<tr name="1189" id="1189">
<td>1189</td><td>  <span class="ct">/* Write to TIMx CCMR2 register */</span></td></tr>
<tr name="1190" id="1190">
<td>1190</td><td>  <a id="1190c3" class="tk">TIMx</a>-&gt;<a id="1190c9" class="tk">CCMR2</a> = <a id="1190c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1191" id="1191">
<td>1191</td><td><span class="br">}</span></td></tr>
<tr name="1192" id="1192">
<td>1192</td><td></td></tr>
<tr name="1193" id="1193">
<td>1193</td><td><span class="ct">/**</span></td></tr>
<tr name="1194" id="1194">
<td>1194</td><td><span class="ct">  * @brief  Forces the TIMx output 4 waveform to active or inactive level.</span></td></tr>
<tr name="1195" id="1195">
<td>1195</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1196" id="1196">
<td>1196</td><td><span class="ct">  * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.</span></td></tr>
<tr name="1197" id="1197">
<td>1197</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1198" id="1198">
<td>1198</td><td><span class="ct">  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF</span></td></tr>
<tr name="1199" id="1199">
<td>1199</td><td><span class="ct">  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.</span></td></tr>
<tr name="1200" id="1200">
<td>1200</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1201" id="1201">
<td>1201</td><td><span class="ct">  */</span></td></tr>
<tr name="1202" id="1202">
<td>1202</td><td><span class="kw">void</span> <a id="1202c6" class="tk">TIM_ForcedOC4Config</a>(<a id="1202c26" class="tk">TIM_TypeDef</a><a id="1202c37" class="tk">*</a> <a id="1202c39" class="tk">TIMx</a>, <a id="1202c45" class="tk">uint16_t</a> <a id="1202c54" class="tk">TIM_ForcedAction</a>)</td></tr>
<tr name="1203" id="1203">
<td>1203</td><td><span class="br">{</span></td></tr>
<tr name="1204" id="1204">
<td>1204</td><td>  <a id="1204c3" class="tk">uint16_t</a> <a id="1204c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1205" id="1205">
<td>1205</td><td></td></tr>
<tr name="1206" id="1206">
<td>1206</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1207" id="1207">
<td>1207</td><td>  <a id="1207c3" class="tk">assert_param</a>(<a id="1207c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1207c36" class="tk">TIMx</a>));</td></tr>
<tr name="1208" id="1208">
<td>1208</td><td>  <a id="1208c3" class="tk">assert_param</a>(<a id="1208c16" class="tk">IS_TIM_FORCED_ACTION</a>(<a id="1208c37" class="tk">TIM_ForcedAction</a>));</td></tr>
<tr name="1209" id="1209">
<td>1209</td><td>  <a id="1209c3" class="tk">tmpccmr2</a> = <a id="1209c14" class="tk">TIMx</a>-&gt;<a id="1209c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1210" id="1210">
<td>1210</td><td></td></tr>
<tr name="1211" id="1211">
<td>1211</td><td>  <span class="ct">/* Reset the OC2M Bits */</span></td></tr>
<tr name="1212" id="1212">
<td>1212</td><td>  <a id="1212c3" class="tk">tmpccmr2</a> <a id="1212c12" class="tk">&amp;=</a> (<a id="1212c16" class="tk">uint16_t</a>)<a id="1212c25" class="tk">~</a><a id="1212c26" class="tk">TIM_CCMR2_OC4M</a>;</td></tr>
<tr name="1213" id="1213">
<td>1213</td><td></td></tr>
<tr name="1214" id="1214">
<td>1214</td><td>  <span class="ct">/* Configure The Forced output Mode */</span></td></tr>
<tr name="1215" id="1215">
<td>1215</td><td>  <a id="1215c3" class="tk">tmpccmr2</a> <a id="1215c12" class="tk">|=</a> (<a id="1215c16" class="tk">uint16_t</a>)(<a id="1215c26" class="tk">TIM_ForcedAction</a> <a id="1215c43" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1216" id="1216">
<td>1216</td><td></td></tr>
<tr name="1217" id="1217">
<td>1217</td><td>  <span class="ct">/* Write to TIMx CCMR2 register */</span></td></tr>
<tr name="1218" id="1218">
<td>1218</td><td>  <a id="1218c3" class="tk">TIMx</a>-&gt;<a id="1218c9" class="tk">CCMR2</a> = <a id="1218c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1219" id="1219">
<td>1219</td><td><span class="br">}</span></td></tr>
<tr name="1220" id="1220">
<td>1220</td><td></td></tr>
<tr name="1221" id="1221">
<td>1221</td><td><span class="ct">/**</span></td></tr>
<tr name="1222" id="1222">
<td>1222</td><td><span class="ct">  * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.</span></td></tr>
<tr name="1223" id="1223">
<td>1223</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1224" id="1224">
<td>1224</td><td><span class="ct">  * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register</span></td></tr>
<tr name="1225" id="1225">
<td>1225</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1226" id="1226">
<td>1226</td><td><span class="ct">  *            @arg TIM_OCPreload_Enable</span></td></tr>
<tr name="1227" id="1227">
<td>1227</td><td><span class="ct">  *            @arg TIM_OCPreload_Disable</span></td></tr>
<tr name="1228" id="1228">
<td>1228</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1229" id="1229">
<td>1229</td><td><span class="ct">  */</span></td></tr>
<tr name="1230" id="1230">
<td>1230</td><td><span class="kw">void</span> <a id="1230c6" class="tk">TIM_OC1PreloadConfig</a>(<a id="1230c27" class="tk">TIM_TypeDef</a><a id="1230c38" class="tk">*</a> <a id="1230c40" class="tk">TIMx</a>, <a id="1230c46" class="tk">uint16_t</a> <a id="1230c55" class="tk">TIM_OCPreload</a>)</td></tr>
<tr name="1231" id="1231">
<td>1231</td><td><span class="br">{</span></td></tr>
<tr name="1232" id="1232">
<td>1232</td><td>  <a id="1232c3" class="tk">uint16_t</a> <a id="1232c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1233" id="1233">
<td>1233</td><td></td></tr>
<tr name="1234" id="1234">
<td>1234</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1235" id="1235">
<td>1235</td><td>  <a id="1235c3" class="tk">assert_param</a>(<a id="1235c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1235c36" class="tk">TIMx</a>));</td></tr>
<tr name="1236" id="1236">
<td>1236</td><td>  <a id="1236c3" class="tk">assert_param</a>(<a id="1236c16" class="tk">IS_TIM_OCPRELOAD_STATE</a>(<a id="1236c39" class="tk">TIM_OCPreload</a>));</td></tr>
<tr name="1237" id="1237">
<td>1237</td><td></td></tr>
<tr name="1238" id="1238">
<td>1238</td><td>  <a id="1238c3" class="tk">tmpccmr1</a> = <a id="1238c14" class="tk">TIMx</a>-&gt;<a id="1238c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1239" id="1239">
<td>1239</td><td></td></tr>
<tr name="1240" id="1240">
<td>1240</td><td>  <span class="ct">/* Reset the OC1PE Bit */</span></td></tr>
<tr name="1241" id="1241">
<td>1241</td><td>  <a id="1241c3" class="tk">tmpccmr1</a> <a id="1241c12" class="tk">&amp;=</a> (<a id="1241c16" class="tk">uint16_t</a>)(<a id="1241c26" class="tk">~</a><a id="1241c27" class="tk">TIM_CCMR1_OC1PE</a>);</td></tr>
<tr name="1242" id="1242">
<td>1242</td><td></td></tr>
<tr name="1243" id="1243">
<td>1243</td><td>  <span class="ct">/* Enable or Disable the Output Compare Preload feature */</span></td></tr>
<tr name="1244" id="1244">
<td>1244</td><td>  <a id="1244c3" class="tk">tmpccmr1</a> <a id="1244c12" class="tk">|=</a> <a id="1244c15" class="tk">TIM_OCPreload</a>;</td></tr>
<tr name="1245" id="1245">
<td>1245</td><td></td></tr>
<tr name="1246" id="1246">
<td>1246</td><td>  <span class="ct">/* Write to TIMx CCMR1 register */</span></td></tr>
<tr name="1247" id="1247">
<td>1247</td><td>  <a id="1247c3" class="tk">TIMx</a>-&gt;<a id="1247c9" class="tk">CCMR1</a> = <a id="1247c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1248" id="1248">
<td>1248</td><td><span class="br">}</span></td></tr>
<tr name="1249" id="1249">
<td>1249</td><td></td></tr>
<tr name="1250" id="1250">
<td>1250</td><td><span class="ct">/**</span></td></tr>
<tr name="1251" id="1251">
<td>1251</td><td><span class="ct">  * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.</span></td></tr>
<tr name="1252" id="1252">
<td>1252</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1253" id="1253">
<td>1253</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1254" id="1254">
<td>1254</td><td><span class="ct">  * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register</span></td></tr>
<tr name="1255" id="1255">
<td>1255</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1256" id="1256">
<td>1256</td><td><span class="ct">  *            @arg TIM_OCPreload_Enable</span></td></tr>
<tr name="1257" id="1257">
<td>1257</td><td><span class="ct">  *            @arg TIM_OCPreload_Disable</span></td></tr>
<tr name="1258" id="1258">
<td>1258</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1259" id="1259">
<td>1259</td><td><span class="ct">  */</span></td></tr>
<tr name="1260" id="1260">
<td>1260</td><td><span class="kw">void</span> <a id="1260c6" class="tk">TIM_OC2PreloadConfig</a>(<a id="1260c27" class="tk">TIM_TypeDef</a><a id="1260c38" class="tk">*</a> <a id="1260c40" class="tk">TIMx</a>, <a id="1260c46" class="tk">uint16_t</a> <a id="1260c55" class="tk">TIM_OCPreload</a>)</td></tr>
<tr name="1261" id="1261">
<td>1261</td><td><span class="br">{</span></td></tr>
<tr name="1262" id="1262">
<td>1262</td><td>  <a id="1262c3" class="tk">uint16_t</a> <a id="1262c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1263" id="1263">
<td>1263</td><td></td></tr>
<tr name="1264" id="1264">
<td>1264</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1265" id="1265">
<td>1265</td><td>  <a id="1265c3" class="tk">assert_param</a>(<a id="1265c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1265c36" class="tk">TIMx</a>));</td></tr>
<tr name="1266" id="1266">
<td>1266</td><td>  <a id="1266c3" class="tk">assert_param</a>(<a id="1266c16" class="tk">IS_TIM_OCPRELOAD_STATE</a>(<a id="1266c39" class="tk">TIM_OCPreload</a>));</td></tr>
<tr name="1267" id="1267">
<td>1267</td><td></td></tr>
<tr name="1268" id="1268">
<td>1268</td><td>  <a id="1268c3" class="tk">tmpccmr1</a> = <a id="1268c14" class="tk">TIMx</a>-&gt;<a id="1268c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1269" id="1269">
<td>1269</td><td></td></tr>
<tr name="1270" id="1270">
<td>1270</td><td>  <span class="ct">/* Reset the OC2PE Bit */</span></td></tr>
<tr name="1271" id="1271">
<td>1271</td><td>  <a id="1271c3" class="tk">tmpccmr1</a> <a id="1271c12" class="tk">&amp;=</a> (<a id="1271c16" class="tk">uint16_t</a>)(<a id="1271c26" class="tk">~</a><a id="1271c27" class="tk">TIM_CCMR1_OC2PE</a>);</td></tr>
<tr name="1272" id="1272">
<td>1272</td><td></td></tr>
<tr name="1273" id="1273">
<td>1273</td><td>  <span class="ct">/* Enable or Disable the Output Compare Preload feature */</span></td></tr>
<tr name="1274" id="1274">
<td>1274</td><td>  <a id="1274c3" class="tk">tmpccmr1</a> <a id="1274c12" class="tk">|=</a> (<a id="1274c16" class="tk">uint16_t</a>)(<a id="1274c26" class="tk">TIM_OCPreload</a> <a id="1274c40" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1275" id="1275">
<td>1275</td><td></td></tr>
<tr name="1276" id="1276">
<td>1276</td><td>  <span class="ct">/* Write to TIMx CCMR1 register */</span></td></tr>
<tr name="1277" id="1277">
<td>1277</td><td>  <a id="1277c3" class="tk">TIMx</a>-&gt;<a id="1277c9" class="tk">CCMR1</a> = <a id="1277c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1278" id="1278">
<td>1278</td><td><span class="br">}</span></td></tr>
<tr name="1279" id="1279">
<td>1279</td><td></td></tr>
<tr name="1280" id="1280">
<td>1280</td><td><span class="ct">/**</span></td></tr>
<tr name="1281" id="1281">
<td>1281</td><td><span class="ct">  * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.</span></td></tr>
<tr name="1282" id="1282">
<td>1282</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1283" id="1283">
<td>1283</td><td><span class="ct">  * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register</span></td></tr>
<tr name="1284" id="1284">
<td>1284</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1285" id="1285">
<td>1285</td><td><span class="ct">  *            @arg TIM_OCPreload_Enable</span></td></tr>
<tr name="1286" id="1286">
<td>1286</td><td><span class="ct">  *            @arg TIM_OCPreload_Disable</span></td></tr>
<tr name="1287" id="1287">
<td>1287</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1288" id="1288">
<td>1288</td><td><span class="ct">  */</span></td></tr>
<tr name="1289" id="1289">
<td>1289</td><td><span class="kw">void</span> <a id="1289c6" class="tk">TIM_OC3PreloadConfig</a>(<a id="1289c27" class="tk">TIM_TypeDef</a><a id="1289c38" class="tk">*</a> <a id="1289c40" class="tk">TIMx</a>, <a id="1289c46" class="tk">uint16_t</a> <a id="1289c55" class="tk">TIM_OCPreload</a>)</td></tr>
<tr name="1290" id="1290">
<td>1290</td><td><span class="br">{</span></td></tr>
<tr name="1291" id="1291">
<td>1291</td><td>  <a id="1291c3" class="tk">uint16_t</a> <a id="1291c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1292" id="1292">
<td>1292</td><td></td></tr>
<tr name="1293" id="1293">
<td>1293</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1294" id="1294">
<td>1294</td><td>  <a id="1294c3" class="tk">assert_param</a>(<a id="1294c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1294c36" class="tk">TIMx</a>));</td></tr>
<tr name="1295" id="1295">
<td>1295</td><td>  <a id="1295c3" class="tk">assert_param</a>(<a id="1295c16" class="tk">IS_TIM_OCPRELOAD_STATE</a>(<a id="1295c39" class="tk">TIM_OCPreload</a>));</td></tr>
<tr name="1296" id="1296">
<td>1296</td><td></td></tr>
<tr name="1297" id="1297">
<td>1297</td><td>  <a id="1297c3" class="tk">tmpccmr2</a> = <a id="1297c14" class="tk">TIMx</a>-&gt;<a id="1297c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1298" id="1298">
<td>1298</td><td></td></tr>
<tr name="1299" id="1299">
<td>1299</td><td>  <span class="ct">/* Reset the OC3PE Bit */</span></td></tr>
<tr name="1300" id="1300">
<td>1300</td><td>  <a id="1300c3" class="tk">tmpccmr2</a> <a id="1300c12" class="tk">&amp;=</a> (<a id="1300c16" class="tk">uint16_t</a>)(<a id="1300c26" class="tk">~</a><a id="1300c27" class="tk">TIM_CCMR2_OC3PE</a>);</td></tr>
<tr name="1301" id="1301">
<td>1301</td><td></td></tr>
<tr name="1302" id="1302">
<td>1302</td><td>  <span class="ct">/* Enable or Disable the Output Compare Preload feature */</span></td></tr>
<tr name="1303" id="1303">
<td>1303</td><td>  <a id="1303c3" class="tk">tmpccmr2</a> <a id="1303c12" class="tk">|=</a> <a id="1303c15" class="tk">TIM_OCPreload</a>;</td></tr>
<tr name="1304" id="1304">
<td>1304</td><td></td></tr>
<tr name="1305" id="1305">
<td>1305</td><td>  <span class="ct">/* Write to TIMx CCMR2 register */</span></td></tr>
<tr name="1306" id="1306">
<td>1306</td><td>  <a id="1306c3" class="tk">TIMx</a>-&gt;<a id="1306c9" class="tk">CCMR2</a> = <a id="1306c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1307" id="1307">
<td>1307</td><td><span class="br">}</span></td></tr>
<tr name="1308" id="1308">
<td>1308</td><td></td></tr>
<tr name="1309" id="1309">
<td>1309</td><td><span class="ct">/**</span></td></tr>
<tr name="1310" id="1310">
<td>1310</td><td><span class="ct">  * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.</span></td></tr>
<tr name="1311" id="1311">
<td>1311</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1312" id="1312">
<td>1312</td><td><span class="ct">  * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register</span></td></tr>
<tr name="1313" id="1313">
<td>1313</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1314" id="1314">
<td>1314</td><td><span class="ct">  *            @arg TIM_OCPreload_Enable</span></td></tr>
<tr name="1315" id="1315">
<td>1315</td><td><span class="ct">  *            @arg TIM_OCPreload_Disable</span></td></tr>
<tr name="1316" id="1316">
<td>1316</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1317" id="1317">
<td>1317</td><td><span class="ct">  */</span></td></tr>
<tr name="1318" id="1318">
<td>1318</td><td><span class="kw">void</span> <a id="1318c6" class="tk">TIM_OC4PreloadConfig</a>(<a id="1318c27" class="tk">TIM_TypeDef</a><a id="1318c38" class="tk">*</a> <a id="1318c40" class="tk">TIMx</a>, <a id="1318c46" class="tk">uint16_t</a> <a id="1318c55" class="tk">TIM_OCPreload</a>)</td></tr>
<tr name="1319" id="1319">
<td>1319</td><td><span class="br">{</span></td></tr>
<tr name="1320" id="1320">
<td>1320</td><td>  <a id="1320c3" class="tk">uint16_t</a> <a id="1320c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1321" id="1321">
<td>1321</td><td></td></tr>
<tr name="1322" id="1322">
<td>1322</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1323" id="1323">
<td>1323</td><td>  <a id="1323c3" class="tk">assert_param</a>(<a id="1323c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1323c36" class="tk">TIMx</a>));</td></tr>
<tr name="1324" id="1324">
<td>1324</td><td>  <a id="1324c3" class="tk">assert_param</a>(<a id="1324c16" class="tk">IS_TIM_OCPRELOAD_STATE</a>(<a id="1324c39" class="tk">TIM_OCPreload</a>));</td></tr>
<tr name="1325" id="1325">
<td>1325</td><td></td></tr>
<tr name="1326" id="1326">
<td>1326</td><td>  <a id="1326c3" class="tk">tmpccmr2</a> = <a id="1326c14" class="tk">TIMx</a>-&gt;<a id="1326c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1327" id="1327">
<td>1327</td><td></td></tr>
<tr name="1328" id="1328">
<td>1328</td><td>  <span class="ct">/* Reset the OC4PE Bit */</span></td></tr>
<tr name="1329" id="1329">
<td>1329</td><td>  <a id="1329c3" class="tk">tmpccmr2</a> <a id="1329c12" class="tk">&amp;=</a> (<a id="1329c16" class="tk">uint16_t</a>)(<a id="1329c26" class="tk">~</a><a id="1329c27" class="tk">TIM_CCMR2_OC4PE</a>);</td></tr>
<tr name="1330" id="1330">
<td>1330</td><td></td></tr>
<tr name="1331" id="1331">
<td>1331</td><td>  <span class="ct">/* Enable or Disable the Output Compare Preload feature */</span></td></tr>
<tr name="1332" id="1332">
<td>1332</td><td>  <a id="1332c3" class="tk">tmpccmr2</a> <a id="1332c12" class="tk">|=</a> (<a id="1332c16" class="tk">uint16_t</a>)(<a id="1332c26" class="tk">TIM_OCPreload</a> <a id="1332c40" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1333" id="1333">
<td>1333</td><td></td></tr>
<tr name="1334" id="1334">
<td>1334</td><td>  <span class="ct">/* Write to TIMx CCMR2 register */</span></td></tr>
<tr name="1335" id="1335">
<td>1335</td><td>  <a id="1335c3" class="tk">TIMx</a>-&gt;<a id="1335c9" class="tk">CCMR2</a> = <a id="1335c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1336" id="1336">
<td>1336</td><td><span class="br">}</span></td></tr>
<tr name="1337" id="1337">
<td>1337</td><td></td></tr>
<tr name="1338" id="1338">
<td>1338</td><td><span class="ct">/**</span></td></tr>
<tr name="1339" id="1339">
<td>1339</td><td><span class="ct">  * @brief  Configures the TIMx Output Compare 1 Fast feature.</span></td></tr>
<tr name="1340" id="1340">
<td>1340</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1341" id="1341">
<td>1341</td><td><span class="ct">  * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.</span></td></tr>
<tr name="1342" id="1342">
<td>1342</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1343" id="1343">
<td>1343</td><td><span class="ct">  *            @arg TIM_OCFast_Enable: TIM output compare fast enable</span></td></tr>
<tr name="1344" id="1344">
<td>1344</td><td><span class="ct">  *            @arg TIM_OCFast_Disable: TIM output compare fast disable</span></td></tr>
<tr name="1345" id="1345">
<td>1345</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1346" id="1346">
<td>1346</td><td><span class="ct">  */</span></td></tr>
<tr name="1347" id="1347">
<td>1347</td><td><span class="kw">void</span> <a id="1347c6" class="tk">TIM_OC1FastConfig</a>(<a id="1347c24" class="tk">TIM_TypeDef</a><a id="1347c35" class="tk">*</a> <a id="1347c37" class="tk">TIMx</a>, <a id="1347c43" class="tk">uint16_t</a> <a id="1347c52" class="tk">TIM_OCFast</a>)</td></tr>
<tr name="1348" id="1348">
<td>1348</td><td><span class="br">{</span></td></tr>
<tr name="1349" id="1349">
<td>1349</td><td>  <a id="1349c3" class="tk">uint16_t</a> <a id="1349c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1350" id="1350">
<td>1350</td><td></td></tr>
<tr name="1351" id="1351">
<td>1351</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1352" id="1352">
<td>1352</td><td>  <a id="1352c3" class="tk">assert_param</a>(<a id="1352c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1352c36" class="tk">TIMx</a>));</td></tr>
<tr name="1353" id="1353">
<td>1353</td><td>  <a id="1353c3" class="tk">assert_param</a>(<a id="1353c16" class="tk">IS_TIM_OCFAST_STATE</a>(<a id="1353c36" class="tk">TIM_OCFast</a>));</td></tr>
<tr name="1354" id="1354">
<td>1354</td><td></td></tr>
<tr name="1355" id="1355">
<td>1355</td><td>  <span class="ct">/* Get the TIMx CCMR1 register value */</span></td></tr>
<tr name="1356" id="1356">
<td>1356</td><td>  <a id="1356c3" class="tk">tmpccmr1</a> = <a id="1356c14" class="tk">TIMx</a>-&gt;<a id="1356c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1357" id="1357">
<td>1357</td><td></td></tr>
<tr name="1358" id="1358">
<td>1358</td><td>  <span class="ct">/* Reset the OC1FE Bit */</span></td></tr>
<tr name="1359" id="1359">
<td>1359</td><td>  <a id="1359c3" class="tk">tmpccmr1</a> <a id="1359c12" class="tk">&amp;=</a> (<a id="1359c16" class="tk">uint16_t</a>)<a id="1359c25" class="tk">~</a><a id="1359c26" class="tk">TIM_CCMR1_OC1FE</a>;</td></tr>
<tr name="1360" id="1360">
<td>1360</td><td></td></tr>
<tr name="1361" id="1361">
<td>1361</td><td>  <span class="ct">/* Enable or Disable the Output Compare Fast Bit */</span></td></tr>
<tr name="1362" id="1362">
<td>1362</td><td>  <a id="1362c3" class="tk">tmpccmr1</a> <a id="1362c12" class="tk">|=</a> <a id="1362c15" class="tk">TIM_OCFast</a>;</td></tr>
<tr name="1363" id="1363">
<td>1363</td><td></td></tr>
<tr name="1364" id="1364">
<td>1364</td><td>  <span class="ct">/* Write to TIMx CCMR1 */</span></td></tr>
<tr name="1365" id="1365">
<td>1365</td><td>  <a id="1365c3" class="tk">TIMx</a>-&gt;<a id="1365c9" class="tk">CCMR1</a> = <a id="1365c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1366" id="1366">
<td>1366</td><td><span class="br">}</span></td></tr>
<tr name="1367" id="1367">
<td>1367</td><td></td></tr>
<tr name="1368" id="1368">
<td>1368</td><td><span class="ct">/**</span></td></tr>
<tr name="1369" id="1369">
<td>1369</td><td><span class="ct">  * @brief  Configures the TIMx Output Compare 2 Fast feature.</span></td></tr>
<tr name="1370" id="1370">
<td>1370</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1371" id="1371">
<td>1371</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1372" id="1372">
<td>1372</td><td><span class="ct">  * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.</span></td></tr>
<tr name="1373" id="1373">
<td>1373</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1374" id="1374">
<td>1374</td><td><span class="ct">  *            @arg TIM_OCFast_Enable: TIM output compare fast enable</span></td></tr>
<tr name="1375" id="1375">
<td>1375</td><td><span class="ct">  *            @arg TIM_OCFast_Disable: TIM output compare fast disable</span></td></tr>
<tr name="1376" id="1376">
<td>1376</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1377" id="1377">
<td>1377</td><td><span class="ct">  */</span></td></tr>
<tr name="1378" id="1378">
<td>1378</td><td><span class="kw">void</span> <a id="1378c6" class="tk">TIM_OC2FastConfig</a>(<a id="1378c24" class="tk">TIM_TypeDef</a><a id="1378c35" class="tk">*</a> <a id="1378c37" class="tk">TIMx</a>, <a id="1378c43" class="tk">uint16_t</a> <a id="1378c52" class="tk">TIM_OCFast</a>)</td></tr>
<tr name="1379" id="1379">
<td>1379</td><td><span class="br">{</span></td></tr>
<tr name="1380" id="1380">
<td>1380</td><td>  <a id="1380c3" class="tk">uint16_t</a> <a id="1380c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1381" id="1381">
<td>1381</td><td></td></tr>
<tr name="1382" id="1382">
<td>1382</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1383" id="1383">
<td>1383</td><td>  <a id="1383c3" class="tk">assert_param</a>(<a id="1383c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1383c36" class="tk">TIMx</a>));</td></tr>
<tr name="1384" id="1384">
<td>1384</td><td>  <a id="1384c3" class="tk">assert_param</a>(<a id="1384c16" class="tk">IS_TIM_OCFAST_STATE</a>(<a id="1384c36" class="tk">TIM_OCFast</a>));</td></tr>
<tr name="1385" id="1385">
<td>1385</td><td></td></tr>
<tr name="1386" id="1386">
<td>1386</td><td>  <span class="ct">/* Get the TIMx CCMR1 register value */</span></td></tr>
<tr name="1387" id="1387">
<td>1387</td><td>  <a id="1387c3" class="tk">tmpccmr1</a> = <a id="1387c14" class="tk">TIMx</a>-&gt;<a id="1387c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1388" id="1388">
<td>1388</td><td></td></tr>
<tr name="1389" id="1389">
<td>1389</td><td>  <span class="ct">/* Reset the OC2FE Bit */</span></td></tr>
<tr name="1390" id="1390">
<td>1390</td><td>  <a id="1390c3" class="tk">tmpccmr1</a> <a id="1390c12" class="tk">&amp;=</a> (<a id="1390c16" class="tk">uint16_t</a>)(<a id="1390c26" class="tk">~</a><a id="1390c27" class="tk">TIM_CCMR1_OC2FE</a>);</td></tr>
<tr name="1391" id="1391">
<td>1391</td><td></td></tr>
<tr name="1392" id="1392">
<td>1392</td><td>  <span class="ct">/* Enable or Disable the Output Compare Fast Bit */</span></td></tr>
<tr name="1393" id="1393">
<td>1393</td><td>  <a id="1393c3" class="tk">tmpccmr1</a> <a id="1393c12" class="tk">|=</a> (<a id="1393c16" class="tk">uint16_t</a>)(<a id="1393c26" class="tk">TIM_OCFast</a> <a id="1393c37" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1394" id="1394">
<td>1394</td><td></td></tr>
<tr name="1395" id="1395">
<td>1395</td><td>  <span class="ct">/* Write to TIMx CCMR1 */</span></td></tr>
<tr name="1396" id="1396">
<td>1396</td><td>  <a id="1396c3" class="tk">TIMx</a>-&gt;<a id="1396c9" class="tk">CCMR1</a> = <a id="1396c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1397" id="1397">
<td>1397</td><td><span class="br">}</span></td></tr>
<tr name="1398" id="1398">
<td>1398</td><td></td></tr>
<tr name="1399" id="1399">
<td>1399</td><td><span class="ct">/**</span></td></tr>
<tr name="1400" id="1400">
<td>1400</td><td><span class="ct">  * @brief  Configures the TIMx Output Compare 3 Fast feature.</span></td></tr>
<tr name="1401" id="1401">
<td>1401</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1402" id="1402">
<td>1402</td><td><span class="ct">  * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.</span></td></tr>
<tr name="1403" id="1403">
<td>1403</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1404" id="1404">
<td>1404</td><td><span class="ct">  *            @arg TIM_OCFast_Enable: TIM output compare fast enable</span></td></tr>
<tr name="1405" id="1405">
<td>1405</td><td><span class="ct">  *            @arg TIM_OCFast_Disable: TIM output compare fast disable</span></td></tr>
<tr name="1406" id="1406">
<td>1406</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1407" id="1407">
<td>1407</td><td><span class="ct">  */</span></td></tr>
<tr name="1408" id="1408">
<td>1408</td><td><span class="kw">void</span> <a id="1408c6" class="tk">TIM_OC3FastConfig</a>(<a id="1408c24" class="tk">TIM_TypeDef</a><a id="1408c35" class="tk">*</a> <a id="1408c37" class="tk">TIMx</a>, <a id="1408c43" class="tk">uint16_t</a> <a id="1408c52" class="tk">TIM_OCFast</a>)</td></tr>
<tr name="1409" id="1409">
<td>1409</td><td><span class="br">{</span></td></tr>
<tr name="1410" id="1410">
<td>1410</td><td>  <a id="1410c3" class="tk">uint16_t</a> <a id="1410c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1411" id="1411">
<td>1411</td><td>  </td></tr>
<tr name="1412" id="1412">
<td>1412</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1413" id="1413">
<td>1413</td><td>  <a id="1413c3" class="tk">assert_param</a>(<a id="1413c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1413c36" class="tk">TIMx</a>));</td></tr>
<tr name="1414" id="1414">
<td>1414</td><td>  <a id="1414c3" class="tk">assert_param</a>(<a id="1414c16" class="tk">IS_TIM_OCFAST_STATE</a>(<a id="1414c36" class="tk">TIM_OCFast</a>));</td></tr>
<tr name="1415" id="1415">
<td>1415</td><td></td></tr>
<tr name="1416" id="1416">
<td>1416</td><td>  <span class="ct">/* Get the TIMx CCMR2 register value */</span></td></tr>
<tr name="1417" id="1417">
<td>1417</td><td>  <a id="1417c3" class="tk">tmpccmr2</a> = <a id="1417c14" class="tk">TIMx</a>-&gt;<a id="1417c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1418" id="1418">
<td>1418</td><td></td></tr>
<tr name="1419" id="1419">
<td>1419</td><td>  <span class="ct">/* Reset the OC3FE Bit */</span></td></tr>
<tr name="1420" id="1420">
<td>1420</td><td>  <a id="1420c3" class="tk">tmpccmr2</a> <a id="1420c12" class="tk">&amp;=</a> (<a id="1420c16" class="tk">uint16_t</a>)<a id="1420c25" class="tk">~</a><a id="1420c26" class="tk">TIM_CCMR2_OC3FE</a>;</td></tr>
<tr name="1421" id="1421">
<td>1421</td><td></td></tr>
<tr name="1422" id="1422">
<td>1422</td><td>  <span class="ct">/* Enable or Disable the Output Compare Fast Bit */</span></td></tr>
<tr name="1423" id="1423">
<td>1423</td><td>  <a id="1423c3" class="tk">tmpccmr2</a> <a id="1423c12" class="tk">|=</a> <a id="1423c15" class="tk">TIM_OCFast</a>;</td></tr>
<tr name="1424" id="1424">
<td>1424</td><td></td></tr>
<tr name="1425" id="1425">
<td>1425</td><td>  <span class="ct">/* Write to TIMx CCMR2 */</span></td></tr>
<tr name="1426" id="1426">
<td>1426</td><td>  <a id="1426c3" class="tk">TIMx</a>-&gt;<a id="1426c9" class="tk">CCMR2</a> = <a id="1426c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1427" id="1427">
<td>1427</td><td><span class="br">}</span></td></tr>
<tr name="1428" id="1428">
<td>1428</td><td></td></tr>
<tr name="1429" id="1429">
<td>1429</td><td><span class="ct">/**</span></td></tr>
<tr name="1430" id="1430">
<td>1430</td><td><span class="ct">  * @brief  Configures the TIMx Output Compare 4 Fast feature.</span></td></tr>
<tr name="1431" id="1431">
<td>1431</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1432" id="1432">
<td>1432</td><td><span class="ct">  * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.</span></td></tr>
<tr name="1433" id="1433">
<td>1433</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1434" id="1434">
<td>1434</td><td><span class="ct">  *            @arg TIM_OCFast_Enable: TIM output compare fast enable</span></td></tr>
<tr name="1435" id="1435">
<td>1435</td><td><span class="ct">  *            @arg TIM_OCFast_Disable: TIM output compare fast disable</span></td></tr>
<tr name="1436" id="1436">
<td>1436</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1437" id="1437">
<td>1437</td><td><span class="ct">  */</span></td></tr>
<tr name="1438" id="1438">
<td>1438</td><td><span class="kw">void</span> <a id="1438c6" class="tk">TIM_OC4FastConfig</a>(<a id="1438c24" class="tk">TIM_TypeDef</a><a id="1438c35" class="tk">*</a> <a id="1438c37" class="tk">TIMx</a>, <a id="1438c43" class="tk">uint16_t</a> <a id="1438c52" class="tk">TIM_OCFast</a>)</td></tr>
<tr name="1439" id="1439">
<td>1439</td><td><span class="br">{</span></td></tr>
<tr name="1440" id="1440">
<td>1440</td><td>  <a id="1440c3" class="tk">uint16_t</a> <a id="1440c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1441" id="1441">
<td>1441</td><td></td></tr>
<tr name="1442" id="1442">
<td>1442</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1443" id="1443">
<td>1443</td><td>  <a id="1443c3" class="tk">assert_param</a>(<a id="1443c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1443c36" class="tk">TIMx</a>));</td></tr>
<tr name="1444" id="1444">
<td>1444</td><td>  <a id="1444c3" class="tk">assert_param</a>(<a id="1444c16" class="tk">IS_TIM_OCFAST_STATE</a>(<a id="1444c36" class="tk">TIM_OCFast</a>));</td></tr>
<tr name="1445" id="1445">
<td>1445</td><td></td></tr>
<tr name="1446" id="1446">
<td>1446</td><td>  <span class="ct">/* Get the TIMx CCMR2 register value */</span></td></tr>
<tr name="1447" id="1447">
<td>1447</td><td>  <a id="1447c3" class="tk">tmpccmr2</a> = <a id="1447c14" class="tk">TIMx</a>-&gt;<a id="1447c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1448" id="1448">
<td>1448</td><td></td></tr>
<tr name="1449" id="1449">
<td>1449</td><td>  <span class="ct">/* Reset the OC4FE Bit */</span></td></tr>
<tr name="1450" id="1450">
<td>1450</td><td>  <a id="1450c3" class="tk">tmpccmr2</a> <a id="1450c12" class="tk">&amp;=</a> (<a id="1450c16" class="tk">uint16_t</a>)(<a id="1450c26" class="tk">~</a><a id="1450c27" class="tk">TIM_CCMR2_OC4FE</a>);</td></tr>
<tr name="1451" id="1451">
<td>1451</td><td></td></tr>
<tr name="1452" id="1452">
<td>1452</td><td>  <span class="ct">/* Enable or Disable the Output Compare Fast Bit */</span></td></tr>
<tr name="1453" id="1453">
<td>1453</td><td>  <a id="1453c3" class="tk">tmpccmr2</a> <a id="1453c12" class="tk">|=</a> (<a id="1453c16" class="tk">uint16_t</a>)(<a id="1453c26" class="tk">TIM_OCFast</a> <a id="1453c37" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1454" id="1454">
<td>1454</td><td></td></tr>
<tr name="1455" id="1455">
<td>1455</td><td>  <span class="ct">/* Write to TIMx CCMR2 */</span></td></tr>
<tr name="1456" id="1456">
<td>1456</td><td>  <a id="1456c3" class="tk">TIMx</a>-&gt;<a id="1456c9" class="tk">CCMR2</a> = <a id="1456c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1457" id="1457">
<td>1457</td><td><span class="br">}</span></td></tr>
<tr name="1458" id="1458">
<td>1458</td><td></td></tr>
<tr name="1459" id="1459">
<td>1459</td><td><span class="ct">/**</span></td></tr>
<tr name="1460" id="1460">
<td>1460</td><td><span class="ct">  * @brief  Clears or safeguards the OCREF1 signal on an external event</span></td></tr>
<tr name="1461" id="1461">
<td>1461</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1462" id="1462">
<td>1462</td><td><span class="ct">  * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.</span></td></tr>
<tr name="1463" id="1463">
<td>1463</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1464" id="1464">
<td>1464</td><td><span class="ct">  *            @arg TIM_OCClear_Enable: TIM Output clear enable</span></td></tr>
<tr name="1465" id="1465">
<td>1465</td><td><span class="ct">  *            @arg TIM_OCClear_Disable: TIM Output clear disable</span></td></tr>
<tr name="1466" id="1466">
<td>1466</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1467" id="1467">
<td>1467</td><td><span class="ct">  */</span></td></tr>
<tr name="1468" id="1468">
<td>1468</td><td><span class="kw">void</span> <a id="1468c6" class="tk">TIM_ClearOC1Ref</a>(<a id="1468c22" class="tk">TIM_TypeDef</a><a id="1468c33" class="tk">*</a> <a id="1468c35" class="tk">TIMx</a>, <a id="1468c41" class="tk">uint16_t</a> <a id="1468c50" class="tk">TIM_OCClear</a>)</td></tr>
<tr name="1469" id="1469">
<td>1469</td><td><span class="br">{</span></td></tr>
<tr name="1470" id="1470">
<td>1470</td><td>  <a id="1470c3" class="tk">uint16_t</a> <a id="1470c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1471" id="1471">
<td>1471</td><td></td></tr>
<tr name="1472" id="1472">
<td>1472</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1473" id="1473">
<td>1473</td><td>  <a id="1473c3" class="tk">assert_param</a>(<a id="1473c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1473c36" class="tk">TIMx</a>));</td></tr>
<tr name="1474" id="1474">
<td>1474</td><td>  <a id="1474c3" class="tk">assert_param</a>(<a id="1474c16" class="tk">IS_TIM_OCCLEAR_STATE</a>(<a id="1474c37" class="tk">TIM_OCClear</a>));</td></tr>
<tr name="1475" id="1475">
<td>1475</td><td></td></tr>
<tr name="1476" id="1476">
<td>1476</td><td>  <a id="1476c3" class="tk">tmpccmr1</a> = <a id="1476c14" class="tk">TIMx</a>-&gt;<a id="1476c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1477" id="1477">
<td>1477</td><td></td></tr>
<tr name="1478" id="1478">
<td>1478</td><td>  <span class="ct">/* Reset the OC1CE Bit */</span></td></tr>
<tr name="1479" id="1479">
<td>1479</td><td>  <a id="1479c3" class="tk">tmpccmr1</a> <a id="1479c12" class="tk">&amp;=</a> (<a id="1479c16" class="tk">uint16_t</a>)<a id="1479c25" class="tk">~</a><a id="1479c26" class="tk">TIM_CCMR1_OC1CE</a>;</td></tr>
<tr name="1480" id="1480">
<td>1480</td><td></td></tr>
<tr name="1481" id="1481">
<td>1481</td><td>  <span class="ct">/* Enable or Disable the Output Compare Clear Bit */</span></td></tr>
<tr name="1482" id="1482">
<td>1482</td><td>  <a id="1482c3" class="tk">tmpccmr1</a> <a id="1482c12" class="tk">|=</a> <a id="1482c15" class="tk">TIM_OCClear</a>;</td></tr>
<tr name="1483" id="1483">
<td>1483</td><td></td></tr>
<tr name="1484" id="1484">
<td>1484</td><td>  <span class="ct">/* Write to TIMx CCMR1 register */</span></td></tr>
<tr name="1485" id="1485">
<td>1485</td><td>  <a id="1485c3" class="tk">TIMx</a>-&gt;<a id="1485c9" class="tk">CCMR1</a> = <a id="1485c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1486" id="1486">
<td>1486</td><td><span class="br">}</span></td></tr>
<tr name="1487" id="1487">
<td>1487</td><td></td></tr>
<tr name="1488" id="1488">
<td>1488</td><td><span class="ct">/**</span></td></tr>
<tr name="1489" id="1489">
<td>1489</td><td><span class="ct">  * @brief  Clears or safeguards the OCREF2 signal on an external event</span></td></tr>
<tr name="1490" id="1490">
<td>1490</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1491" id="1491">
<td>1491</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1492" id="1492">
<td>1492</td><td><span class="ct">  * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.</span></td></tr>
<tr name="1493" id="1493">
<td>1493</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1494" id="1494">
<td>1494</td><td><span class="ct">  *            @arg TIM_OCClear_Enable: TIM Output clear enable</span></td></tr>
<tr name="1495" id="1495">
<td>1495</td><td><span class="ct">  *            @arg TIM_OCClear_Disable: TIM Output clear disable</span></td></tr>
<tr name="1496" id="1496">
<td>1496</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1497" id="1497">
<td>1497</td><td><span class="ct">  */</span></td></tr>
<tr name="1498" id="1498">
<td>1498</td><td><span class="kw">void</span> <a id="1498c6" class="tk">TIM_ClearOC2Ref</a>(<a id="1498c22" class="tk">TIM_TypeDef</a><a id="1498c33" class="tk">*</a> <a id="1498c35" class="tk">TIMx</a>, <a id="1498c41" class="tk">uint16_t</a> <a id="1498c50" class="tk">TIM_OCClear</a>)</td></tr>
<tr name="1499" id="1499">
<td>1499</td><td><span class="br">{</span></td></tr>
<tr name="1500" id="1500">
<td>1500</td><td>  <a id="1500c3" class="tk">uint16_t</a> <a id="1500c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="1501" id="1501">
<td>1501</td><td></td></tr>
<tr name="1502" id="1502">
<td>1502</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1503" id="1503">
<td>1503</td><td>  <a id="1503c3" class="tk">assert_param</a>(<a id="1503c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1503c36" class="tk">TIMx</a>));</td></tr>
<tr name="1504" id="1504">
<td>1504</td><td>  <a id="1504c3" class="tk">assert_param</a>(<a id="1504c16" class="tk">IS_TIM_OCCLEAR_STATE</a>(<a id="1504c37" class="tk">TIM_OCClear</a>));</td></tr>
<tr name="1505" id="1505">
<td>1505</td><td></td></tr>
<tr name="1506" id="1506">
<td>1506</td><td>  <a id="1506c3" class="tk">tmpccmr1</a> = <a id="1506c14" class="tk">TIMx</a>-&gt;<a id="1506c20" class="tk">CCMR1</a>;</td></tr>
<tr name="1507" id="1507">
<td>1507</td><td></td></tr>
<tr name="1508" id="1508">
<td>1508</td><td>  <span class="ct">/* Reset the OC2CE Bit */</span></td></tr>
<tr name="1509" id="1509">
<td>1509</td><td>  <a id="1509c3" class="tk">tmpccmr1</a> <a id="1509c12" class="tk">&amp;=</a> (<a id="1509c16" class="tk">uint16_t</a>)<a id="1509c25" class="tk">~</a><a id="1509c26" class="tk">TIM_CCMR1_OC2CE</a>;</td></tr>
<tr name="1510" id="1510">
<td>1510</td><td></td></tr>
<tr name="1511" id="1511">
<td>1511</td><td>  <span class="ct">/* Enable or Disable the Output Compare Clear Bit */</span></td></tr>
<tr name="1512" id="1512">
<td>1512</td><td>  <a id="1512c3" class="tk">tmpccmr1</a> <a id="1512c12" class="tk">|=</a> (<a id="1512c16" class="tk">uint16_t</a>)(<a id="1512c26" class="tk">TIM_OCClear</a> <a id="1512c38" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1513" id="1513">
<td>1513</td><td></td></tr>
<tr name="1514" id="1514">
<td>1514</td><td>  <span class="ct">/* Write to TIMx CCMR1 register */</span></td></tr>
<tr name="1515" id="1515">
<td>1515</td><td>  <a id="1515c3" class="tk">TIMx</a>-&gt;<a id="1515c9" class="tk">CCMR1</a> = <a id="1515c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="1516" id="1516">
<td>1516</td><td><span class="br">}</span></td></tr>
<tr name="1517" id="1517">
<td>1517</td><td></td></tr>
<tr name="1518" id="1518">
<td>1518</td><td><span class="ct">/**</span></td></tr>
<tr name="1519" id="1519">
<td>1519</td><td><span class="ct">  * @brief  Clears or safeguards the OCREF3 signal on an external event</span></td></tr>
<tr name="1520" id="1520">
<td>1520</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1521" id="1521">
<td>1521</td><td><span class="ct">  * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.</span></td></tr>
<tr name="1522" id="1522">
<td>1522</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1523" id="1523">
<td>1523</td><td><span class="ct">  *            @arg TIM_OCClear_Enable: TIM Output clear enable</span></td></tr>
<tr name="1524" id="1524">
<td>1524</td><td><span class="ct">  *            @arg TIM_OCClear_Disable: TIM Output clear disable</span></td></tr>
<tr name="1525" id="1525">
<td>1525</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1526" id="1526">
<td>1526</td><td><span class="ct">  */</span></td></tr>
<tr name="1527" id="1527">
<td>1527</td><td><span class="kw">void</span> <a id="1527c6" class="tk">TIM_ClearOC3Ref</a>(<a id="1527c22" class="tk">TIM_TypeDef</a><a id="1527c33" class="tk">*</a> <a id="1527c35" class="tk">TIMx</a>, <a id="1527c41" class="tk">uint16_t</a> <a id="1527c50" class="tk">TIM_OCClear</a>)</td></tr>
<tr name="1528" id="1528">
<td>1528</td><td><span class="br">{</span></td></tr>
<tr name="1529" id="1529">
<td>1529</td><td>  <a id="1529c3" class="tk">uint16_t</a> <a id="1529c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1530" id="1530">
<td>1530</td><td></td></tr>
<tr name="1531" id="1531">
<td>1531</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1532" id="1532">
<td>1532</td><td>  <a id="1532c3" class="tk">assert_param</a>(<a id="1532c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1532c36" class="tk">TIMx</a>));</td></tr>
<tr name="1533" id="1533">
<td>1533</td><td>  <a id="1533c3" class="tk">assert_param</a>(<a id="1533c16" class="tk">IS_TIM_OCCLEAR_STATE</a>(<a id="1533c37" class="tk">TIM_OCClear</a>));</td></tr>
<tr name="1534" id="1534">
<td>1534</td><td></td></tr>
<tr name="1535" id="1535">
<td>1535</td><td>  <a id="1535c3" class="tk">tmpccmr2</a> = <a id="1535c14" class="tk">TIMx</a>-&gt;<a id="1535c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1536" id="1536">
<td>1536</td><td></td></tr>
<tr name="1537" id="1537">
<td>1537</td><td>  <span class="ct">/* Reset the OC3CE Bit */</span></td></tr>
<tr name="1538" id="1538">
<td>1538</td><td>  <a id="1538c3" class="tk">tmpccmr2</a> <a id="1538c12" class="tk">&amp;=</a> (<a id="1538c16" class="tk">uint16_t</a>)<a id="1538c25" class="tk">~</a><a id="1538c26" class="tk">TIM_CCMR2_OC3CE</a>;</td></tr>
<tr name="1539" id="1539">
<td>1539</td><td></td></tr>
<tr name="1540" id="1540">
<td>1540</td><td>  <span class="ct">/* Enable or Disable the Output Compare Clear Bit */</span></td></tr>
<tr name="1541" id="1541">
<td>1541</td><td>  <a id="1541c3" class="tk">tmpccmr2</a> <a id="1541c12" class="tk">|=</a> <a id="1541c15" class="tk">TIM_OCClear</a>;</td></tr>
<tr name="1542" id="1542">
<td>1542</td><td></td></tr>
<tr name="1543" id="1543">
<td>1543</td><td>  <span class="ct">/* Write to TIMx CCMR2 register */</span></td></tr>
<tr name="1544" id="1544">
<td>1544</td><td>  <a id="1544c3" class="tk">TIMx</a>-&gt;<a id="1544c9" class="tk">CCMR2</a> = <a id="1544c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1545" id="1545">
<td>1545</td><td><span class="br">}</span></td></tr>
<tr name="1546" id="1546">
<td>1546</td><td></td></tr>
<tr name="1547" id="1547">
<td>1547</td><td><span class="ct">/**</span></td></tr>
<tr name="1548" id="1548">
<td>1548</td><td><span class="ct">  * @brief  Clears or safeguards the OCREF4 signal on an external event</span></td></tr>
<tr name="1549" id="1549">
<td>1549</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1550" id="1550">
<td>1550</td><td><span class="ct">  * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.</span></td></tr>
<tr name="1551" id="1551">
<td>1551</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1552" id="1552">
<td>1552</td><td><span class="ct">  *            @arg TIM_OCClear_Enable: TIM Output clear enable</span></td></tr>
<tr name="1553" id="1553">
<td>1553</td><td><span class="ct">  *            @arg TIM_OCClear_Disable: TIM Output clear disable</span></td></tr>
<tr name="1554" id="1554">
<td>1554</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1555" id="1555">
<td>1555</td><td><span class="ct">  */</span></td></tr>
<tr name="1556" id="1556">
<td>1556</td><td><span class="kw">void</span> <a id="1556c6" class="tk">TIM_ClearOC4Ref</a>(<a id="1556c22" class="tk">TIM_TypeDef</a><a id="1556c33" class="tk">*</a> <a id="1556c35" class="tk">TIMx</a>, <a id="1556c41" class="tk">uint16_t</a> <a id="1556c50" class="tk">TIM_OCClear</a>)</td></tr>
<tr name="1557" id="1557">
<td>1557</td><td><span class="br">{</span></td></tr>
<tr name="1558" id="1558">
<td>1558</td><td>  <a id="1558c3" class="tk">uint16_t</a> <a id="1558c12" class="tk">tmpccmr2</a> = 0;</td></tr>
<tr name="1559" id="1559">
<td>1559</td><td></td></tr>
<tr name="1560" id="1560">
<td>1560</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1561" id="1561">
<td>1561</td><td>  <a id="1561c3" class="tk">assert_param</a>(<a id="1561c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1561c36" class="tk">TIMx</a>));</td></tr>
<tr name="1562" id="1562">
<td>1562</td><td>  <a id="1562c3" class="tk">assert_param</a>(<a id="1562c16" class="tk">IS_TIM_OCCLEAR_STATE</a>(<a id="1562c37" class="tk">TIM_OCClear</a>));</td></tr>
<tr name="1563" id="1563">
<td>1563</td><td></td></tr>
<tr name="1564" id="1564">
<td>1564</td><td>  <a id="1564c3" class="tk">tmpccmr2</a> = <a id="1564c14" class="tk">TIMx</a>-&gt;<a id="1564c20" class="tk">CCMR2</a>;</td></tr>
<tr name="1565" id="1565">
<td>1565</td><td></td></tr>
<tr name="1566" id="1566">
<td>1566</td><td>  <span class="ct">/* Reset the OC4CE Bit */</span></td></tr>
<tr name="1567" id="1567">
<td>1567</td><td>  <a id="1567c3" class="tk">tmpccmr2</a> <a id="1567c12" class="tk">&amp;=</a> (<a id="1567c16" class="tk">uint16_t</a>)<a id="1567c25" class="tk">~</a><a id="1567c26" class="tk">TIM_CCMR2_OC4CE</a>;</td></tr>
<tr name="1568" id="1568">
<td>1568</td><td></td></tr>
<tr name="1569" id="1569">
<td>1569</td><td>  <span class="ct">/* Enable or Disable the Output Compare Clear Bit */</span></td></tr>
<tr name="1570" id="1570">
<td>1570</td><td>  <a id="1570c3" class="tk">tmpccmr2</a> <a id="1570c12" class="tk">|=</a> (<a id="1570c16" class="tk">uint16_t</a>)(<a id="1570c26" class="tk">TIM_OCClear</a> <a id="1570c38" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1571" id="1571">
<td>1571</td><td></td></tr>
<tr name="1572" id="1572">
<td>1572</td><td>  <span class="ct">/* Write to TIMx CCMR2 register */</span></td></tr>
<tr name="1573" id="1573">
<td>1573</td><td>  <a id="1573c3" class="tk">TIMx</a>-&gt;<a id="1573c9" class="tk">CCMR2</a> = <a id="1573c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="1574" id="1574">
<td>1574</td><td><span class="br">}</span></td></tr>
<tr name="1575" id="1575">
<td>1575</td><td></td></tr>
<tr name="1576" id="1576">
<td>1576</td><td><span class="ct">/**</span></td></tr>
<tr name="1577" id="1577">
<td>1577</td><td><span class="ct">  * @brief  Configures the TIMx channel 1 polarity.</span></td></tr>
<tr name="1578" id="1578">
<td>1578</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1579" id="1579">
<td>1579</td><td><span class="ct">  * @param  TIM_OCPolarity: specifies the OC1 Polarity</span></td></tr>
<tr name="1580" id="1580">
<td>1580</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1581" id="1581">
<td>1581</td><td><span class="ct">  *            @arg TIM_OCPolarity_High: Output Compare active high</span></td></tr>
<tr name="1582" id="1582">
<td>1582</td><td><span class="ct">  *            @arg TIM_OCPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1583" id="1583">
<td>1583</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1584" id="1584">
<td>1584</td><td><span class="ct">  */</span></td></tr>
<tr name="1585" id="1585">
<td>1585</td><td><span class="kw">void</span> <a id="1585c6" class="tk">TIM_OC1PolarityConfig</a>(<a id="1585c28" class="tk">TIM_TypeDef</a><a id="1585c39" class="tk">*</a> <a id="1585c41" class="tk">TIMx</a>, <a id="1585c47" class="tk">uint16_t</a> <a id="1585c56" class="tk">TIM_OCPolarity</a>)</td></tr>
<tr name="1586" id="1586">
<td>1586</td><td><span class="br">{</span></td></tr>
<tr name="1587" id="1587">
<td>1587</td><td>  <a id="1587c3" class="tk">uint16_t</a> <a id="1587c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1588" id="1588">
<td>1588</td><td></td></tr>
<tr name="1589" id="1589">
<td>1589</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1590" id="1590">
<td>1590</td><td>  <a id="1590c3" class="tk">assert_param</a>(<a id="1590c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1590c36" class="tk">TIMx</a>));</td></tr>
<tr name="1591" id="1591">
<td>1591</td><td>  <a id="1591c3" class="tk">assert_param</a>(<a id="1591c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="1591c35" class="tk">TIM_OCPolarity</a>));</td></tr>
<tr name="1592" id="1592">
<td>1592</td><td></td></tr>
<tr name="1593" id="1593">
<td>1593</td><td>  <a id="1593c3" class="tk">tmpccer</a> = <a id="1593c13" class="tk">TIMx</a>-&gt;<a id="1593c19" class="tk">CCER</a>;</td></tr>
<tr name="1594" id="1594">
<td>1594</td><td></td></tr>
<tr name="1595" id="1595">
<td>1595</td><td>  <span class="ct">/* Set or Reset the CC1P Bit */</span></td></tr>
<tr name="1596" id="1596">
<td>1596</td><td>  <a id="1596c3" class="tk">tmpccer</a> <a id="1596c11" class="tk">&amp;=</a> (<a id="1596c15" class="tk">uint16_t</a>)(<a id="1596c25" class="tk">~</a><a id="1596c26" class="tk">TIM_CCER_CC1P</a>);</td></tr>
<tr name="1597" id="1597">
<td>1597</td><td>  <a id="1597c3" class="tk">tmpccer</a> <a id="1597c11" class="tk">|=</a> <a id="1597c14" class="tk">TIM_OCPolarity</a>;</td></tr>
<tr name="1598" id="1598">
<td>1598</td><td></td></tr>
<tr name="1599" id="1599">
<td>1599</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1600" id="1600">
<td>1600</td><td>  <a id="1600c3" class="tk">TIMx</a>-&gt;<a id="1600c9" class="tk">CCER</a> = <a id="1600c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1601" id="1601">
<td>1601</td><td><span class="br">}</span></td></tr>
<tr name="1602" id="1602">
<td>1602</td><td></td></tr>
<tr name="1603" id="1603">
<td>1603</td><td><span class="ct">/**</span></td></tr>
<tr name="1604" id="1604">
<td>1604</td><td><span class="ct">  * @brief  Configures the TIMx Channel 1N polarity.</span></td></tr>
<tr name="1605" id="1605">
<td>1605</td><td><span class="ct">  * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1606" id="1606">
<td>1606</td><td><span class="ct">  * @param  TIM_OCNPolarity: specifies the OC1N Polarity</span></td></tr>
<tr name="1607" id="1607">
<td>1607</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1608" id="1608">
<td>1608</td><td><span class="ct">  *            @arg TIM_OCNPolarity_High: Output Compare active high</span></td></tr>
<tr name="1609" id="1609">
<td>1609</td><td><span class="ct">  *            @arg TIM_OCNPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1610" id="1610">
<td>1610</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1611" id="1611">
<td>1611</td><td><span class="ct">  */</span></td></tr>
<tr name="1612" id="1612">
<td>1612</td><td><span class="kw">void</span> <a id="1612c6" class="tk">TIM_OC1NPolarityConfig</a>(<a id="1612c29" class="tk">TIM_TypeDef</a><a id="1612c40" class="tk">*</a> <a id="1612c42" class="tk">TIMx</a>, <a id="1612c48" class="tk">uint16_t</a> <a id="1612c57" class="tk">TIM_OCNPolarity</a>)</td></tr>
<tr name="1613" id="1613">
<td>1613</td><td><span class="br">{</span></td></tr>
<tr name="1614" id="1614">
<td>1614</td><td>  <a id="1614c3" class="tk">uint16_t</a> <a id="1614c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1615" id="1615">
<td>1615</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1616" id="1616">
<td>1616</td><td>  <a id="1616c3" class="tk">assert_param</a>(<a id="1616c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="1616c36" class="tk">TIMx</a>));</td></tr>
<tr name="1617" id="1617">
<td>1617</td><td>  <a id="1617c3" class="tk">assert_param</a>(<a id="1617c16" class="tk">IS_TIM_OCN_POLARITY</a>(<a id="1617c36" class="tk">TIM_OCNPolarity</a>));</td></tr>
<tr name="1618" id="1618">
<td>1618</td><td>   </td></tr>
<tr name="1619" id="1619">
<td>1619</td><td>  <a id="1619c3" class="tk">tmpccer</a> = <a id="1619c13" class="tk">TIMx</a>-&gt;<a id="1619c19" class="tk">CCER</a>;</td></tr>
<tr name="1620" id="1620">
<td>1620</td><td></td></tr>
<tr name="1621" id="1621">
<td>1621</td><td>  <span class="ct">/* Set or Reset the CC1NP Bit */</span></td></tr>
<tr name="1622" id="1622">
<td>1622</td><td>  <a id="1622c3" class="tk">tmpccer</a> <a id="1622c11" class="tk">&amp;=</a> (<a id="1622c15" class="tk">uint16_t</a>)<a id="1622c24" class="tk">~</a><a id="1622c25" class="tk">TIM_CCER_CC1NP</a>;</td></tr>
<tr name="1623" id="1623">
<td>1623</td><td>  <a id="1623c3" class="tk">tmpccer</a> <a id="1623c11" class="tk">|=</a> <a id="1623c14" class="tk">TIM_OCNPolarity</a>;</td></tr>
<tr name="1624" id="1624">
<td>1624</td><td></td></tr>
<tr name="1625" id="1625">
<td>1625</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1626" id="1626">
<td>1626</td><td>  <a id="1626c3" class="tk">TIMx</a>-&gt;<a id="1626c9" class="tk">CCER</a> = <a id="1626c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1627" id="1627">
<td>1627</td><td><span class="br">}</span></td></tr>
<tr name="1628" id="1628">
<td>1628</td><td></td></tr>
<tr name="1629" id="1629">
<td>1629</td><td><span class="ct">/**</span></td></tr>
<tr name="1630" id="1630">
<td>1630</td><td><span class="ct">  * @brief  Configures the TIMx channel 2 polarity.</span></td></tr>
<tr name="1631" id="1631">
<td>1631</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1632" id="1632">
<td>1632</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1633" id="1633">
<td>1633</td><td><span class="ct">  * @param  TIM_OCPolarity: specifies the OC2 Polarity</span></td></tr>
<tr name="1634" id="1634">
<td>1634</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1635" id="1635">
<td>1635</td><td><span class="ct">  *            @arg TIM_OCPolarity_High: Output Compare active high</span></td></tr>
<tr name="1636" id="1636">
<td>1636</td><td><span class="ct">  *            @arg TIM_OCPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1637" id="1637">
<td>1637</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1638" id="1638">
<td>1638</td><td><span class="ct">  */</span></td></tr>
<tr name="1639" id="1639">
<td>1639</td><td><span class="kw">void</span> <a id="1639c6" class="tk">TIM_OC2PolarityConfig</a>(<a id="1639c28" class="tk">TIM_TypeDef</a><a id="1639c39" class="tk">*</a> <a id="1639c41" class="tk">TIMx</a>, <a id="1639c47" class="tk">uint16_t</a> <a id="1639c56" class="tk">TIM_OCPolarity</a>)</td></tr>
<tr name="1640" id="1640">
<td>1640</td><td><span class="br">{</span></td></tr>
<tr name="1641" id="1641">
<td>1641</td><td>  <a id="1641c3" class="tk">uint16_t</a> <a id="1641c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1642" id="1642">
<td>1642</td><td></td></tr>
<tr name="1643" id="1643">
<td>1643</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1644" id="1644">
<td>1644</td><td>  <a id="1644c3" class="tk">assert_param</a>(<a id="1644c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1644c36" class="tk">TIMx</a>));</td></tr>
<tr name="1645" id="1645">
<td>1645</td><td>  <a id="1645c3" class="tk">assert_param</a>(<a id="1645c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="1645c35" class="tk">TIM_OCPolarity</a>));</td></tr>
<tr name="1646" id="1646">
<td>1646</td><td></td></tr>
<tr name="1647" id="1647">
<td>1647</td><td>  <a id="1647c3" class="tk">tmpccer</a> = <a id="1647c13" class="tk">TIMx</a>-&gt;<a id="1647c19" class="tk">CCER</a>;</td></tr>
<tr name="1648" id="1648">
<td>1648</td><td></td></tr>
<tr name="1649" id="1649">
<td>1649</td><td>  <span class="ct">/* Set or Reset the CC2P Bit */</span></td></tr>
<tr name="1650" id="1650">
<td>1650</td><td>  <a id="1650c3" class="tk">tmpccer</a> <a id="1650c11" class="tk">&amp;=</a> (<a id="1650c15" class="tk">uint16_t</a>)(<a id="1650c25" class="tk">~</a><a id="1650c26" class="tk">TIM_CCER_CC2P</a>);</td></tr>
<tr name="1651" id="1651">
<td>1651</td><td>  <a id="1651c3" class="tk">tmpccer</a> <a id="1651c11" class="tk">|=</a> (<a id="1651c15" class="tk">uint16_t</a>)(<a id="1651c25" class="tk">TIM_OCPolarity</a> <a id="1651c40" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="1652" id="1652">
<td>1652</td><td></td></tr>
<tr name="1653" id="1653">
<td>1653</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1654" id="1654">
<td>1654</td><td>  <a id="1654c3" class="tk">TIMx</a>-&gt;<a id="1654c9" class="tk">CCER</a> = <a id="1654c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1655" id="1655">
<td>1655</td><td><span class="br">}</span></td></tr>
<tr name="1656" id="1656">
<td>1656</td><td></td></tr>
<tr name="1657" id="1657">
<td>1657</td><td><span class="ct">/**</span></td></tr>
<tr name="1658" id="1658">
<td>1658</td><td><span class="ct">  * @brief  Configures the TIMx Channel 2N polarity.</span></td></tr>
<tr name="1659" id="1659">
<td>1659</td><td><span class="ct">  * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1660" id="1660">
<td>1660</td><td><span class="ct">  * @param  TIM_OCNPolarity: specifies the OC2N Polarity</span></td></tr>
<tr name="1661" id="1661">
<td>1661</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1662" id="1662">
<td>1662</td><td><span class="ct">  *            @arg TIM_OCNPolarity_High: Output Compare active high</span></td></tr>
<tr name="1663" id="1663">
<td>1663</td><td><span class="ct">  *            @arg TIM_OCNPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1664" id="1664">
<td>1664</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1665" id="1665">
<td>1665</td><td><span class="ct">  */</span></td></tr>
<tr name="1666" id="1666">
<td>1666</td><td><span class="kw">void</span> <a id="1666c6" class="tk">TIM_OC2NPolarityConfig</a>(<a id="1666c29" class="tk">TIM_TypeDef</a><a id="1666c40" class="tk">*</a> <a id="1666c42" class="tk">TIMx</a>, <a id="1666c48" class="tk">uint16_t</a> <a id="1666c57" class="tk">TIM_OCNPolarity</a>)</td></tr>
<tr name="1667" id="1667">
<td>1667</td><td><span class="br">{</span></td></tr>
<tr name="1668" id="1668">
<td>1668</td><td>  <a id="1668c3" class="tk">uint16_t</a> <a id="1668c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1669" id="1669">
<td>1669</td><td></td></tr>
<tr name="1670" id="1670">
<td>1670</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1671" id="1671">
<td>1671</td><td>  <a id="1671c3" class="tk">assert_param</a>(<a id="1671c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="1671c36" class="tk">TIMx</a>));</td></tr>
<tr name="1672" id="1672">
<td>1672</td><td>  <a id="1672c3" class="tk">assert_param</a>(<a id="1672c16" class="tk">IS_TIM_OCN_POLARITY</a>(<a id="1672c36" class="tk">TIM_OCNPolarity</a>));</td></tr>
<tr name="1673" id="1673">
<td>1673</td><td>  </td></tr>
<tr name="1674" id="1674">
<td>1674</td><td>  <a id="1674c3" class="tk">tmpccer</a> = <a id="1674c13" class="tk">TIMx</a>-&gt;<a id="1674c19" class="tk">CCER</a>;</td></tr>
<tr name="1675" id="1675">
<td>1675</td><td></td></tr>
<tr name="1676" id="1676">
<td>1676</td><td>  <span class="ct">/* Set or Reset the CC2NP Bit */</span></td></tr>
<tr name="1677" id="1677">
<td>1677</td><td>  <a id="1677c3" class="tk">tmpccer</a> <a id="1677c11" class="tk">&amp;=</a> (<a id="1677c15" class="tk">uint16_t</a>)<a id="1677c24" class="tk">~</a><a id="1677c25" class="tk">TIM_CCER_CC2NP</a>;</td></tr>
<tr name="1678" id="1678">
<td>1678</td><td>  <a id="1678c3" class="tk">tmpccer</a> <a id="1678c11" class="tk">|=</a> (<a id="1678c15" class="tk">uint16_t</a>)(<a id="1678c25" class="tk">TIM_OCNPolarity</a> <a id="1678c41" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="1679" id="1679">
<td>1679</td><td></td></tr>
<tr name="1680" id="1680">
<td>1680</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1681" id="1681">
<td>1681</td><td>  <a id="1681c3" class="tk">TIMx</a>-&gt;<a id="1681c9" class="tk">CCER</a> = <a id="1681c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1682" id="1682">
<td>1682</td><td><span class="br">}</span></td></tr>
<tr name="1683" id="1683">
<td>1683</td><td></td></tr>
<tr name="1684" id="1684">
<td>1684</td><td><span class="ct">/**</span></td></tr>
<tr name="1685" id="1685">
<td>1685</td><td><span class="ct">  * @brief  Configures the TIMx channel 3 polarity.</span></td></tr>
<tr name="1686" id="1686">
<td>1686</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1687" id="1687">
<td>1687</td><td><span class="ct">  * @param  TIM_OCPolarity: specifies the OC3 Polarity</span></td></tr>
<tr name="1688" id="1688">
<td>1688</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1689" id="1689">
<td>1689</td><td><span class="ct">  *            @arg TIM_OCPolarity_High: Output Compare active high</span></td></tr>
<tr name="1690" id="1690">
<td>1690</td><td><span class="ct">  *            @arg TIM_OCPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1691" id="1691">
<td>1691</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1692" id="1692">
<td>1692</td><td><span class="ct">  */</span></td></tr>
<tr name="1693" id="1693">
<td>1693</td><td><span class="kw">void</span> <a id="1693c6" class="tk">TIM_OC3PolarityConfig</a>(<a id="1693c28" class="tk">TIM_TypeDef</a><a id="1693c39" class="tk">*</a> <a id="1693c41" class="tk">TIMx</a>, <a id="1693c47" class="tk">uint16_t</a> <a id="1693c56" class="tk">TIM_OCPolarity</a>)</td></tr>
<tr name="1694" id="1694">
<td>1694</td><td><span class="br">{</span></td></tr>
<tr name="1695" id="1695">
<td>1695</td><td>  <a id="1695c3" class="tk">uint16_t</a> <a id="1695c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1696" id="1696">
<td>1696</td><td></td></tr>
<tr name="1697" id="1697">
<td>1697</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1698" id="1698">
<td>1698</td><td>  <a id="1698c3" class="tk">assert_param</a>(<a id="1698c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1698c36" class="tk">TIMx</a>));</td></tr>
<tr name="1699" id="1699">
<td>1699</td><td>  <a id="1699c3" class="tk">assert_param</a>(<a id="1699c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="1699c35" class="tk">TIM_OCPolarity</a>));</td></tr>
<tr name="1700" id="1700">
<td>1700</td><td></td></tr>
<tr name="1701" id="1701">
<td>1701</td><td>  <a id="1701c3" class="tk">tmpccer</a> = <a id="1701c13" class="tk">TIMx</a>-&gt;<a id="1701c19" class="tk">CCER</a>;</td></tr>
<tr name="1702" id="1702">
<td>1702</td><td></td></tr>
<tr name="1703" id="1703">
<td>1703</td><td>  <span class="ct">/* Set or Reset the CC3P Bit */</span></td></tr>
<tr name="1704" id="1704">
<td>1704</td><td>  <a id="1704c3" class="tk">tmpccer</a> <a id="1704c11" class="tk">&amp;=</a> (<a id="1704c15" class="tk">uint16_t</a>)<a id="1704c24" class="tk">~</a><a id="1704c25" class="tk">TIM_CCER_CC3P</a>;</td></tr>
<tr name="1705" id="1705">
<td>1705</td><td>  <a id="1705c3" class="tk">tmpccer</a> <a id="1705c11" class="tk">|=</a> (<a id="1705c15" class="tk">uint16_t</a>)(<a id="1705c25" class="tk">TIM_OCPolarity</a> <a id="1705c40" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1706" id="1706">
<td>1706</td><td></td></tr>
<tr name="1707" id="1707">
<td>1707</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1708" id="1708">
<td>1708</td><td>  <a id="1708c3" class="tk">TIMx</a>-&gt;<a id="1708c9" class="tk">CCER</a> = <a id="1708c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1709" id="1709">
<td>1709</td><td><span class="br">}</span></td></tr>
<tr name="1710" id="1710">
<td>1710</td><td></td></tr>
<tr name="1711" id="1711">
<td>1711</td><td><span class="ct">/**</span></td></tr>
<tr name="1712" id="1712">
<td>1712</td><td><span class="ct">  * @brief  Configures the TIMx Channel 3N polarity.</span></td></tr>
<tr name="1713" id="1713">
<td>1713</td><td><span class="ct">  * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1714" id="1714">
<td>1714</td><td><span class="ct">  * @param  TIM_OCNPolarity: specifies the OC3N Polarity</span></td></tr>
<tr name="1715" id="1715">
<td>1715</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1716" id="1716">
<td>1716</td><td><span class="ct">  *            @arg TIM_OCNPolarity_High: Output Compare active high</span></td></tr>
<tr name="1717" id="1717">
<td>1717</td><td><span class="ct">  *            @arg TIM_OCNPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1718" id="1718">
<td>1718</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1719" id="1719">
<td>1719</td><td><span class="ct">  */</span></td></tr>
<tr name="1720" id="1720">
<td>1720</td><td><span class="kw">void</span> <a id="1720c6" class="tk">TIM_OC3NPolarityConfig</a>(<a id="1720c29" class="tk">TIM_TypeDef</a><a id="1720c40" class="tk">*</a> <a id="1720c42" class="tk">TIMx</a>, <a id="1720c48" class="tk">uint16_t</a> <a id="1720c57" class="tk">TIM_OCNPolarity</a>)</td></tr>
<tr name="1721" id="1721">
<td>1721</td><td><span class="br">{</span></td></tr>
<tr name="1722" id="1722">
<td>1722</td><td>  <a id="1722c3" class="tk">uint16_t</a> <a id="1722c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1723" id="1723">
<td>1723</td><td> </td></tr>
<tr name="1724" id="1724">
<td>1724</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1725" id="1725">
<td>1725</td><td>  <a id="1725c3" class="tk">assert_param</a>(<a id="1725c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="1725c36" class="tk">TIMx</a>));</td></tr>
<tr name="1726" id="1726">
<td>1726</td><td>  <a id="1726c3" class="tk">assert_param</a>(<a id="1726c16" class="tk">IS_TIM_OCN_POLARITY</a>(<a id="1726c36" class="tk">TIM_OCNPolarity</a>));</td></tr>
<tr name="1727" id="1727">
<td>1727</td><td>    </td></tr>
<tr name="1728" id="1728">
<td>1728</td><td>  <a id="1728c3" class="tk">tmpccer</a> = <a id="1728c13" class="tk">TIMx</a>-&gt;<a id="1728c19" class="tk">CCER</a>;</td></tr>
<tr name="1729" id="1729">
<td>1729</td><td></td></tr>
<tr name="1730" id="1730">
<td>1730</td><td>  <span class="ct">/* Set or Reset the CC3NP Bit */</span></td></tr>
<tr name="1731" id="1731">
<td>1731</td><td>  <a id="1731c3" class="tk">tmpccer</a> <a id="1731c11" class="tk">&amp;=</a> (<a id="1731c15" class="tk">uint16_t</a>)<a id="1731c24" class="tk">~</a><a id="1731c25" class="tk">TIM_CCER_CC3NP</a>;</td></tr>
<tr name="1732" id="1732">
<td>1732</td><td>  <a id="1732c3" class="tk">tmpccer</a> <a id="1732c11" class="tk">|=</a> (<a id="1732c15" class="tk">uint16_t</a>)(<a id="1732c25" class="tk">TIM_OCNPolarity</a> <a id="1732c41" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="1733" id="1733">
<td>1733</td><td></td></tr>
<tr name="1734" id="1734">
<td>1734</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1735" id="1735">
<td>1735</td><td>  <a id="1735c3" class="tk">TIMx</a>-&gt;<a id="1735c9" class="tk">CCER</a> = <a id="1735c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1736" id="1736">
<td>1736</td><td><span class="br">}</span></td></tr>
<tr name="1737" id="1737">
<td>1737</td><td></td></tr>
<tr name="1738" id="1738">
<td>1738</td><td><span class="ct">/**</span></td></tr>
<tr name="1739" id="1739">
<td>1739</td><td><span class="ct">  * @brief  Configures the TIMx channel 4 polarity.</span></td></tr>
<tr name="1740" id="1740">
<td>1740</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1741" id="1741">
<td>1741</td><td><span class="ct">  * @param  TIM_OCPolarity: specifies the OC4 Polarity</span></td></tr>
<tr name="1742" id="1742">
<td>1742</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1743" id="1743">
<td>1743</td><td><span class="ct">  *            @arg TIM_OCPolarity_High: Output Compare active high</span></td></tr>
<tr name="1744" id="1744">
<td>1744</td><td><span class="ct">  *            @arg TIM_OCPolarity_Low: Output Compare active low</span></td></tr>
<tr name="1745" id="1745">
<td>1745</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1746" id="1746">
<td>1746</td><td><span class="ct">  */</span></td></tr>
<tr name="1747" id="1747">
<td>1747</td><td><span class="kw">void</span> <a id="1747c6" class="tk">TIM_OC4PolarityConfig</a>(<a id="1747c28" class="tk">TIM_TypeDef</a><a id="1747c39" class="tk">*</a> <a id="1747c41" class="tk">TIMx</a>, <a id="1747c47" class="tk">uint16_t</a> <a id="1747c56" class="tk">TIM_OCPolarity</a>)</td></tr>
<tr name="1748" id="1748">
<td>1748</td><td><span class="br">{</span></td></tr>
<tr name="1749" id="1749">
<td>1749</td><td>  <a id="1749c3" class="tk">uint16_t</a> <a id="1749c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="1750" id="1750">
<td>1750</td><td></td></tr>
<tr name="1751" id="1751">
<td>1751</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1752" id="1752">
<td>1752</td><td>  <a id="1752c3" class="tk">assert_param</a>(<a id="1752c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1752c36" class="tk">TIMx</a>));</td></tr>
<tr name="1753" id="1753">
<td>1753</td><td>  <a id="1753c3" class="tk">assert_param</a>(<a id="1753c16" class="tk">IS_TIM_OC_POLARITY</a>(<a id="1753c35" class="tk">TIM_OCPolarity</a>));</td></tr>
<tr name="1754" id="1754">
<td>1754</td><td></td></tr>
<tr name="1755" id="1755">
<td>1755</td><td>  <a id="1755c3" class="tk">tmpccer</a> = <a id="1755c13" class="tk">TIMx</a>-&gt;<a id="1755c19" class="tk">CCER</a>;</td></tr>
<tr name="1756" id="1756">
<td>1756</td><td></td></tr>
<tr name="1757" id="1757">
<td>1757</td><td>  <span class="ct">/* Set or Reset the CC4P Bit */</span></td></tr>
<tr name="1758" id="1758">
<td>1758</td><td>  <a id="1758c3" class="tk">tmpccer</a> <a id="1758c11" class="tk">&amp;=</a> (<a id="1758c15" class="tk">uint16_t</a>)<a id="1758c24" class="tk">~</a><a id="1758c25" class="tk">TIM_CCER_CC4P</a>;</td></tr>
<tr name="1759" id="1759">
<td>1759</td><td>  <a id="1759c3" class="tk">tmpccer</a> <a id="1759c11" class="tk">|=</a> (<a id="1759c15" class="tk">uint16_t</a>)(<a id="1759c25" class="tk">TIM_OCPolarity</a> <a id="1759c40" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1760" id="1760">
<td>1760</td><td></td></tr>
<tr name="1761" id="1761">
<td>1761</td><td>  <span class="ct">/* Write to TIMx CCER register */</span></td></tr>
<tr name="1762" id="1762">
<td>1762</td><td>  <a id="1762c3" class="tk">TIMx</a>-&gt;<a id="1762c9" class="tk">CCER</a> = <a id="1762c16" class="tk">tmpccer</a>;</td></tr>
<tr name="1763" id="1763">
<td>1763</td><td><span class="br">}</span></td></tr>
<tr name="1764" id="1764">
<td>1764</td><td></td></tr>
<tr name="1765" id="1765">
<td>1765</td><td><span class="ct">/**</span></td></tr>
<tr name="1766" id="1766">
<td>1766</td><td><span class="ct">  * @brief  Enables or disables the TIM Capture Compare Channel x.</span></td></tr>
<tr name="1767" id="1767">
<td>1767</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1768" id="1768">
<td>1768</td><td><span class="ct">  * @param  TIM_Channel: specifies the TIM Channel</span></td></tr>
<tr name="1769" id="1769">
<td>1769</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1770" id="1770">
<td>1770</td><td><span class="ct">  *            @arg TIM_Channel_1: TIM Channel 1</span></td></tr>
<tr name="1771" id="1771">
<td>1771</td><td><span class="ct">  *            @arg TIM_Channel_2: TIM Channel 2</span></td></tr>
<tr name="1772" id="1772">
<td>1772</td><td><span class="ct">  *            @arg TIM_Channel_3: TIM Channel 3</span></td></tr>
<tr name="1773" id="1773">
<td>1773</td><td><span class="ct">  *            @arg TIM_Channel_4: TIM Channel 4</span></td></tr>
<tr name="1774" id="1774">
<td>1774</td><td><span class="ct">  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.</span></td></tr>
<tr name="1775" id="1775">
<td>1775</td><td><span class="ct">  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. </span></td></tr>
<tr name="1776" id="1776">
<td>1776</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1777" id="1777">
<td>1777</td><td><span class="ct">  */</span></td></tr>
<tr name="1778" id="1778">
<td>1778</td><td><span class="kw">void</span> <a id="1778c6" class="tk">TIM_CCxCmd</a>(<a id="1778c17" class="tk">TIM_TypeDef</a><a id="1778c28" class="tk">*</a> <a id="1778c30" class="tk">TIMx</a>, <a id="1778c36" class="tk">uint16_t</a> <a id="1778c45" class="tk">TIM_Channel</a>, <a id="1778c58" class="tk">uint16_t</a> <a id="1778c67" class="tk">TIM_CCx</a>)</td></tr>
<tr name="1779" id="1779">
<td>1779</td><td><span class="br">{</span></td></tr>
<tr name="1780" id="1780">
<td>1780</td><td>  <a id="1780c3" class="tk">uint16_t</a> <a id="1780c12" class="tk">tmp</a> = 0;</td></tr>
<tr name="1781" id="1781">
<td>1781</td><td></td></tr>
<tr name="1782" id="1782">
<td>1782</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1783" id="1783">
<td>1783</td><td>  <a id="1783c3" class="tk">assert_param</a>(<a id="1783c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1783c36" class="tk">TIMx</a>)); </td></tr>
<tr name="1784" id="1784">
<td>1784</td><td>  <a id="1784c3" class="tk">assert_param</a>(<a id="1784c16" class="tk">IS_TIM_CHANNEL</a>(<a id="1784c31" class="tk">TIM_Channel</a>));</td></tr>
<tr name="1785" id="1785">
<td>1785</td><td>  <a id="1785c3" class="tk">assert_param</a>(<a id="1785c16" class="tk">IS_TIM_CCX</a>(<a id="1785c27" class="tk">TIM_CCx</a>));</td></tr>
<tr name="1786" id="1786">
<td>1786</td><td></td></tr>
<tr name="1787" id="1787">
<td>1787</td><td>  <a id="1787c3" class="tk">tmp</a> = <a id="1787c9" class="tk">CCER_CCE_SET</a> <a id="1787c22" class="tk">&lt;&lt;</a> <a id="1787c25" class="tk">TIM_Channel</a>;</td></tr>
<tr name="1788" id="1788">
<td>1788</td><td></td></tr>
<tr name="1789" id="1789">
<td>1789</td><td>  <span class="ct">/* Reset the CCxE Bit */</span></td></tr>
<tr name="1790" id="1790">
<td>1790</td><td>  <a id="1790c3" class="tk">TIMx</a>-&gt;<a id="1790c9" class="tk">CCER</a> <a id="1790c14" class="tk">&amp;=</a> (<a id="1790c18" class="tk">uint16_t</a>)<a id="1790c27" class="tk">~</a> <a id="1790c29" class="tk">tmp</a>;</td></tr>
<tr name="1791" id="1791">
<td>1791</td><td></td></tr>
<tr name="1792" id="1792">
<td>1792</td><td>  <span class="ct">/* Set or reset the CCxE Bit */</span> </td></tr>
<tr name="1793" id="1793">
<td>1793</td><td>  <a id="1793c3" class="tk">TIMx</a>-&gt;<a id="1793c9" class="tk">CCER</a> <a id="1793c14" class="tk">|=</a>  (<a id="1793c19" class="tk">uint16_t</a>)(<a id="1793c29" class="tk">TIM_CCx</a> <a id="1793c37" class="tk">&lt;&lt;</a> <a id="1793c40" class="tk">TIM_Channel</a>);</td></tr>
<tr name="1794" id="1794">
<td>1794</td><td><span class="br">}</span></td></tr>
<tr name="1795" id="1795">
<td>1795</td><td></td></tr>
<tr name="1796" id="1796">
<td>1796</td><td><span class="ct">/**</span></td></tr>
<tr name="1797" id="1797">
<td>1797</td><td><span class="ct">  * @brief  Enables or disables the TIM Capture Compare Channel xN.</span></td></tr>
<tr name="1798" id="1798">
<td>1798</td><td><span class="ct">  * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="1799" id="1799">
<td>1799</td><td><span class="ct">  * @param  TIM_Channel: specifies the TIM Channel</span></td></tr>
<tr name="1800" id="1800">
<td>1800</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1801" id="1801">
<td>1801</td><td><span class="ct">  *            @arg TIM_Channel_1: TIM Channel 1</span></td></tr>
<tr name="1802" id="1802">
<td>1802</td><td><span class="ct">  *            @arg TIM_Channel_2: TIM Channel 2</span></td></tr>
<tr name="1803" id="1803">
<td>1803</td><td><span class="ct">  *            @arg TIM_Channel_3: TIM Channel 3</span></td></tr>
<tr name="1804" id="1804">
<td>1804</td><td><span class="ct">  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.</span></td></tr>
<tr name="1805" id="1805">
<td>1805</td><td><span class="ct">  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. </span></td></tr>
<tr name="1806" id="1806">
<td>1806</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1807" id="1807">
<td>1807</td><td><span class="ct">  */</span></td></tr>
<tr name="1808" id="1808">
<td>1808</td><td><span class="kw">void</span> <a id="1808c6" class="tk">TIM_CCxNCmd</a>(<a id="1808c18" class="tk">TIM_TypeDef</a><a id="1808c29" class="tk">*</a> <a id="1808c31" class="tk">TIMx</a>, <a id="1808c37" class="tk">uint16_t</a> <a id="1808c46" class="tk">TIM_Channel</a>, <a id="1808c59" class="tk">uint16_t</a> <a id="1808c68" class="tk">TIM_CCxN</a>)</td></tr>
<tr name="1809" id="1809">
<td>1809</td><td><span class="br">{</span></td></tr>
<tr name="1810" id="1810">
<td>1810</td><td>  <a id="1810c3" class="tk">uint16_t</a> <a id="1810c12" class="tk">tmp</a> = 0;</td></tr>
<tr name="1811" id="1811">
<td>1811</td><td></td></tr>
<tr name="1812" id="1812">
<td>1812</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1813" id="1813">
<td>1813</td><td>  <a id="1813c3" class="tk">assert_param</a>(<a id="1813c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="1813c36" class="tk">TIMx</a>));</td></tr>
<tr name="1814" id="1814">
<td>1814</td><td>  <a id="1814c3" class="tk">assert_param</a>(<a id="1814c16" class="tk">IS_TIM_COMPLEMENTARY_CHANNEL</a>(<a id="1814c45" class="tk">TIM_Channel</a>));</td></tr>
<tr name="1815" id="1815">
<td>1815</td><td>  <a id="1815c3" class="tk">assert_param</a>(<a id="1815c16" class="tk">IS_TIM_CCXN</a>(<a id="1815c28" class="tk">TIM_CCxN</a>));</td></tr>
<tr name="1816" id="1816">
<td>1816</td><td></td></tr>
<tr name="1817" id="1817">
<td>1817</td><td>  <a id="1817c3" class="tk">tmp</a> = <a id="1817c9" class="tk">CCER_CCNE_SET</a> <a id="1817c23" class="tk">&lt;&lt;</a> <a id="1817c26" class="tk">TIM_Channel</a>;</td></tr>
<tr name="1818" id="1818">
<td>1818</td><td></td></tr>
<tr name="1819" id="1819">
<td>1819</td><td>  <span class="ct">/* Reset the CCxNE Bit */</span></td></tr>
<tr name="1820" id="1820">
<td>1820</td><td>  <a id="1820c3" class="tk">TIMx</a>-&gt;<a id="1820c9" class="tk">CCER</a> <a id="1820c14" class="tk">&amp;=</a> (<a id="1820c18" class="tk">uint16_t</a>) <a id="1820c28" class="tk">~</a><a id="1820c29" class="tk">tmp</a>;</td></tr>
<tr name="1821" id="1821">
<td>1821</td><td></td></tr>
<tr name="1822" id="1822">
<td>1822</td><td>  <span class="ct">/* Set or reset the CCxNE Bit */</span> </td></tr>
<tr name="1823" id="1823">
<td>1823</td><td>  <a id="1823c3" class="tk">TIMx</a>-&gt;<a id="1823c9" class="tk">CCER</a> <a id="1823c14" class="tk">|=</a>  (<a id="1823c19" class="tk">uint16_t</a>)(<a id="1823c29" class="tk">TIM_CCxN</a> <a id="1823c38" class="tk">&lt;&lt;</a> <a id="1823c41" class="tk">TIM_Channel</a>);</td></tr>
<tr name="1824" id="1824">
<td>1824</td><td><span class="br">}</span></td></tr>
<tr name="1825" id="1825">
<td>1825</td><td><span class="ct">/**</span></td></tr>
<tr name="1826" id="1826">
<td>1826</td><td><span class="ct">  * @}</span></td></tr>
<tr name="1827" id="1827">
<td>1827</td><td><span class="ct">  */</span></td></tr>
<tr name="1828" id="1828">
<td>1828</td><td></td></tr>
<tr name="1829" id="1829">
<td>1829</td><td><span class="ct">/** @defgroup TIM_Group3 Input Capture management functions</span></td></tr>
<tr name="1830" id="1830">
<td>1830</td><td><span class="ct"> *  @brief    Input Capture management functions </span></td></tr>
<tr name="1831" id="1831">
<td>1831</td><td><span class="ct"> *</span></td></tr>
<tr name="1832" id="1832">
<td>1832</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="1833" id="1833">
<td>1833</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="1834" id="1834">
<td>1834</td><td><span class="ct">                      Input Capture management functions</span></td></tr>
<tr name="1835" id="1835">
<td>1835</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="1836" id="1836">
<td>1836</td><td><span class="ct">   </span></td></tr>
<tr name="1837" id="1837">
<td>1837</td><td><span class="ct">       ===================================================================      </span></td></tr>
<tr name="1838" id="1838">
<td>1838</td><td><span class="ct">              TIM Driver: how to use it in Input Capture Mode</span></td></tr>
<tr name="1839" id="1839">
<td>1839</td><td><span class="ct">       =================================================================== </span></td></tr>
<tr name="1840" id="1840">
<td>1840</td><td><span class="ct">       To use the Timer in Input Capture mode, the following steps are mandatory:</span></td></tr>
<tr name="1841" id="1841">
<td>1841</td><td><span class="ct">       </span></td></tr>
<tr name="1842" id="1842">
<td>1842</td><td><span class="ct">       1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function</span></td></tr>
<tr name="1843" id="1843">
<td>1843</td><td><span class="ct">       </span></td></tr>
<tr name="1844" id="1844">
<td>1844</td><td><span class="ct">       2. Configure the TIM pins by configuring the corresponding GPIO pins</span></td></tr>
<tr name="1845" id="1845">
<td>1845</td><td><span class="ct">       </span></td></tr>
<tr name="1846" id="1846">
<td>1846</td><td><span class="ct">       2. Configure the Time base unit as described in the first part of this driver,</span></td></tr>
<tr name="1847" id="1847">
<td>1847</td><td><span class="ct">          if needed, else the Timer will run with the default configuration:</span></td></tr>
<tr name="1848" id="1848">
<td>1848</td><td><span class="ct">          - Autoreload value = 0xFFFF</span></td></tr>
<tr name="1849" id="1849">
<td>1849</td><td><span class="ct">          - Prescaler value = 0x0000</span></td></tr>
<tr name="1850" id="1850">
<td>1850</td><td><span class="ct">          - Counter mode = Up counting</span></td></tr>
<tr name="1851" id="1851">
<td>1851</td><td><span class="ct">          - Clock Division = TIM_CKD_DIV1</span></td></tr>
<tr name="1852" id="1852">
<td>1852</td><td><span class="ct">          </span></td></tr>
<tr name="1853" id="1853">
<td>1853</td><td><span class="ct">       3. Fill the TIM_ICInitStruct with the desired parameters including:</span></td></tr>
<tr name="1854" id="1854">
<td>1854</td><td><span class="ct">          - TIM Channel: TIM_Channel</span></td></tr>
<tr name="1855" id="1855">
<td>1855</td><td><span class="ct">          - TIM Input Capture polarity: TIM_ICPolarity</span></td></tr>
<tr name="1856" id="1856">
<td>1856</td><td><span class="ct">          - TIM Input Capture selection: TIM_ICSelection</span></td></tr>
<tr name="1857" id="1857">
<td>1857</td><td><span class="ct">          - TIM Input Capture Prescaler: TIM_ICPrescaler</span></td></tr>
<tr name="1858" id="1858">
<td>1858</td><td><span class="ct">          - TIM Input CApture filter value: TIM_ICFilter</span></td></tr>
<tr name="1859" id="1859">
<td>1859</td><td><span class="ct">       </span></td></tr>
<tr name="1860" id="1860">
<td>1860</td><td><span class="ct">       4. Call TIM_ICInit(TIMx, &amp;TIM_ICInitStruct) to configure the desired channel with the </span></td></tr>
<tr name="1861" id="1861">
<td>1861</td><td><span class="ct">          corresponding configuration and to measure only frequency or duty cycle of the input signal,</span></td></tr>
<tr name="1862" id="1862">
<td>1862</td><td><span class="ct">          or,</span></td></tr>
<tr name="1863" id="1863">
<td>1863</td><td><span class="ct">          Call TIM_PWMIConfig(TIMx, &amp;TIM_ICInitStruct) to configure the desired channels with the </span></td></tr>
<tr name="1864" id="1864">
<td>1864</td><td><span class="ct">          corresponding configuration and to measure the frequency and the duty cycle of the input signal</span></td></tr>
<tr name="1865" id="1865">
<td>1865</td><td><span class="ct">          </span></td></tr>
<tr name="1866" id="1866">
<td>1866</td><td><span class="ct">       5. Enable the NVIC or the DMA to read the measured frequency. </span></td></tr>
<tr name="1867" id="1867">
<td>1867</td><td><span class="ct">          </span></td></tr>
<tr name="1868" id="1868">
<td>1868</td><td><span class="ct">       6. Enable the corresponding interrupt (or DMA request) to read the Captured value,</span></td></tr>
<tr name="1869" id="1869">
<td>1869</td><td><span class="ct">          using the function TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) </span></td></tr>
<tr name="1870" id="1870">
<td>1870</td><td><span class="ct">       </span></td></tr>
<tr name="1871" id="1871">
<td>1871</td><td><span class="ct">       7. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.</span></td></tr>
<tr name="1872" id="1872">
<td>1872</td><td><span class="ct">       </span></td></tr>
<tr name="1873" id="1873">
<td>1873</td><td><span class="ct">       8. Use TIM_GetCapturex(TIMx); to read the captured value.</span></td></tr>
<tr name="1874" id="1874">
<td>1874</td><td><span class="ct">       </span></td></tr>
<tr name="1875" id="1875">
<td>1875</td><td><span class="ct">       Note1: All other functions can be used separately to modify, if needed,</span></td></tr>
<tr name="1876" id="1876">
<td>1876</td><td><span class="ct">              a specific feature of the Timer. </span></td></tr>
<tr name="1877" id="1877">
<td>1877</td><td><span class="ct"></span></td></tr>
<tr name="1878" id="1878">
<td>1878</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="1879" id="1879">
<td>1879</td><td><span class="ct">  * @{</span></td></tr>
<tr name="1880" id="1880">
<td>1880</td><td><span class="ct">  */</span></td></tr>
<tr name="1881" id="1881">
<td>1881</td><td></td></tr>
<tr name="1882" id="1882">
<td>1882</td><td><span class="ct">/**</span></td></tr>
<tr name="1883" id="1883">
<td>1883</td><td><span class="ct">  * @brief  Initializes the TIM peripheral according to the specified parameters</span></td></tr>
<tr name="1884" id="1884">
<td>1884</td><td><span class="ct">  *         in the TIM_ICInitStruct.</span></td></tr>
<tr name="1885" id="1885">
<td>1885</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="1886" id="1886">
<td>1886</td><td><span class="ct">  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains</span></td></tr>
<tr name="1887" id="1887">
<td>1887</td><td><span class="ct">  *         the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="1888" id="1888">
<td>1888</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1889" id="1889">
<td>1889</td><td><span class="ct">  */</span></td></tr>
<tr name="1890" id="1890">
<td>1890</td><td><span class="kw">void</span> <a id="1890c6" class="tk">TIM_ICInit</a>(<a id="1890c17" class="tk">TIM_TypeDef</a><a id="1890c28" class="tk">*</a> <a id="1890c30" class="tk">TIMx</a>, <a id="1890c36" class="tk">TIM_ICInitTypeDef</a><a id="1890c53" class="tk">*</a> <a id="1890c55" class="tk">TIM_ICInitStruct</a>)</td></tr>
<tr name="1891" id="1891">
<td>1891</td><td><span class="br">{</span></td></tr>
<tr name="1892" id="1892">
<td>1892</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1893" id="1893">
<td>1893</td><td>  <a id="1893c3" class="tk">assert_param</a>(<a id="1893c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="1893c36" class="tk">TIMx</a>));</td></tr>
<tr name="1894" id="1894">
<td>1894</td><td>  <a id="1894c3" class="tk">assert_param</a>(<a id="1894c16" class="tk">IS_TIM_IC_POLARITY</a>(<a id="1894c35" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1894c53" class="tk">TIM_ICPolarity</a>));</td></tr>
<tr name="1895" id="1895">
<td>1895</td><td>  <a id="1895c3" class="tk">assert_param</a>(<a id="1895c16" class="tk">IS_TIM_IC_SELECTION</a>(<a id="1895c36" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1895c54" class="tk">TIM_ICSelection</a>));</td></tr>
<tr name="1896" id="1896">
<td>1896</td><td>  <a id="1896c3" class="tk">assert_param</a>(<a id="1896c16" class="tk">IS_TIM_IC_PRESCALER</a>(<a id="1896c36" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1896c54" class="tk">TIM_ICPrescaler</a>));</td></tr>
<tr name="1897" id="1897">
<td>1897</td><td>  <a id="1897c3" class="tk">assert_param</a>(<a id="1897c16" class="tk">IS_TIM_IC_FILTER</a>(<a id="1897c33" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1897c51" class="tk">TIM_ICFilter</a>));</td></tr>
<tr name="1898" id="1898">
<td>1898</td><td>  </td></tr>
<tr name="1899" id="1899">
<td>1899</td><td>  <span class="kw">if</span> (<a id="1899c7" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1899c25" class="tk">TIM_Channel</a> <a id="1899c37" class="tk">==</a> <a id="1899c40" class="tk">TIM_Channel_1</a>)</td></tr>
<tr name="1900" id="1900">
<td>1900</td><td>  <span class="br">{</span></td></tr>
<tr name="1901" id="1901">
<td>1901</td><td>    <span class="ct">/* TI1 Configuration */</span></td></tr>
<tr name="1902" id="1902">
<td>1902</td><td>    <a id="1902c5" class="tk">TI1_Config</a>(<a id="1902c16" class="tk">TIMx</a>, <a id="1902c22" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1902c40" class="tk">TIM_ICPolarity</a>,</td></tr>
<tr name="1903" id="1903">
<td>1903</td><td>               <a id="1903c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1903c34" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="1904" id="1904">
<td>1904</td><td>               <a id="1904c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1904c34" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="1905" id="1905">
<td>1905</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="1906" id="1906">
<td>1906</td><td>    <a id="1906c5" class="tk">TIM_SetIC1Prescaler</a>(<a id="1906c25" class="tk">TIMx</a>, <a id="1906c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1906c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="1907" id="1907">
<td>1907</td><td>  <span class="br">}</span></td></tr>
<tr name="1908" id="1908">
<td>1908</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="1908c12" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1908c30" class="tk">TIM_Channel</a> <a id="1908c42" class="tk">==</a> <a id="1908c45" class="tk">TIM_Channel_2</a>)</td></tr>
<tr name="1909" id="1909">
<td>1909</td><td>  <span class="br">{</span></td></tr>
<tr name="1910" id="1910">
<td>1910</td><td>    <span class="ct">/* TI2 Configuration */</span></td></tr>
<tr name="1911" id="1911">
<td>1911</td><td>    <a id="1911c5" class="tk">assert_param</a>(<a id="1911c18" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1911c38" class="tk">TIMx</a>));</td></tr>
<tr name="1912" id="1912">
<td>1912</td><td>    <a id="1912c5" class="tk">TI2_Config</a>(<a id="1912c16" class="tk">TIMx</a>, <a id="1912c22" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1912c40" class="tk">TIM_ICPolarity</a>,</td></tr>
<tr name="1913" id="1913">
<td>1913</td><td>               <a id="1913c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1913c34" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="1914" id="1914">
<td>1914</td><td>               <a id="1914c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1914c34" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="1915" id="1915">
<td>1915</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="1916" id="1916">
<td>1916</td><td>    <a id="1916c5" class="tk">TIM_SetIC2Prescaler</a>(<a id="1916c25" class="tk">TIMx</a>, <a id="1916c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1916c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="1917" id="1917">
<td>1917</td><td>  <span class="br">}</span></td></tr>
<tr name="1918" id="1918">
<td>1918</td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="1918c12" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1918c30" class="tk">TIM_Channel</a> <a id="1918c42" class="tk">==</a> <a id="1918c45" class="tk">TIM_Channel_3</a>)</td></tr>
<tr name="1919" id="1919">
<td>1919</td><td>  <span class="br">{</span></td></tr>
<tr name="1920" id="1920">
<td>1920</td><td>    <span class="ct">/* TI3 Configuration */</span></td></tr>
<tr name="1921" id="1921">
<td>1921</td><td>    <a id="1921c5" class="tk">assert_param</a>(<a id="1921c18" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1921c38" class="tk">TIMx</a>));</td></tr>
<tr name="1922" id="1922">
<td>1922</td><td>    <a id="1922c5" class="tk">TI3_Config</a>(<a id="1922c16" class="tk">TIMx</a>,  <a id="1922c23" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1922c41" class="tk">TIM_ICPolarity</a>,</td></tr>
<tr name="1923" id="1923">
<td>1923</td><td>               <a id="1923c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1923c34" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="1924" id="1924">
<td>1924</td><td>               <a id="1924c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1924c34" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="1925" id="1925">
<td>1925</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="1926" id="1926">
<td>1926</td><td>    <a id="1926c5" class="tk">TIM_SetIC3Prescaler</a>(<a id="1926c25" class="tk">TIMx</a>, <a id="1926c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1926c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="1927" id="1927">
<td>1927</td><td>  <span class="br">}</span></td></tr>
<tr name="1928" id="1928">
<td>1928</td><td>  <span class="kw">else</span></td></tr>
<tr name="1929" id="1929">
<td>1929</td><td>  <span class="br">{</span></td></tr>
<tr name="1930" id="1930">
<td>1930</td><td>    <span class="ct">/* TI4 Configuration */</span></td></tr>
<tr name="1931" id="1931">
<td>1931</td><td>    <a id="1931c5" class="tk">assert_param</a>(<a id="1931c18" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="1931c38" class="tk">TIMx</a>));</td></tr>
<tr name="1932" id="1932">
<td>1932</td><td>    <a id="1932c5" class="tk">TI4_Config</a>(<a id="1932c16" class="tk">TIMx</a>, <a id="1932c22" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1932c40" class="tk">TIM_ICPolarity</a>,</td></tr>
<tr name="1933" id="1933">
<td>1933</td><td>               <a id="1933c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1933c34" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="1934" id="1934">
<td>1934</td><td>               <a id="1934c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1934c34" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="1935" id="1935">
<td>1935</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="1936" id="1936">
<td>1936</td><td>    <a id="1936c5" class="tk">TIM_SetIC4Prescaler</a>(<a id="1936c25" class="tk">TIMx</a>, <a id="1936c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1936c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="1937" id="1937">
<td>1937</td><td>  <span class="br">}</span></td></tr>
<tr name="1938" id="1938">
<td>1938</td><td><span class="br">}</span></td></tr>
<tr name="1939" id="1939">
<td>1939</td><td></td></tr>
<tr name="1940" id="1940">
<td>1940</td><td><span class="ct">/**</span></td></tr>
<tr name="1941" id="1941">
<td>1941</td><td><span class="ct">  * @brief  Fills each TIM_ICInitStruct member with its default value.</span></td></tr>
<tr name="1942" id="1942">
<td>1942</td><td><span class="ct">  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will</span></td></tr>
<tr name="1943" id="1943">
<td>1943</td><td><span class="ct">  *         be initialized.</span></td></tr>
<tr name="1944" id="1944">
<td>1944</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1945" id="1945">
<td>1945</td><td><span class="ct">  */</span></td></tr>
<tr name="1946" id="1946">
<td>1946</td><td><span class="kw">void</span> <a id="1946c6" class="tk">TIM_ICStructInit</a>(<a id="1946c23" class="tk">TIM_ICInitTypeDef</a><a id="1946c40" class="tk">*</a> <a id="1946c42" class="tk">TIM_ICInitStruct</a>)</td></tr>
<tr name="1947" id="1947">
<td>1947</td><td><span class="br">{</span></td></tr>
<tr name="1948" id="1948">
<td>1948</td><td>  <span class="ct">/* Set the default configuration */</span></td></tr>
<tr name="1949" id="1949">
<td>1949</td><td>  <a id="1949c3" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1949c21" class="tk">TIM_Channel</a> = <a id="1949c35" class="tk">TIM_Channel_1</a>;</td></tr>
<tr name="1950" id="1950">
<td>1950</td><td>  <a id="1950c3" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1950c21" class="tk">TIM_ICPolarity</a> = <a id="1950c38" class="tk">TIM_ICPolarity_Rising</a>;</td></tr>
<tr name="1951" id="1951">
<td>1951</td><td>  <a id="1951c3" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1951c21" class="tk">TIM_ICSelection</a> = <a id="1951c39" class="tk">TIM_ICSelection_DirectTI</a>;</td></tr>
<tr name="1952" id="1952">
<td>1952</td><td>  <a id="1952c3" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1952c21" class="tk">TIM_ICPrescaler</a> = <a id="1952c39" class="tk">TIM_ICPSC_DIV1</a>;</td></tr>
<tr name="1953" id="1953">
<td>1953</td><td>  <a id="1953c3" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1953c21" class="tk">TIM_ICFilter</a> = 0x00;</td></tr>
<tr name="1954" id="1954">
<td>1954</td><td><span class="br">}</span></td></tr>
<tr name="1955" id="1955">
<td>1955</td><td></td></tr>
<tr name="1956" id="1956">
<td>1956</td><td><span class="ct">/**</span></td></tr>
<tr name="1957" id="1957">
<td>1957</td><td><span class="ct">  * @brief  Configures the TIM peripheral according to the specified parameters</span></td></tr>
<tr name="1958" id="1958">
<td>1958</td><td><span class="ct">  *         in the TIM_ICInitStruct to measure an external PWM signal.</span></td></tr>
<tr name="1959" id="1959">
<td>1959</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM </span></td></tr>
<tr name="1960" id="1960">
<td>1960</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="1961" id="1961">
<td>1961</td><td><span class="ct">  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains</span></td></tr>
<tr name="1962" id="1962">
<td>1962</td><td><span class="ct">  *         the configuration information for the specified TIM peripheral.</span></td></tr>
<tr name="1963" id="1963">
<td>1963</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1964" id="1964">
<td>1964</td><td><span class="ct">  */</span></td></tr>
<tr name="1965" id="1965">
<td>1965</td><td><span class="kw">void</span> <a id="1965c6" class="tk">TIM_PWMIConfig</a>(<a id="1965c21" class="tk">TIM_TypeDef</a><a id="1965c32" class="tk">*</a> <a id="1965c34" class="tk">TIMx</a>, <a id="1965c40" class="tk">TIM_ICInitTypeDef</a><a id="1965c57" class="tk">*</a> <a id="1965c59" class="tk">TIM_ICInitStruct</a>)</td></tr>
<tr name="1966" id="1966">
<td>1966</td><td><span class="br">{</span></td></tr>
<tr name="1967" id="1967">
<td>1967</td><td>  <a id="1967c3" class="tk">uint16_t</a> <a id="1967c12" class="tk">icoppositepolarity</a> = <a id="1967c33" class="tk">TIM_ICPolarity_Rising</a>;</td></tr>
<tr name="1968" id="1968">
<td>1968</td><td>  <a id="1968c3" class="tk">uint16_t</a> <a id="1968c12" class="tk">icoppositeselection</a> = <a id="1968c34" class="tk">TIM_ICSelection_DirectTI</a>;</td></tr>
<tr name="1969" id="1969">
<td>1969</td><td></td></tr>
<tr name="1970" id="1970">
<td>1970</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1971" id="1971">
<td>1971</td><td>  <a id="1971c3" class="tk">assert_param</a>(<a id="1971c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="1971c36" class="tk">TIMx</a>));</td></tr>
<tr name="1972" id="1972">
<td>1972</td><td></td></tr>
<tr name="1973" id="1973">
<td>1973</td><td>  <span class="ct">/* Select the Opposite Input Polarity */</span></td></tr>
<tr name="1974" id="1974">
<td>1974</td><td>  <span class="kw">if</span> (<a id="1974c7" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1974c25" class="tk">TIM_ICPolarity</a> <a id="1974c40" class="tk">==</a> <a id="1974c43" class="tk">TIM_ICPolarity_Rising</a>)</td></tr>
<tr name="1975" id="1975">
<td>1975</td><td>  <span class="br">{</span></td></tr>
<tr name="1976" id="1976">
<td>1976</td><td>    <a id="1976c5" class="tk">icoppositepolarity</a> = <a id="1976c26" class="tk">TIM_ICPolarity_Falling</a>;</td></tr>
<tr name="1977" id="1977">
<td>1977</td><td>  <span class="br">}</span></td></tr>
<tr name="1978" id="1978">
<td>1978</td><td>  <span class="kw">else</span></td></tr>
<tr name="1979" id="1979">
<td>1979</td><td>  <span class="br">{</span></td></tr>
<tr name="1980" id="1980">
<td>1980</td><td>    <a id="1980c5" class="tk">icoppositepolarity</a> = <a id="1980c26" class="tk">TIM_ICPolarity_Rising</a>;</td></tr>
<tr name="1981" id="1981">
<td>1981</td><td>  <span class="br">}</span></td></tr>
<tr name="1982" id="1982">
<td>1982</td><td>  <span class="ct">/* Select the Opposite Input */</span></td></tr>
<tr name="1983" id="1983">
<td>1983</td><td>  <span class="kw">if</span> (<a id="1983c7" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1983c25" class="tk">TIM_ICSelection</a> <a id="1983c41" class="tk">==</a> <a id="1983c44" class="tk">TIM_ICSelection_DirectTI</a>)</td></tr>
<tr name="1984" id="1984">
<td>1984</td><td>  <span class="br">{</span></td></tr>
<tr name="1985" id="1985">
<td>1985</td><td>    <a id="1985c5" class="tk">icoppositeselection</a> = <a id="1985c27" class="tk">TIM_ICSelection_IndirectTI</a>;</td></tr>
<tr name="1986" id="1986">
<td>1986</td><td>  <span class="br">}</span></td></tr>
<tr name="1987" id="1987">
<td>1987</td><td>  <span class="kw">else</span></td></tr>
<tr name="1988" id="1988">
<td>1988</td><td>  <span class="br">{</span></td></tr>
<tr name="1989" id="1989">
<td>1989</td><td>    <a id="1989c5" class="tk">icoppositeselection</a> = <a id="1989c27" class="tk">TIM_ICSelection_DirectTI</a>;</td></tr>
<tr name="1990" id="1990">
<td>1990</td><td>  <span class="br">}</span></td></tr>
<tr name="1991" id="1991">
<td>1991</td><td>  <span class="kw">if</span> (<a id="1991c7" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1991c25" class="tk">TIM_Channel</a> <a id="1991c37" class="tk">==</a> <a id="1991c40" class="tk">TIM_Channel_1</a>)</td></tr>
<tr name="1992" id="1992">
<td>1992</td><td>  <span class="br">{</span></td></tr>
<tr name="1993" id="1993">
<td>1993</td><td>    <span class="ct">/* TI1 Configuration */</span></td></tr>
<tr name="1994" id="1994">
<td>1994</td><td>    <a id="1994c5" class="tk">TI1_Config</a>(<a id="1994c16" class="tk">TIMx</a>, <a id="1994c22" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1994c40" class="tk">TIM_ICPolarity</a>, <a id="1994c56" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1994c74" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="1995" id="1995">
<td>1995</td><td>               <a id="1995c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1995c34" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="1996" id="1996">
<td>1996</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="1997" id="1997">
<td>1997</td><td>    <a id="1997c5" class="tk">TIM_SetIC1Prescaler</a>(<a id="1997c25" class="tk">TIMx</a>, <a id="1997c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1997c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="1998" id="1998">
<td>1998</td><td>    <span class="ct">/* TI2 Configuration */</span></td></tr>
<tr name="1999" id="1999">
<td>1999</td><td>    <a id="1999c5" class="tk">TI2_Config</a>(<a id="1999c16" class="tk">TIMx</a>, <a id="1999c22" class="tk">icoppositepolarity</a>, <a id="1999c42" class="tk">icoppositeselection</a>, <a id="1999c63" class="tk">TIM_ICInitStruct</a>-&gt;<a id="1999c81" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="2000" id="2000">
<td>2000</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="2001" id="2001">
<td>2001</td><td>    <a id="2001c5" class="tk">TIM_SetIC2Prescaler</a>(<a id="2001c25" class="tk">TIMx</a>, <a id="2001c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2001c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="2002" id="2002">
<td>2002</td><td>  <span class="br">}</span></td></tr>
<tr name="2003" id="2003">
<td>2003</td><td>  <span class="kw">else</span></td></tr>
<tr name="2004" id="2004">
<td>2004</td><td>  <span class="br">{</span> </td></tr>
<tr name="2005" id="2005">
<td>2005</td><td>    <span class="ct">/* TI2 Configuration */</span></td></tr>
<tr name="2006" id="2006">
<td>2006</td><td>    <a id="2006c5" class="tk">TI2_Config</a>(<a id="2006c16" class="tk">TIMx</a>, <a id="2006c22" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2006c40" class="tk">TIM_ICPolarity</a>, <a id="2006c56" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2006c74" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="2007" id="2007">
<td>2007</td><td>               <a id="2007c16" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2007c34" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="2008" id="2008">
<td>2008</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="2009" id="2009">
<td>2009</td><td>    <a id="2009c5" class="tk">TIM_SetIC2Prescaler</a>(<a id="2009c25" class="tk">TIMx</a>, <a id="2009c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2009c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="2010" id="2010">
<td>2010</td><td>    <span class="ct">/* TI1 Configuration */</span></td></tr>
<tr name="2011" id="2011">
<td>2011</td><td>    <a id="2011c5" class="tk">TI1_Config</a>(<a id="2011c16" class="tk">TIMx</a>, <a id="2011c22" class="tk">icoppositepolarity</a>, <a id="2011c42" class="tk">icoppositeselection</a>, <a id="2011c63" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2011c81" class="tk">TIM_ICFilter</a>);</td></tr>
<tr name="2012" id="2012">
<td>2012</td><td>    <span class="ct">/* Set the Input Capture Prescaler value */</span></td></tr>
<tr name="2013" id="2013">
<td>2013</td><td>    <a id="2013c5" class="tk">TIM_SetIC1Prescaler</a>(<a id="2013c25" class="tk">TIMx</a>, <a id="2013c31" class="tk">TIM_ICInitStruct</a>-&gt;<a id="2013c49" class="tk">TIM_ICPrescaler</a>);</td></tr>
<tr name="2014" id="2014">
<td>2014</td><td>  <span class="br">}</span></td></tr>
<tr name="2015" id="2015">
<td>2015</td><td><span class="br">}</span></td></tr>
<tr name="2016" id="2016">
<td>2016</td><td></td></tr>
<tr name="2017" id="2017">
<td>2017</td><td><span class="ct">/**</span></td></tr>
<tr name="2018" id="2018">
<td>2018</td><td><span class="ct">  * @brief  Gets the TIMx Input Capture 1 value.</span></td></tr>
<tr name="2019" id="2019">
<td>2019</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="2020" id="2020">
<td>2020</td><td><span class="ct">  * @retval Capture Compare 1 Register value.</span></td></tr>
<tr name="2021" id="2021">
<td>2021</td><td><span class="ct">  */</span></td></tr>
<tr name="2022" id="2022">
<td>2022</td><td><a id="2022c1" class="tk">uint32_t</a> <a id="2022c10" class="tk">TIM_GetCapture1</a>(<a id="2022c26" class="tk">TIM_TypeDef</a><a id="2022c37" class="tk">*</a> <a id="2022c39" class="tk">TIMx</a>)</td></tr>
<tr name="2023" id="2023">
<td>2023</td><td><span class="br">{</span></td></tr>
<tr name="2024" id="2024">
<td>2024</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2025" id="2025">
<td>2025</td><td>  <a id="2025c3" class="tk">assert_param</a>(<a id="2025c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="2025c36" class="tk">TIMx</a>));</td></tr>
<tr name="2026" id="2026">
<td>2026</td><td></td></tr>
<tr name="2027" id="2027">
<td>2027</td><td>  <span class="ct">/* Get the Capture 1 Register value */</span></td></tr>
<tr name="2028" id="2028">
<td>2028</td><td>  <span class="kw">return</span> <a id="2028c10" class="tk">TIMx</a>-&gt;<a id="2028c16" class="tk">CCR1</a>;</td></tr>
<tr name="2029" id="2029">
<td>2029</td><td><span class="br">}</span></td></tr>
<tr name="2030" id="2030">
<td>2030</td><td></td></tr>
<tr name="2031" id="2031">
<td>2031</td><td><span class="ct">/**</span></td></tr>
<tr name="2032" id="2032">
<td>2032</td><td><span class="ct">  * @brief  Gets the TIMx Input Capture 2 value.</span></td></tr>
<tr name="2033" id="2033">
<td>2033</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="2034" id="2034">
<td>2034</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="2035" id="2035">
<td>2035</td><td><span class="ct">  * @retval Capture Compare 2 Register value.</span></td></tr>
<tr name="2036" id="2036">
<td>2036</td><td><span class="ct">  */</span></td></tr>
<tr name="2037" id="2037">
<td>2037</td><td><a id="2037c1" class="tk">uint32_t</a> <a id="2037c10" class="tk">TIM_GetCapture2</a>(<a id="2037c26" class="tk">TIM_TypeDef</a><a id="2037c37" class="tk">*</a> <a id="2037c39" class="tk">TIMx</a>)</td></tr>
<tr name="2038" id="2038">
<td>2038</td><td><span class="br">{</span></td></tr>
<tr name="2039" id="2039">
<td>2039</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2040" id="2040">
<td>2040</td><td>  <a id="2040c3" class="tk">assert_param</a>(<a id="2040c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="2040c36" class="tk">TIMx</a>));</td></tr>
<tr name="2041" id="2041">
<td>2041</td><td></td></tr>
<tr name="2042" id="2042">
<td>2042</td><td>  <span class="ct">/* Get the Capture 2 Register value */</span></td></tr>
<tr name="2043" id="2043">
<td>2043</td><td>  <span class="kw">return</span> <a id="2043c10" class="tk">TIMx</a>-&gt;<a id="2043c16" class="tk">CCR2</a>;</td></tr>
<tr name="2044" id="2044">
<td>2044</td><td><span class="br">}</span></td></tr>
<tr name="2045" id="2045">
<td>2045</td><td></td></tr>
<tr name="2046" id="2046">
<td>2046</td><td><span class="ct">/**</span></td></tr>
<tr name="2047" id="2047">
<td>2047</td><td><span class="ct">  * @brief  Gets the TIMx Input Capture 3 value.</span></td></tr>
<tr name="2048" id="2048">
<td>2048</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2049" id="2049">
<td>2049</td><td><span class="ct">  * @retval Capture Compare 3 Register value.</span></td></tr>
<tr name="2050" id="2050">
<td>2050</td><td><span class="ct">  */</span></td></tr>
<tr name="2051" id="2051">
<td>2051</td><td><a id="2051c1" class="tk">uint32_t</a> <a id="2051c10" class="tk">TIM_GetCapture3</a>(<a id="2051c26" class="tk">TIM_TypeDef</a><a id="2051c37" class="tk">*</a> <a id="2051c39" class="tk">TIMx</a>)</td></tr>
<tr name="2052" id="2052">
<td>2052</td><td><span class="br">{</span></td></tr>
<tr name="2053" id="2053">
<td>2053</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2054" id="2054">
<td>2054</td><td>  <a id="2054c3" class="tk">assert_param</a>(<a id="2054c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2054c36" class="tk">TIMx</a>)); </td></tr>
<tr name="2055" id="2055">
<td>2055</td><td></td></tr>
<tr name="2056" id="2056">
<td>2056</td><td>  <span class="ct">/* Get the Capture 3 Register value */</span></td></tr>
<tr name="2057" id="2057">
<td>2057</td><td>  <span class="kw">return</span> <a id="2057c10" class="tk">TIMx</a>-&gt;<a id="2057c16" class="tk">CCR3</a>;</td></tr>
<tr name="2058" id="2058">
<td>2058</td><td><span class="br">}</span></td></tr>
<tr name="2059" id="2059">
<td>2059</td><td></td></tr>
<tr name="2060" id="2060">
<td>2060</td><td><span class="ct">/**</span></td></tr>
<tr name="2061" id="2061">
<td>2061</td><td><span class="ct">  * @brief  Gets the TIMx Input Capture 4 value.</span></td></tr>
<tr name="2062" id="2062">
<td>2062</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2063" id="2063">
<td>2063</td><td><span class="ct">  * @retval Capture Compare 4 Register value.</span></td></tr>
<tr name="2064" id="2064">
<td>2064</td><td><span class="ct">  */</span></td></tr>
<tr name="2065" id="2065">
<td>2065</td><td><a id="2065c1" class="tk">uint32_t</a> <a id="2065c10" class="tk">TIM_GetCapture4</a>(<a id="2065c26" class="tk">TIM_TypeDef</a><a id="2065c37" class="tk">*</a> <a id="2065c39" class="tk">TIMx</a>)</td></tr>
<tr name="2066" id="2066">
<td>2066</td><td><span class="br">{</span></td></tr>
<tr name="2067" id="2067">
<td>2067</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2068" id="2068">
<td>2068</td><td>  <a id="2068c3" class="tk">assert_param</a>(<a id="2068c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2068c36" class="tk">TIMx</a>));</td></tr>
<tr name="2069" id="2069">
<td>2069</td><td></td></tr>
<tr name="2070" id="2070">
<td>2070</td><td>  <span class="ct">/* Get the Capture 4 Register value */</span></td></tr>
<tr name="2071" id="2071">
<td>2071</td><td>  <span class="kw">return</span> <a id="2071c10" class="tk">TIMx</a>-&gt;<a id="2071c16" class="tk">CCR4</a>;</td></tr>
<tr name="2072" id="2072">
<td>2072</td><td><span class="br">}</span></td></tr>
<tr name="2073" id="2073">
<td>2073</td><td></td></tr>
<tr name="2074" id="2074">
<td>2074</td><td><span class="ct">/**</span></td></tr>
<tr name="2075" id="2075">
<td>2075</td><td><span class="ct">  * @brief  Sets the TIMx Input Capture 1 prescaler.</span></td></tr>
<tr name="2076" id="2076">
<td>2076</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.</span></td></tr>
<tr name="2077" id="2077">
<td>2077</td><td><span class="ct">  * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.</span></td></tr>
<tr name="2078" id="2078">
<td>2078</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2079" id="2079">
<td>2079</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV1: no prescaler</span></td></tr>
<tr name="2080" id="2080">
<td>2080</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events</span></td></tr>
<tr name="2081" id="2081">
<td>2081</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events</span></td></tr>
<tr name="2082" id="2082">
<td>2082</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events</span></td></tr>
<tr name="2083" id="2083">
<td>2083</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2084" id="2084">
<td>2084</td><td><span class="ct">  */</span></td></tr>
<tr name="2085" id="2085">
<td>2085</td><td><span class="kw">void</span> <a id="2085c6" class="tk">TIM_SetIC1Prescaler</a>(<a id="2085c26" class="tk">TIM_TypeDef</a><a id="2085c37" class="tk">*</a> <a id="2085c39" class="tk">TIMx</a>, <a id="2085c45" class="tk">uint16_t</a> <a id="2085c54" class="tk">TIM_ICPSC</a>)</td></tr>
<tr name="2086" id="2086">
<td>2086</td><td><span class="br">{</span></td></tr>
<tr name="2087" id="2087">
<td>2087</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2088" id="2088">
<td>2088</td><td>  <a id="2088c3" class="tk">assert_param</a>(<a id="2088c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="2088c36" class="tk">TIMx</a>));</td></tr>
<tr name="2089" id="2089">
<td>2089</td><td>  <a id="2089c3" class="tk">assert_param</a>(<a id="2089c16" class="tk">IS_TIM_IC_PRESCALER</a>(<a id="2089c36" class="tk">TIM_ICPSC</a>));</td></tr>
<tr name="2090" id="2090">
<td>2090</td><td></td></tr>
<tr name="2091" id="2091">
<td>2091</td><td>  <span class="ct">/* Reset the IC1PSC Bits */</span></td></tr>
<tr name="2092" id="2092">
<td>2092</td><td>  <a id="2092c3" class="tk">TIMx</a>-&gt;<a id="2092c9" class="tk">CCMR1</a> <a id="2092c15" class="tk">&amp;=</a> (<a id="2092c19" class="tk">uint16_t</a>)<a id="2092c28" class="tk">~</a><a id="2092c29" class="tk">TIM_CCMR1_IC1PSC</a>;</td></tr>
<tr name="2093" id="2093">
<td>2093</td><td></td></tr>
<tr name="2094" id="2094">
<td>2094</td><td>  <span class="ct">/* Set the IC1PSC value */</span></td></tr>
<tr name="2095" id="2095">
<td>2095</td><td>  <a id="2095c3" class="tk">TIMx</a>-&gt;<a id="2095c9" class="tk">CCMR1</a> <a id="2095c15" class="tk">|=</a> <a id="2095c18" class="tk">TIM_ICPSC</a>;</td></tr>
<tr name="2096" id="2096">
<td>2096</td><td><span class="br">}</span></td></tr>
<tr name="2097" id="2097">
<td>2097</td><td></td></tr>
<tr name="2098" id="2098">
<td>2098</td><td><span class="ct">/**</span></td></tr>
<tr name="2099" id="2099">
<td>2099</td><td><span class="ct">  * @brief  Sets the TIMx Input Capture 2 prescaler.</span></td></tr>
<tr name="2100" id="2100">
<td>2100</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="2101" id="2101">
<td>2101</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="2102" id="2102">
<td>2102</td><td><span class="ct">  * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.</span></td></tr>
<tr name="2103" id="2103">
<td>2103</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2104" id="2104">
<td>2104</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV1: no prescaler</span></td></tr>
<tr name="2105" id="2105">
<td>2105</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events</span></td></tr>
<tr name="2106" id="2106">
<td>2106</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events</span></td></tr>
<tr name="2107" id="2107">
<td>2107</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events</span></td></tr>
<tr name="2108" id="2108">
<td>2108</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2109" id="2109">
<td>2109</td><td><span class="ct">  */</span></td></tr>
<tr name="2110" id="2110">
<td>2110</td><td><span class="kw">void</span> <a id="2110c6" class="tk">TIM_SetIC2Prescaler</a>(<a id="2110c26" class="tk">TIM_TypeDef</a><a id="2110c37" class="tk">*</a> <a id="2110c39" class="tk">TIMx</a>, <a id="2110c45" class="tk">uint16_t</a> <a id="2110c54" class="tk">TIM_ICPSC</a>)</td></tr>
<tr name="2111" id="2111">
<td>2111</td><td><span class="br">{</span></td></tr>
<tr name="2112" id="2112">
<td>2112</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2113" id="2113">
<td>2113</td><td>  <a id="2113c3" class="tk">assert_param</a>(<a id="2113c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="2113c36" class="tk">TIMx</a>));</td></tr>
<tr name="2114" id="2114">
<td>2114</td><td>  <a id="2114c3" class="tk">assert_param</a>(<a id="2114c16" class="tk">IS_TIM_IC_PRESCALER</a>(<a id="2114c36" class="tk">TIM_ICPSC</a>));</td></tr>
<tr name="2115" id="2115">
<td>2115</td><td></td></tr>
<tr name="2116" id="2116">
<td>2116</td><td>  <span class="ct">/* Reset the IC2PSC Bits */</span></td></tr>
<tr name="2117" id="2117">
<td>2117</td><td>  <a id="2117c3" class="tk">TIMx</a>-&gt;<a id="2117c9" class="tk">CCMR1</a> <a id="2117c15" class="tk">&amp;=</a> (<a id="2117c19" class="tk">uint16_t</a>)<a id="2117c28" class="tk">~</a><a id="2117c29" class="tk">TIM_CCMR1_IC2PSC</a>;</td></tr>
<tr name="2118" id="2118">
<td>2118</td><td></td></tr>
<tr name="2119" id="2119">
<td>2119</td><td>  <span class="ct">/* Set the IC2PSC value */</span></td></tr>
<tr name="2120" id="2120">
<td>2120</td><td>  <a id="2120c3" class="tk">TIMx</a>-&gt;<a id="2120c9" class="tk">CCMR1</a> <a id="2120c15" class="tk">|=</a> (<a id="2120c19" class="tk">uint16_t</a>)(<a id="2120c29" class="tk">TIM_ICPSC</a> <a id="2120c39" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="2121" id="2121">
<td>2121</td><td><span class="br">}</span></td></tr>
<tr name="2122" id="2122">
<td>2122</td><td></td></tr>
<tr name="2123" id="2123">
<td>2123</td><td><span class="ct">/**</span></td></tr>
<tr name="2124" id="2124">
<td>2124</td><td><span class="ct">  * @brief  Sets the TIMx Input Capture 3 prescaler.</span></td></tr>
<tr name="2125" id="2125">
<td>2125</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2126" id="2126">
<td>2126</td><td><span class="ct">  * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.</span></td></tr>
<tr name="2127" id="2127">
<td>2127</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2128" id="2128">
<td>2128</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV1: no prescaler</span></td></tr>
<tr name="2129" id="2129">
<td>2129</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events</span></td></tr>
<tr name="2130" id="2130">
<td>2130</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events</span></td></tr>
<tr name="2131" id="2131">
<td>2131</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events</span></td></tr>
<tr name="2132" id="2132">
<td>2132</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2133" id="2133">
<td>2133</td><td><span class="ct">  */</span></td></tr>
<tr name="2134" id="2134">
<td>2134</td><td><span class="kw">void</span> <a id="2134c6" class="tk">TIM_SetIC3Prescaler</a>(<a id="2134c26" class="tk">TIM_TypeDef</a><a id="2134c37" class="tk">*</a> <a id="2134c39" class="tk">TIMx</a>, <a id="2134c45" class="tk">uint16_t</a> <a id="2134c54" class="tk">TIM_ICPSC</a>)</td></tr>
<tr name="2135" id="2135">
<td>2135</td><td><span class="br">{</span></td></tr>
<tr name="2136" id="2136">
<td>2136</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2137" id="2137">
<td>2137</td><td>  <a id="2137c3" class="tk">assert_param</a>(<a id="2137c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2137c36" class="tk">TIMx</a>));</td></tr>
<tr name="2138" id="2138">
<td>2138</td><td>  <a id="2138c3" class="tk">assert_param</a>(<a id="2138c16" class="tk">IS_TIM_IC_PRESCALER</a>(<a id="2138c36" class="tk">TIM_ICPSC</a>));</td></tr>
<tr name="2139" id="2139">
<td>2139</td><td></td></tr>
<tr name="2140" id="2140">
<td>2140</td><td>  <span class="ct">/* Reset the IC3PSC Bits */</span></td></tr>
<tr name="2141" id="2141">
<td>2141</td><td>  <a id="2141c3" class="tk">TIMx</a>-&gt;<a id="2141c9" class="tk">CCMR2</a> <a id="2141c15" class="tk">&amp;=</a> (<a id="2141c19" class="tk">uint16_t</a>)<a id="2141c28" class="tk">~</a><a id="2141c29" class="tk">TIM_CCMR2_IC3PSC</a>;</td></tr>
<tr name="2142" id="2142">
<td>2142</td><td></td></tr>
<tr name="2143" id="2143">
<td>2143</td><td>  <span class="ct">/* Set the IC3PSC value */</span></td></tr>
<tr name="2144" id="2144">
<td>2144</td><td>  <a id="2144c3" class="tk">TIMx</a>-&gt;<a id="2144c9" class="tk">CCMR2</a> <a id="2144c15" class="tk">|=</a> <a id="2144c18" class="tk">TIM_ICPSC</a>;</td></tr>
<tr name="2145" id="2145">
<td>2145</td><td><span class="br">}</span></td></tr>
<tr name="2146" id="2146">
<td>2146</td><td></td></tr>
<tr name="2147" id="2147">
<td>2147</td><td><span class="ct">/**</span></td></tr>
<tr name="2148" id="2148">
<td>2148</td><td><span class="ct">  * @brief  Sets the TIMx Input Capture 4 prescaler.</span></td></tr>
<tr name="2149" id="2149">
<td>2149</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2150" id="2150">
<td>2150</td><td><span class="ct">  * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.</span></td></tr>
<tr name="2151" id="2151">
<td>2151</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2152" id="2152">
<td>2152</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV1: no prescaler</span></td></tr>
<tr name="2153" id="2153">
<td>2153</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events</span></td></tr>
<tr name="2154" id="2154">
<td>2154</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events</span></td></tr>
<tr name="2155" id="2155">
<td>2155</td><td><span class="ct">  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events</span></td></tr>
<tr name="2156" id="2156">
<td>2156</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2157" id="2157">
<td>2157</td><td><span class="ct">  */</span></td></tr>
<tr name="2158" id="2158">
<td>2158</td><td><span class="kw">void</span> <a id="2158c6" class="tk">TIM_SetIC4Prescaler</a>(<a id="2158c26" class="tk">TIM_TypeDef</a><a id="2158c37" class="tk">*</a> <a id="2158c39" class="tk">TIMx</a>, <a id="2158c45" class="tk">uint16_t</a> <a id="2158c54" class="tk">TIM_ICPSC</a>)</td></tr>
<tr name="2159" id="2159">
<td>2159</td><td><span class="br">{</span>  </td></tr>
<tr name="2160" id="2160">
<td>2160</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2161" id="2161">
<td>2161</td><td>  <a id="2161c3" class="tk">assert_param</a>(<a id="2161c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2161c36" class="tk">TIMx</a>));</td></tr>
<tr name="2162" id="2162">
<td>2162</td><td>  <a id="2162c3" class="tk">assert_param</a>(<a id="2162c16" class="tk">IS_TIM_IC_PRESCALER</a>(<a id="2162c36" class="tk">TIM_ICPSC</a>));</td></tr>
<tr name="2163" id="2163">
<td>2163</td><td></td></tr>
<tr name="2164" id="2164">
<td>2164</td><td>  <span class="ct">/* Reset the IC4PSC Bits */</span></td></tr>
<tr name="2165" id="2165">
<td>2165</td><td>  <a id="2165c3" class="tk">TIMx</a>-&gt;<a id="2165c9" class="tk">CCMR2</a> <a id="2165c15" class="tk">&amp;=</a> (<a id="2165c19" class="tk">uint16_t</a>)<a id="2165c28" class="tk">~</a><a id="2165c29" class="tk">TIM_CCMR2_IC4PSC</a>;</td></tr>
<tr name="2166" id="2166">
<td>2166</td><td></td></tr>
<tr name="2167" id="2167">
<td>2167</td><td>  <span class="ct">/* Set the IC4PSC value */</span></td></tr>
<tr name="2168" id="2168">
<td>2168</td><td>  <a id="2168c3" class="tk">TIMx</a>-&gt;<a id="2168c9" class="tk">CCMR2</a> <a id="2168c15" class="tk">|=</a> (<a id="2168c19" class="tk">uint16_t</a>)(<a id="2168c29" class="tk">TIM_ICPSC</a> <a id="2168c39" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="2169" id="2169">
<td>2169</td><td><span class="br">}</span></td></tr>
<tr name="2170" id="2170">
<td>2170</td><td><span class="ct">/**</span></td></tr>
<tr name="2171" id="2171">
<td>2171</td><td><span class="ct">  * @}</span></td></tr>
<tr name="2172" id="2172">
<td>2172</td><td><span class="ct">  */</span></td></tr>
<tr name="2173" id="2173">
<td>2173</td><td></td></tr>
<tr name="2174" id="2174">
<td>2174</td><td><span class="ct">/** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features</span></td></tr>
<tr name="2175" id="2175">
<td>2175</td><td><span class="ct"> *  @brief   Advanced-control timers (TIM1 and TIM8) specific features</span></td></tr>
<tr name="2176" id="2176">
<td>2176</td><td><span class="ct"> *</span></td></tr>
<tr name="2177" id="2177">
<td>2177</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="2178" id="2178">
<td>2178</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="2179" id="2179">
<td>2179</td><td><span class="ct">          Advanced-control timers (TIM1 and TIM8) specific features</span></td></tr>
<tr name="2180" id="2180">
<td>2180</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="2181" id="2181">
<td>2181</td><td><span class="ct">  </span></td></tr>
<tr name="2182" id="2182">
<td>2182</td><td><span class="ct">       ===================================================================      </span></td></tr>
<tr name="2183" id="2183">
<td>2183</td><td><span class="ct">              TIM Driver: how to use the Break feature</span></td></tr>
<tr name="2184" id="2184">
<td>2184</td><td><span class="ct">       =================================================================== </span></td></tr>
<tr name="2185" id="2185">
<td>2185</td><td><span class="ct">       After configuring the Timer channel(s) in the appropriate Output Compare mode: </span></td></tr>
<tr name="2186" id="2186">
<td>2186</td><td><span class="ct">                         </span></td></tr>
<tr name="2187" id="2187">
<td>2187</td><td><span class="ct">       1. Fill the TIM_BDTRInitStruct with the desired parameters for the Timer</span></td></tr>
<tr name="2188" id="2188">
<td>2188</td><td><span class="ct">          Break Polarity, dead time, Lock level, the OSSI/OSSR State and the </span></td></tr>
<tr name="2189" id="2189">
<td>2189</td><td><span class="ct">          AOE(automatic output enable).</span></td></tr>
<tr name="2190" id="2190">
<td>2190</td><td><span class="ct">               </span></td></tr>
<tr name="2191" id="2191">
<td>2191</td><td><span class="ct">       2. Call TIM_BDTRConfig(TIMx, &amp;TIM_BDTRInitStruct) to configure the Timer</span></td></tr>
<tr name="2192" id="2192">
<td>2192</td><td><span class="ct">          </span></td></tr>
<tr name="2193" id="2193">
<td>2193</td><td><span class="ct">       3. Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) </span></td></tr>
<tr name="2194" id="2194">
<td>2194</td><td><span class="ct">          </span></td></tr>
<tr name="2195" id="2195">
<td>2195</td><td><span class="ct">       4. Once the break even occurs, the Timer's output signals are put in reset</span></td></tr>
<tr name="2196" id="2196">
<td>2196</td><td><span class="ct">          state or in a known state (according to the configuration made in</span></td></tr>
<tr name="2197" id="2197">
<td>2197</td><td><span class="ct">          TIM_BDTRConfig() function).</span></td></tr>
<tr name="2198" id="2198">
<td>2198</td><td><span class="ct"></span></td></tr>
<tr name="2199" id="2199">
<td>2199</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="2200" id="2200">
<td>2200</td><td><span class="ct">  * @{</span></td></tr>
<tr name="2201" id="2201">
<td>2201</td><td><span class="ct">  */</span></td></tr>
<tr name="2202" id="2202">
<td>2202</td><td></td></tr>
<tr name="2203" id="2203">
<td>2203</td><td><span class="ct">/**</span></td></tr>
<tr name="2204" id="2204">
<td>2204</td><td><span class="ct">  * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State</span></td></tr>
<tr name="2205" id="2205">
<td>2205</td><td><span class="ct">  *         and the AOE(automatic output enable).</span></td></tr>
<tr name="2206" id="2206">
<td>2206</td><td><span class="ct">  * @param  TIMx: where x can be  1 or 8 to select the TIM </span></td></tr>
<tr name="2207" id="2207">
<td>2207</td><td><span class="ct">  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that</span></td></tr>
<tr name="2208" id="2208">
<td>2208</td><td><span class="ct">  *         contains the BDTR Register configuration  information for the TIM peripheral.</span></td></tr>
<tr name="2209" id="2209">
<td>2209</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2210" id="2210">
<td>2210</td><td><span class="ct">  */</span></td></tr>
<tr name="2211" id="2211">
<td>2211</td><td><span class="kw">void</span> <a id="2211c6" class="tk">TIM_BDTRConfig</a>(<a id="2211c21" class="tk">TIM_TypeDef</a><a id="2211c32" class="tk">*</a> <a id="2211c34" class="tk">TIMx</a>, <a id="2211c40" class="tk">TIM_BDTRInitTypeDef</a> <a id="2211c60" class="tk">*</a><a id="2211c61" class="tk">TIM_BDTRInitStruct</a>)</td></tr>
<tr name="2212" id="2212">
<td>2212</td><td><span class="br">{</span></td></tr>
<tr name="2213" id="2213">
<td>2213</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2214" id="2214">
<td>2214</td><td>  <a id="2214c3" class="tk">assert_param</a>(<a id="2214c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="2214c36" class="tk">TIMx</a>));</td></tr>
<tr name="2215" id="2215">
<td>2215</td><td>  <a id="2215c3" class="tk">assert_param</a>(<a id="2215c16" class="tk">IS_TIM_OSSR_STATE</a>(<a id="2215c34" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2215c54" class="tk">TIM_OSSRState</a>));</td></tr>
<tr name="2216" id="2216">
<td>2216</td><td>  <a id="2216c3" class="tk">assert_param</a>(<a id="2216c16" class="tk">IS_TIM_OSSI_STATE</a>(<a id="2216c34" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2216c54" class="tk">TIM_OSSIState</a>));</td></tr>
<tr name="2217" id="2217">
<td>2217</td><td>  <a id="2217c3" class="tk">assert_param</a>(<a id="2217c16" class="tk">IS_TIM_LOCK_LEVEL</a>(<a id="2217c34" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2217c54" class="tk">TIM_LOCKLevel</a>));</td></tr>
<tr name="2218" id="2218">
<td>2218</td><td>  <a id="2218c3" class="tk">assert_param</a>(<a id="2218c16" class="tk">IS_TIM_BREAK_STATE</a>(<a id="2218c35" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2218c55" class="tk">TIM_Break</a>));</td></tr>
<tr name="2219" id="2219">
<td>2219</td><td>  <a id="2219c3" class="tk">assert_param</a>(<a id="2219c16" class="tk">IS_TIM_BREAK_POLARITY</a>(<a id="2219c38" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2219c58" class="tk">TIM_BreakPolarity</a>));</td></tr>
<tr name="2220" id="2220">
<td>2220</td><td>  <a id="2220c3" class="tk">assert_param</a>(<a id="2220c16" class="tk">IS_TIM_AUTOMATIC_OUTPUT_STATE</a>(<a id="2220c46" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2220c66" class="tk">TIM_AutomaticOutput</a>));</td></tr>
<tr name="2221" id="2221">
<td>2221</td><td></td></tr>
<tr name="2222" id="2222">
<td>2222</td><td>  <span class="ct">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span></td></tr>
<tr name="2223" id="2223">
<td>2223</td><td><span class="ct">     the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></td></tr>
<tr name="2224" id="2224">
<td>2224</td><td>  <a id="2224c3" class="tk">TIMx</a>-&gt;<a id="2224c9" class="tk">BDTR</a> = (<a id="2224c17" class="tk">uint32_t</a>)<a id="2224c26" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2224c46" class="tk">TIM_OSSRState</a> <a id="2224c60" class="tk">|</a> <a id="2224c62" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2224c82" class="tk">TIM_OSSIState</a> <a id="2224c96" class="tk">|</a></td></tr>
<tr name="2225" id="2225">
<td>2225</td><td>             <a id="2225c14" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2225c34" class="tk">TIM_LOCKLevel</a> <a id="2225c48" class="tk">|</a> <a id="2225c50" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2225c70" class="tk">TIM_DeadTime</a> <a id="2225c83" class="tk">|</a></td></tr>
<tr name="2226" id="2226">
<td>2226</td><td>             <a id="2226c14" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2226c34" class="tk">TIM_Break</a> <a id="2226c44" class="tk">|</a> <a id="2226c46" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2226c66" class="tk">TIM_BreakPolarity</a> <a id="2226c84" class="tk">|</a></td></tr>
<tr name="2227" id="2227">
<td>2227</td><td>             <a id="2227c14" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2227c34" class="tk">TIM_AutomaticOutput</a>;</td></tr>
<tr name="2228" id="2228">
<td>2228</td><td><span class="br">}</span></td></tr>
<tr name="2229" id="2229">
<td>2229</td><td></td></tr>
<tr name="2230" id="2230">
<td>2230</td><td><span class="ct">/**</span></td></tr>
<tr name="2231" id="2231">
<td>2231</td><td><span class="ct">  * @brief  Fills each TIM_BDTRInitStruct member with its default value.</span></td></tr>
<tr name="2232" id="2232">
<td>2232</td><td><span class="ct">  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which</span></td></tr>
<tr name="2233" id="2233">
<td>2233</td><td><span class="ct">  *         will be initialized.</span></td></tr>
<tr name="2234" id="2234">
<td>2234</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2235" id="2235">
<td>2235</td><td><span class="ct">  */</span></td></tr>
<tr name="2236" id="2236">
<td>2236</td><td><span class="kw">void</span> <a id="2236c6" class="tk">TIM_BDTRStructInit</a>(<a id="2236c25" class="tk">TIM_BDTRInitTypeDef</a><a id="2236c44" class="tk">*</a> <a id="2236c46" class="tk">TIM_BDTRInitStruct</a>)</td></tr>
<tr name="2237" id="2237">
<td>2237</td><td><span class="br">{</span></td></tr>
<tr name="2238" id="2238">
<td>2238</td><td>  <span class="ct">/* Set the default configuration */</span></td></tr>
<tr name="2239" id="2239">
<td>2239</td><td>  <a id="2239c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2239c23" class="tk">TIM_OSSRState</a> = <a id="2239c39" class="tk">TIM_OSSRState_Disable</a>;</td></tr>
<tr name="2240" id="2240">
<td>2240</td><td>  <a id="2240c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2240c23" class="tk">TIM_OSSIState</a> = <a id="2240c39" class="tk">TIM_OSSIState_Disable</a>;</td></tr>
<tr name="2241" id="2241">
<td>2241</td><td>  <a id="2241c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2241c23" class="tk">TIM_LOCKLevel</a> = <a id="2241c39" class="tk">TIM_LOCKLevel_OFF</a>;</td></tr>
<tr name="2242" id="2242">
<td>2242</td><td>  <a id="2242c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2242c23" class="tk">TIM_DeadTime</a> = 0x00;</td></tr>
<tr name="2243" id="2243">
<td>2243</td><td>  <a id="2243c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2243c23" class="tk">TIM_Break</a> = <a id="2243c35" class="tk">TIM_Break_Disable</a>;</td></tr>
<tr name="2244" id="2244">
<td>2244</td><td>  <a id="2244c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2244c23" class="tk">TIM_BreakPolarity</a> = <a id="2244c43" class="tk">TIM_BreakPolarity_Low</a>;</td></tr>
<tr name="2245" id="2245">
<td>2245</td><td>  <a id="2245c3" class="tk">TIM_BDTRInitStruct</a>-&gt;<a id="2245c23" class="tk">TIM_AutomaticOutput</a> = <a id="2245c45" class="tk">TIM_AutomaticOutput_Disable</a>;</td></tr>
<tr name="2246" id="2246">
<td>2246</td><td><span class="br">}</span></td></tr>
<tr name="2247" id="2247">
<td>2247</td><td></td></tr>
<tr name="2248" id="2248">
<td>2248</td><td><span class="ct">/**</span></td></tr>
<tr name="2249" id="2249">
<td>2249</td><td><span class="ct">  * @brief  Enables or disables the TIM peripheral Main Outputs.</span></td></tr>
<tr name="2250" id="2250">
<td>2250</td><td><span class="ct">  * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.</span></td></tr>
<tr name="2251" id="2251">
<td>2251</td><td><span class="ct">  * @param  NewState: new state of the TIM peripheral Main Outputs.</span></td></tr>
<tr name="2252" id="2252">
<td>2252</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="2253" id="2253">
<td>2253</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2254" id="2254">
<td>2254</td><td><span class="ct">  */</span></td></tr>
<tr name="2255" id="2255">
<td>2255</td><td><span class="kw">void</span> <a id="2255c6" class="tk">TIM_CtrlPWMOutputs</a>(<a id="2255c25" class="tk">TIM_TypeDef</a><a id="2255c36" class="tk">*</a> <a id="2255c38" class="tk">TIMx</a>, <a id="2255c44" class="tk">FunctionalState</a> <a id="2255c60" class="tk">NewState</a>)</td></tr>
<tr name="2256" id="2256">
<td>2256</td><td><span class="br">{</span></td></tr>
<tr name="2257" id="2257">
<td>2257</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2258" id="2258">
<td>2258</td><td>  <a id="2258c3" class="tk">assert_param</a>(<a id="2258c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="2258c36" class="tk">TIMx</a>));</td></tr>
<tr name="2259" id="2259">
<td>2259</td><td>  <a id="2259c3" class="tk">assert_param</a>(<a id="2259c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="2259c36" class="tk">NewState</a>));</td></tr>
<tr name="2260" id="2260">
<td>2260</td><td></td></tr>
<tr name="2261" id="2261">
<td>2261</td><td>  <span class="kw">if</span> (<a id="2261c7" class="tk">NewState</a> <a id="2261c16" class="tk">!=</a> <a id="2261c19" class="tk">DISABLE</a>)</td></tr>
<tr name="2262" id="2262">
<td>2262</td><td>  <span class="br">{</span></td></tr>
<tr name="2263" id="2263">
<td>2263</td><td>    <span class="ct">/* Enable the TIM Main Output */</span></td></tr>
<tr name="2264" id="2264">
<td>2264</td><td>    <a id="2264c5" class="tk">TIMx</a>-&gt;<a id="2264c11" class="tk">BDTR</a> <a id="2264c16" class="tk">|=</a> <a id="2264c19" class="tk">TIM_BDTR_MOE</a>;</td></tr>
<tr name="2265" id="2265">
<td>2265</td><td>  <span class="br">}</span></td></tr>
<tr name="2266" id="2266">
<td>2266</td><td>  <span class="kw">else</span></td></tr>
<tr name="2267" id="2267">
<td>2267</td><td>  <span class="br">{</span></td></tr>
<tr name="2268" id="2268">
<td>2268</td><td>    <span class="ct">/* Disable the TIM Main Output */</span></td></tr>
<tr name="2269" id="2269">
<td>2269</td><td>    <a id="2269c5" class="tk">TIMx</a>-&gt;<a id="2269c11" class="tk">BDTR</a> <a id="2269c16" class="tk">&amp;=</a> (<a id="2269c20" class="tk">uint16_t</a>)<a id="2269c29" class="tk">~</a><a id="2269c30" class="tk">TIM_BDTR_MOE</a>;</td></tr>
<tr name="2270" id="2270">
<td>2270</td><td>  <span class="br">}</span>  </td></tr>
<tr name="2271" id="2271">
<td>2271</td><td><span class="br">}</span></td></tr>
<tr name="2272" id="2272">
<td>2272</td><td></td></tr>
<tr name="2273" id="2273">
<td>2273</td><td><span class="ct">/**</span></td></tr>
<tr name="2274" id="2274">
<td>2274</td><td><span class="ct">  * @brief  Selects the TIM peripheral Commutation event.</span></td></tr>
<tr name="2275" id="2275">
<td>2275</td><td><span class="ct">  * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral</span></td></tr>
<tr name="2276" id="2276">
<td>2276</td><td><span class="ct">  * @param  NewState: new state of the Commutation event.</span></td></tr>
<tr name="2277" id="2277">
<td>2277</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="2278" id="2278">
<td>2278</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2279" id="2279">
<td>2279</td><td><span class="ct">  */</span></td></tr>
<tr name="2280" id="2280">
<td>2280</td><td><span class="kw">void</span> <a id="2280c6" class="tk">TIM_SelectCOM</a>(<a id="2280c20" class="tk">TIM_TypeDef</a><a id="2280c31" class="tk">*</a> <a id="2280c33" class="tk">TIMx</a>, <a id="2280c39" class="tk">FunctionalState</a> <a id="2280c55" class="tk">NewState</a>)</td></tr>
<tr name="2281" id="2281">
<td>2281</td><td><span class="br">{</span></td></tr>
<tr name="2282" id="2282">
<td>2282</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2283" id="2283">
<td>2283</td><td>  <a id="2283c3" class="tk">assert_param</a>(<a id="2283c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="2283c36" class="tk">TIMx</a>));</td></tr>
<tr name="2284" id="2284">
<td>2284</td><td>  <a id="2284c3" class="tk">assert_param</a>(<a id="2284c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="2284c36" class="tk">NewState</a>));</td></tr>
<tr name="2285" id="2285">
<td>2285</td><td></td></tr>
<tr name="2286" id="2286">
<td>2286</td><td>  <span class="kw">if</span> (<a id="2286c7" class="tk">NewState</a> <a id="2286c16" class="tk">!=</a> <a id="2286c19" class="tk">DISABLE</a>)</td></tr>
<tr name="2287" id="2287">
<td>2287</td><td>  <span class="br">{</span></td></tr>
<tr name="2288" id="2288">
<td>2288</td><td>    <span class="ct">/* Set the COM Bit */</span></td></tr>
<tr name="2289" id="2289">
<td>2289</td><td>    <a id="2289c5" class="tk">TIMx</a>-&gt;<a id="2289c11" class="tk">CR2</a> <a id="2289c15" class="tk">|=</a> <a id="2289c18" class="tk">TIM_CR2_CCUS</a>;</td></tr>
<tr name="2290" id="2290">
<td>2290</td><td>  <span class="br">}</span></td></tr>
<tr name="2291" id="2291">
<td>2291</td><td>  <span class="kw">else</span></td></tr>
<tr name="2292" id="2292">
<td>2292</td><td>  <span class="br">{</span></td></tr>
<tr name="2293" id="2293">
<td>2293</td><td>    <span class="ct">/* Reset the COM Bit */</span></td></tr>
<tr name="2294" id="2294">
<td>2294</td><td>    <a id="2294c5" class="tk">TIMx</a>-&gt;<a id="2294c11" class="tk">CR2</a> <a id="2294c15" class="tk">&amp;=</a> (<a id="2294c19" class="tk">uint16_t</a>)<a id="2294c28" class="tk">~</a><a id="2294c29" class="tk">TIM_CR2_CCUS</a>;</td></tr>
<tr name="2295" id="2295">
<td>2295</td><td>  <span class="br">}</span></td></tr>
<tr name="2296" id="2296">
<td>2296</td><td><span class="br">}</span></td></tr>
<tr name="2297" id="2297">
<td>2297</td><td></td></tr>
<tr name="2298" id="2298">
<td>2298</td><td><span class="ct">/**</span></td></tr>
<tr name="2299" id="2299">
<td>2299</td><td><span class="ct">  * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.</span></td></tr>
<tr name="2300" id="2300">
<td>2300</td><td><span class="ct">  * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral</span></td></tr>
<tr name="2301" id="2301">
<td>2301</td><td><span class="ct">  * @param  NewState: new state of the Capture Compare Preload Control bit</span></td></tr>
<tr name="2302" id="2302">
<td>2302</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="2303" id="2303">
<td>2303</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2304" id="2304">
<td>2304</td><td><span class="ct">  */</span></td></tr>
<tr name="2305" id="2305">
<td>2305</td><td><span class="kw">void</span> <a id="2305c6" class="tk">TIM_CCPreloadControl</a>(<a id="2305c27" class="tk">TIM_TypeDef</a><a id="2305c38" class="tk">*</a> <a id="2305c40" class="tk">TIMx</a>, <a id="2305c46" class="tk">FunctionalState</a> <a id="2305c62" class="tk">NewState</a>)</td></tr>
<tr name="2306" id="2306">
<td>2306</td><td><span class="br">{</span> </td></tr>
<tr name="2307" id="2307">
<td>2307</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2308" id="2308">
<td>2308</td><td>  <a id="2308c3" class="tk">assert_param</a>(<a id="2308c16" class="tk">IS_TIM_LIST4_PERIPH</a>(<a id="2308c36" class="tk">TIMx</a>));</td></tr>
<tr name="2309" id="2309">
<td>2309</td><td>  <a id="2309c3" class="tk">assert_param</a>(<a id="2309c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="2309c36" class="tk">NewState</a>));</td></tr>
<tr name="2310" id="2310">
<td>2310</td><td>  <span class="kw">if</span> (<a id="2310c7" class="tk">NewState</a> <a id="2310c16" class="tk">!=</a> <a id="2310c19" class="tk">DISABLE</a>)</td></tr>
<tr name="2311" id="2311">
<td>2311</td><td>  <span class="br">{</span></td></tr>
<tr name="2312" id="2312">
<td>2312</td><td>    <span class="ct">/* Set the CCPC Bit */</span></td></tr>
<tr name="2313" id="2313">
<td>2313</td><td>    <a id="2313c5" class="tk">TIMx</a>-&gt;<a id="2313c11" class="tk">CR2</a> <a id="2313c15" class="tk">|=</a> <a id="2313c18" class="tk">TIM_CR2_CCPC</a>;</td></tr>
<tr name="2314" id="2314">
<td>2314</td><td>  <span class="br">}</span></td></tr>
<tr name="2315" id="2315">
<td>2315</td><td>  <span class="kw">else</span></td></tr>
<tr name="2316" id="2316">
<td>2316</td><td>  <span class="br">{</span></td></tr>
<tr name="2317" id="2317">
<td>2317</td><td>    <span class="ct">/* Reset the CCPC Bit */</span></td></tr>
<tr name="2318" id="2318">
<td>2318</td><td>    <a id="2318c5" class="tk">TIMx</a>-&gt;<a id="2318c11" class="tk">CR2</a> <a id="2318c15" class="tk">&amp;=</a> (<a id="2318c19" class="tk">uint16_t</a>)<a id="2318c28" class="tk">~</a><a id="2318c29" class="tk">TIM_CR2_CCPC</a>;</td></tr>
<tr name="2319" id="2319">
<td>2319</td><td>  <span class="br">}</span></td></tr>
<tr name="2320" id="2320">
<td>2320</td><td><span class="br">}</span></td></tr>
<tr name="2321" id="2321">
<td>2321</td><td><span class="ct">/**</span></td></tr>
<tr name="2322" id="2322">
<td>2322</td><td><span class="ct">  * @}</span></td></tr>
<tr name="2323" id="2323">
<td>2323</td><td><span class="ct">  */</span></td></tr>
<tr name="2324" id="2324">
<td>2324</td><td></td></tr>
<tr name="2325" id="2325">
<td>2325</td><td><span class="ct">/** @defgroup TIM_Group5 Interrupts DMA and flags management functions</span></td></tr>
<tr name="2326" id="2326">
<td>2326</td><td><span class="ct"> *  @brief    Interrupts, DMA and flags management functions </span></td></tr>
<tr name="2327" id="2327">
<td>2327</td><td><span class="ct"> *</span></td></tr>
<tr name="2328" id="2328">
<td>2328</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="2329" id="2329">
<td>2329</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="2330" id="2330">
<td>2330</td><td><span class="ct">                 Interrupts, DMA and flags management functions</span></td></tr>
<tr name="2331" id="2331">
<td>2331</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="2332" id="2332">
<td>2332</td><td><span class="ct"></span></td></tr>
<tr name="2333" id="2333">
<td>2333</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="2334" id="2334">
<td>2334</td><td><span class="ct">  * @{</span></td></tr>
<tr name="2335" id="2335">
<td>2335</td><td><span class="ct">  */</span></td></tr>
<tr name="2336" id="2336">
<td>2336</td><td></td></tr>
<tr name="2337" id="2337">
<td>2337</td><td><span class="ct">/**</span></td></tr>
<tr name="2338" id="2338">
<td>2338</td><td><span class="ct">  * @brief  Enables or disables the specified TIM interrupts.</span></td></tr>
<tr name="2339" id="2339">
<td>2339</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.</span></td></tr>
<tr name="2340" id="2340">
<td>2340</td><td><span class="ct">  * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.</span></td></tr>
<tr name="2341" id="2341">
<td>2341</td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="2342" id="2342">
<td>2342</td><td><span class="ct">  *            @arg TIM_IT_Update: TIM update Interrupt source</span></td></tr>
<tr name="2343" id="2343">
<td>2343</td><td><span class="ct">  *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source</span></td></tr>
<tr name="2344" id="2344">
<td>2344</td><td><span class="ct">  *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source</span></td></tr>
<tr name="2345" id="2345">
<td>2345</td><td><span class="ct">  *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source</span></td></tr>
<tr name="2346" id="2346">
<td>2346</td><td><span class="ct">  *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source</span></td></tr>
<tr name="2347" id="2347">
<td>2347</td><td><span class="ct">  *            @arg TIM_IT_COM: TIM Commutation Interrupt source</span></td></tr>
<tr name="2348" id="2348">
<td>2348</td><td><span class="ct">  *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source</span></td></tr>
<tr name="2349" id="2349">
<td>2349</td><td><span class="ct">  *            @arg TIM_IT_Break: TIM Break Interrupt source</span></td></tr>
<tr name="2350" id="2350">
<td>2350</td><td><span class="ct">  *  </span></td></tr>
<tr name="2351" id="2351">
<td>2351</td><td><span class="ct">  * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used</span></td></tr>
<tr name="2352" id="2352">
<td>2352</td><td><span class="ct">  * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,</span></td></tr>
<tr name="2353" id="2353">
<td>2353</td><td><span class="ct">  *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. </span></td></tr>
<tr name="2354" id="2354">
<td>2354</td><td><span class="ct">  * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can</span></td></tr>
<tr name="2355" id="2355">
<td>2355</td><td><span class="ct">  *          be used: TIM_IT_Update or TIM_IT_CC1   </span></td></tr>
<tr name="2356" id="2356">
<td>2356</td><td><span class="ct">  * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 </span></td></tr>
<tr name="2357" id="2357">
<td>2357</td><td><span class="ct">  *        </span></td></tr>
<tr name="2358" id="2358">
<td>2358</td><td><span class="ct">  * @param  NewState: new state of the TIM interrupts.</span></td></tr>
<tr name="2359" id="2359">
<td>2359</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="2360" id="2360">
<td>2360</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2361" id="2361">
<td>2361</td><td><span class="ct">  */</span></td></tr>
<tr name="2362" id="2362">
<td>2362</td><td><span class="kw">void</span> <a id="2362c6" class="tk">TIM_ITConfig</a>(<a id="2362c19" class="tk">TIM_TypeDef</a><a id="2362c30" class="tk">*</a> <a id="2362c32" class="tk">TIMx</a>, <a id="2362c38" class="tk">uint16_t</a> <a id="2362c47" class="tk">TIM_IT</a>, <a id="2362c55" class="tk">FunctionalState</a> <a id="2362c71" class="tk">NewState</a>)</td></tr>
<tr name="2363" id="2363">
<td>2363</td><td><span class="br">{</span>  </td></tr>
<tr name="2364" id="2364">
<td>2364</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2365" id="2365">
<td>2365</td><td>  <a id="2365c3" class="tk">assert_param</a>(<a id="2365c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="2365c34" class="tk">TIMx</a>));</td></tr>
<tr name="2366" id="2366">
<td>2366</td><td>  <a id="2366c3" class="tk">assert_param</a>(<a id="2366c16" class="tk">IS_TIM_IT</a>(<a id="2366c26" class="tk">TIM_IT</a>));</td></tr>
<tr name="2367" id="2367">
<td>2367</td><td>  <a id="2367c3" class="tk">assert_param</a>(<a id="2367c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="2367c36" class="tk">NewState</a>));</td></tr>
<tr name="2368" id="2368">
<td>2368</td><td>  </td></tr>
<tr name="2369" id="2369">
<td>2369</td><td>  <span class="kw">if</span> (<a id="2369c7" class="tk">NewState</a> <a id="2369c16" class="tk">!=</a> <a id="2369c19" class="tk">DISABLE</a>)</td></tr>
<tr name="2370" id="2370">
<td>2370</td><td>  <span class="br">{</span></td></tr>
<tr name="2371" id="2371">
<td>2371</td><td>    <span class="ct">/* Enable the Interrupt sources */</span></td></tr>
<tr name="2372" id="2372">
<td>2372</td><td>    <a id="2372c5" class="tk">TIMx</a>-&gt;<a id="2372c11" class="tk">DIER</a> <a id="2372c16" class="tk">|=</a> <a id="2372c19" class="tk">TIM_IT</a>;</td></tr>
<tr name="2373" id="2373">
<td>2373</td><td>  <span class="br">}</span></td></tr>
<tr name="2374" id="2374">
<td>2374</td><td>  <span class="kw">else</span></td></tr>
<tr name="2375" id="2375">
<td>2375</td><td>  <span class="br">{</span></td></tr>
<tr name="2376" id="2376">
<td>2376</td><td>    <span class="ct">/* Disable the Interrupt sources */</span></td></tr>
<tr name="2377" id="2377">
<td>2377</td><td>    <a id="2377c5" class="tk">TIMx</a>-&gt;<a id="2377c11" class="tk">DIER</a> <a id="2377c16" class="tk">&amp;=</a> (<a id="2377c20" class="tk">uint16_t</a>)<a id="2377c29" class="tk">~</a><a id="2377c30" class="tk">TIM_IT</a>;</td></tr>
<tr name="2378" id="2378">
<td>2378</td><td>  <span class="br">}</span></td></tr>
<tr name="2379" id="2379">
<td>2379</td><td><span class="br">}</span></td></tr>
<tr name="2380" id="2380">
<td>2380</td><td></td></tr>
<tr name="2381" id="2381">
<td>2381</td><td><span class="ct">/**</span></td></tr>
<tr name="2382" id="2382">
<td>2382</td><td><span class="ct">  * @brief  Configures the TIMx event to be generate by software.</span></td></tr>
<tr name="2383" id="2383">
<td>2383</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="2384" id="2384">
<td>2384</td><td><span class="ct">  * @param  TIM_EventSource: specifies the event source.</span></td></tr>
<tr name="2385" id="2385">
<td>2385</td><td><span class="ct">  *          This parameter can be one or more of the following values:	   </span></td></tr>
<tr name="2386" id="2386">
<td>2386</td><td><span class="ct">  *            @arg TIM_EventSource_Update: Timer update Event source</span></td></tr>
<tr name="2387" id="2387">
<td>2387</td><td><span class="ct">  *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source</span></td></tr>
<tr name="2388" id="2388">
<td>2388</td><td><span class="ct">  *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source</span></td></tr>
<tr name="2389" id="2389">
<td>2389</td><td><span class="ct">  *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source</span></td></tr>
<tr name="2390" id="2390">
<td>2390</td><td><span class="ct">  *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source</span></td></tr>
<tr name="2391" id="2391">
<td>2391</td><td><span class="ct">  *            @arg TIM_EventSource_COM: Timer COM event source  </span></td></tr>
<tr name="2392" id="2392">
<td>2392</td><td><span class="ct">  *            @arg TIM_EventSource_Trigger: Timer Trigger Event source</span></td></tr>
<tr name="2393" id="2393">
<td>2393</td><td><span class="ct">  *            @arg TIM_EventSource_Break: Timer Break event source</span></td></tr>
<tr name="2394" id="2394">
<td>2394</td><td><span class="ct">  * </span></td></tr>
<tr name="2395" id="2395">
<td>2395</td><td><span class="ct">  * @note   TIM6 and TIM7 can only generate an update event. </span></td></tr>
<tr name="2396" id="2396">
<td>2396</td><td><span class="ct">  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.</span></td></tr>
<tr name="2397" id="2397">
<td>2397</td><td><span class="ct">  *        </span></td></tr>
<tr name="2398" id="2398">
<td>2398</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2399" id="2399">
<td>2399</td><td><span class="ct">  */</span></td></tr>
<tr name="2400" id="2400">
<td>2400</td><td><span class="kw">void</span> <a id="2400c6" class="tk">TIM_GenerateEvent</a>(<a id="2400c24" class="tk">TIM_TypeDef</a><a id="2400c35" class="tk">*</a> <a id="2400c37" class="tk">TIMx</a>, <a id="2400c43" class="tk">uint16_t</a> <a id="2400c52" class="tk">TIM_EventSource</a>)</td></tr>
<tr name="2401" id="2401">
<td>2401</td><td><span class="br">{</span> </td></tr>
<tr name="2402" id="2402">
<td>2402</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2403" id="2403">
<td>2403</td><td>  <a id="2403c3" class="tk">assert_param</a>(<a id="2403c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="2403c34" class="tk">TIMx</a>));</td></tr>
<tr name="2404" id="2404">
<td>2404</td><td>  <a id="2404c3" class="tk">assert_param</a>(<a id="2404c16" class="tk">IS_TIM_EVENT_SOURCE</a>(<a id="2404c36" class="tk">TIM_EventSource</a>));</td></tr>
<tr name="2405" id="2405">
<td>2405</td><td> </td></tr>
<tr name="2406" id="2406">
<td>2406</td><td>  <span class="ct">/* Set the event sources */</span></td></tr>
<tr name="2407" id="2407">
<td>2407</td><td>  <a id="2407c3" class="tk">TIMx</a>-&gt;<a id="2407c9" class="tk">EGR</a> = <a id="2407c15" class="tk">TIM_EventSource</a>;</td></tr>
<tr name="2408" id="2408">
<td>2408</td><td><span class="br">}</span></td></tr>
<tr name="2409" id="2409">
<td>2409</td><td></td></tr>
<tr name="2410" id="2410">
<td>2410</td><td><span class="ct">/**</span></td></tr>
<tr name="2411" id="2411">
<td>2411</td><td><span class="ct">  * @brief  Checks whether the specified TIM flag is set or not.</span></td></tr>
<tr name="2412" id="2412">
<td>2412</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="2413" id="2413">
<td>2413</td><td><span class="ct">  * @param  TIM_FLAG: specifies the flag to check.</span></td></tr>
<tr name="2414" id="2414">
<td>2414</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2415" id="2415">
<td>2415</td><td><span class="ct">  *            @arg TIM_FLAG_Update: TIM update Flag</span></td></tr>
<tr name="2416" id="2416">
<td>2416</td><td><span class="ct">  *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag</span></td></tr>
<tr name="2417" id="2417">
<td>2417</td><td><span class="ct">  *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag</span></td></tr>
<tr name="2418" id="2418">
<td>2418</td><td><span class="ct">  *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag</span></td></tr>
<tr name="2419" id="2419">
<td>2419</td><td><span class="ct">  *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag</span></td></tr>
<tr name="2420" id="2420">
<td>2420</td><td><span class="ct">  *            @arg TIM_FLAG_COM: TIM Commutation Flag</span></td></tr>
<tr name="2421" id="2421">
<td>2421</td><td><span class="ct">  *            @arg TIM_FLAG_Trigger: TIM Trigger Flag</span></td></tr>
<tr name="2422" id="2422">
<td>2422</td><td><span class="ct">  *            @arg TIM_FLAG_Break: TIM Break Flag</span></td></tr>
<tr name="2423" id="2423">
<td>2423</td><td><span class="ct">  *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag</span></td></tr>
<tr name="2424" id="2424">
<td>2424</td><td><span class="ct">  *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag</span></td></tr>
<tr name="2425" id="2425">
<td>2425</td><td><span class="ct">  *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag</span></td></tr>
<tr name="2426" id="2426">
<td>2426</td><td><span class="ct">  *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag</span></td></tr>
<tr name="2427" id="2427">
<td>2427</td><td><span class="ct">  *</span></td></tr>
<tr name="2428" id="2428">
<td>2428</td><td><span class="ct">  * @note   TIM6 and TIM7 can have only one update flag. </span></td></tr>
<tr name="2429" id="2429">
<td>2429</td><td><span class="ct">  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    </span></td></tr>
<tr name="2430" id="2430">
<td>2430</td><td><span class="ct">  *</span></td></tr>
<tr name="2431" id="2431">
<td>2431</td><td><span class="ct">  * @retval The new state of TIM_FLAG (SET or RESET).</span></td></tr>
<tr name="2432" id="2432">
<td>2432</td><td><span class="ct">  */</span></td></tr>
<tr name="2433" id="2433">
<td>2433</td><td><a id="2433c1" class="tk">FlagStatus</a> <a id="2433c12" class="tk">TIM_GetFlagStatus</a>(<a id="2433c30" class="tk">TIM_TypeDef</a><a id="2433c41" class="tk">*</a> <a id="2433c43" class="tk">TIMx</a>, <a id="2433c49" class="tk">uint16_t</a> <a id="2433c58" class="tk">TIM_FLAG</a>)</td></tr>
<tr name="2434" id="2434">
<td>2434</td><td><span class="br">{</span> </td></tr>
<tr name="2435" id="2435">
<td>2435</td><td>  <a id="2435c3" class="tk">ITStatus</a> <a id="2435c12" class="tk">bitstatus</a> = <a id="2435c24" class="tk">RESET</a>;  </td></tr>
<tr name="2436" id="2436">
<td>2436</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2437" id="2437">
<td>2437</td><td>  <a id="2437c3" class="tk">assert_param</a>(<a id="2437c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="2437c34" class="tk">TIMx</a>));</td></tr>
<tr name="2438" id="2438">
<td>2438</td><td>  <a id="2438c3" class="tk">assert_param</a>(<a id="2438c16" class="tk">IS_TIM_GET_FLAG</a>(<a id="2438c32" class="tk">TIM_FLAG</a>));</td></tr>
<tr name="2439" id="2439">
<td>2439</td><td></td></tr>
<tr name="2440" id="2440">
<td>2440</td><td>  </td></tr>
<tr name="2441" id="2441">
<td>2441</td><td>  <span class="kw">if</span> ((<a id="2441c8" class="tk">TIMx</a>-&gt;<a id="2441c14" class="tk">SR</a> <a id="2441c17" class="tk">&amp;</a> <a id="2441c19" class="tk">TIM_FLAG</a>) <a id="2441c29" class="tk">!=</a> (<a id="2441c33" class="tk">uint16_t</a>)<a id="2441c42" class="tk">RESET</a>)</td></tr>
<tr name="2442" id="2442">
<td>2442</td><td>  <span class="br">{</span></td></tr>
<tr name="2443" id="2443">
<td>2443</td><td>    <a id="2443c5" class="tk">bitstatus</a> = <a id="2443c17" class="tk">SET</a>;</td></tr>
<tr name="2444" id="2444">
<td>2444</td><td>  <span class="br">}</span></td></tr>
<tr name="2445" id="2445">
<td>2445</td><td>  <span class="kw">else</span></td></tr>
<tr name="2446" id="2446">
<td>2446</td><td>  <span class="br">{</span></td></tr>
<tr name="2447" id="2447">
<td>2447</td><td>    <a id="2447c5" class="tk">bitstatus</a> = <a id="2447c17" class="tk">RESET</a>;</td></tr>
<tr name="2448" id="2448">
<td>2448</td><td>  <span class="br">}</span></td></tr>
<tr name="2449" id="2449">
<td>2449</td><td>  <span class="kw">return</span> <a id="2449c10" class="tk">bitstatus</a>;</td></tr>
<tr name="2450" id="2450">
<td>2450</td><td><span class="br">}</span></td></tr>
<tr name="2451" id="2451">
<td>2451</td><td></td></tr>
<tr name="2452" id="2452">
<td>2452</td><td><span class="ct">/**</span></td></tr>
<tr name="2453" id="2453">
<td>2453</td><td><span class="ct">  * @brief  Clears the TIMx's pending flags.</span></td></tr>
<tr name="2454" id="2454">
<td>2454</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="2455" id="2455">
<td>2455</td><td><span class="ct">  * @param  TIM_FLAG: specifies the flag bit to clear.</span></td></tr>
<tr name="2456" id="2456">
<td>2456</td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="2457" id="2457">
<td>2457</td><td><span class="ct">  *            @arg TIM_FLAG_Update: TIM update Flag</span></td></tr>
<tr name="2458" id="2458">
<td>2458</td><td><span class="ct">  *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag</span></td></tr>
<tr name="2459" id="2459">
<td>2459</td><td><span class="ct">  *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag</span></td></tr>
<tr name="2460" id="2460">
<td>2460</td><td><span class="ct">  *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag</span></td></tr>
<tr name="2461" id="2461">
<td>2461</td><td><span class="ct">  *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag</span></td></tr>
<tr name="2462" id="2462">
<td>2462</td><td><span class="ct">  *            @arg TIM_FLAG_COM: TIM Commutation Flag</span></td></tr>
<tr name="2463" id="2463">
<td>2463</td><td><span class="ct">  *            @arg TIM_FLAG_Trigger: TIM Trigger Flag</span></td></tr>
<tr name="2464" id="2464">
<td>2464</td><td><span class="ct">  *            @arg TIM_FLAG_Break: TIM Break Flag</span></td></tr>
<tr name="2465" id="2465">
<td>2465</td><td><span class="ct">  *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag</span></td></tr>
<tr name="2466" id="2466">
<td>2466</td><td><span class="ct">  *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag</span></td></tr>
<tr name="2467" id="2467">
<td>2467</td><td><span class="ct">  *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag</span></td></tr>
<tr name="2468" id="2468">
<td>2468</td><td><span class="ct">  *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag</span></td></tr>
<tr name="2469" id="2469">
<td>2469</td><td><span class="ct">  *</span></td></tr>
<tr name="2470" id="2470">
<td>2470</td><td><span class="ct">  * @note   TIM6 and TIM7 can have only one update flag. </span></td></tr>
<tr name="2471" id="2471">
<td>2471</td><td><span class="ct">  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.</span></td></tr>
<tr name="2472" id="2472">
<td>2472</td><td><span class="ct">  *    </span></td></tr>
<tr name="2473" id="2473">
<td>2473</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2474" id="2474">
<td>2474</td><td><span class="ct">  */</span></td></tr>
<tr name="2475" id="2475">
<td>2475</td><td><span class="kw">void</span> <a id="2475c6" class="tk">TIM_ClearFlag</a>(<a id="2475c20" class="tk">TIM_TypeDef</a><a id="2475c31" class="tk">*</a> <a id="2475c33" class="tk">TIMx</a>, <a id="2475c39" class="tk">uint16_t</a> <a id="2475c48" class="tk">TIM_FLAG</a>)</td></tr>
<tr name="2476" id="2476">
<td>2476</td><td><span class="br">{</span>  </td></tr>
<tr name="2477" id="2477">
<td>2477</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2478" id="2478">
<td>2478</td><td>  <a id="2478c3" class="tk">assert_param</a>(<a id="2478c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="2478c34" class="tk">TIMx</a>));</td></tr>
<tr name="2479" id="2479">
<td>2479</td><td>   </td></tr>
<tr name="2480" id="2480">
<td>2480</td><td>  <span class="ct">/* Clear the flags */</span></td></tr>
<tr name="2481" id="2481">
<td>2481</td><td>  <a id="2481c3" class="tk">TIMx</a>-&gt;<a id="2481c9" class="tk">SR</a> = (<a id="2481c15" class="tk">uint16_t</a>)<a id="2481c24" class="tk">~</a><a id="2481c25" class="tk">TIM_FLAG</a>;</td></tr>
<tr name="2482" id="2482">
<td>2482</td><td><span class="br">}</span></td></tr>
<tr name="2483" id="2483">
<td>2483</td><td></td></tr>
<tr name="2484" id="2484">
<td>2484</td><td><span class="ct">/**</span></td></tr>
<tr name="2485" id="2485">
<td>2485</td><td><span class="ct">  * @brief  Checks whether the TIM interrupt has occurred or not.</span></td></tr>
<tr name="2486" id="2486">
<td>2486</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="2487" id="2487">
<td>2487</td><td><span class="ct">  * @param  TIM_IT: specifies the TIM interrupt source to check.</span></td></tr>
<tr name="2488" id="2488">
<td>2488</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2489" id="2489">
<td>2489</td><td><span class="ct">  *            @arg TIM_IT_Update: TIM update Interrupt source</span></td></tr>
<tr name="2490" id="2490">
<td>2490</td><td><span class="ct">  *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source</span></td></tr>
<tr name="2491" id="2491">
<td>2491</td><td><span class="ct">  *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source</span></td></tr>
<tr name="2492" id="2492">
<td>2492</td><td><span class="ct">  *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source</span></td></tr>
<tr name="2493" id="2493">
<td>2493</td><td><span class="ct">  *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source</span></td></tr>
<tr name="2494" id="2494">
<td>2494</td><td><span class="ct">  *            @arg TIM_IT_COM: TIM Commutation Interrupt source</span></td></tr>
<tr name="2495" id="2495">
<td>2495</td><td><span class="ct">  *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source</span></td></tr>
<tr name="2496" id="2496">
<td>2496</td><td><span class="ct">  *            @arg TIM_IT_Break: TIM Break Interrupt source</span></td></tr>
<tr name="2497" id="2497">
<td>2497</td><td><span class="ct">  *</span></td></tr>
<tr name="2498" id="2498">
<td>2498</td><td><span class="ct">  * @note   TIM6 and TIM7 can generate only an update interrupt.</span></td></tr>
<tr name="2499" id="2499">
<td>2499</td><td><span class="ct">  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.</span></td></tr>
<tr name="2500" id="2500">
<td>2500</td><td><span class="ct">  *     </span></td></tr>
<tr name="2501" id="2501">
<td>2501</td><td><span class="ct">  * @retval The new state of the TIM_IT(SET or RESET).</span></td></tr>
<tr name="2502" id="2502">
<td>2502</td><td><span class="ct">  */</span></td></tr>
<tr name="2503" id="2503">
<td>2503</td><td><a id="2503c1" class="tk">ITStatus</a> <a id="2503c10" class="tk">TIM_GetITStatus</a>(<a id="2503c26" class="tk">TIM_TypeDef</a><a id="2503c37" class="tk">*</a> <a id="2503c39" class="tk">TIMx</a>, <a id="2503c45" class="tk">uint16_t</a> <a id="2503c54" class="tk">TIM_IT</a>)</td></tr>
<tr name="2504" id="2504">
<td>2504</td><td><span class="br">{</span></td></tr>
<tr name="2505" id="2505">
<td>2505</td><td>  <a id="2505c3" class="tk">ITStatus</a> <a id="2505c12" class="tk">bitstatus</a> = <a id="2505c24" class="tk">RESET</a>;  </td></tr>
<tr name="2506" id="2506">
<td>2506</td><td>  <a id="2506c3" class="tk">uint16_t</a> <a id="2506c12" class="tk">itstatus</a> = 0x0, <a id="2506c28" class="tk">itenable</a> = 0x0;</td></tr>
<tr name="2507" id="2507">
<td>2507</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2508" id="2508">
<td>2508</td><td>  <a id="2508c3" class="tk">assert_param</a>(<a id="2508c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="2508c34" class="tk">TIMx</a>));</td></tr>
<tr name="2509" id="2509">
<td>2509</td><td>  <a id="2509c3" class="tk">assert_param</a>(<a id="2509c16" class="tk">IS_TIM_GET_IT</a>(<a id="2509c30" class="tk">TIM_IT</a>));</td></tr>
<tr name="2510" id="2510">
<td>2510</td><td>   </td></tr>
<tr name="2511" id="2511">
<td>2511</td><td>  <a id="2511c3" class="tk">itstatus</a> = <a id="2511c14" class="tk">TIMx</a>-&gt;<a id="2511c20" class="tk">SR</a> <a id="2511c23" class="tk">&amp;</a> <a id="2511c25" class="tk">TIM_IT</a>;</td></tr>
<tr name="2512" id="2512">
<td>2512</td><td>  </td></tr>
<tr name="2513" id="2513">
<td>2513</td><td>  <a id="2513c3" class="tk">itenable</a> = <a id="2513c14" class="tk">TIMx</a>-&gt;<a id="2513c20" class="tk">DIER</a> <a id="2513c25" class="tk">&amp;</a> <a id="2513c27" class="tk">TIM_IT</a>;</td></tr>
<tr name="2514" id="2514">
<td>2514</td><td>  <span class="kw">if</span> ((<a id="2514c8" class="tk">itstatus</a> <a id="2514c17" class="tk">!=</a> (<a id="2514c21" class="tk">uint16_t</a>)<a id="2514c30" class="tk">RESET</a>) <a id="2514c37" class="tk">&amp;&amp;</a> (<a id="2514c41" class="tk">itenable</a> <a id="2514c50" class="tk">!=</a> (<a id="2514c54" class="tk">uint16_t</a>)<a id="2514c63" class="tk">RESET</a>))</td></tr>
<tr name="2515" id="2515">
<td>2515</td><td>  <span class="br">{</span></td></tr>
<tr name="2516" id="2516">
<td>2516</td><td>    <a id="2516c5" class="tk">bitstatus</a> = <a id="2516c17" class="tk">SET</a>;</td></tr>
<tr name="2517" id="2517">
<td>2517</td><td>  <span class="br">}</span></td></tr>
<tr name="2518" id="2518">
<td>2518</td><td>  <span class="kw">else</span></td></tr>
<tr name="2519" id="2519">
<td>2519</td><td>  <span class="br">{</span></td></tr>
<tr name="2520" id="2520">
<td>2520</td><td>    <a id="2520c5" class="tk">bitstatus</a> = <a id="2520c17" class="tk">RESET</a>;</td></tr>
<tr name="2521" id="2521">
<td>2521</td><td>  <span class="br">}</span></td></tr>
<tr name="2522" id="2522">
<td>2522</td><td>  <span class="kw">return</span> <a id="2522c10" class="tk">bitstatus</a>;</td></tr>
<tr name="2523" id="2523">
<td>2523</td><td><span class="br">}</span></td></tr>
<tr name="2524" id="2524">
<td>2524</td><td></td></tr>
<tr name="2525" id="2525">
<td>2525</td><td><span class="ct">/**</span></td></tr>
<tr name="2526" id="2526">
<td>2526</td><td><span class="ct">  * @brief  Clears the TIMx's interrupt pending bits.</span></td></tr>
<tr name="2527" id="2527">
<td>2527</td><td><span class="ct">  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.</span></td></tr>
<tr name="2528" id="2528">
<td>2528</td><td><span class="ct">  * @param  TIM_IT: specifies the pending bit to clear.</span></td></tr>
<tr name="2529" id="2529">
<td>2529</td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="2530" id="2530">
<td>2530</td><td><span class="ct">  *            @arg TIM_IT_Update: TIM1 update Interrupt source</span></td></tr>
<tr name="2531" id="2531">
<td>2531</td><td><span class="ct">  *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source</span></td></tr>
<tr name="2532" id="2532">
<td>2532</td><td><span class="ct">  *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source</span></td></tr>
<tr name="2533" id="2533">
<td>2533</td><td><span class="ct">  *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source</span></td></tr>
<tr name="2534" id="2534">
<td>2534</td><td><span class="ct">  *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source</span></td></tr>
<tr name="2535" id="2535">
<td>2535</td><td><span class="ct">  *            @arg TIM_IT_COM: TIM Commutation Interrupt source</span></td></tr>
<tr name="2536" id="2536">
<td>2536</td><td><span class="ct">  *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source</span></td></tr>
<tr name="2537" id="2537">
<td>2537</td><td><span class="ct">  *            @arg TIM_IT_Break: TIM Break Interrupt source</span></td></tr>
<tr name="2538" id="2538">
<td>2538</td><td><span class="ct">  *</span></td></tr>
<tr name="2539" id="2539">
<td>2539</td><td><span class="ct">  * @note   TIM6 and TIM7 can generate only an update interrupt.</span></td></tr>
<tr name="2540" id="2540">
<td>2540</td><td><span class="ct">  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.</span></td></tr>
<tr name="2541" id="2541">
<td>2541</td><td><span class="ct">  *      </span></td></tr>
<tr name="2542" id="2542">
<td>2542</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2543" id="2543">
<td>2543</td><td><span class="ct">  */</span></td></tr>
<tr name="2544" id="2544">
<td>2544</td><td><span class="kw">void</span> <a id="2544c6" class="tk">TIM_ClearITPendingBit</a>(<a id="2544c28" class="tk">TIM_TypeDef</a><a id="2544c39" class="tk">*</a> <a id="2544c41" class="tk">TIMx</a>, <a id="2544c47" class="tk">uint16_t</a> <a id="2544c56" class="tk">TIM_IT</a>)</td></tr>
<tr name="2545" id="2545">
<td>2545</td><td><span class="br">{</span></td></tr>
<tr name="2546" id="2546">
<td>2546</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2547" id="2547">
<td>2547</td><td>  <a id="2547c3" class="tk">assert_param</a>(<a id="2547c16" class="tk">IS_TIM_ALL_PERIPH</a>(<a id="2547c34" class="tk">TIMx</a>));</td></tr>
<tr name="2548" id="2548">
<td>2548</td><td></td></tr>
<tr name="2549" id="2549">
<td>2549</td><td>  <span class="ct">/* Clear the IT pending Bit */</span></td></tr>
<tr name="2550" id="2550">
<td>2550</td><td>  <a id="2550c3" class="tk">TIMx</a>-&gt;<a id="2550c9" class="tk">SR</a> = (<a id="2550c15" class="tk">uint16_t</a>)<a id="2550c24" class="tk">~</a><a id="2550c25" class="tk">TIM_IT</a>;</td></tr>
<tr name="2551" id="2551">
<td>2551</td><td><span class="br">}</span></td></tr>
<tr name="2552" id="2552">
<td>2552</td><td></td></tr>
<tr name="2553" id="2553">
<td>2553</td><td><span class="ct">/**</span></td></tr>
<tr name="2554" id="2554">
<td>2554</td><td><span class="ct">  * @brief  Configures the TIMx's DMA interface.</span></td></tr>
<tr name="2555" id="2555">
<td>2555</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2556" id="2556">
<td>2556</td><td><span class="ct">  * @param  TIM_DMABase: DMA Base address.</span></td></tr>
<tr name="2557" id="2557">
<td>2557</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2558" id="2558">
<td>2558</td><td><span class="ct">  *            @arg TIM_DMABase_CR1  </span></td></tr>
<tr name="2559" id="2559">
<td>2559</td><td><span class="ct">  *            @arg TIM_DMABase_CR2</span></td></tr>
<tr name="2560" id="2560">
<td>2560</td><td><span class="ct">  *            @arg TIM_DMABase_SMCR</span></td></tr>
<tr name="2561" id="2561">
<td>2561</td><td><span class="ct">  *            @arg TIM_DMABase_DIER</span></td></tr>
<tr name="2562" id="2562">
<td>2562</td><td><span class="ct">  *            @arg TIM1_DMABase_SR</span></td></tr>
<tr name="2563" id="2563">
<td>2563</td><td><span class="ct">  *            @arg TIM_DMABase_EGR</span></td></tr>
<tr name="2564" id="2564">
<td>2564</td><td><span class="ct">  *            @arg TIM_DMABase_CCMR1</span></td></tr>
<tr name="2565" id="2565">
<td>2565</td><td><span class="ct">  *            @arg TIM_DMABase_CCMR2</span></td></tr>
<tr name="2566" id="2566">
<td>2566</td><td><span class="ct">  *            @arg TIM_DMABase_CCER</span></td></tr>
<tr name="2567" id="2567">
<td>2567</td><td><span class="ct">  *            @arg TIM_DMABase_CNT   </span></td></tr>
<tr name="2568" id="2568">
<td>2568</td><td><span class="ct">  *            @arg TIM_DMABase_PSC   </span></td></tr>
<tr name="2569" id="2569">
<td>2569</td><td><span class="ct">  *            @arg TIM_DMABase_ARR</span></td></tr>
<tr name="2570" id="2570">
<td>2570</td><td><span class="ct">  *            @arg TIM_DMABase_RCR</span></td></tr>
<tr name="2571" id="2571">
<td>2571</td><td><span class="ct">  *            @arg TIM_DMABase_CCR1</span></td></tr>
<tr name="2572" id="2572">
<td>2572</td><td><span class="ct">  *            @arg TIM_DMABase_CCR2</span></td></tr>
<tr name="2573" id="2573">
<td>2573</td><td><span class="ct">  *            @arg TIM_DMABase_CCR3  </span></td></tr>
<tr name="2574" id="2574">
<td>2574</td><td><span class="ct">  *            @arg TIM_DMABase_CCR4</span></td></tr>
<tr name="2575" id="2575">
<td>2575</td><td><span class="ct">  *            @arg TIM_DMABase_BDTR</span></td></tr>
<tr name="2576" id="2576">
<td>2576</td><td><span class="ct">  *            @arg TIM_DMABase_DCR</span></td></tr>
<tr name="2577" id="2577">
<td>2577</td><td><span class="ct">  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value</span></td></tr>
<tr name="2578" id="2578">
<td>2578</td><td><span class="ct">  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.</span></td></tr>
<tr name="2579" id="2579">
<td>2579</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2580" id="2580">
<td>2580</td><td><span class="ct">  */</span></td></tr>
<tr name="2581" id="2581">
<td>2581</td><td><span class="kw">void</span> <a id="2581c6" class="tk">TIM_DMAConfig</a>(<a id="2581c20" class="tk">TIM_TypeDef</a><a id="2581c31" class="tk">*</a> <a id="2581c33" class="tk">TIMx</a>, <a id="2581c39" class="tk">uint16_t</a> <a id="2581c48" class="tk">TIM_DMABase</a>, <a id="2581c61" class="tk">uint16_t</a> <a id="2581c70" class="tk">TIM_DMABurstLength</a>)</td></tr>
<tr name="2582" id="2582">
<td>2582</td><td><span class="br">{</span></td></tr>
<tr name="2583" id="2583">
<td>2583</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2584" id="2584">
<td>2584</td><td>  <a id="2584c3" class="tk">assert_param</a>(<a id="2584c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2584c36" class="tk">TIMx</a>));</td></tr>
<tr name="2585" id="2585">
<td>2585</td><td>  <a id="2585c3" class="tk">assert_param</a>(<a id="2585c16" class="tk">IS_TIM_DMA_BASE</a>(<a id="2585c32" class="tk">TIM_DMABase</a>)); </td></tr>
<tr name="2586" id="2586">
<td>2586</td><td>  <a id="2586c3" class="tk">assert_param</a>(<a id="2586c16" class="tk">IS_TIM_DMA_LENGTH</a>(<a id="2586c34" class="tk">TIM_DMABurstLength</a>));</td></tr>
<tr name="2587" id="2587">
<td>2587</td><td></td></tr>
<tr name="2588" id="2588">
<td>2588</td><td>  <span class="ct">/* Set the DMA Base and the DMA Burst Length */</span></td></tr>
<tr name="2589" id="2589">
<td>2589</td><td>  <a id="2589c3" class="tk">TIMx</a>-&gt;<a id="2589c9" class="tk">DCR</a> = <a id="2589c15" class="tk">TIM_DMABase</a> <a id="2589c27" class="tk">|</a> <a id="2589c29" class="tk">TIM_DMABurstLength</a>;</td></tr>
<tr name="2590" id="2590">
<td>2590</td><td><span class="br">}</span></td></tr>
<tr name="2591" id="2591">
<td>2591</td><td></td></tr>
<tr name="2592" id="2592">
<td>2592</td><td><span class="ct">/**</span></td></tr>
<tr name="2593" id="2593">
<td>2593</td><td><span class="ct">  * @brief  Enables or disables the TIMx's DMA Requests.</span></td></tr>
<tr name="2594" id="2594">
<td>2594</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2595" id="2595">
<td>2595</td><td><span class="ct">  * @param  TIM_DMASource: specifies the DMA Request sources.</span></td></tr>
<tr name="2596" id="2596">
<td>2596</td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="2597" id="2597">
<td>2597</td><td><span class="ct">  *            @arg TIM_DMA_Update: TIM update Interrupt source</span></td></tr>
<tr name="2598" id="2598">
<td>2598</td><td><span class="ct">  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source</span></td></tr>
<tr name="2599" id="2599">
<td>2599</td><td><span class="ct">  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source</span></td></tr>
<tr name="2600" id="2600">
<td>2600</td><td><span class="ct">  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source</span></td></tr>
<tr name="2601" id="2601">
<td>2601</td><td><span class="ct">  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source</span></td></tr>
<tr name="2602" id="2602">
<td>2602</td><td><span class="ct">  *            @arg TIM_DMA_COM: TIM Commutation DMA source</span></td></tr>
<tr name="2603" id="2603">
<td>2603</td><td><span class="ct">  *            @arg TIM_DMA_Trigger: TIM Trigger DMA source</span></td></tr>
<tr name="2604" id="2604">
<td>2604</td><td><span class="ct">  * @param  NewState: new state of the DMA Request sources.</span></td></tr>
<tr name="2605" id="2605">
<td>2605</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="2606" id="2606">
<td>2606</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2607" id="2607">
<td>2607</td><td><span class="ct">  */</span></td></tr>
<tr name="2608" id="2608">
<td>2608</td><td><span class="kw">void</span> <a id="2608c6" class="tk">TIM_DMACmd</a>(<a id="2608c17" class="tk">TIM_TypeDef</a><a id="2608c28" class="tk">*</a> <a id="2608c30" class="tk">TIMx</a>, <a id="2608c36" class="tk">uint16_t</a> <a id="2608c45" class="tk">TIM_DMASource</a>, <a id="2608c60" class="tk">FunctionalState</a> <a id="2608c76" class="tk">NewState</a>)</td></tr>
<tr name="2609" id="2609">
<td>2609</td><td><span class="br">{</span> </td></tr>
<tr name="2610" id="2610">
<td>2610</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2611" id="2611">
<td>2611</td><td>  <a id="2611c3" class="tk">assert_param</a>(<a id="2611c16" class="tk">IS_TIM_LIST5_PERIPH</a>(<a id="2611c36" class="tk">TIMx</a>)); </td></tr>
<tr name="2612" id="2612">
<td>2612</td><td>  <a id="2612c3" class="tk">assert_param</a>(<a id="2612c16" class="tk">IS_TIM_DMA_SOURCE</a>(<a id="2612c34" class="tk">TIM_DMASource</a>));</td></tr>
<tr name="2613" id="2613">
<td>2613</td><td>  <a id="2613c3" class="tk">assert_param</a>(<a id="2613c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="2613c36" class="tk">NewState</a>));</td></tr>
<tr name="2614" id="2614">
<td>2614</td><td>  </td></tr>
<tr name="2615" id="2615">
<td>2615</td><td>  <span class="kw">if</span> (<a id="2615c7" class="tk">NewState</a> <a id="2615c16" class="tk">!=</a> <a id="2615c19" class="tk">DISABLE</a>)</td></tr>
<tr name="2616" id="2616">
<td>2616</td><td>  <span class="br">{</span></td></tr>
<tr name="2617" id="2617">
<td>2617</td><td>    <span class="ct">/* Enable the DMA sources */</span></td></tr>
<tr name="2618" id="2618">
<td>2618</td><td>    <a id="2618c5" class="tk">TIMx</a>-&gt;<a id="2618c11" class="tk">DIER</a> <a id="2618c16" class="tk">|=</a> <a id="2618c19" class="tk">TIM_DMASource</a>; </td></tr>
<tr name="2619" id="2619">
<td>2619</td><td>  <span class="br">}</span></td></tr>
<tr name="2620" id="2620">
<td>2620</td><td>  <span class="kw">else</span></td></tr>
<tr name="2621" id="2621">
<td>2621</td><td>  <span class="br">{</span></td></tr>
<tr name="2622" id="2622">
<td>2622</td><td>    <span class="ct">/* Disable the DMA sources */</span></td></tr>
<tr name="2623" id="2623">
<td>2623</td><td>    <a id="2623c5" class="tk">TIMx</a>-&gt;<a id="2623c11" class="tk">DIER</a> <a id="2623c16" class="tk">&amp;=</a> (<a id="2623c20" class="tk">uint16_t</a>)<a id="2623c29" class="tk">~</a><a id="2623c30" class="tk">TIM_DMASource</a>;</td></tr>
<tr name="2624" id="2624">
<td>2624</td><td>  <span class="br">}</span></td></tr>
<tr name="2625" id="2625">
<td>2625</td><td><span class="br">}</span></td></tr>
<tr name="2626" id="2626">
<td>2626</td><td></td></tr>
<tr name="2627" id="2627">
<td>2627</td><td><span class="ct">/**</span></td></tr>
<tr name="2628" id="2628">
<td>2628</td><td><span class="ct">  * @brief  Selects the TIMx peripheral Capture Compare DMA source.</span></td></tr>
<tr name="2629" id="2629">
<td>2629</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2630" id="2630">
<td>2630</td><td><span class="ct">  * @param  NewState: new state of the Capture Compare DMA source</span></td></tr>
<tr name="2631" id="2631">
<td>2631</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="2632" id="2632">
<td>2632</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2633" id="2633">
<td>2633</td><td><span class="ct">  */</span></td></tr>
<tr name="2634" id="2634">
<td>2634</td><td><span class="kw">void</span> <a id="2634c6" class="tk">TIM_SelectCCDMA</a>(<a id="2634c22" class="tk">TIM_TypeDef</a><a id="2634c33" class="tk">*</a> <a id="2634c35" class="tk">TIMx</a>, <a id="2634c41" class="tk">FunctionalState</a> <a id="2634c57" class="tk">NewState</a>)</td></tr>
<tr name="2635" id="2635">
<td>2635</td><td><span class="br">{</span></td></tr>
<tr name="2636" id="2636">
<td>2636</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2637" id="2637">
<td>2637</td><td>  <a id="2637c3" class="tk">assert_param</a>(<a id="2637c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2637c36" class="tk">TIMx</a>));</td></tr>
<tr name="2638" id="2638">
<td>2638</td><td>  <a id="2638c3" class="tk">assert_param</a>(<a id="2638c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="2638c36" class="tk">NewState</a>));</td></tr>
<tr name="2639" id="2639">
<td>2639</td><td></td></tr>
<tr name="2640" id="2640">
<td>2640</td><td>  <span class="kw">if</span> (<a id="2640c7" class="tk">NewState</a> <a id="2640c16" class="tk">!=</a> <a id="2640c19" class="tk">DISABLE</a>)</td></tr>
<tr name="2641" id="2641">
<td>2641</td><td>  <span class="br">{</span></td></tr>
<tr name="2642" id="2642">
<td>2642</td><td>    <span class="ct">/* Set the CCDS Bit */</span></td></tr>
<tr name="2643" id="2643">
<td>2643</td><td>    <a id="2643c5" class="tk">TIMx</a>-&gt;<a id="2643c11" class="tk">CR2</a> <a id="2643c15" class="tk">|=</a> <a id="2643c18" class="tk">TIM_CR2_CCDS</a>;</td></tr>
<tr name="2644" id="2644">
<td>2644</td><td>  <span class="br">}</span></td></tr>
<tr name="2645" id="2645">
<td>2645</td><td>  <span class="kw">else</span></td></tr>
<tr name="2646" id="2646">
<td>2646</td><td>  <span class="br">{</span></td></tr>
<tr name="2647" id="2647">
<td>2647</td><td>    <span class="ct">/* Reset the CCDS Bit */</span></td></tr>
<tr name="2648" id="2648">
<td>2648</td><td>    <a id="2648c5" class="tk">TIMx</a>-&gt;<a id="2648c11" class="tk">CR2</a> <a id="2648c15" class="tk">&amp;=</a> (<a id="2648c19" class="tk">uint16_t</a>)<a id="2648c28" class="tk">~</a><a id="2648c29" class="tk">TIM_CR2_CCDS</a>;</td></tr>
<tr name="2649" id="2649">
<td>2649</td><td>  <span class="br">}</span></td></tr>
<tr name="2650" id="2650">
<td>2650</td><td><span class="br">}</span></td></tr>
<tr name="2651" id="2651">
<td>2651</td><td><span class="ct">/**</span></td></tr>
<tr name="2652" id="2652">
<td>2652</td><td><span class="ct">  * @}</span></td></tr>
<tr name="2653" id="2653">
<td>2653</td><td><span class="ct">  */</span></td></tr>
<tr name="2654" id="2654">
<td>2654</td><td></td></tr>
<tr name="2655" id="2655">
<td>2655</td><td><span class="ct">/** @defgroup TIM_Group6 Clocks management functions</span></td></tr>
<tr name="2656" id="2656">
<td>2656</td><td><span class="ct"> *  @brief    Clocks management functions</span></td></tr>
<tr name="2657" id="2657">
<td>2657</td><td><span class="ct"> *</span></td></tr>
<tr name="2658" id="2658">
<td>2658</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="2659" id="2659">
<td>2659</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="2660" id="2660">
<td>2660</td><td><span class="ct">                         Clocks management functions</span></td></tr>
<tr name="2661" id="2661">
<td>2661</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="2662" id="2662">
<td>2662</td><td><span class="ct"></span></td></tr>
<tr name="2663" id="2663">
<td>2663</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="2664" id="2664">
<td>2664</td><td><span class="ct">  * @{</span></td></tr>
<tr name="2665" id="2665">
<td>2665</td><td><span class="ct">  */</span></td></tr>
<tr name="2666" id="2666">
<td>2666</td><td></td></tr>
<tr name="2667" id="2667">
<td>2667</td><td><span class="ct">/**</span></td></tr>
<tr name="2668" id="2668">
<td>2668</td><td><span class="ct">  * @brief  Configures the TIMx internal Clock</span></td></tr>
<tr name="2669" id="2669">
<td>2669</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="2670" id="2670">
<td>2670</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="2671" id="2671">
<td>2671</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2672" id="2672">
<td>2672</td><td><span class="ct">  */</span></td></tr>
<tr name="2673" id="2673">
<td>2673</td><td><span class="kw">void</span> <a id="2673c6" class="tk">TIM_InternalClockConfig</a>(<a id="2673c30" class="tk">TIM_TypeDef</a><a id="2673c41" class="tk">*</a> <a id="2673c43" class="tk">TIMx</a>)</td></tr>
<tr name="2674" id="2674">
<td>2674</td><td><span class="br">{</span></td></tr>
<tr name="2675" id="2675">
<td>2675</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2676" id="2676">
<td>2676</td><td>  <a id="2676c3" class="tk">assert_param</a>(<a id="2676c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="2676c36" class="tk">TIMx</a>));</td></tr>
<tr name="2677" id="2677">
<td>2677</td><td></td></tr>
<tr name="2678" id="2678">
<td>2678</td><td>  <span class="ct">/* Disable slave mode to clock the prescaler directly with the internal clock */</span></td></tr>
<tr name="2679" id="2679">
<td>2679</td><td>  <a id="2679c3" class="tk">TIMx</a>-&gt;<a id="2679c9" class="tk">SMCR</a> <a id="2679c14" class="tk">&amp;=</a>  (<a id="2679c19" class="tk">uint16_t</a>)<a id="2679c28" class="tk">~</a><a id="2679c29" class="tk">TIM_SMCR_SMS</a>;</td></tr>
<tr name="2680" id="2680">
<td>2680</td><td><span class="br">}</span></td></tr>
<tr name="2681" id="2681">
<td>2681</td><td></td></tr>
<tr name="2682" id="2682">
<td>2682</td><td><span class="ct">/**</span></td></tr>
<tr name="2683" id="2683">
<td>2683</td><td><span class="ct">  * @brief  Configures the TIMx Internal Trigger as External Clock</span></td></tr>
<tr name="2684" id="2684">
<td>2684</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="2685" id="2685">
<td>2685</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="2686" id="2686">
<td>2686</td><td><span class="ct">  * @param  TIM_InputTriggerSource: Trigger source.</span></td></tr>
<tr name="2687" id="2687">
<td>2687</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2688" id="2688">
<td>2688</td><td><span class="ct">  *            @arg TIM_TS_ITR0: Internal Trigger 0</span></td></tr>
<tr name="2689" id="2689">
<td>2689</td><td><span class="ct">  *            @arg TIM_TS_ITR1: Internal Trigger 1</span></td></tr>
<tr name="2690" id="2690">
<td>2690</td><td><span class="ct">  *            @arg TIM_TS_ITR2: Internal Trigger 2</span></td></tr>
<tr name="2691" id="2691">
<td>2691</td><td><span class="ct">  *            @arg TIM_TS_ITR3: Internal Trigger 3</span></td></tr>
<tr name="2692" id="2692">
<td>2692</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2693" id="2693">
<td>2693</td><td><span class="ct">  */</span></td></tr>
<tr name="2694" id="2694">
<td>2694</td><td><span class="kw">void</span> <a id="2694c6" class="tk">TIM_ITRxExternalClockConfig</a>(<a id="2694c34" class="tk">TIM_TypeDef</a><a id="2694c45" class="tk">*</a> <a id="2694c47" class="tk">TIMx</a>, <a id="2694c53" class="tk">uint16_t</a> <a id="2694c62" class="tk">TIM_InputTriggerSource</a>)</td></tr>
<tr name="2695" id="2695">
<td>2695</td><td><span class="br">{</span></td></tr>
<tr name="2696" id="2696">
<td>2696</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2697" id="2697">
<td>2697</td><td>  <a id="2697c3" class="tk">assert_param</a>(<a id="2697c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="2697c36" class="tk">TIMx</a>));</td></tr>
<tr name="2698" id="2698">
<td>2698</td><td>  <a id="2698c3" class="tk">assert_param</a>(<a id="2698c16" class="tk">IS_TIM_INTERNAL_TRIGGER_SELECTION</a>(<a id="2698c50" class="tk">TIM_InputTriggerSource</a>));</td></tr>
<tr name="2699" id="2699">
<td>2699</td><td></td></tr>
<tr name="2700" id="2700">
<td>2700</td><td>  <span class="ct">/* Select the Internal Trigger */</span></td></tr>
<tr name="2701" id="2701">
<td>2701</td><td>  <a id="2701c3" class="tk">TIM_SelectInputTrigger</a>(<a id="2701c26" class="tk">TIMx</a>, <a id="2701c32" class="tk">TIM_InputTriggerSource</a>);</td></tr>
<tr name="2702" id="2702">
<td>2702</td><td></td></tr>
<tr name="2703" id="2703">
<td>2703</td><td>  <span class="ct">/* Select the External clock mode1 */</span></td></tr>
<tr name="2704" id="2704">
<td>2704</td><td>  <a id="2704c3" class="tk">TIMx</a>-&gt;<a id="2704c9" class="tk">SMCR</a> <a id="2704c14" class="tk">|=</a> <a id="2704c17" class="tk">TIM_SlaveMode_External1</a>;</td></tr>
<tr name="2705" id="2705">
<td>2705</td><td><span class="br">}</span></td></tr>
<tr name="2706" id="2706">
<td>2706</td><td></td></tr>
<tr name="2707" id="2707">
<td>2707</td><td><span class="ct">/**</span></td></tr>
<tr name="2708" id="2708">
<td>2708</td><td><span class="ct">  * @brief  Configures the TIMx Trigger as External Clock</span></td></tr>
<tr name="2709" id="2709">
<td>2709</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  </span></td></tr>
<tr name="2710" id="2710">
<td>2710</td><td><span class="ct">  *         to select the TIM peripheral.</span></td></tr>
<tr name="2711" id="2711">
<td>2711</td><td><span class="ct">  * @param  TIM_TIxExternalCLKSource: Trigger source.</span></td></tr>
<tr name="2712" id="2712">
<td>2712</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2713" id="2713">
<td>2713</td><td><span class="ct">  *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector</span></td></tr>
<tr name="2714" id="2714">
<td>2714</td><td><span class="ct">  *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1</span></td></tr>
<tr name="2715" id="2715">
<td>2715</td><td><span class="ct">  *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2</span></td></tr>
<tr name="2716" id="2716">
<td>2716</td><td><span class="ct">  * @param  TIM_ICPolarity: specifies the TIx Polarity.</span></td></tr>
<tr name="2717" id="2717">
<td>2717</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2718" id="2718">
<td>2718</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising</span></td></tr>
<tr name="2719" id="2719">
<td>2719</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling</span></td></tr>
<tr name="2720" id="2720">
<td>2720</td><td><span class="ct">  * @param  ICFilter: specifies the filter value.</span></td></tr>
<tr name="2721" id="2721">
<td>2721</td><td><span class="ct">  *          This parameter must be a value between 0x0 and 0xF.</span></td></tr>
<tr name="2722" id="2722">
<td>2722</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2723" id="2723">
<td>2723</td><td><span class="ct">  */</span></td></tr>
<tr name="2724" id="2724">
<td>2724</td><td><span class="kw">void</span> <a id="2724c6" class="tk">TIM_TIxExternalClockConfig</a>(<a id="2724c33" class="tk">TIM_TypeDef</a><a id="2724c44" class="tk">*</a> <a id="2724c46" class="tk">TIMx</a>, <a id="2724c52" class="tk">uint16_t</a> <a id="2724c61" class="tk">TIM_TIxExternalCLKSource</a>,</td></tr>
<tr name="2725" id="2725">
<td>2725</td><td>                                <a id="2725c33" class="tk">uint16_t</a> <a id="2725c42" class="tk">TIM_ICPolarity</a>, <a id="2725c58" class="tk">uint16_t</a> <a id="2725c67" class="tk">ICFilter</a>)</td></tr>
<tr name="2726" id="2726">
<td>2726</td><td><span class="br">{</span></td></tr>
<tr name="2727" id="2727">
<td>2727</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2728" id="2728">
<td>2728</td><td>  <a id="2728c3" class="tk">assert_param</a>(<a id="2728c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="2728c36" class="tk">TIMx</a>));</td></tr>
<tr name="2729" id="2729">
<td>2729</td><td>  <a id="2729c3" class="tk">assert_param</a>(<a id="2729c16" class="tk">IS_TIM_IC_POLARITY</a>(<a id="2729c35" class="tk">TIM_ICPolarity</a>));</td></tr>
<tr name="2730" id="2730">
<td>2730</td><td>  <a id="2730c3" class="tk">assert_param</a>(<a id="2730c16" class="tk">IS_TIM_IC_FILTER</a>(<a id="2730c33" class="tk">ICFilter</a>));</td></tr>
<tr name="2731" id="2731">
<td>2731</td><td></td></tr>
<tr name="2732" id="2732">
<td>2732</td><td>  <span class="ct">/* Configure the Timer Input Clock Source */</span></td></tr>
<tr name="2733" id="2733">
<td>2733</td><td>  <span class="kw">if</span> (<a id="2733c7" class="tk">TIM_TIxExternalCLKSource</a> <a id="2733c32" class="tk">==</a> <a id="2733c35" class="tk">TIM_TIxExternalCLK1Source_TI2</a>)</td></tr>
<tr name="2734" id="2734">
<td>2734</td><td>  <span class="br">{</span></td></tr>
<tr name="2735" id="2735">
<td>2735</td><td>    <a id="2735c5" class="tk">TI2_Config</a>(<a id="2735c16" class="tk">TIMx</a>, <a id="2735c22" class="tk">TIM_ICPolarity</a>, <a id="2735c38" class="tk">TIM_ICSelection_DirectTI</a>, <a id="2735c64" class="tk">ICFilter</a>);</td></tr>
<tr name="2736" id="2736">
<td>2736</td><td>  <span class="br">}</span></td></tr>
<tr name="2737" id="2737">
<td>2737</td><td>  <span class="kw">else</span></td></tr>
<tr name="2738" id="2738">
<td>2738</td><td>  <span class="br">{</span></td></tr>
<tr name="2739" id="2739">
<td>2739</td><td>    <a id="2739c5" class="tk">TI1_Config</a>(<a id="2739c16" class="tk">TIMx</a>, <a id="2739c22" class="tk">TIM_ICPolarity</a>, <a id="2739c38" class="tk">TIM_ICSelection_DirectTI</a>, <a id="2739c64" class="tk">ICFilter</a>);</td></tr>
<tr name="2740" id="2740">
<td>2740</td><td>  <span class="br">}</span></td></tr>
<tr name="2741" id="2741">
<td>2741</td><td>  <span class="ct">/* Select the Trigger source */</span></td></tr>
<tr name="2742" id="2742">
<td>2742</td><td>  <a id="2742c3" class="tk">TIM_SelectInputTrigger</a>(<a id="2742c26" class="tk">TIMx</a>, <a id="2742c32" class="tk">TIM_TIxExternalCLKSource</a>);</td></tr>
<tr name="2743" id="2743">
<td>2743</td><td>  <span class="ct">/* Select the External clock mode1 */</span></td></tr>
<tr name="2744" id="2744">
<td>2744</td><td>  <a id="2744c3" class="tk">TIMx</a>-&gt;<a id="2744c9" class="tk">SMCR</a> <a id="2744c14" class="tk">|=</a> <a id="2744c17" class="tk">TIM_SlaveMode_External1</a>;</td></tr>
<tr name="2745" id="2745">
<td>2745</td><td><span class="br">}</span></td></tr>
<tr name="2746" id="2746">
<td>2746</td><td></td></tr>
<tr name="2747" id="2747">
<td>2747</td><td><span class="ct">/**</span></td></tr>
<tr name="2748" id="2748">
<td>2748</td><td><span class="ct">  * @brief  Configures the External clock Mode1</span></td></tr>
<tr name="2749" id="2749">
<td>2749</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2750" id="2750">
<td>2750</td><td><span class="ct">  * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.</span></td></tr>
<tr name="2751" id="2751">
<td>2751</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2752" id="2752">
<td>2752</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.</span></td></tr>
<tr name="2753" id="2753">
<td>2753</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.</span></td></tr>
<tr name="2754" id="2754">
<td>2754</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.</span></td></tr>
<tr name="2755" id="2755">
<td>2755</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.</span></td></tr>
<tr name="2756" id="2756">
<td>2756</td><td><span class="ct">  * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.</span></td></tr>
<tr name="2757" id="2757">
<td>2757</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2758" id="2758">
<td>2758</td><td><span class="ct">  *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.</span></td></tr>
<tr name="2759" id="2759">
<td>2759</td><td><span class="ct">  *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.</span></td></tr>
<tr name="2760" id="2760">
<td>2760</td><td><span class="ct">  * @param  ExtTRGFilter: External Trigger Filter.</span></td></tr>
<tr name="2761" id="2761">
<td>2761</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F</span></td></tr>
<tr name="2762" id="2762">
<td>2762</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2763" id="2763">
<td>2763</td><td><span class="ct">  */</span></td></tr>
<tr name="2764" id="2764">
<td>2764</td><td><span class="kw">void</span> <a id="2764c6" class="tk">TIM_ETRClockMode1Config</a>(<a id="2764c30" class="tk">TIM_TypeDef</a><a id="2764c41" class="tk">*</a> <a id="2764c43" class="tk">TIMx</a>, <a id="2764c49" class="tk">uint16_t</a> <a id="2764c58" class="tk">TIM_ExtTRGPrescaler</a>,</td></tr>
<tr name="2765" id="2765">
<td>2765</td><td>                            <a id="2765c29" class="tk">uint16_t</a> <a id="2765c38" class="tk">TIM_ExtTRGPolarity</a>, <a id="2765c58" class="tk">uint16_t</a> <a id="2765c67" class="tk">ExtTRGFilter</a>)</td></tr>
<tr name="2766" id="2766">
<td>2766</td><td><span class="br">{</span></td></tr>
<tr name="2767" id="2767">
<td>2767</td><td>  <a id="2767c3" class="tk">uint16_t</a> <a id="2767c12" class="tk">tmpsmcr</a> = 0;</td></tr>
<tr name="2768" id="2768">
<td>2768</td><td></td></tr>
<tr name="2769" id="2769">
<td>2769</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2770" id="2770">
<td>2770</td><td>  <a id="2770c3" class="tk">assert_param</a>(<a id="2770c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2770c36" class="tk">TIMx</a>));</td></tr>
<tr name="2771" id="2771">
<td>2771</td><td>  <a id="2771c3" class="tk">assert_param</a>(<a id="2771c16" class="tk">IS_TIM_EXT_PRESCALER</a>(<a id="2771c37" class="tk">TIM_ExtTRGPrescaler</a>));</td></tr>
<tr name="2772" id="2772">
<td>2772</td><td>  <a id="2772c3" class="tk">assert_param</a>(<a id="2772c16" class="tk">IS_TIM_EXT_POLARITY</a>(<a id="2772c36" class="tk">TIM_ExtTRGPolarity</a>));</td></tr>
<tr name="2773" id="2773">
<td>2773</td><td>  <a id="2773c3" class="tk">assert_param</a>(<a id="2773c16" class="tk">IS_TIM_EXT_FILTER</a>(<a id="2773c34" class="tk">ExtTRGFilter</a>));</td></tr>
<tr name="2774" id="2774">
<td>2774</td><td>  <span class="ct">/* Configure the ETR Clock source */</span></td></tr>
<tr name="2775" id="2775">
<td>2775</td><td>  <a id="2775c3" class="tk">TIM_ETRConfig</a>(<a id="2775c17" class="tk">TIMx</a>, <a id="2775c23" class="tk">TIM_ExtTRGPrescaler</a>, <a id="2775c44" class="tk">TIM_ExtTRGPolarity</a>, <a id="2775c64" class="tk">ExtTRGFilter</a>);</td></tr>
<tr name="2776" id="2776">
<td>2776</td><td>  </td></tr>
<tr name="2777" id="2777">
<td>2777</td><td>  <span class="ct">/* Get the TIMx SMCR register value */</span></td></tr>
<tr name="2778" id="2778">
<td>2778</td><td>  <a id="2778c3" class="tk">tmpsmcr</a> = <a id="2778c13" class="tk">TIMx</a>-&gt;<a id="2778c19" class="tk">SMCR</a>;</td></tr>
<tr name="2779" id="2779">
<td>2779</td><td></td></tr>
<tr name="2780" id="2780">
<td>2780</td><td>  <span class="ct">/* Reset the SMS Bits */</span></td></tr>
<tr name="2781" id="2781">
<td>2781</td><td>  <a id="2781c3" class="tk">tmpsmcr</a> <a id="2781c11" class="tk">&amp;=</a> (<a id="2781c15" class="tk">uint16_t</a>)<a id="2781c24" class="tk">~</a><a id="2781c25" class="tk">TIM_SMCR_SMS</a>;</td></tr>
<tr name="2782" id="2782">
<td>2782</td><td></td></tr>
<tr name="2783" id="2783">
<td>2783</td><td>  <span class="ct">/* Select the External clock mode1 */</span></td></tr>
<tr name="2784" id="2784">
<td>2784</td><td>  <a id="2784c3" class="tk">tmpsmcr</a> <a id="2784c11" class="tk">|=</a> <a id="2784c14" class="tk">TIM_SlaveMode_External1</a>;</td></tr>
<tr name="2785" id="2785">
<td>2785</td><td></td></tr>
<tr name="2786" id="2786">
<td>2786</td><td>  <span class="ct">/* Select the Trigger selection : ETRF */</span></td></tr>
<tr name="2787" id="2787">
<td>2787</td><td>  <a id="2787c3" class="tk">tmpsmcr</a> <a id="2787c11" class="tk">&amp;=</a> (<a id="2787c15" class="tk">uint16_t</a>)<a id="2787c24" class="tk">~</a><a id="2787c25" class="tk">TIM_SMCR_TS</a>;</td></tr>
<tr name="2788" id="2788">
<td>2788</td><td>  <a id="2788c3" class="tk">tmpsmcr</a> <a id="2788c11" class="tk">|=</a> <a id="2788c14" class="tk">TIM_TS_ETRF</a>;</td></tr>
<tr name="2789" id="2789">
<td>2789</td><td></td></tr>
<tr name="2790" id="2790">
<td>2790</td><td>  <span class="ct">/* Write to TIMx SMCR */</span></td></tr>
<tr name="2791" id="2791">
<td>2791</td><td>  <a id="2791c3" class="tk">TIMx</a>-&gt;<a id="2791c9" class="tk">SMCR</a> = <a id="2791c16" class="tk">tmpsmcr</a>;</td></tr>
<tr name="2792" id="2792">
<td>2792</td><td><span class="br">}</span></td></tr>
<tr name="2793" id="2793">
<td>2793</td><td></td></tr>
<tr name="2794" id="2794">
<td>2794</td><td><span class="ct">/**</span></td></tr>
<tr name="2795" id="2795">
<td>2795</td><td><span class="ct">  * @brief  Configures the External clock Mode2</span></td></tr>
<tr name="2796" id="2796">
<td>2796</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2797" id="2797">
<td>2797</td><td><span class="ct">  * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.</span></td></tr>
<tr name="2798" id="2798">
<td>2798</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2799" id="2799">
<td>2799</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.</span></td></tr>
<tr name="2800" id="2800">
<td>2800</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.</span></td></tr>
<tr name="2801" id="2801">
<td>2801</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.</span></td></tr>
<tr name="2802" id="2802">
<td>2802</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.</span></td></tr>
<tr name="2803" id="2803">
<td>2803</td><td><span class="ct">  * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.</span></td></tr>
<tr name="2804" id="2804">
<td>2804</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2805" id="2805">
<td>2805</td><td><span class="ct">  *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.</span></td></tr>
<tr name="2806" id="2806">
<td>2806</td><td><span class="ct">  *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.</span></td></tr>
<tr name="2807" id="2807">
<td>2807</td><td><span class="ct">  * @param  ExtTRGFilter: External Trigger Filter.</span></td></tr>
<tr name="2808" id="2808">
<td>2808</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F</span></td></tr>
<tr name="2809" id="2809">
<td>2809</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2810" id="2810">
<td>2810</td><td><span class="ct">  */</span></td></tr>
<tr name="2811" id="2811">
<td>2811</td><td><span class="kw">void</span> <a id="2811c6" class="tk">TIM_ETRClockMode2Config</a>(<a id="2811c30" class="tk">TIM_TypeDef</a><a id="2811c41" class="tk">*</a> <a id="2811c43" class="tk">TIMx</a>, <a id="2811c49" class="tk">uint16_t</a> <a id="2811c58" class="tk">TIM_ExtTRGPrescaler</a>, </td></tr>
<tr name="2812" id="2812">
<td>2812</td><td>                             <a id="2812c30" class="tk">uint16_t</a> <a id="2812c39" class="tk">TIM_ExtTRGPolarity</a>, <a id="2812c59" class="tk">uint16_t</a> <a id="2812c68" class="tk">ExtTRGFilter</a>)</td></tr>
<tr name="2813" id="2813">
<td>2813</td><td><span class="br">{</span></td></tr>
<tr name="2814" id="2814">
<td>2814</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2815" id="2815">
<td>2815</td><td>  <a id="2815c3" class="tk">assert_param</a>(<a id="2815c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="2815c36" class="tk">TIMx</a>));</td></tr>
<tr name="2816" id="2816">
<td>2816</td><td>  <a id="2816c3" class="tk">assert_param</a>(<a id="2816c16" class="tk">IS_TIM_EXT_PRESCALER</a>(<a id="2816c37" class="tk">TIM_ExtTRGPrescaler</a>));</td></tr>
<tr name="2817" id="2817">
<td>2817</td><td>  <a id="2817c3" class="tk">assert_param</a>(<a id="2817c16" class="tk">IS_TIM_EXT_POLARITY</a>(<a id="2817c36" class="tk">TIM_ExtTRGPolarity</a>));</td></tr>
<tr name="2818" id="2818">
<td>2818</td><td>  <a id="2818c3" class="tk">assert_param</a>(<a id="2818c16" class="tk">IS_TIM_EXT_FILTER</a>(<a id="2818c34" class="tk">ExtTRGFilter</a>));</td></tr>
<tr name="2819" id="2819">
<td>2819</td><td></td></tr>
<tr name="2820" id="2820">
<td>2820</td><td>  <span class="ct">/* Configure the ETR Clock source */</span></td></tr>
<tr name="2821" id="2821">
<td>2821</td><td>  <a id="2821c3" class="tk">TIM_ETRConfig</a>(<a id="2821c17" class="tk">TIMx</a>, <a id="2821c23" class="tk">TIM_ExtTRGPrescaler</a>, <a id="2821c44" class="tk">TIM_ExtTRGPolarity</a>, <a id="2821c64" class="tk">ExtTRGFilter</a>);</td></tr>
<tr name="2822" id="2822">
<td>2822</td><td></td></tr>
<tr name="2823" id="2823">
<td>2823</td><td>  <span class="ct">/* Enable the External clock mode2 */</span></td></tr>
<tr name="2824" id="2824">
<td>2824</td><td>  <a id="2824c3" class="tk">TIMx</a>-&gt;<a id="2824c9" class="tk">SMCR</a> <a id="2824c14" class="tk">|=</a> <a id="2824c17" class="tk">TIM_SMCR_ECE</a>;</td></tr>
<tr name="2825" id="2825">
<td>2825</td><td><span class="br">}</span></td></tr>
<tr name="2826" id="2826">
<td>2826</td><td><span class="ct">/**</span></td></tr>
<tr name="2827" id="2827">
<td>2827</td><td><span class="ct">  * @}</span></td></tr>
<tr name="2828" id="2828">
<td>2828</td><td><span class="ct">  */</span></td></tr>
<tr name="2829" id="2829">
<td>2829</td><td></td></tr>
<tr name="2830" id="2830">
<td>2830</td><td><span class="ct">/** @defgroup TIM_Group7 Synchronization management functions</span></td></tr>
<tr name="2831" id="2831">
<td>2831</td><td><span class="ct"> *  @brief    Synchronization management functions </span></td></tr>
<tr name="2832" id="2832">
<td>2832</td><td><span class="ct"> *</span></td></tr>
<tr name="2833" id="2833">
<td>2833</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="2834" id="2834">
<td>2834</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="2835" id="2835">
<td>2835</td><td><span class="ct">                       Synchronization management functions</span></td></tr>
<tr name="2836" id="2836">
<td>2836</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="2837" id="2837">
<td>2837</td><td><span class="ct">                   </span></td></tr>
<tr name="2838" id="2838">
<td>2838</td><td><span class="ct">       ===================================================================      </span></td></tr>
<tr name="2839" id="2839">
<td>2839</td><td><span class="ct">              TIM Driver: how to use it in synchronization Mode</span></td></tr>
<tr name="2840" id="2840">
<td>2840</td><td><span class="ct">       =================================================================== </span></td></tr>
<tr name="2841" id="2841">
<td>2841</td><td><span class="ct">       Case of two/several Timers</span></td></tr>
<tr name="2842" id="2842">
<td>2842</td><td><span class="ct">       **************************</span></td></tr>
<tr name="2843" id="2843">
<td>2843</td><td><span class="ct">       1. Configure the Master Timers using the following functions:</span></td></tr>
<tr name="2844" id="2844">
<td>2844</td><td><span class="ct">          - void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); </span></td></tr>
<tr name="2845" id="2845">
<td>2845</td><td><span class="ct">          - void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  </span></td></tr>
<tr name="2846" id="2846">
<td>2846</td><td><span class="ct">       2. Configure the Slave Timers using the following functions: </span></td></tr>
<tr name="2847" id="2847">
<td>2847</td><td><span class="ct">          - void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  </span></td></tr>
<tr name="2848" id="2848">
<td>2848</td><td><span class="ct">          - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); </span></td></tr>
<tr name="2849" id="2849">
<td>2849</td><td><span class="ct">          </span></td></tr>
<tr name="2850" id="2850">
<td>2850</td><td><span class="ct">       Case of Timers and external trigger(ETR pin)</span></td></tr>
<tr name="2851" id="2851">
<td>2851</td><td><span class="ct">       ********************************************       </span></td></tr>
<tr name="2852" id="2852">
<td>2852</td><td><span class="ct">       1. Configure the External trigger using this function:</span></td></tr>
<tr name="2853" id="2853">
<td>2853</td><td><span class="ct">          - void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,</span></td></tr>
<tr name="2854" id="2854">
<td>2854</td><td><span class="ct">                               uint16_t ExtTRGFilter);</span></td></tr>
<tr name="2855" id="2855">
<td>2855</td><td><span class="ct">       2. Configure the Slave Timers using the following functions: </span></td></tr>
<tr name="2856" id="2856">
<td>2856</td><td><span class="ct">          - void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  </span></td></tr>
<tr name="2857" id="2857">
<td>2857</td><td><span class="ct">          - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); </span></td></tr>
<tr name="2858" id="2858">
<td>2858</td><td><span class="ct"></span></td></tr>
<tr name="2859" id="2859">
<td>2859</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="2860" id="2860">
<td>2860</td><td><span class="ct">  * @{</span></td></tr>
<tr name="2861" id="2861">
<td>2861</td><td><span class="ct">  */</span></td></tr>
<tr name="2862" id="2862">
<td>2862</td><td></td></tr>
<tr name="2863" id="2863">
<td>2863</td><td><span class="ct">/**</span></td></tr>
<tr name="2864" id="2864">
<td>2864</td><td><span class="ct">  * @brief  Selects the Input Trigger source</span></td></tr>
<tr name="2865" id="2865">
<td>2865</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  </span></td></tr>
<tr name="2866" id="2866">
<td>2866</td><td><span class="ct">  *         to select the TIM peripheral.</span></td></tr>
<tr name="2867" id="2867">
<td>2867</td><td><span class="ct">  * @param  TIM_InputTriggerSource: The Input Trigger source.</span></td></tr>
<tr name="2868" id="2868">
<td>2868</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2869" id="2869">
<td>2869</td><td><span class="ct">  *            @arg TIM_TS_ITR0: Internal Trigger 0</span></td></tr>
<tr name="2870" id="2870">
<td>2870</td><td><span class="ct">  *            @arg TIM_TS_ITR1: Internal Trigger 1</span></td></tr>
<tr name="2871" id="2871">
<td>2871</td><td><span class="ct">  *            @arg TIM_TS_ITR2: Internal Trigger 2</span></td></tr>
<tr name="2872" id="2872">
<td>2872</td><td><span class="ct">  *            @arg TIM_TS_ITR3: Internal Trigger 3</span></td></tr>
<tr name="2873" id="2873">
<td>2873</td><td><span class="ct">  *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector</span></td></tr>
<tr name="2874" id="2874">
<td>2874</td><td><span class="ct">  *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1</span></td></tr>
<tr name="2875" id="2875">
<td>2875</td><td><span class="ct">  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2</span></td></tr>
<tr name="2876" id="2876">
<td>2876</td><td><span class="ct">  *            @arg TIM_TS_ETRF: External Trigger input</span></td></tr>
<tr name="2877" id="2877">
<td>2877</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2878" id="2878">
<td>2878</td><td><span class="ct">  */</span></td></tr>
<tr name="2879" id="2879">
<td>2879</td><td><span class="kw">void</span> <a id="2879c6" class="tk">TIM_SelectInputTrigger</a>(<a id="2879c29" class="tk">TIM_TypeDef</a><a id="2879c40" class="tk">*</a> <a id="2879c42" class="tk">TIMx</a>, <a id="2879c48" class="tk">uint16_t</a> <a id="2879c57" class="tk">TIM_InputTriggerSource</a>)</td></tr>
<tr name="2880" id="2880">
<td>2880</td><td><span class="br">{</span></td></tr>
<tr name="2881" id="2881">
<td>2881</td><td>  <a id="2881c3" class="tk">uint16_t</a> <a id="2881c12" class="tk">tmpsmcr</a> = 0;</td></tr>
<tr name="2882" id="2882">
<td>2882</td><td></td></tr>
<tr name="2883" id="2883">
<td>2883</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2884" id="2884">
<td>2884</td><td>  <a id="2884c3" class="tk">assert_param</a>(<a id="2884c16" class="tk">IS_TIM_LIST1_PERIPH</a>(<a id="2884c36" class="tk">TIMx</a>)); </td></tr>
<tr name="2885" id="2885">
<td>2885</td><td>  <a id="2885c3" class="tk">assert_param</a>(<a id="2885c16" class="tk">IS_TIM_TRIGGER_SELECTION</a>(<a id="2885c41" class="tk">TIM_InputTriggerSource</a>));</td></tr>
<tr name="2886" id="2886">
<td>2886</td><td></td></tr>
<tr name="2887" id="2887">
<td>2887</td><td>  <span class="ct">/* Get the TIMx SMCR register value */</span></td></tr>
<tr name="2888" id="2888">
<td>2888</td><td>  <a id="2888c3" class="tk">tmpsmcr</a> = <a id="2888c13" class="tk">TIMx</a>-&gt;<a id="2888c19" class="tk">SMCR</a>;</td></tr>
<tr name="2889" id="2889">
<td>2889</td><td></td></tr>
<tr name="2890" id="2890">
<td>2890</td><td>  <span class="ct">/* Reset the TS Bits */</span></td></tr>
<tr name="2891" id="2891">
<td>2891</td><td>  <a id="2891c3" class="tk">tmpsmcr</a> <a id="2891c11" class="tk">&amp;=</a> (<a id="2891c15" class="tk">uint16_t</a>)<a id="2891c24" class="tk">~</a><a id="2891c25" class="tk">TIM_SMCR_TS</a>;</td></tr>
<tr name="2892" id="2892">
<td>2892</td><td></td></tr>
<tr name="2893" id="2893">
<td>2893</td><td>  <span class="ct">/* Set the Input Trigger source */</span></td></tr>
<tr name="2894" id="2894">
<td>2894</td><td>  <a id="2894c3" class="tk">tmpsmcr</a> <a id="2894c11" class="tk">|=</a> <a id="2894c14" class="tk">TIM_InputTriggerSource</a>;</td></tr>
<tr name="2895" id="2895">
<td>2895</td><td></td></tr>
<tr name="2896" id="2896">
<td>2896</td><td>  <span class="ct">/* Write to TIMx SMCR */</span></td></tr>
<tr name="2897" id="2897">
<td>2897</td><td>  <a id="2897c3" class="tk">TIMx</a>-&gt;<a id="2897c9" class="tk">SMCR</a> = <a id="2897c16" class="tk">tmpsmcr</a>;</td></tr>
<tr name="2898" id="2898">
<td>2898</td><td><span class="br">}</span></td></tr>
<tr name="2899" id="2899">
<td>2899</td><td></td></tr>
<tr name="2900" id="2900">
<td>2900</td><td><span class="ct">/**</span></td></tr>
<tr name="2901" id="2901">
<td>2901</td><td><span class="ct">  * @brief  Selects the TIMx Trigger Output Mode.</span></td></tr>
<tr name="2902" id="2902">
<td>2902</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2903" id="2903">
<td>2903</td><td><span class="ct">  *     </span></td></tr>
<tr name="2904" id="2904">
<td>2904</td><td><span class="ct">  * @param  TIM_TRGOSource: specifies the Trigger Output source.</span></td></tr>
<tr name="2905" id="2905">
<td>2905</td><td><span class="ct">  *   This parameter can be one of the following values:</span></td></tr>
<tr name="2906" id="2906">
<td>2906</td><td><span class="ct">  *</span></td></tr>
<tr name="2907" id="2907">
<td>2907</td><td><span class="ct">  *  - For all TIMx</span></td></tr>
<tr name="2908" id="2908">
<td>2908</td><td><span class="ct">  *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger output(TRGO)</span></td></tr>
<tr name="2909" id="2909">
<td>2909</td><td><span class="ct">  *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRGO)</span></td></tr>
<tr name="2910" id="2910">
<td>2910</td><td><span class="ct">  *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)</span></td></tr>
<tr name="2911" id="2911">
<td>2911</td><td><span class="ct">  *</span></td></tr>
<tr name="2912" id="2912">
<td>2912</td><td><span class="ct">  *  - For all TIMx except TIM6 and TIM7</span></td></tr>
<tr name="2913" id="2913">
<td>2913</td><td><span class="ct">  *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag</span></td></tr>
<tr name="2914" id="2914">
<td>2914</td><td><span class="ct">  *                                     is to be set, as soon as a capture or compare match occurs(TRGO)</span></td></tr>
<tr name="2915" id="2915">
<td>2915</td><td><span class="ct">  *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)</span></td></tr>
<tr name="2916" id="2916">
<td>2916</td><td><span class="ct">  *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)</span></td></tr>
<tr name="2917" id="2917">
<td>2917</td><td><span class="ct">  *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)</span></td></tr>
<tr name="2918" id="2918">
<td>2918</td><td><span class="ct">  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)</span></td></tr>
<tr name="2919" id="2919">
<td>2919</td><td><span class="ct">  *</span></td></tr>
<tr name="2920" id="2920">
<td>2920</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2921" id="2921">
<td>2921</td><td><span class="ct">  */</span></td></tr>
<tr name="2922" id="2922">
<td>2922</td><td><span class="kw">void</span> <a id="2922c6" class="tk">TIM_SelectOutputTrigger</a>(<a id="2922c30" class="tk">TIM_TypeDef</a><a id="2922c41" class="tk">*</a> <a id="2922c43" class="tk">TIMx</a>, <a id="2922c49" class="tk">uint16_t</a> <a id="2922c58" class="tk">TIM_TRGOSource</a>)</td></tr>
<tr name="2923" id="2923">
<td>2923</td><td><span class="br">{</span></td></tr>
<tr name="2924" id="2924">
<td>2924</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2925" id="2925">
<td>2925</td><td>  <a id="2925c3" class="tk">assert_param</a>(<a id="2925c16" class="tk">IS_TIM_LIST5_PERIPH</a>(<a id="2925c36" class="tk">TIMx</a>));</td></tr>
<tr name="2926" id="2926">
<td>2926</td><td>  <a id="2926c3" class="tk">assert_param</a>(<a id="2926c16" class="tk">IS_TIM_TRGO_SOURCE</a>(<a id="2926c35" class="tk">TIM_TRGOSource</a>));</td></tr>
<tr name="2927" id="2927">
<td>2927</td><td></td></tr>
<tr name="2928" id="2928">
<td>2928</td><td>  <span class="ct">/* Reset the MMS Bits */</span></td></tr>
<tr name="2929" id="2929">
<td>2929</td><td>  <a id="2929c3" class="tk">TIMx</a>-&gt;<a id="2929c9" class="tk">CR2</a> <a id="2929c13" class="tk">&amp;=</a> (<a id="2929c17" class="tk">uint16_t</a>)<a id="2929c26" class="tk">~</a><a id="2929c27" class="tk">TIM_CR2_MMS</a>;</td></tr>
<tr name="2930" id="2930">
<td>2930</td><td>  <span class="ct">/* Select the TRGO source */</span></td></tr>
<tr name="2931" id="2931">
<td>2931</td><td>  <a id="2931c3" class="tk">TIMx</a>-&gt;<a id="2931c9" class="tk">CR2</a> <a id="2931c13" class="tk">|=</a>  <a id="2931c17" class="tk">TIM_TRGOSource</a>;</td></tr>
<tr name="2932" id="2932">
<td>2932</td><td><span class="br">}</span></td></tr>
<tr name="2933" id="2933">
<td>2933</td><td></td></tr>
<tr name="2934" id="2934">
<td>2934</td><td><span class="ct">/**</span></td></tr>
<tr name="2935" id="2935">
<td>2935</td><td><span class="ct">  * @brief  Selects the TIMx Slave Mode.</span></td></tr>
<tr name="2936" id="2936">
<td>2936</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.</span></td></tr>
<tr name="2937" id="2937">
<td>2937</td><td><span class="ct">  * @param  TIM_SlaveMode: specifies the Timer Slave Mode.</span></td></tr>
<tr name="2938" id="2938">
<td>2938</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2939" id="2939">
<td>2939</td><td><span class="ct">  *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitialize </span></td></tr>
<tr name="2940" id="2940">
<td>2940</td><td><span class="ct">  *                                      the counter and triggers an update of the registers</span></td></tr>
<tr name="2941" id="2941">
<td>2941</td><td><span class="ct">  *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) is high</span></td></tr>
<tr name="2942" id="2942">
<td>2942</td><td><span class="ct">  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI</span></td></tr>
<tr name="2943" id="2943">
<td>2943</td><td><span class="ct">  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter</span></td></tr>
<tr name="2944" id="2944">
<td>2944</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2945" id="2945">
<td>2945</td><td><span class="ct">  */</span></td></tr>
<tr name="2946" id="2946">
<td>2946</td><td><span class="kw">void</span> <a id="2946c6" class="tk">TIM_SelectSlaveMode</a>(<a id="2946c26" class="tk">TIM_TypeDef</a><a id="2946c37" class="tk">*</a> <a id="2946c39" class="tk">TIMx</a>, <a id="2946c45" class="tk">uint16_t</a> <a id="2946c54" class="tk">TIM_SlaveMode</a>)</td></tr>
<tr name="2947" id="2947">
<td>2947</td><td><span class="br">{</span></td></tr>
<tr name="2948" id="2948">
<td>2948</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2949" id="2949">
<td>2949</td><td>  <a id="2949c3" class="tk">assert_param</a>(<a id="2949c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="2949c36" class="tk">TIMx</a>));</td></tr>
<tr name="2950" id="2950">
<td>2950</td><td>  <a id="2950c3" class="tk">assert_param</a>(<a id="2950c16" class="tk">IS_TIM_SLAVE_MODE</a>(<a id="2950c34" class="tk">TIM_SlaveMode</a>));</td></tr>
<tr name="2951" id="2951">
<td>2951</td><td></td></tr>
<tr name="2952" id="2952">
<td>2952</td><td>  <span class="ct">/* Reset the SMS Bits */</span></td></tr>
<tr name="2953" id="2953">
<td>2953</td><td>  <a id="2953c3" class="tk">TIMx</a>-&gt;<a id="2953c9" class="tk">SMCR</a> <a id="2953c14" class="tk">&amp;=</a> (<a id="2953c18" class="tk">uint16_t</a>)<a id="2953c27" class="tk">~</a><a id="2953c28" class="tk">TIM_SMCR_SMS</a>;</td></tr>
<tr name="2954" id="2954">
<td>2954</td><td></td></tr>
<tr name="2955" id="2955">
<td>2955</td><td>  <span class="ct">/* Select the Slave Mode */</span></td></tr>
<tr name="2956" id="2956">
<td>2956</td><td>  <a id="2956c3" class="tk">TIMx</a>-&gt;<a id="2956c9" class="tk">SMCR</a> <a id="2956c14" class="tk">|=</a> <a id="2956c17" class="tk">TIM_SlaveMode</a>;</td></tr>
<tr name="2957" id="2957">
<td>2957</td><td><span class="br">}</span></td></tr>
<tr name="2958" id="2958">
<td>2958</td><td></td></tr>
<tr name="2959" id="2959">
<td>2959</td><td><span class="ct">/**</span></td></tr>
<tr name="2960" id="2960">
<td>2960</td><td><span class="ct">  * @brief  Sets or Resets the TIMx Master/Slave Mode.</span></td></tr>
<tr name="2961" id="2961">
<td>2961</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.</span></td></tr>
<tr name="2962" id="2962">
<td>2962</td><td><span class="ct">  * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.</span></td></tr>
<tr name="2963" id="2963">
<td>2963</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2964" id="2964">
<td>2964</td><td><span class="ct">  *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer</span></td></tr>
<tr name="2965" id="2965">
<td>2965</td><td><span class="ct">  *                                             and its slaves (through TRGO)</span></td></tr>
<tr name="2966" id="2966">
<td>2966</td><td><span class="ct">  *            @arg TIM_MasterSlaveMode_Disable: No action</span></td></tr>
<tr name="2967" id="2967">
<td>2967</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2968" id="2968">
<td>2968</td><td><span class="ct">  */</span></td></tr>
<tr name="2969" id="2969">
<td>2969</td><td><span class="kw">void</span> <a id="2969c6" class="tk">TIM_SelectMasterSlaveMode</a>(<a id="2969c32" class="tk">TIM_TypeDef</a><a id="2969c43" class="tk">*</a> <a id="2969c45" class="tk">TIMx</a>, <a id="2969c51" class="tk">uint16_t</a> <a id="2969c60" class="tk">TIM_MasterSlaveMode</a>)</td></tr>
<tr name="2970" id="2970">
<td>2970</td><td><span class="br">{</span></td></tr>
<tr name="2971" id="2971">
<td>2971</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="2972" id="2972">
<td>2972</td><td>  <a id="2972c3" class="tk">assert_param</a>(<a id="2972c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="2972c36" class="tk">TIMx</a>));</td></tr>
<tr name="2973" id="2973">
<td>2973</td><td>  <a id="2973c3" class="tk">assert_param</a>(<a id="2973c16" class="tk">IS_TIM_MSM_STATE</a>(<a id="2973c33" class="tk">TIM_MasterSlaveMode</a>));</td></tr>
<tr name="2974" id="2974">
<td>2974</td><td></td></tr>
<tr name="2975" id="2975">
<td>2975</td><td>  <span class="ct">/* Reset the MSM Bit */</span></td></tr>
<tr name="2976" id="2976">
<td>2976</td><td>  <a id="2976c3" class="tk">TIMx</a>-&gt;<a id="2976c9" class="tk">SMCR</a> <a id="2976c14" class="tk">&amp;=</a> (<a id="2976c18" class="tk">uint16_t</a>)<a id="2976c27" class="tk">~</a><a id="2976c28" class="tk">TIM_SMCR_MSM</a>;</td></tr>
<tr name="2977" id="2977">
<td>2977</td><td>  </td></tr>
<tr name="2978" id="2978">
<td>2978</td><td>  <span class="ct">/* Set or Reset the MSM Bit */</span></td></tr>
<tr name="2979" id="2979">
<td>2979</td><td>  <a id="2979c3" class="tk">TIMx</a>-&gt;<a id="2979c9" class="tk">SMCR</a> <a id="2979c14" class="tk">|=</a> <a id="2979c17" class="tk">TIM_MasterSlaveMode</a>;</td></tr>
<tr name="2980" id="2980">
<td>2980</td><td><span class="br">}</span></td></tr>
<tr name="2981" id="2981">
<td>2981</td><td></td></tr>
<tr name="2982" id="2982">
<td>2982</td><td><span class="ct">/**</span></td></tr>
<tr name="2983" id="2983">
<td>2983</td><td><span class="ct">  * @brief  Configures the TIMx External Trigger (ETR).</span></td></tr>
<tr name="2984" id="2984">
<td>2984</td><td><span class="ct">  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="2985" id="2985">
<td>2985</td><td><span class="ct">  * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.</span></td></tr>
<tr name="2986" id="2986">
<td>2986</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2987" id="2987">
<td>2987</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.</span></td></tr>
<tr name="2988" id="2988">
<td>2988</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.</span></td></tr>
<tr name="2989" id="2989">
<td>2989</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.</span></td></tr>
<tr name="2990" id="2990">
<td>2990</td><td><span class="ct">  *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.</span></td></tr>
<tr name="2991" id="2991">
<td>2991</td><td><span class="ct">  * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.</span></td></tr>
<tr name="2992" id="2992">
<td>2992</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="2993" id="2993">
<td>2993</td><td><span class="ct">  *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.</span></td></tr>
<tr name="2994" id="2994">
<td>2994</td><td><span class="ct">  *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.</span></td></tr>
<tr name="2995" id="2995">
<td>2995</td><td><span class="ct">  * @param  ExtTRGFilter: External Trigger Filter.</span></td></tr>
<tr name="2996" id="2996">
<td>2996</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F</span></td></tr>
<tr name="2997" id="2997">
<td>2997</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="2998" id="2998">
<td>2998</td><td><span class="ct">  */</span></td></tr>
<tr name="2999" id="2999">
<td>2999</td><td><span class="kw">void</span> <a id="2999c6" class="tk">TIM_ETRConfig</a>(<a id="2999c20" class="tk">TIM_TypeDef</a><a id="2999c31" class="tk">*</a> <a id="2999c33" class="tk">TIMx</a>, <a id="2999c39" class="tk">uint16_t</a> <a id="2999c48" class="tk">TIM_ExtTRGPrescaler</a>,</td></tr>
<tr name="3000" id="3000">
<td>3000</td><td>                   <a id="3000c20" class="tk">uint16_t</a> <a id="3000c29" class="tk">TIM_ExtTRGPolarity</a>, <a id="3000c49" class="tk">uint16_t</a> <a id="3000c58" class="tk">ExtTRGFilter</a>)</td></tr>
<tr name="3001" id="3001">
<td>3001</td><td><span class="br">{</span></td></tr>
<tr name="3002" id="3002">
<td>3002</td><td>  <a id="3002c3" class="tk">uint16_t</a> <a id="3002c12" class="tk">tmpsmcr</a> = 0;</td></tr>
<tr name="3003" id="3003">
<td>3003</td><td></td></tr>
<tr name="3004" id="3004">
<td>3004</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="3005" id="3005">
<td>3005</td><td>  <a id="3005c3" class="tk">assert_param</a>(<a id="3005c16" class="tk">IS_TIM_LIST3_PERIPH</a>(<a id="3005c36" class="tk">TIMx</a>));</td></tr>
<tr name="3006" id="3006">
<td>3006</td><td>  <a id="3006c3" class="tk">assert_param</a>(<a id="3006c16" class="tk">IS_TIM_EXT_PRESCALER</a>(<a id="3006c37" class="tk">TIM_ExtTRGPrescaler</a>));</td></tr>
<tr name="3007" id="3007">
<td>3007</td><td>  <a id="3007c3" class="tk">assert_param</a>(<a id="3007c16" class="tk">IS_TIM_EXT_POLARITY</a>(<a id="3007c36" class="tk">TIM_ExtTRGPolarity</a>));</td></tr>
<tr name="3008" id="3008">
<td>3008</td><td>  <a id="3008c3" class="tk">assert_param</a>(<a id="3008c16" class="tk">IS_TIM_EXT_FILTER</a>(<a id="3008c34" class="tk">ExtTRGFilter</a>));</td></tr>
<tr name="3009" id="3009">
<td>3009</td><td></td></tr>
<tr name="3010" id="3010">
<td>3010</td><td>  <a id="3010c3" class="tk">tmpsmcr</a> = <a id="3010c13" class="tk">TIMx</a>-&gt;<a id="3010c19" class="tk">SMCR</a>;</td></tr>
<tr name="3011" id="3011">
<td>3011</td><td></td></tr>
<tr name="3012" id="3012">
<td>3012</td><td>  <span class="ct">/* Reset the ETR Bits */</span></td></tr>
<tr name="3013" id="3013">
<td>3013</td><td>  <a id="3013c3" class="tk">tmpsmcr</a> <a id="3013c11" class="tk">&amp;=</a> <a id="3013c14" class="tk">SMCR_ETR_MASK</a>;</td></tr>
<tr name="3014" id="3014">
<td>3014</td><td></td></tr>
<tr name="3015" id="3015">
<td>3015</td><td>  <span class="ct">/* Set the Prescaler, the Filter value and the Polarity */</span></td></tr>
<tr name="3016" id="3016">
<td>3016</td><td>  <a id="3016c3" class="tk">tmpsmcr</a> <a id="3016c11" class="tk">|=</a> (<a id="3016c15" class="tk">uint16_t</a>)(<a id="3016c25" class="tk">TIM_ExtTRGPrescaler</a> <a id="3016c45" class="tk">|</a> (<a id="3016c48" class="tk">uint16_t</a>)(<a id="3016c58" class="tk">TIM_ExtTRGPolarity</a> <a id="3016c77" class="tk">|</a> (<a id="3016c80" class="tk">uint16_t</a>)(<a id="3016c90" class="tk">ExtTRGFilter</a> <a id="3016c103" class="tk">&lt;&lt;</a> (<a id="3016c107" class="tk">uint16_t</a>)8)));</td></tr>
<tr name="3017" id="3017">
<td>3017</td><td></td></tr>
<tr name="3018" id="3018">
<td>3018</td><td>  <span class="ct">/* Write to TIMx SMCR */</span></td></tr>
<tr name="3019" id="3019">
<td>3019</td><td>  <a id="3019c3" class="tk">TIMx</a>-&gt;<a id="3019c9" class="tk">SMCR</a> = <a id="3019c16" class="tk">tmpsmcr</a>;</td></tr>
<tr name="3020" id="3020">
<td>3020</td><td><span class="br">}</span></td></tr>
<tr name="3021" id="3021">
<td>3021</td><td><span class="ct">/**</span></td></tr>
<tr name="3022" id="3022">
<td>3022</td><td><span class="ct">  * @}</span></td></tr>
<tr name="3023" id="3023">
<td>3023</td><td><span class="ct">  */</span></td></tr>
<tr name="3024" id="3024">
<td>3024</td><td></td></tr>
<tr name="3025" id="3025">
<td>3025</td><td><span class="ct">/** @defgroup TIM_Group8 Specific interface management functions</span></td></tr>
<tr name="3026" id="3026">
<td>3026</td><td><span class="ct"> *  @brief    Specific interface management functions </span></td></tr>
<tr name="3027" id="3027">
<td>3027</td><td><span class="ct"> *</span></td></tr>
<tr name="3028" id="3028">
<td>3028</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="3029" id="3029">
<td>3029</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="3030" id="3030">
<td>3030</td><td><span class="ct">                    Specific interface management functions</span></td></tr>
<tr name="3031" id="3031">
<td>3031</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="3032" id="3032">
<td>3032</td><td><span class="ct"></span></td></tr>
<tr name="3033" id="3033">
<td>3033</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="3034" id="3034">
<td>3034</td><td><span class="ct">  * @{</span></td></tr>
<tr name="3035" id="3035">
<td>3035</td><td><span class="ct">  */</span></td></tr>
<tr name="3036" id="3036">
<td>3036</td><td></td></tr>
<tr name="3037" id="3037">
<td>3037</td><td><span class="ct">/**</span></td></tr>
<tr name="3038" id="3038">
<td>3038</td><td><span class="ct">  * @brief  Configures the TIMx Encoder Interface.</span></td></tr>
<tr name="3039" id="3039">
<td>3039</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="3040" id="3040">
<td>3040</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="3041" id="3041">
<td>3041</td><td><span class="ct">  * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.</span></td></tr>
<tr name="3042" id="3042">
<td>3042</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3043" id="3043">
<td>3043</td><td><span class="ct">  *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.</span></td></tr>
<tr name="3044" id="3044">
<td>3044</td><td><span class="ct">  *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.</span></td></tr>
<tr name="3045" id="3045">
<td>3045</td><td><span class="ct">  *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending</span></td></tr>
<tr name="3046" id="3046">
<td>3046</td><td><span class="ct">  *                                       on the level of the other input.</span></td></tr>
<tr name="3047" id="3047">
<td>3047</td><td><span class="ct">  * @param  TIM_IC1Polarity: specifies the IC1 Polarity</span></td></tr>
<tr name="3048" id="3048">
<td>3048</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3049" id="3049">
<td>3049</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling: IC Falling edge.</span></td></tr>
<tr name="3050" id="3050">
<td>3050</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising: IC Rising edge.</span></td></tr>
<tr name="3051" id="3051">
<td>3051</td><td><span class="ct">  * @param  TIM_IC2Polarity: specifies the IC2 Polarity</span></td></tr>
<tr name="3052" id="3052">
<td>3052</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3053" id="3053">
<td>3053</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling: IC Falling edge.</span></td></tr>
<tr name="3054" id="3054">
<td>3054</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising: IC Rising edge.</span></td></tr>
<tr name="3055" id="3055">
<td>3055</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3056" id="3056">
<td>3056</td><td><span class="ct">  */</span></td></tr>
<tr name="3057" id="3057">
<td>3057</td><td><span class="kw">void</span> <a id="3057c6" class="tk">TIM_EncoderInterfaceConfig</a>(<a id="3057c33" class="tk">TIM_TypeDef</a><a id="3057c44" class="tk">*</a> <a id="3057c46" class="tk">TIMx</a>, <a id="3057c52" class="tk">uint16_t</a> <a id="3057c61" class="tk">TIM_EncoderMode</a>,</td></tr>
<tr name="3058" id="3058">
<td>3058</td><td>                                <a id="3058c33" class="tk">uint16_t</a> <a id="3058c42" class="tk">TIM_IC1Polarity</a>, <a id="3058c59" class="tk">uint16_t</a> <a id="3058c68" class="tk">TIM_IC2Polarity</a>)</td></tr>
<tr name="3059" id="3059">
<td>3059</td><td><span class="br">{</span></td></tr>
<tr name="3060" id="3060">
<td>3060</td><td>  <a id="3060c3" class="tk">uint16_t</a> <a id="3060c12" class="tk">tmpsmcr</a> = 0;</td></tr>
<tr name="3061" id="3061">
<td>3061</td><td>  <a id="3061c3" class="tk">uint16_t</a> <a id="3061c12" class="tk">tmpccmr1</a> = 0;</td></tr>
<tr name="3062" id="3062">
<td>3062</td><td>  <a id="3062c3" class="tk">uint16_t</a> <a id="3062c12" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="3063" id="3063">
<td>3063</td><td>    </td></tr>
<tr name="3064" id="3064">
<td>3064</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="3065" id="3065">
<td>3065</td><td>  <a id="3065c3" class="tk">assert_param</a>(<a id="3065c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="3065c36" class="tk">TIMx</a>));</td></tr>
<tr name="3066" id="3066">
<td>3066</td><td>  <a id="3066c3" class="tk">assert_param</a>(<a id="3066c16" class="tk">IS_TIM_ENCODER_MODE</a>(<a id="3066c36" class="tk">TIM_EncoderMode</a>));</td></tr>
<tr name="3067" id="3067">
<td>3067</td><td>  <a id="3067c3" class="tk">assert_param</a>(<a id="3067c16" class="tk">IS_TIM_IC_POLARITY</a>(<a id="3067c35" class="tk">TIM_IC1Polarity</a>));</td></tr>
<tr name="3068" id="3068">
<td>3068</td><td>  <a id="3068c3" class="tk">assert_param</a>(<a id="3068c16" class="tk">IS_TIM_IC_POLARITY</a>(<a id="3068c35" class="tk">TIM_IC2Polarity</a>));</td></tr>
<tr name="3069" id="3069">
<td>3069</td><td></td></tr>
<tr name="3070" id="3070">
<td>3070</td><td>  <span class="ct">/* Get the TIMx SMCR register value */</span></td></tr>
<tr name="3071" id="3071">
<td>3071</td><td>  <a id="3071c3" class="tk">tmpsmcr</a> = <a id="3071c13" class="tk">TIMx</a>-&gt;<a id="3071c19" class="tk">SMCR</a>;</td></tr>
<tr name="3072" id="3072">
<td>3072</td><td></td></tr>
<tr name="3073" id="3073">
<td>3073</td><td>  <span class="ct">/* Get the TIMx CCMR1 register value */</span></td></tr>
<tr name="3074" id="3074">
<td>3074</td><td>  <a id="3074c3" class="tk">tmpccmr1</a> = <a id="3074c14" class="tk">TIMx</a>-&gt;<a id="3074c20" class="tk">CCMR1</a>;</td></tr>
<tr name="3075" id="3075">
<td>3075</td><td></td></tr>
<tr name="3076" id="3076">
<td>3076</td><td>  <span class="ct">/* Get the TIMx CCER register value */</span></td></tr>
<tr name="3077" id="3077">
<td>3077</td><td>  <a id="3077c3" class="tk">tmpccer</a> = <a id="3077c13" class="tk">TIMx</a>-&gt;<a id="3077c19" class="tk">CCER</a>;</td></tr>
<tr name="3078" id="3078">
<td>3078</td><td></td></tr>
<tr name="3079" id="3079">
<td>3079</td><td>  <span class="ct">/* Set the encoder Mode */</span></td></tr>
<tr name="3080" id="3080">
<td>3080</td><td>  <a id="3080c3" class="tk">tmpsmcr</a> <a id="3080c11" class="tk">&amp;=</a> (<a id="3080c15" class="tk">uint16_t</a>)<a id="3080c24" class="tk">~</a><a id="3080c25" class="tk">TIM_SMCR_SMS</a>;</td></tr>
<tr name="3081" id="3081">
<td>3081</td><td>  <a id="3081c3" class="tk">tmpsmcr</a> <a id="3081c11" class="tk">|=</a> <a id="3081c14" class="tk">TIM_EncoderMode</a>;</td></tr>
<tr name="3082" id="3082">
<td>3082</td><td></td></tr>
<tr name="3083" id="3083">
<td>3083</td><td>  <span class="ct">/* Select the Capture Compare 1 and the Capture Compare 2 as input */</span></td></tr>
<tr name="3084" id="3084">
<td>3084</td><td>  <a id="3084c3" class="tk">tmpccmr1</a> <a id="3084c12" class="tk">&amp;=</a> ((<a id="3084c17" class="tk">uint16_t</a>)<a id="3084c26" class="tk">~</a><a id="3084c27" class="tk">TIM_CCMR1_CC1S</a>) <a id="3084c43" class="tk">&amp;</a> ((<a id="3084c47" class="tk">uint16_t</a>)<a id="3084c56" class="tk">~</a><a id="3084c57" class="tk">TIM_CCMR1_CC2S</a>);</td></tr>
<tr name="3085" id="3085">
<td>3085</td><td>  <a id="3085c3" class="tk">tmpccmr1</a> <a id="3085c12" class="tk">|=</a> <a id="3085c15" class="tk">TIM_CCMR1_CC1S_0</a> <a id="3085c32" class="tk">|</a> <a id="3085c34" class="tk">TIM_CCMR1_CC2S_0</a>;</td></tr>
<tr name="3086" id="3086">
<td>3086</td><td></td></tr>
<tr name="3087" id="3087">
<td>3087</td><td>  <span class="ct">/* Set the TI1 and the TI2 Polarities */</span></td></tr>
<tr name="3088" id="3088">
<td>3088</td><td>  <a id="3088c3" class="tk">tmpccer</a> <a id="3088c11" class="tk">&amp;=</a> ((<a id="3088c16" class="tk">uint16_t</a>)<a id="3088c25" class="tk">~</a><a id="3088c26" class="tk">TIM_CCER_CC1P</a>) <a id="3088c41" class="tk">&amp;</a> ((<a id="3088c45" class="tk">uint16_t</a>)<a id="3088c54" class="tk">~</a><a id="3088c55" class="tk">TIM_CCER_CC2P</a>);</td></tr>
<tr name="3089" id="3089">
<td>3089</td><td>  <a id="3089c3" class="tk">tmpccer</a> <a id="3089c11" class="tk">|=</a> (<a id="3089c15" class="tk">uint16_t</a>)(<a id="3089c25" class="tk">TIM_IC1Polarity</a> <a id="3089c41" class="tk">|</a> (<a id="3089c44" class="tk">uint16_t</a>)(<a id="3089c54" class="tk">TIM_IC2Polarity</a> <a id="3089c70" class="tk">&lt;&lt;</a> (<a id="3089c74" class="tk">uint16_t</a>)4));</td></tr>
<tr name="3090" id="3090">
<td>3090</td><td></td></tr>
<tr name="3091" id="3091">
<td>3091</td><td>  <span class="ct">/* Write to TIMx SMCR */</span></td></tr>
<tr name="3092" id="3092">
<td>3092</td><td>  <a id="3092c3" class="tk">TIMx</a>-&gt;<a id="3092c9" class="tk">SMCR</a> = <a id="3092c16" class="tk">tmpsmcr</a>;</td></tr>
<tr name="3093" id="3093">
<td>3093</td><td></td></tr>
<tr name="3094" id="3094">
<td>3094</td><td>  <span class="ct">/* Write to TIMx CCMR1 */</span></td></tr>
<tr name="3095" id="3095">
<td>3095</td><td>  <a id="3095c3" class="tk">TIMx</a>-&gt;<a id="3095c9" class="tk">CCMR1</a> = <a id="3095c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="3096" id="3096">
<td>3096</td><td></td></tr>
<tr name="3097" id="3097">
<td>3097</td><td>  <span class="ct">/* Write to TIMx CCER */</span></td></tr>
<tr name="3098" id="3098">
<td>3098</td><td>  <a id="3098c3" class="tk">TIMx</a>-&gt;<a id="3098c9" class="tk">CCER</a> = <a id="3098c16" class="tk">tmpccer</a>;</td></tr>
<tr name="3099" id="3099">
<td>3099</td><td><span class="br">}</span></td></tr>
<tr name="3100" id="3100">
<td>3100</td><td></td></tr>
<tr name="3101" id="3101">
<td>3101</td><td><span class="ct">/**</span></td></tr>
<tr name="3102" id="3102">
<td>3102</td><td><span class="ct">  * @brief  Enables or disables the TIMx's Hall sensor interface.</span></td></tr>
<tr name="3103" id="3103">
<td>3103</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="3104" id="3104">
<td>3104</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="3105" id="3105">
<td>3105</td><td><span class="ct">  * @param  NewState: new state of the TIMx Hall sensor interface.</span></td></tr>
<tr name="3106" id="3106">
<td>3106</td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="3107" id="3107">
<td>3107</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3108" id="3108">
<td>3108</td><td><span class="ct">  */</span></td></tr>
<tr name="3109" id="3109">
<td>3109</td><td><span class="kw">void</span> <a id="3109c6" class="tk">TIM_SelectHallSensor</a>(<a id="3109c27" class="tk">TIM_TypeDef</a><a id="3109c38" class="tk">*</a> <a id="3109c40" class="tk">TIMx</a>, <a id="3109c46" class="tk">FunctionalState</a> <a id="3109c62" class="tk">NewState</a>)</td></tr>
<tr name="3110" id="3110">
<td>3110</td><td><span class="br">{</span></td></tr>
<tr name="3111" id="3111">
<td>3111</td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="3112" id="3112">
<td>3112</td><td>  <a id="3112c3" class="tk">assert_param</a>(<a id="3112c16" class="tk">IS_TIM_LIST2_PERIPH</a>(<a id="3112c36" class="tk">TIMx</a>));</td></tr>
<tr name="3113" id="3113">
<td>3113</td><td>  <a id="3113c3" class="tk">assert_param</a>(<a id="3113c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="3113c36" class="tk">NewState</a>));</td></tr>
<tr name="3114" id="3114">
<td>3114</td><td></td></tr>
<tr name="3115" id="3115">
<td>3115</td><td>  <span class="kw">if</span> (<a id="3115c7" class="tk">NewState</a> <a id="3115c16" class="tk">!=</a> <a id="3115c19" class="tk">DISABLE</a>)</td></tr>
<tr name="3116" id="3116">
<td>3116</td><td>  <span class="br">{</span></td></tr>
<tr name="3117" id="3117">
<td>3117</td><td>    <span class="ct">/* Set the TI1S Bit */</span></td></tr>
<tr name="3118" id="3118">
<td>3118</td><td>    <a id="3118c5" class="tk">TIMx</a>-&gt;<a id="3118c11" class="tk">CR2</a> <a id="3118c15" class="tk">|=</a> <a id="3118c18" class="tk">TIM_CR2_TI1S</a>;</td></tr>
<tr name="3119" id="3119">
<td>3119</td><td>  <span class="br">}</span></td></tr>
<tr name="3120" id="3120">
<td>3120</td><td>  <span class="kw">else</span></td></tr>
<tr name="3121" id="3121">
<td>3121</td><td>  <span class="br">{</span></td></tr>
<tr name="3122" id="3122">
<td>3122</td><td>    <span class="ct">/* Reset the TI1S Bit */</span></td></tr>
<tr name="3123" id="3123">
<td>3123</td><td>    <a id="3123c5" class="tk">TIMx</a>-&gt;<a id="3123c11" class="tk">CR2</a> <a id="3123c15" class="tk">&amp;=</a> (<a id="3123c19" class="tk">uint16_t</a>)<a id="3123c28" class="tk">~</a><a id="3123c29" class="tk">TIM_CR2_TI1S</a>;</td></tr>
<tr name="3124" id="3124">
<td>3124</td><td>  <span class="br">}</span></td></tr>
<tr name="3125" id="3125">
<td>3125</td><td><span class="br">}</span></td></tr>
<tr name="3126" id="3126">
<td>3126</td><td><span class="ct">/**</span></td></tr>
<tr name="3127" id="3127">
<td>3127</td><td><span class="ct">  * @}</span></td></tr>
<tr name="3128" id="3128">
<td>3128</td><td><span class="ct">  */</span></td></tr>
<tr name="3129" id="3129">
<td>3129</td><td></td></tr>
<tr name="3130" id="3130">
<td>3130</td><td><span class="ct">/** @defgroup TIM_Group9 Specific remapping management function</span></td></tr>
<tr name="3131" id="3131">
<td>3131</td><td><span class="ct"> *  @brief   Specific remapping management function</span></td></tr>
<tr name="3132" id="3132">
<td>3132</td><td><span class="ct"> *</span></td></tr>
<tr name="3133" id="3133">
<td>3133</td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="3134" id="3134">
<td>3134</td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="3135" id="3135">
<td>3135</td><td><span class="ct">                     Specific remapping management function</span></td></tr>
<tr name="3136" id="3136">
<td>3136</td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="3137" id="3137">
<td>3137</td><td><span class="ct"></span></td></tr>
<tr name="3138" id="3138">
<td>3138</td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="3139" id="3139">
<td>3139</td><td><span class="ct">  * @{</span></td></tr>
<tr name="3140" id="3140">
<td>3140</td><td><span class="ct">  */</span></td></tr>
<tr name="3141" id="3141">
<td>3141</td><td></td></tr>
<tr name="3142" id="3142">
<td>3142</td><td><span class="ct">/**</span></td></tr>
<tr name="3143" id="3143">
<td>3143</td><td><span class="ct">  * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.</span></td></tr>
<tr name="3144" id="3144">
<td>3144</td><td><span class="ct">  * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.</span></td></tr>
<tr name="3145" id="3145">
<td>3145</td><td><span class="ct">  * @param  TIM_Remap: specifies the TIM input remapping source.</span></td></tr>
<tr name="3146" id="3146">
<td>3146</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3147" id="3147">
<td>3147</td><td><span class="ct">  *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)</span></td></tr>
<tr name="3148" id="3148">
<td>3148</td><td><span class="ct">  *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trogger output.</span></td></tr>
<tr name="3149" id="3149">
<td>3149</td><td><span class="ct">  *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. </span></td></tr>
<tr name="3150" id="3150">
<td>3150</td><td><span class="ct">  *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. </span></td></tr>
<tr name="3151" id="3151">
<td>3151</td><td><span class="ct">  *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)</span></td></tr>
<tr name="3152" id="3152">
<td>3152</td><td><span class="ct">  *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.</span></td></tr>
<tr name="3153" id="3153">
<td>3153</td><td><span class="ct">  *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.</span></td></tr>
<tr name="3154" id="3154">
<td>3154</td><td><span class="ct">  *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.</span></td></tr>
<tr name="3155" id="3155">
<td>3155</td><td><span class="ct">  *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) </span></td></tr>
<tr name="3156" id="3156">
<td>3156</td><td><span class="ct">  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock</span></td></tr>
<tr name="3157" id="3157">
<td>3157</td><td><span class="ct">  *                                 (HSE divided by a programmable prescaler)  </span></td></tr>
<tr name="3158" id="3158">
<td>3158</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3159" id="3159">
<td>3159</td><td><span class="ct">  */</span></td></tr>
<tr name="3160" id="3160">
<td>3160</td><td><span class="kw">void</span> <a id="3160c6" class="tk">TIM_RemapConfig</a>(<a id="3160c22" class="tk">TIM_TypeDef</a><a id="3160c33" class="tk">*</a> <a id="3160c35" class="tk">TIMx</a>, <a id="3160c41" class="tk">uint16_t</a> <a id="3160c50" class="tk">TIM_Remap</a>)</td></tr>
<tr name="3161" id="3161">
<td>3161</td><td><span class="br">{</span></td></tr>
<tr name="3162" id="3162">
<td>3162</td><td> <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="3163" id="3163">
<td>3163</td><td>  <a id="3163c3" class="tk">assert_param</a>(<a id="3163c16" class="tk">IS_TIM_LIST6_PERIPH</a>(<a id="3163c36" class="tk">TIMx</a>));</td></tr>
<tr name="3164" id="3164">
<td>3164</td><td>  <a id="3164c3" class="tk">assert_param</a>(<a id="3164c16" class="tk">IS_TIM_REMAP</a>(<a id="3164c29" class="tk">TIM_Remap</a>));</td></tr>
<tr name="3165" id="3165">
<td>3165</td><td></td></tr>
<tr name="3166" id="3166">
<td>3166</td><td>  <span class="ct">/* Set the Timer remapping configuration */</span></td></tr>
<tr name="3167" id="3167">
<td>3167</td><td>  <a id="3167c3" class="tk">TIMx</a>-&gt;<a id="3167c9" class="tk">OR</a> =  <a id="3167c15" class="tk">TIM_Remap</a>;</td></tr>
<tr name="3168" id="3168">
<td>3168</td><td><span class="br">}</span></td></tr>
<tr name="3169" id="3169">
<td>3169</td><td><span class="ct">/**</span></td></tr>
<tr name="3170" id="3170">
<td>3170</td><td><span class="ct">  * @}</span></td></tr>
<tr name="3171" id="3171">
<td>3171</td><td><span class="ct">  */</span></td></tr>
<tr name="3172" id="3172">
<td>3172</td><td></td></tr>
<tr name="3173" id="3173">
<td>3173</td><td><span class="ct">/**</span></td></tr>
<tr name="3174" id="3174">
<td>3174</td><td><span class="ct">  * @brief  Configure the TI1 as Input.</span></td></tr>
<tr name="3175" id="3175">
<td>3175</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 </span></td></tr>
<tr name="3176" id="3176">
<td>3176</td><td><span class="ct">  *         to select the TIM peripheral.</span></td></tr>
<tr name="3177" id="3177">
<td>3177</td><td><span class="ct">  * @param  TIM_ICPolarity : The Input Polarity.</span></td></tr>
<tr name="3178" id="3178">
<td>3178</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3179" id="3179">
<td>3179</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising</span></td></tr>
<tr name="3180" id="3180">
<td>3180</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling</span></td></tr>
<tr name="3181" id="3181">
<td>3181</td><td><span class="ct">  *            @arg TIM_ICPolarity_BothEdge  </span></td></tr>
<tr name="3182" id="3182">
<td>3182</td><td><span class="ct">  * @param  TIM_ICSelection: specifies the input to be used.</span></td></tr>
<tr name="3183" id="3183">
<td>3183</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3184" id="3184">
<td>3184</td><td><span class="ct">  *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.</span></td></tr>
<tr name="3185" id="3185">
<td>3185</td><td><span class="ct">  *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.</span></td></tr>
<tr name="3186" id="3186">
<td>3186</td><td><span class="ct">  *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.</span></td></tr>
<tr name="3187" id="3187">
<td>3187</td><td><span class="ct">  * @param  TIM_ICFilter: Specifies the Input Capture Filter.</span></td></tr>
<tr name="3188" id="3188">
<td>3188</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F.</span></td></tr>
<tr name="3189" id="3189">
<td>3189</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3190" id="3190">
<td>3190</td><td><span class="ct">  */</span></td></tr>
<tr name="3191" id="3191">
<td>3191</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="3191c13" class="tk">TI1_Config</a>(<a id="3191c24" class="tk">TIM_TypeDef</a><a id="3191c35" class="tk">*</a> <a id="3191c37" class="tk">TIMx</a>, <a id="3191c43" class="tk">uint16_t</a> <a id="3191c52" class="tk">TIM_ICPolarity</a>, <a id="3191c68" class="tk">uint16_t</a> <a id="3191c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="3192" id="3192">
<td>3192</td><td>                       <a id="3192c24" class="tk">uint16_t</a> <a id="3192c33" class="tk">TIM_ICFilter</a>)</td></tr>
<tr name="3193" id="3193">
<td>3193</td><td><span class="br">{</span></td></tr>
<tr name="3194" id="3194">
<td>3194</td><td>  <a id="3194c3" class="tk">uint16_t</a> <a id="3194c12" class="tk">tmpccmr1</a> = 0, <a id="3194c26" class="tk">tmpccer</a> = 0;</td></tr>
<tr name="3195" id="3195">
<td>3195</td><td></td></tr>
<tr name="3196" id="3196">
<td>3196</td><td>  <span class="ct">/* Disable the Channel 1: Reset the CC1E Bit */</span></td></tr>
<tr name="3197" id="3197">
<td>3197</td><td>  <a id="3197c3" class="tk">TIMx</a>-&gt;<a id="3197c9" class="tk">CCER</a> <a id="3197c14" class="tk">&amp;=</a> (<a id="3197c18" class="tk">uint16_t</a>)<a id="3197c27" class="tk">~</a><a id="3197c28" class="tk">TIM_CCER_CC1E</a>;</td></tr>
<tr name="3198" id="3198">
<td>3198</td><td>  <a id="3198c3" class="tk">tmpccmr1</a> = <a id="3198c14" class="tk">TIMx</a>-&gt;<a id="3198c20" class="tk">CCMR1</a>;</td></tr>
<tr name="3199" id="3199">
<td>3199</td><td>  <a id="3199c3" class="tk">tmpccer</a> = <a id="3199c13" class="tk">TIMx</a>-&gt;<a id="3199c19" class="tk">CCER</a>;</td></tr>
<tr name="3200" id="3200">
<td>3200</td><td></td></tr>
<tr name="3201" id="3201">
<td>3201</td><td>  <span class="ct">/* Select the Input and set the filter */</span></td></tr>
<tr name="3202" id="3202">
<td>3202</td><td>  <a id="3202c3" class="tk">tmpccmr1</a> <a id="3202c12" class="tk">&amp;=</a> ((<a id="3202c17" class="tk">uint16_t</a>)<a id="3202c26" class="tk">~</a><a id="3202c27" class="tk">TIM_CCMR1_CC1S</a>) <a id="3202c43" class="tk">&amp;</a> ((<a id="3202c47" class="tk">uint16_t</a>)<a id="3202c56" class="tk">~</a><a id="3202c57" class="tk">TIM_CCMR1_IC1F</a>);</td></tr>
<tr name="3203" id="3203">
<td>3203</td><td>  <a id="3203c3" class="tk">tmpccmr1</a> <a id="3203c12" class="tk">|=</a> (<a id="3203c16" class="tk">uint16_t</a>)(<a id="3203c26" class="tk">TIM_ICSelection</a> <a id="3203c42" class="tk">|</a> (<a id="3203c45" class="tk">uint16_t</a>)(<a id="3203c55" class="tk">TIM_ICFilter</a> <a id="3203c68" class="tk">&lt;&lt;</a> (<a id="3203c72" class="tk">uint16_t</a>)4));</td></tr>
<tr name="3204" id="3204">
<td>3204</td><td></td></tr>
<tr name="3205" id="3205">
<td>3205</td><td>  <span class="ct">/* Select the Polarity and set the CC1E Bit */</span></td></tr>
<tr name="3206" id="3206">
<td>3206</td><td>  <a id="3206c3" class="tk">tmpccer</a> <a id="3206c11" class="tk">&amp;=</a> (<a id="3206c15" class="tk">uint16_t</a>)<a id="3206c24" class="tk">~</a>(<a id="3206c26" class="tk">TIM_CCER_CC1P</a> <a id="3206c40" class="tk">|</a> <a id="3206c42" class="tk">TIM_CCER_CC1NP</a>);</td></tr>
<tr name="3207" id="3207">
<td>3207</td><td>  <a id="3207c3" class="tk">tmpccer</a> <a id="3207c11" class="tk">|=</a> (<a id="3207c15" class="tk">uint16_t</a>)(<a id="3207c25" class="tk">TIM_ICPolarity</a> <a id="3207c40" class="tk">|</a> (<a id="3207c43" class="tk">uint16_t</a>)<a id="3207c52" class="tk">TIM_CCER_CC1E</a>);</td></tr>
<tr name="3208" id="3208">
<td>3208</td><td></td></tr>
<tr name="3209" id="3209">
<td>3209</td><td>  <span class="ct">/* Write to TIMx CCMR1 and CCER registers */</span></td></tr>
<tr name="3210" id="3210">
<td>3210</td><td>  <a id="3210c3" class="tk">TIMx</a>-&gt;<a id="3210c9" class="tk">CCMR1</a> = <a id="3210c17" class="tk">tmpccmr1</a>;</td></tr>
<tr name="3211" id="3211">
<td>3211</td><td>  <a id="3211c3" class="tk">TIMx</a>-&gt;<a id="3211c9" class="tk">CCER</a> = <a id="3211c16" class="tk">tmpccer</a>;</td></tr>
<tr name="3212" id="3212">
<td>3212</td><td><span class="br">}</span></td></tr>
<tr name="3213" id="3213">
<td>3213</td><td></td></tr>
<tr name="3214" id="3214">
<td>3214</td><td><span class="ct">/**</span></td></tr>
<tr name="3215" id="3215">
<td>3215</td><td><span class="ct">  * @brief  Configure the TI2 as Input.</span></td></tr>
<tr name="3216" id="3216">
<td>3216</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM </span></td></tr>
<tr name="3217" id="3217">
<td>3217</td><td><span class="ct">  *         peripheral.</span></td></tr>
<tr name="3218" id="3218">
<td>3218</td><td><span class="ct">  * @param  TIM_ICPolarity : The Input Polarity.</span></td></tr>
<tr name="3219" id="3219">
<td>3219</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3220" id="3220">
<td>3220</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising</span></td></tr>
<tr name="3221" id="3221">
<td>3221</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling</span></td></tr>
<tr name="3222" id="3222">
<td>3222</td><td><span class="ct">  *            @arg TIM_ICPolarity_BothEdge   </span></td></tr>
<tr name="3223" id="3223">
<td>3223</td><td><span class="ct">  * @param  TIM_ICSelection: specifies the input to be used.</span></td></tr>
<tr name="3224" id="3224">
<td>3224</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3225" id="3225">
<td>3225</td><td><span class="ct">  *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.</span></td></tr>
<tr name="3226" id="3226">
<td>3226</td><td><span class="ct">  *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.</span></td></tr>
<tr name="3227" id="3227">
<td>3227</td><td><span class="ct">  *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.</span></td></tr>
<tr name="3228" id="3228">
<td>3228</td><td><span class="ct">  * @param  TIM_ICFilter: Specifies the Input Capture Filter.</span></td></tr>
<tr name="3229" id="3229">
<td>3229</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F.</span></td></tr>
<tr name="3230" id="3230">
<td>3230</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3231" id="3231">
<td>3231</td><td><span class="ct">  */</span></td></tr>
<tr name="3232" id="3232">
<td>3232</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="3232c13" class="tk">TI2_Config</a>(<a id="3232c24" class="tk">TIM_TypeDef</a><a id="3232c35" class="tk">*</a> <a id="3232c37" class="tk">TIMx</a>, <a id="3232c43" class="tk">uint16_t</a> <a id="3232c52" class="tk">TIM_ICPolarity</a>, <a id="3232c68" class="tk">uint16_t</a> <a id="3232c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="3233" id="3233">
<td>3233</td><td>                       <a id="3233c24" class="tk">uint16_t</a> <a id="3233c33" class="tk">TIM_ICFilter</a>)</td></tr>
<tr name="3234" id="3234">
<td>3234</td><td><span class="br">{</span></td></tr>
<tr name="3235" id="3235">
<td>3235</td><td>  <a id="3235c3" class="tk">uint16_t</a> <a id="3235c12" class="tk">tmpccmr1</a> = 0, <a id="3235c26" class="tk">tmpccer</a> = 0, <a id="3235c39" class="tk">tmp</a> = 0;</td></tr>
<tr name="3236" id="3236">
<td>3236</td><td></td></tr>
<tr name="3237" id="3237">
<td>3237</td><td>  <span class="ct">/* Disable the Channel 2: Reset the CC2E Bit */</span></td></tr>
<tr name="3238" id="3238">
<td>3238</td><td>  <a id="3238c3" class="tk">TIMx</a>-&gt;<a id="3238c9" class="tk">CCER</a> <a id="3238c14" class="tk">&amp;=</a> (<a id="3238c18" class="tk">uint16_t</a>)<a id="3238c27" class="tk">~</a><a id="3238c28" class="tk">TIM_CCER_CC2E</a>;</td></tr>
<tr name="3239" id="3239">
<td>3239</td><td>  <a id="3239c3" class="tk">tmpccmr1</a> = <a id="3239c14" class="tk">TIMx</a>-&gt;<a id="3239c20" class="tk">CCMR1</a>;</td></tr>
<tr name="3240" id="3240">
<td>3240</td><td>  <a id="3240c3" class="tk">tmpccer</a> = <a id="3240c13" class="tk">TIMx</a>-&gt;<a id="3240c19" class="tk">CCER</a>;</td></tr>
<tr name="3241" id="3241">
<td>3241</td><td>  <a id="3241c3" class="tk">tmp</a> = (<a id="3241c10" class="tk">uint16_t</a>)(<a id="3241c20" class="tk">TIM_ICPolarity</a> <a id="3241c35" class="tk">&lt;&lt;</a> 4);</td></tr>
<tr name="3242" id="3242">
<td>3242</td><td></td></tr>
<tr name="3243" id="3243">
<td>3243</td><td>  <span class="ct">/* Select the Input and set the filter */</span></td></tr>
<tr name="3244" id="3244">
<td>3244</td><td>  <a id="3244c3" class="tk">tmpccmr1</a> <a id="3244c12" class="tk">&amp;=</a> ((<a id="3244c17" class="tk">uint16_t</a>)<a id="3244c26" class="tk">~</a><a id="3244c27" class="tk">TIM_CCMR1_CC2S</a>) <a id="3244c43" class="tk">&amp;</a> ((<a id="3244c47" class="tk">uint16_t</a>)<a id="3244c56" class="tk">~</a><a id="3244c57" class="tk">TIM_CCMR1_IC2F</a>);</td></tr>
<tr name="3245" id="3245">
<td>3245</td><td>  <a id="3245c3" class="tk">tmpccmr1</a> <a id="3245c12" class="tk">|=</a> (<a id="3245c16" class="tk">uint16_t</a>)(<a id="3245c26" class="tk">TIM_ICFilter</a> <a id="3245c39" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="3246" id="3246">
<td>3246</td><td>  <a id="3246c3" class="tk">tmpccmr1</a> <a id="3246c12" class="tk">|=</a> (<a id="3246c16" class="tk">uint16_t</a>)(<a id="3246c26" class="tk">TIM_ICSelection</a> <a id="3246c42" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="3247" id="3247">
<td>3247</td><td></td></tr>
<tr name="3248" id="3248">
<td>3248</td><td>  <span class="ct">/* Select the Polarity and set the CC2E Bit */</span></td></tr>
<tr name="3249" id="3249">
<td>3249</td><td>  <a id="3249c3" class="tk">tmpccer</a> <a id="3249c11" class="tk">&amp;=</a> (<a id="3249c15" class="tk">uint16_t</a>)<a id="3249c24" class="tk">~</a>(<a id="3249c26" class="tk">TIM_CCER_CC2P</a> <a id="3249c40" class="tk">|</a> <a id="3249c42" class="tk">TIM_CCER_CC2NP</a>);</td></tr>
<tr name="3250" id="3250">
<td>3250</td><td>  <a id="3250c3" class="tk">tmpccer</a> <a id="3250c11" class="tk">|=</a>  (<a id="3250c16" class="tk">uint16_t</a>)(<a id="3250c26" class="tk">tmp</a> <a id="3250c30" class="tk">|</a> (<a id="3250c33" class="tk">uint16_t</a>)<a id="3250c42" class="tk">TIM_CCER_CC2E</a>);</td></tr>
<tr name="3251" id="3251">
<td>3251</td><td></td></tr>
<tr name="3252" id="3252">
<td>3252</td><td>  <span class="ct">/* Write to TIMx CCMR1 and CCER registers */</span></td></tr>
<tr name="3253" id="3253">
<td>3253</td><td>  <a id="3253c3" class="tk">TIMx</a>-&gt;<a id="3253c9" class="tk">CCMR1</a> = <a id="3253c17" class="tk">tmpccmr1</a> ;</td></tr>
<tr name="3254" id="3254">
<td>3254</td><td>  <a id="3254c3" class="tk">TIMx</a>-&gt;<a id="3254c9" class="tk">CCER</a> = <a id="3254c16" class="tk">tmpccer</a>;</td></tr>
<tr name="3255" id="3255">
<td>3255</td><td><span class="br">}</span></td></tr>
<tr name="3256" id="3256">
<td>3256</td><td></td></tr>
<tr name="3257" id="3257">
<td>3257</td><td><span class="ct">/**</span></td></tr>
<tr name="3258" id="3258">
<td>3258</td><td><span class="ct">  * @brief  Configure the TI3 as Input.</span></td></tr>
<tr name="3259" id="3259">
<td>3259</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="3260" id="3260">
<td>3260</td><td><span class="ct">  * @param  TIM_ICPolarity : The Input Polarity.</span></td></tr>
<tr name="3261" id="3261">
<td>3261</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3262" id="3262">
<td>3262</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising</span></td></tr>
<tr name="3263" id="3263">
<td>3263</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling</span></td></tr>
<tr name="3264" id="3264">
<td>3264</td><td><span class="ct">  *            @arg TIM_ICPolarity_BothEdge         </span></td></tr>
<tr name="3265" id="3265">
<td>3265</td><td><span class="ct">  * @param  TIM_ICSelection: specifies the input to be used.</span></td></tr>
<tr name="3266" id="3266">
<td>3266</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3267" id="3267">
<td>3267</td><td><span class="ct">  *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.</span></td></tr>
<tr name="3268" id="3268">
<td>3268</td><td><span class="ct">  *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.</span></td></tr>
<tr name="3269" id="3269">
<td>3269</td><td><span class="ct">  *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.</span></td></tr>
<tr name="3270" id="3270">
<td>3270</td><td><span class="ct">  * @param  TIM_ICFilter: Specifies the Input Capture Filter.</span></td></tr>
<tr name="3271" id="3271">
<td>3271</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F.</span></td></tr>
<tr name="3272" id="3272">
<td>3272</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3273" id="3273">
<td>3273</td><td><span class="ct">  */</span></td></tr>
<tr name="3274" id="3274">
<td>3274</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="3274c13" class="tk">TI3_Config</a>(<a id="3274c24" class="tk">TIM_TypeDef</a><a id="3274c35" class="tk">*</a> <a id="3274c37" class="tk">TIMx</a>, <a id="3274c43" class="tk">uint16_t</a> <a id="3274c52" class="tk">TIM_ICPolarity</a>, <a id="3274c68" class="tk">uint16_t</a> <a id="3274c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="3275" id="3275">
<td>3275</td><td>                       <a id="3275c24" class="tk">uint16_t</a> <a id="3275c33" class="tk">TIM_ICFilter</a>)</td></tr>
<tr name="3276" id="3276">
<td>3276</td><td><span class="br">{</span></td></tr>
<tr name="3277" id="3277">
<td>3277</td><td>  <a id="3277c3" class="tk">uint16_t</a> <a id="3277c12" class="tk">tmpccmr2</a> = 0, <a id="3277c26" class="tk">tmpccer</a> = 0, <a id="3277c39" class="tk">tmp</a> = 0;</td></tr>
<tr name="3278" id="3278">
<td>3278</td><td></td></tr>
<tr name="3279" id="3279">
<td>3279</td><td>  <span class="ct">/* Disable the Channel 3: Reset the CC3E Bit */</span></td></tr>
<tr name="3280" id="3280">
<td>3280</td><td>  <a id="3280c3" class="tk">TIMx</a>-&gt;<a id="3280c9" class="tk">CCER</a> <a id="3280c14" class="tk">&amp;=</a> (<a id="3280c18" class="tk">uint16_t</a>)<a id="3280c27" class="tk">~</a><a id="3280c28" class="tk">TIM_CCER_CC3E</a>;</td></tr>
<tr name="3281" id="3281">
<td>3281</td><td>  <a id="3281c3" class="tk">tmpccmr2</a> = <a id="3281c14" class="tk">TIMx</a>-&gt;<a id="3281c20" class="tk">CCMR2</a>;</td></tr>
<tr name="3282" id="3282">
<td>3282</td><td>  <a id="3282c3" class="tk">tmpccer</a> = <a id="3282c13" class="tk">TIMx</a>-&gt;<a id="3282c19" class="tk">CCER</a>;</td></tr>
<tr name="3283" id="3283">
<td>3283</td><td>  <a id="3283c3" class="tk">tmp</a> = (<a id="3283c10" class="tk">uint16_t</a>)(<a id="3283c20" class="tk">TIM_ICPolarity</a> <a id="3283c35" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="3284" id="3284">
<td>3284</td><td></td></tr>
<tr name="3285" id="3285">
<td>3285</td><td>  <span class="ct">/* Select the Input and set the filter */</span></td></tr>
<tr name="3286" id="3286">
<td>3286</td><td>  <a id="3286c3" class="tk">tmpccmr2</a> <a id="3286c12" class="tk">&amp;=</a> ((<a id="3286c17" class="tk">uint16_t</a>)<a id="3286c26" class="tk">~</a><a id="3286c27" class="tk">TIM_CCMR1_CC1S</a>) <a id="3286c43" class="tk">&amp;</a> ((<a id="3286c47" class="tk">uint16_t</a>)<a id="3286c56" class="tk">~</a><a id="3286c57" class="tk">TIM_CCMR2_IC3F</a>);</td></tr>
<tr name="3287" id="3287">
<td>3287</td><td>  <a id="3287c3" class="tk">tmpccmr2</a> <a id="3287c12" class="tk">|=</a> (<a id="3287c16" class="tk">uint16_t</a>)(<a id="3287c26" class="tk">TIM_ICSelection</a> <a id="3287c42" class="tk">|</a> (<a id="3287c45" class="tk">uint16_t</a>)(<a id="3287c55" class="tk">TIM_ICFilter</a> <a id="3287c68" class="tk">&lt;&lt;</a> (<a id="3287c72" class="tk">uint16_t</a>)4));</td></tr>
<tr name="3288" id="3288">
<td>3288</td><td></td></tr>
<tr name="3289" id="3289">
<td>3289</td><td>  <span class="ct">/* Select the Polarity and set the CC3E Bit */</span></td></tr>
<tr name="3290" id="3290">
<td>3290</td><td>  <a id="3290c3" class="tk">tmpccer</a> <a id="3290c11" class="tk">&amp;=</a> (<a id="3290c15" class="tk">uint16_t</a>)<a id="3290c24" class="tk">~</a>(<a id="3290c26" class="tk">TIM_CCER_CC3P</a> <a id="3290c40" class="tk">|</a> <a id="3290c42" class="tk">TIM_CCER_CC3NP</a>);</td></tr>
<tr name="3291" id="3291">
<td>3291</td><td>  <a id="3291c3" class="tk">tmpccer</a> <a id="3291c11" class="tk">|=</a> (<a id="3291c15" class="tk">uint16_t</a>)(<a id="3291c25" class="tk">tmp</a> <a id="3291c29" class="tk">|</a> (<a id="3291c32" class="tk">uint16_t</a>)<a id="3291c41" class="tk">TIM_CCER_CC3E</a>);</td></tr>
<tr name="3292" id="3292">
<td>3292</td><td></td></tr>
<tr name="3293" id="3293">
<td>3293</td><td>  <span class="ct">/* Write to TIMx CCMR2 and CCER registers */</span></td></tr>
<tr name="3294" id="3294">
<td>3294</td><td>  <a id="3294c3" class="tk">TIMx</a>-&gt;<a id="3294c9" class="tk">CCMR2</a> = <a id="3294c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="3295" id="3295">
<td>3295</td><td>  <a id="3295c3" class="tk">TIMx</a>-&gt;<a id="3295c9" class="tk">CCER</a> = <a id="3295c16" class="tk">tmpccer</a>;</td></tr>
<tr name="3296" id="3296">
<td>3296</td><td><span class="br">}</span></td></tr>
<tr name="3297" id="3297">
<td>3297</td><td></td></tr>
<tr name="3298" id="3298">
<td>3298</td><td><span class="ct">/**</span></td></tr>
<tr name="3299" id="3299">
<td>3299</td><td><span class="ct">  * @brief  Configure the TI4 as Input.</span></td></tr>
<tr name="3300" id="3300">
<td>3300</td><td><span class="ct">  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.</span></td></tr>
<tr name="3301" id="3301">
<td>3301</td><td><span class="ct">  * @param  TIM_ICPolarity : The Input Polarity.</span></td></tr>
<tr name="3302" id="3302">
<td>3302</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3303" id="3303">
<td>3303</td><td><span class="ct">  *            @arg TIM_ICPolarity_Rising</span></td></tr>
<tr name="3304" id="3304">
<td>3304</td><td><span class="ct">  *            @arg TIM_ICPolarity_Falling</span></td></tr>
<tr name="3305" id="3305">
<td>3305</td><td><span class="ct">  *            @arg TIM_ICPolarity_BothEdge     </span></td></tr>
<tr name="3306" id="3306">
<td>3306</td><td><span class="ct">  * @param  TIM_ICSelection: specifies the input to be used.</span></td></tr>
<tr name="3307" id="3307">
<td>3307</td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="3308" id="3308">
<td>3308</td><td><span class="ct">  *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.</span></td></tr>
<tr name="3309" id="3309">
<td>3309</td><td><span class="ct">  *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.</span></td></tr>
<tr name="3310" id="3310">
<td>3310</td><td><span class="ct">  *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.</span></td></tr>
<tr name="3311" id="3311">
<td>3311</td><td><span class="ct">  * @param  TIM_ICFilter: Specifies the Input Capture Filter.</span></td></tr>
<tr name="3312" id="3312">
<td>3312</td><td><span class="ct">  *          This parameter must be a value between 0x00 and 0x0F.</span></td></tr>
<tr name="3313" id="3313">
<td>3313</td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="3314" id="3314">
<td>3314</td><td><span class="ct">  */</span></td></tr>
<tr name="3315" id="3315">
<td>3315</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="3315c13" class="tk">TI4_Config</a>(<a id="3315c24" class="tk">TIM_TypeDef</a><a id="3315c35" class="tk">*</a> <a id="3315c37" class="tk">TIMx</a>, <a id="3315c43" class="tk">uint16_t</a> <a id="3315c52" class="tk">TIM_ICPolarity</a>, <a id="3315c68" class="tk">uint16_t</a> <a id="3315c77" class="tk">TIM_ICSelection</a>,</td></tr>
<tr name="3316" id="3316">
<td>3316</td><td>                       <a id="3316c24" class="tk">uint16_t</a> <a id="3316c33" class="tk">TIM_ICFilter</a>)</td></tr>
<tr name="3317" id="3317">
<td>3317</td><td><span class="br">{</span></td></tr>
<tr name="3318" id="3318">
<td>3318</td><td>  <a id="3318c3" class="tk">uint16_t</a> <a id="3318c12" class="tk">tmpccmr2</a> = 0, <a id="3318c26" class="tk">tmpccer</a> = 0, <a id="3318c39" class="tk">tmp</a> = 0;</td></tr>
<tr name="3319" id="3319">
<td>3319</td><td></td></tr>
<tr name="3320" id="3320">
<td>3320</td><td>  <span class="ct">/* Disable the Channel 4: Reset the CC4E Bit */</span></td></tr>
<tr name="3321" id="3321">
<td>3321</td><td>  <a id="3321c3" class="tk">TIMx</a>-&gt;<a id="3321c9" class="tk">CCER</a> <a id="3321c14" class="tk">&amp;=</a> (<a id="3321c18" class="tk">uint16_t</a>)<a id="3321c27" class="tk">~</a><a id="3321c28" class="tk">TIM_CCER_CC4E</a>;</td></tr>
<tr name="3322" id="3322">
<td>3322</td><td>  <a id="3322c3" class="tk">tmpccmr2</a> = <a id="3322c14" class="tk">TIMx</a>-&gt;<a id="3322c20" class="tk">CCMR2</a>;</td></tr>
<tr name="3323" id="3323">
<td>3323</td><td>  <a id="3323c3" class="tk">tmpccer</a> = <a id="3323c13" class="tk">TIMx</a>-&gt;<a id="3323c19" class="tk">CCER</a>;</td></tr>
<tr name="3324" id="3324">
<td>3324</td><td>  <a id="3324c3" class="tk">tmp</a> = (<a id="3324c10" class="tk">uint16_t</a>)(<a id="3324c20" class="tk">TIM_ICPolarity</a> <a id="3324c35" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="3325" id="3325">
<td>3325</td><td></td></tr>
<tr name="3326" id="3326">
<td>3326</td><td>  <span class="ct">/* Select the Input and set the filter */</span></td></tr>
<tr name="3327" id="3327">
<td>3327</td><td>  <a id="3327c3" class="tk">tmpccmr2</a> <a id="3327c12" class="tk">&amp;=</a> ((<a id="3327c17" class="tk">uint16_t</a>)<a id="3327c26" class="tk">~</a><a id="3327c27" class="tk">TIM_CCMR1_CC2S</a>) <a id="3327c43" class="tk">&amp;</a> ((<a id="3327c47" class="tk">uint16_t</a>)<a id="3327c56" class="tk">~</a><a id="3327c57" class="tk">TIM_CCMR1_IC2F</a>);</td></tr>
<tr name="3328" id="3328">
<td>3328</td><td>  <a id="3328c3" class="tk">tmpccmr2</a> <a id="3328c12" class="tk">|=</a> (<a id="3328c16" class="tk">uint16_t</a>)(<a id="3328c26" class="tk">TIM_ICSelection</a> <a id="3328c42" class="tk">&lt;&lt;</a> 8);</td></tr>
<tr name="3329" id="3329">
<td>3329</td><td>  <a id="3329c3" class="tk">tmpccmr2</a> <a id="3329c12" class="tk">|=</a> (<a id="3329c16" class="tk">uint16_t</a>)(<a id="3329c26" class="tk">TIM_ICFilter</a> <a id="3329c39" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="3330" id="3330">
<td>3330</td><td></td></tr>
<tr name="3331" id="3331">
<td>3331</td><td>  <span class="ct">/* Select the Polarity and set the CC4E Bit */</span></td></tr>
<tr name="3332" id="3332">
<td>3332</td><td>  <a id="3332c3" class="tk">tmpccer</a> <a id="3332c11" class="tk">&amp;=</a> (<a id="3332c15" class="tk">uint16_t</a>)<a id="3332c24" class="tk">~</a>(<a id="3332c26" class="tk">TIM_CCER_CC4P</a> <a id="3332c40" class="tk">|</a> <a id="3332c42" class="tk">TIM_CCER_CC4NP</a>);</td></tr>
<tr name="3333" id="3333">
<td>3333</td><td>  <a id="3333c3" class="tk">tmpccer</a> <a id="3333c11" class="tk">|=</a> (<a id="3333c15" class="tk">uint16_t</a>)(<a id="3333c25" class="tk">tmp</a> <a id="3333c29" class="tk">|</a> (<a id="3333c32" class="tk">uint16_t</a>)<a id="3333c41" class="tk">TIM_CCER_CC4E</a>);</td></tr>
<tr name="3334" id="3334">
<td>3334</td><td></td></tr>
<tr name="3335" id="3335">
<td>3335</td><td>  <span class="ct">/* Write to TIMx CCMR2 and CCER registers */</span></td></tr>
<tr name="3336" id="3336">
<td>3336</td><td>  <a id="3336c3" class="tk">TIMx</a>-&gt;<a id="3336c9" class="tk">CCMR2</a> = <a id="3336c17" class="tk">tmpccmr2</a>;</td></tr>
<tr name="3337" id="3337">
<td>3337</td><td>  <a id="3337c3" class="tk">TIMx</a>-&gt;<a id="3337c9" class="tk">CCER</a> = <a id="3337c16" class="tk">tmpccer</a> ;</td></tr>
<tr name="3338" id="3338">
<td>3338</td><td><span class="br">}</span></td></tr>
<tr name="3339" id="3339">
<td>3339</td><td></td></tr>
<tr name="3340" id="3340">
<td>3340</td><td><span class="ct">/**</span></td></tr>
<tr name="3341" id="3341">
<td>3341</td><td><span class="ct">  * @}</span></td></tr>
<tr name="3342" id="3342">
<td>3342</td><td><span class="ct">  */</span></td></tr>
<tr name="3343" id="3343">
<td>3343</td><td></td></tr>
<tr name="3344" id="3344">
<td>3344</td><td><span class="ct">/**</span></td></tr>
<tr name="3345" id="3345">
<td>3345</td><td><span class="ct">  * @}</span></td></tr>
<tr name="3346" id="3346">
<td>3346</td><td><span class="ct">  */</span></td></tr>
<tr name="3347" id="3347">
<td>3347</td><td></td></tr>
<tr name="3348" id="3348">
<td>3348</td><td><span class="ct">/**</span></td></tr>
<tr name="3349" id="3349">
<td>3349</td><td><span class="ct">  * @}</span></td></tr>
<tr name="3350" id="3350">
<td>3350</td><td><span class="ct">  */</span></td></tr>
<tr name="3351" id="3351">
<td>3351</td><td></td></tr>
<tr name="3352" id="3352">
<td>3352</td><td><span class="ct">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></td></tr>
<tr name="3353" id="3353">
<td>3353</td><td></td></tr>
</table>
</pre>
</body>
</html>
