--- 
project: 
  description: "130nm PLL Clock Multiplier - avsdpll_1v8_sky130_ss "
  foundry: "SkyWater"
  git_url: "https://github.com/vsdip/avsdpll_1v8_sky130_ss/.git"
  organization: "VSD Corp. Pvt. Ltd."
  organization_url: "https://www.vlsisystemdesign.com/"
  owner: "Subham Mohapatra"
  process: "SKY130"
  project_name: "Caravel"
  project_id: "00000000"
  tags: 
    - "Open MPW"
    - "Test Harness"
  category: "Test Harness"
  top_level_netlist: "verilog/gl/caravel.v"
  user_level_netlist: "verilog/gl/user_project_wrapper.v"
  version: "1.00"
  cover_image: "photo/block_diagram.png"
