
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
à
Command: %s
53*	vivadotcl2`
Lsynth_design -top dist_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
¥
%IP '%s' is locked. Locked reason: %s
1260*coregen2"
dist_mem_gen_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 241.129 ; gain = 76.910
2default:default
‰
synthesizing module '%s'638*oasys2"
dist_mem_gen_02default:default2q
[d:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd2default:default2
692default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_CLK bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_HAS_D bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_DPO bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_DPRA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_I_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_QDPO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_QSPO bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_SPO bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_WE bound to: 1 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_0.mif - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_QCE_JOINED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_READ_MIF bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
2default:default
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
dist_mem_gen_v8_02default:default2~
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
1302default:default2
U02default:default2%
dist_mem_gen_v8_02default:default2q
[d:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd2default:default2
1352default:default8@Z8-3491
à
synthesizing module '%s'638*oasys25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
1862default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_CLK bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_HAS_D bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_DPO bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_DPRA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_I_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_QDPO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_QSPO bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_SPO bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_WE bound to: 1 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_0.mif - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_QCE_JOINED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_READ_MIF bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
2default:default
Ñ
synthesizing module '%s'638*oasys2+
dist_mem_gen_v8_0_synth2default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
1832default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_CLK bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_HAS_D bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_DPO bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_DPRA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_I_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_QDPO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_QSPO bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_SPO bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_HAS_WE bound to: 1 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_0.mif - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_QCE_JOINED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_READ_MIF bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_addr_width bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter c_depth bound to: 1024 - type: integer 
2default:default
T
%s*synth2E
1	Parameter c_width bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_default_data bound to: 0 - type: string 
2default:default
k
%s*synth2\
H	Parameter c_mem_init_file bound to: dist_mem_gen_0.mif - type: string 
2default:default
]
%s*synth2N
:	Parameter c_elaboration_dir bound to: ./ - type: string 
2default:default
V
%s*synth2G
3	Parameter c_read_mif bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter c_has_i_ce bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter c_qualify_we bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter c_reg_a_d_inputs bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter c_pipeline_stages bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_has_qspo_ce bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter c_has_qspo_rst bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter c_has_qspo_srst bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter c_has_spo bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter c_has_qspo bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_sync_enable bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_parser_type bound to: 0 - type: integer 
2default:default
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
spram2default:default2x
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
1252default:default2

spram_inst2default:default2
spram2default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
2362default:default8@Z8-3491
ı
synthesizing module '%s'638*oasys2)
spram__parameterized02default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
1582default:default8@Z8-638
Y
%s*synth2J
6	Parameter c_addr_width bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter c_depth bound to: 1024 - type: integer 
2default:default
T
%s*synth2E
1	Parameter c_width bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_default_data bound to: 0 - type: string 
2default:default
k
%s*synth2\
H	Parameter c_mem_init_file bound to: dist_mem_gen_0.mif - type: string 
2default:default
]
%s*synth2N
:	Parameter c_elaboration_dir bound to: ./ - type: string 
2default:default
V
%s*synth2G
3	Parameter c_read_mif bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter c_has_i_ce bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter c_qualify_we bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter c_reg_a_d_inputs bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter c_pipeline_stages bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_has_qspo_ce bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter c_has_qspo_rst bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter c_has_qspo_srst bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter c_has_spo bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter c_has_qspo bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_sync_enable bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter c_parser_type bound to: 0 - type: integer 
2default:default
¿
RTL assertion: "%s"63*oasys2{
gMIF file size does not match memory size.Remaining addresses in memory are padded with c_default_data.2default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
2852default:default8@Z8-63
é
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
3592default:default8@Z8-4472
ü
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2$
pipe_distributed2default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
3602default:default8@Z8-4472
®
0Net %s in module/entity %s does not have driver.3422*oasys2
spo2default:default2)
spram__parameterized02default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
1542default:default8@Z8-3848
∞
%done synthesizing module '%s' (%s#%s)256*oasys2)
spram__parameterized02default:default2
12default:default2
12default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
1582default:default8@Z8-256
∑
0Net %s in module/entity %s does not have driver.3422*oasys2
dpo2default:default2+
dist_mem_gen_v8_0_synth2default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
1752default:default8@Z8-3848
∏
0Net %s in module/entity %s does not have driver.3422*oasys2
qdpo2default:default2+
dist_mem_gen_v8_0_synth2default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
1772default:default8@Z8-3848
ø
%done synthesizing module '%s' (%s#%s)256*oasys2+
dist_mem_gen_v8_0_synth2default:default2
22default:default2
12default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
1832default:default8@Z8-256
ø
0Net %s in module/entity %s does not have driver.3422*oasys2
gnd_bus2default:default25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2142default:default8@Z8-3848
ª
0Net %s in module/entity %s does not have driver.3422*oasys2
vcc2default:default25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2152default:default8@Z8-3848
ª
0Net %s in module/entity %s does not have driver.3422*oasys2
gnd2default:default25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2132default:default8@Z8-3848
√
%done synthesizing module '%s' (%s#%s)256*oasys25
!dist_mem_gen_v8_0__parameterized02default:default2
32default:default2
12default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
1862default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2"
dist_mem_gen_02default:default2
42default:default2
12default:default2q
[d:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd2default:default2
692default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 441.508 ; gain = 277.289
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[9]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[8]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[7]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[6]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[5]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[4]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[3]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[2]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[1]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
dpra[0]2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
Ø
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
i_ce2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
qspo_ce2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≤
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
qdpo_ce2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≥
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
qdpo_clk2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≥
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
qspo_rst2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
≥
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
qdpo_rst2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
	qspo_srst2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
¥
'tying undriven pin %s:%s to constant 0
3295*oasys21
\synth_options.dist_mem_inst 2default:default2
	qdpo_srst2default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2222default:default8@Z8-3295
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
…
$Parsing XDC File [%s] for cell '%s'
848*designutils2m
Yd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc2default:default2
U02default:defaultZ20-848
“
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2m
Yd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc2default:default2
U02default:defaultZ20-847
ñ
Parsing XDC File [%s]
179*designutils2`
LD:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_0_synth_1/dont_touch.xdc2default:defaultZ20-179
ü
Finished Parsing XDC File [%s]
178*designutils2`
LD:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_0_synth_1/dont_touch.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 519.949 ; gain = 355.730
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 519.949 ; gain = 355.730
2default:default
®
0Net %s in module/entity %s does not have driver.3422*oasys2
spo2default:default2)
spram__parameterized02default:default2z
dd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/spram/spram.vhd2default:default2
1542default:default8@Z8-3848
∑
0Net %s in module/entity %s does not have driver.3422*oasys2
dpo2default:default2+
dist_mem_gen_v8_0_synth2default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
1752default:default8@Z8-3848
∏
0Net %s in module/entity %s does not have driver.3422*oasys2
qdpo2default:default2+
dist_mem_gen_v8_0_synth2default:default2Ü
pd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0_synth.vhd2default:default2
1772default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2
gnd_bus2default:default25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2142default:default8@Z8-3848
ª
0Net %s in module/entity %s does not have driver.3422*oasys2
vcc2default:default25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2152default:default8@Z8-3848
ª
0Net %s in module/entity %s does not have driver.3422*oasys2
gnd2default:default25
!dist_mem_gen_v8_0__parameterized02default:default2Ä
jd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/dist_mem_gen_v8_0.vhd2default:default2
2132default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 574.734 ; gain = 410.516
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
:
%s*synth2+
Module dist_mem_gen_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module spram__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
C
%s*synth24
 Module dist_mem_gen_v8_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module dist_mem_gen_v8_0__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 574.734 ; gain = 410.516
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
6
%s*synth2'

Distributed RAM: 
2default:default
‡
%s*synth2–
ª+------------------+-----------------------------------------------------------+--------------------+----------------------+-------------------+-----------------------------------------+
2default:default
·
%s*synth2—
º|Module Name       | RTL Object                                                | Inference Criteria | Size (depth X width) | Primitives        | Hierarchical Name                       | 
2default:default
‡
%s*synth2–
ª+------------------+-----------------------------------------------------------+--------------------+----------------------+-------------------+-----------------------------------------+
2default:default
·
%s*synth2—
º|dist_mem_gen_v8_0 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | User Attribute     | 1 K X 32             | RAM256X1S x 128   | dist_mem_gen_0/dist_mem_gen_v8_0/ram__2 | 
2default:default
·
%s*synth2—
º+------------------+-----------------------------------------------------------+--------------------+----------------------+-------------------+-----------------------------------------+

2default:default
∆
%s*synth2∂
°Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 595.695 ; gain = 431.477
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 595.695 ; gain = 431.477
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 595.695 ; gain = 431.477
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 597.977 ; gain = 433.758
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 597.977 ; gain = 433.758
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 597.977 ; gain = 433.758
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 597.977 ; gain = 433.758
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |LUT1      |    32|
2default:default
>
%s*synth2/
|2     |LUT3      |     4|
2default:default
>
%s*synth2/
|3     |LUT6      |    32|
2default:default
>
%s*synth2/
|4     |RAM256X1S |   128|
2default:default
>
%s*synth2/
|5     |FDRE      |    75|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
y
%s*synth2j
V+------+----------------------------------+----------------------------------+------+
2default:default
y
%s*synth2j
V|      |Instance                          |Module                            |Cells |
2default:default
y
%s*synth2j
V+------+----------------------------------+----------------------------------+------+
2default:default
y
%s*synth2j
V|1     |top                               |                                  |   271|
2default:default
y
%s*synth2j
V|2     |  U0                              |dist_mem_gen_v8_0__parameterized0 |   271|
2default:default
y
%s*synth2j
V|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_synth           |   271|
2default:default
y
%s*synth2j
V|4     |      \gen_sp_ram.spram_inst      |spram__parameterized0             |   271|
2default:default
y
%s*synth2j
V+------+----------------------------------+----------------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 597.977 ; gain = 433.758
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 6 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 597.977 ; gain = 433.758
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1282default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
…
$Parsing XDC File [%s] for cell '%s'
848*designutils2m
Yd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc2default:default2
U02default:defaultZ20-848
“
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2m
Yd:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc2default:default2
U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
·
!Unisim Transformation Summary:
%s111*project2§
è  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
202default:default2
312default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:582default:default2
00:01:002default:default2
978.5982default:default2
777.6522default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
32default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 978.598 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Jan 05 22:27:50 20152default:defaultZ17-206