============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 20 2023  11:47:29 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            Leakage  
 Gate  Instances   Area   Power (nW)     Library    
----------------------------------------------------
BUFX6        130  400.140     40.461    fast_vdd1v0 
----------------------------------------------------
total        130  400.140     40.461                


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
buffer               130 400.140  100.0     40.461    30.0 
logic               3556   0.000    0.0     94.381    70.0 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total               3686 400.140  100.0    134.842   100.0 

