

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s'
================================================================
* Date:           Wed May 21 19:42:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.870 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       41|  10.000 ns|  0.205 us|    2|   41|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 5 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.15ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>, i8 %p_read_25, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 6 'call' 'call_ln286' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sX_4_load = load i32 %sX_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'sX_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.14ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_4_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sY_4_load = load i32 %sY_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'sY_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pY_4_load = load i32 %pY_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'pY_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pX_4_load = load i32 %pX_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'load' 'pX_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.14ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_4_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_4_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'partselect' 'tmp_2' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.13ns)   --->   "%icmp_ln289_2 = icmp_sgt  i31 %tmp_2, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_4_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'partselect' 'tmp_3' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln289_3 = icmp_sgt  i31 %tmp_3, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%tmp = call i64 @dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>, i2 %outidx_3, i8 %w2_V, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 23 [1/2] (3.41ns)   --->   "%tmp = call i64 @dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>, i2 %outidx_3, i8 %w2_V, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 23 'call' 'tmp' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res_out_V = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 24 'extractvalue' 'res_out_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_out_V_8 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 25 'extractvalue' 'res_out_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_out_V_9 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 26 'extractvalue' 'res_out_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_out_V_10 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 27 'extractvalue' 'res_out_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_out_V_11 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 28 'extractvalue' 'res_out_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%res_out_V_12 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 29 'extractvalue' 'res_out_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%res_out_V_13 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 30 'extractvalue' 'res_out_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%res_out_V_14 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 31 'extractvalue' 'res_out_V_14' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %res_out_V_14, i8 %res_out_V_13, i8 %res_out_V_12, i8 %res_out_V_11, i8 %res_out_V_10, i8 %res_out_V_9, i8 %res_out_V_8, i8 %res_out_V" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 32 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.16ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer2_out, i64 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 33 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 2.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2116> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 34 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.48ns)   --->   "%add_ln313 = add i32 %pX_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 35 'add' 'add_ln313' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.14ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 48" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 36 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 37 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.53ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 38 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.53>
ST_4 : Operation 39 [1/1] (1.48ns)   --->   "%add_ln328 = add i32 %sX_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 39 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 40 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.53ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 41 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.53>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end39"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.53ns)   --->   "%store_ln315 = store i32 0, i32 %pX_4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 43 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.53>
ST_4 : Operation 44 [1/1] (0.53ns)   --->   "%store_ln316 = store i32 0, i32 %sX_4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 44 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.53>
ST_4 : Operation 45 [1/1] (1.48ns)   --->   "%add_ln317 = add i32 %pY_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 45 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.14ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 48" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 46 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 47 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.53ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 48 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.53>
ST_4 : Operation 49 [1/1] (1.14ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_4_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 49 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.48ns)   --->   "%add_ln323 = add i32 %sY_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 50 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.44ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 51 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.53ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.53>
ST_4 : Operation 53 [1/1] (0.53ns)   --->   "%store_ln318 = store i32 0, i32 %pY_4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 53 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.53>
ST_4 : Operation 54 [1/1] (0.53ns)   --->   "%br_ln320 = br void %if.end27" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 54 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.53>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 55 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY_4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 56 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end39" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 57 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 58 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	wire read operation ('p_read_25') on port 'p_read' [21]  (0 ns)
	'call' operation ('call_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>' [22]  (1.15 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'load' operation ('sY_4_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sY_4' [25]  (0 ns)
	'icmp' operation ('icmp_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [30]  (1.14 ns)
	'and' operation ('and_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [36]  (0.337 ns)
	blocking operation 0.337 ns on control path)

 <State 3>: 3.42ns
The critical path consists of the following:
	'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>' [39]  (3.42 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'add' operation ('add_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [52]  (1.49 ns)
	'icmp' operation ('icmp_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [53]  (1.14 ns)
	blocking operation 0.875 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
