TimeQuest Timing Analyzer report for DDS_RIKEN
Wed Apr 22 16:52:52 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 14. Slow 1200mV 85C Model Setup: 'clk_dds'
 15. Slow 1200mV 85C Model Setup: 'clk_system'
 16. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clk_system'
 19. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 20. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 21. Slow 1200mV 85C Model Hold: 'clk_dds'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_system'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 42. Slow 1200mV 0C Model Setup: 'clk_system'
 43. Slow 1200mV 0C Model Setup: 'clk_dds'
 44. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 45. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'clk_system'
 47. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 48. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 49. Slow 1200mV 0C Model Hold: 'clk_dds'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_system'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 68. Fast 1200mV 0C Model Setup: 'clk_dds'
 69. Fast 1200mV 0C Model Setup: 'clk_system'
 70. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 71. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'clk_system'
 74. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 75. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 76. Fast 1200mV 0C Model Hold: 'clk_dds'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_system'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Board Trace Model Assignments
 97. Input Transition Times
 98. Signal Integrity Metrics (Slow 1200mv 0c Model)
 99. Signal Integrity Metrics (Slow 1200mv 85c Model)
100. Signal Integrity Metrics (Fast 1200mv 0c Model)
101. Setup Transfers
102. Hold Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; DDS_RIKEN                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk_dds                                         ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                         ;
; clk_system                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                      ;
; dds_ram_wrclock                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                 ;
; dds_step_to_next_freq_sampled                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                   ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 45.31 MHz  ; 45.31 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 270.2 MHz  ; 270.2 MHz       ; clk_system                                      ;      ;
; 356.38 MHz ; 356.38 MHz      ; dds_step_to_next_freq_sampled                   ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.649 ; -3909.771     ;
; dds_ram_wrclock                                 ; -3.395 ; -559.102      ;
; clk_dds                                         ; -3.007 ; -165.886      ;
; clk_system                                      ; -2.752 ; -93.178       ;
; dds_step_to_next_freq_sampled                   ; -1.806 ; -15.718       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.258 ; -0.258        ;
; clk_system                                      ; 0.454  ; 0.000         ;
; dds_step_to_next_freq_sampled                   ; 0.466  ; 0.000         ;
; dds_ram_wrclock                                 ; 0.573  ; 0.000         ;
; clk_dds                                         ; 0.735  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -3.201 ; -614.592      ;
; clk_system                                      ; -1.487 ; -92.194       ;
; dds_step_to_next_freq_sampled                   ; -1.487 ; -17.844       ;
; clk_dds                                         ; 3.639  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.659 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.137     ; 11.463     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.453     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.430     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 11.445     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.624 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.418     ;
; -6.613 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 11.432     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 11.413     ;
; -6.607 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.136     ; 11.422     ;
; -6.602 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.152     ; 11.401     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.599 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.404     ;
; -6.590 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 11.396     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.399     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.126     ; 11.414     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.407     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.587 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 11.381     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 11.395     ;
; -6.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 11.373     ;
; -6.553 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 11.376     ;
; -6.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.152     ; 11.350     ;
; -6.546 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.133     ; 11.364     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 11.334     ;
; -6.528 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.153     ; 11.326     ;
; -6.528 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.153     ; 11.326     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -3.395 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.482      ;
; -3.395 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.476      ;
; -3.395 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.476      ;
; -3.364 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.545      ; 4.457      ;
; -3.364 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.451      ;
; -3.364 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.451      ;
; -3.328 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.407      ;
; -3.328 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.407      ;
; -3.327 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.412      ;
; -3.261 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.348      ;
; -3.261 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.342      ;
; -3.261 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.342      ;
; -3.230 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.545      ; 4.323      ;
; -3.230 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.317      ;
; -3.230 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.317      ;
; -3.211 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.283      ;
; -3.211 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.283      ;
; -3.210 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.288      ;
; -3.196 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.276      ;
; -3.196 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.276      ;
; -3.195 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.538      ; 4.281      ;
; -3.188 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.269      ;
; -3.188 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.269      ;
; -3.187 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.274      ;
; -3.167 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.248      ;
; -3.167 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.248      ;
; -3.166 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.253      ;
; -3.166 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.245      ;
; -3.166 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.245      ;
; -3.165 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.250      ;
; -3.163 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.248      ;
; -3.163 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.242      ;
; -3.163 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.242      ;
; -3.139 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.226      ;
; -3.139 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.220      ;
; -3.139 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.220      ;
; -3.138 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.541      ; 4.227      ;
; -3.138 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.221      ;
; -3.138 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.221      ;
; -3.127 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.215      ;
; -3.127 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.534      ; 4.209      ;
; -3.127 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.534      ; 4.209      ;
; -3.122 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.534      ; 4.204      ;
; -3.122 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.528      ; 4.198      ;
; -3.122 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.528      ; 4.198      ;
; -3.119 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.541      ; 4.208      ;
; -3.119 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.202      ;
; -3.119 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.202      ;
; -3.112 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.545      ; 4.205      ;
; -3.112 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.545      ; 4.205      ;
; -3.111 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.551      ; 4.210      ;
; -3.108 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.180      ;
; -3.108 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.518      ; 4.174      ;
; -3.108 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.518      ; 4.174      ;
; -3.108 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.545      ; 4.201      ;
; -3.108 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.195      ;
; -3.108 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.195      ;
; -3.098 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.527      ; 4.173      ;
; -3.098 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.521      ; 4.167      ;
; -3.098 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.521      ; 4.167      ;
; -3.097 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.527      ; 4.172      ;
; -3.097 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.521      ; 4.166      ;
; -3.097 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.521      ; 4.166      ;
; -3.096 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.529      ; 4.173      ;
; -3.096 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.523      ; 4.167      ;
; -3.096 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.523      ; 4.167      ;
; -3.089 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.173      ;
; -3.089 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.167      ;
; -3.089 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.167      ;
; -3.083 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.155      ;
; -3.083 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.518      ; 4.149      ;
; -3.083 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.518      ; 4.149      ;
; -3.071 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.159      ;
; -3.071 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.534      ; 4.153      ;
; -3.071 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.534      ; 4.153      ;
; -3.069 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.149      ;
; -3.069 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.149      ;
; -3.068 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.538      ; 4.154      ;
; -3.062 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.528      ; 4.138      ;
; -3.062 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.522      ; 4.132      ;
; -3.062 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.522      ; 4.132      ;
; -3.062 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.140      ;
; -3.062 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.134      ;
; -3.062 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.134      ;
; -3.061 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.142      ;
; -3.061 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.142      ;
; -3.060 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.147      ;
; -3.055 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.541      ; 4.144      ;
; -3.055 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.138      ;
; -3.055 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.138      ;
; -3.050 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.524      ; 4.122      ;
; -3.050 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.518      ; 4.116      ;
; -3.050 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.518      ; 4.116      ;
; -3.039 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.118      ;
; -3.039 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.118      ;
; -3.038 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.123      ;
; -3.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.549      ; 4.132      ;
; -3.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.126      ;
; -3.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.126      ;
; -3.029 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.116      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.007 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.310      ;
; -2.988 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.297      ;
; -2.967 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 4.268      ;
; -2.966 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 4.259      ;
; -2.963 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 4.268      ;
; -2.940 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.244      ;
; -2.926 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.230      ;
; -2.909 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.217      ;
; -2.895 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 4.188      ;
; -2.881 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 4.175      ;
; -2.881 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 4.176      ;
; -2.869 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.173      ;
; -2.865 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 4.162      ;
; -2.864 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.167      ;
; -2.852 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 4.151      ;
; -2.845 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.154      ;
; -2.835 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 4.126      ;
; -2.824 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 4.125      ;
; -2.820 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 4.125      ;
; -2.810 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 4.105      ;
; -2.802 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 4.096      ;
; -2.800 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 4.098      ;
; -2.797 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.103      ;
; -2.788 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 4.085      ;
; -2.783 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.087      ;
; -2.766 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.074      ;
; -2.760 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 4.057      ;
; -2.748 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 4.046      ;
; -2.737 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.047      ;
; -2.726 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.032      ;
; -2.725 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 4.022      ;
; -2.722 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 4.016      ;
; -2.713 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 4.000      ;
; -2.705 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.987      ;
; -2.703 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.984      ;
; -2.697 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.996      ;
; -2.674 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.967      ;
; -2.664 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.963      ;
; -2.660 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.958      ;
; -2.652 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.952      ;
; -2.645 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.942      ;
; -2.644 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.943      ;
; -2.640 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.934      ;
; -2.636 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.927      ;
; -2.634 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.916      ;
; -2.632 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.913      ;
; -2.628 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.916      ;
; -2.625 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.920      ;
; -2.609 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.919      ;
; -2.608 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.900      ;
; -2.607 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.903      ;
; -2.598 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.889      ;
; -2.597 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.893      ;
; -2.594 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.904      ;
; -2.591 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.894      ;
; -2.581 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.881      ;
; -2.564 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.857      ;
; -2.557 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.856      ;
; -2.557 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.845      ;
; -2.546 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.843      ;
; -2.539 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.838      ;
; -2.537 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.829      ;
; -2.534 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.832      ;
; -2.521 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.820      ;
; -2.508 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.802      ;
; -2.499 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.786      ;
; -2.497 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.791      ;
; -2.485 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.780      ;
; -2.479 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.767      ;
; -2.469 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.779      ;
; -2.467 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.763      ;
; -2.455 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.746      ;
; -2.451 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.754      ;
; -2.450 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.735      ;
; -2.444 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.741      ;
; -2.429 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.727      ;
; -2.416 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.705      ;
; -2.411 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.700      ;
; -2.409 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.703      ;
; -2.409 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.694      ;
; -2.383 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.679      ;
; -2.364 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.651      ;
; -2.361 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.652      ;
; -2.357 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.653      ;
; -2.357 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.656      ;
; -2.352 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.659      ;
; -2.352 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.652      ;
; -2.351 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.647      ;
; -2.342 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.632      ;
; -2.339 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.627      ;
; -2.328 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.617      ;
; -2.326 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.636      ;
; -2.325 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.624      ;
; -2.324 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.619      ;
; -2.321 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.631      ;
; -2.319 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.629      ;
; -2.317 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.611      ;
; -2.307 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.611      ;
; -2.303 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.588      ;
; -2.300 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.585      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                                      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.752 ; amp_ramping_flag     ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 2.547      ; 6.220      ;
; -2.748 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.304      ; 4.053      ;
; -2.701 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 3.623      ;
; -2.691 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 3.613      ;
; -2.626 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.304      ; 3.931      ;
; -2.541 ; ramping_flag         ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 2.585      ; 6.047      ;
; -2.497 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.304      ; 3.802      ;
; -2.437 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 3.359      ;
; -2.395 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 3.317      ;
; -2.298 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 3.220      ;
; -1.942 ; ram_process_count[1] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.864      ;
; -1.942 ; ram_process_count[1] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.864      ;
; -1.942 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.864      ;
; -1.939 ; ram_process_count[1] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.852      ;
; -1.939 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.852      ;
; -1.939 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.852      ;
; -1.921 ; write_ram_address[1] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.843      ;
; -1.870 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.792      ;
; -1.822 ; write_ram_address[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.744      ;
; -1.806 ; write_ram_address[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.728      ;
; -1.793 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.715      ;
; -1.776 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.698      ;
; -1.776 ; write_ram_address[3] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.698      ;
; -1.775 ; write_ram_address[1] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.697      ;
; -1.750 ; ram_process_count[0] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.672      ;
; -1.750 ; ram_process_count[0] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.672      ;
; -1.750 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.672      ;
; -1.747 ; ram_process_count[0] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.660      ;
; -1.747 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.660      ;
; -1.747 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.660      ;
; -1.745 ; write_ram_address[1] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.667      ;
; -1.743 ; ram_process_count[2] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.665      ;
; -1.743 ; ram_process_count[2] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.665      ;
; -1.743 ; ram_process_count[2] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.665      ;
; -1.738 ; ram_process_count[2] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.651      ;
; -1.738 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.651      ;
; -1.738 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.088     ; 2.651      ;
; -1.698 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.620      ;
; -1.685 ; write_ram_address[2] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.607      ;
; -1.678 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.600      ;
; -1.676 ; write_ram_address[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.598      ;
; -1.669 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.591      ;
; -1.660 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.582      ;
; -1.658 ; write_ram_address[2] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.580      ;
; -1.630 ; write_ram_address[3] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.552      ;
; -1.629 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.551      ;
; -1.627 ; write_ram_address[5] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.549      ;
; -1.600 ; write_ram_address[3] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.522      ;
; -1.599 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.521      ;
; -1.594 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.594 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.516      ;
; -1.575 ; ram_process_count[3] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.497      ;
; -1.558 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.480      ;
; -1.540 ; write_ram_address[4] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.462      ;
; -1.539 ; write_ram_address[2] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.461      ;
; -1.530 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.452      ;
; -1.514 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.436      ;
; -1.512 ; write_ram_address[4] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.434      ;
; -1.512 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.434      ;
; -1.490 ; ram_process_count[0] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.412      ;
; -1.485 ; write_ram_address[7] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.407      ;
; -1.484 ; write_ram_address[3] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.406      ;
; -1.483 ; write_ram_address[1] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.405      ;
; -1.481 ; write_ram_address[5] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.403      ;
; -1.481 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.403      ;
; -1.457 ; count_serial[3]      ; count_serial[1]       ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.379      ;
; -1.454 ; write_ram_address[3] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.376      ;
; -1.453 ; write_ram_address[1] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.375      ;
; -1.451 ; write_ram_address[5] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.373      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.450 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.079     ; 2.372      ;
; -1.441 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; 0.387      ; 2.829      ;
; -1.441 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.387      ; 2.829      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.806 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.727      ;
; -1.794 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.715      ;
; -1.660 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.581      ;
; -1.653 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.574      ;
; -1.648 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.569      ;
; -1.558 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.479      ;
; -1.541 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.462      ;
; -1.514 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.435      ;
; -1.507 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.428      ;
; -1.502 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.423      ;
; -1.486 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.407      ;
; -1.477 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.398      ;
; -1.412 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.333      ;
; -1.395 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.395 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.368 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.289      ;
; -1.368 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.289      ;
; -1.361 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.282      ;
; -1.356 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.277      ;
; -1.340 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.261      ;
; -1.340 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.261      ;
; -1.331 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.252      ;
; -1.310 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.231      ;
; -1.266 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.187      ;
; -1.249 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.249 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.242 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.163      ;
; -1.225 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.146      ;
; -1.222 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.143      ;
; -1.222 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.143      ;
; -1.216 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.137      ;
; -1.215 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.136      ;
; -1.210 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.131      ;
; -1.194 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.194 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.185 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.106      ;
; -1.164 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.085      ;
; -1.164 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.085      ;
; -1.121 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.042      ;
; -1.120 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.041      ;
; -1.104 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.025      ;
; -1.103 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.103 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.096 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.096 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.079 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.000      ;
; -1.076 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.997      ;
; -1.070 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.991      ;
; -1.069 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.990      ;
; -1.048 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.048 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.040 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.961      ;
; -1.039 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.960      ;
; -1.018 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -1.018 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -0.975 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.896      ;
; -0.975 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.896      ;
; -0.974 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.895      ;
; -0.958 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.958 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.957 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.957 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.950 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.933 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.854      ;
; -0.930 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.638 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.559      ;
; -0.398 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.319      ;
; -0.390 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.311      ;
; -0.390 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.311      ;
; -0.389 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.310      ;
; -0.373 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.372 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.293      ;
; -0.371 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.292      ;
; -0.365 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.349 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.349 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.045 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.966      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.258 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.764      ;
; 0.224  ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.449      ; 0.746      ;
; 0.434  ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.447  ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.454  ; \process_7:count[4]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_7:count[3]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_7:count[1]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_data[3]                       ; par_data[3]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; par_data[15]                      ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; \process_5:sub_count[0]           ; \process_5:sub_count[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; \process_5:sub_count[1]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465  ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.524  ; \process_6:main_count[1]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.528  ; old_freq[53]                      ; adder_input[53]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529  ; old_freq[42]                      ; adder_input[42]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.530  ; old_freq[47]                      ; adder_input[47]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.537  ; main_frequency[30]                ; comparer_dataa[30]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.539  ; \process_7:count[0]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.551  ; main_frequency[59]                ; old_freq[59]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.553  ; \process_7:count[0]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.845      ;
; 0.644  ; main_amplitude_var[4]             ; main_amplitude[4]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645  ; main_amplitude_var[6]             ; main_amplitude[6]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.669  ; main_frequency[48]                ; old_freq[48]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.960      ;
; 0.680  ; adder_input[16]                   ; comparer_dataa2[16]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.466      ;
; 0.683  ; main_frequency_var[26]            ; main_frequency[26]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.689  ; main_frequency_var[5]             ; main_frequency[5]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.982      ;
; 0.692  ; adder_input[17]                   ; comparer_dataa2[17]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.478      ;
; 0.694  ; main_count[4]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.986      ;
; 0.696  ; adder_input[1]                    ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 1.480      ;
; 0.698  ; adder_input[19]                   ; comparer_dataa2[19]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.484      ;
; 0.703  ; \process_6:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.993      ;
; 0.708  ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.998      ;
; 0.710  ; \process_6:main_count[0]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.711  ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.001      ;
; 0.712  ; old_freq[6]                       ; adder_input[6]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.003      ;
; 0.712  ; \process_6:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.002      ;
; 0.713  ; old_freq[15]                      ; adder_input[15]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.004      ;
; 0.713  ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.003      ;
; 0.714  ; \process_6:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.004      ;
; 0.714  ; \process_6:main_amplitude_var[2]  ; dac_out[2]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.004      ;
; 0.715  ; old_freq[56]                      ; adder_input[56]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.006      ;
; 0.719  ; adder_input[63]                   ; comparer_dataa2[63]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.010      ;
; 0.723  ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.729  ; main_frequency_var[23]            ; main_frequency[23]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.020      ;
; 0.731  ; \process_7:count[1]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.023      ;
; 0.735  ; \process_7:count[1]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.735  ; old_freq[4]                       ; adder_input[4]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.026      ;
; 0.735  ; old_freq[61]                      ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.026      ;
; 0.735  ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.025      ;
; 0.737  ; main_frequency_var[0]             ; main_frequency[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.522      ;
; 0.737  ; old_freq[63]                      ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.028      ;
; 0.737  ; old_freq[4]                       ; main_frequency_var[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.028      ;
; 0.738  ; old_freq[12]                      ; adder_input[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.029      ;
; 0.739  ; old_freq[61]                      ; main_frequency_var[61]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.030      ;
; 0.741  ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742  ; adder_input[21]                   ; comparer_dataa2[21]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.528      ;
; 0.745  ; old_freq[1]                       ; adder_input[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.749  ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.755  ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.757  ; main_frequency[55]                ; comparer_dataa[55]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.758  ; main_frequency[56]                ; comparer_dataa[56]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.760  ; main_frequency[5]                 ; old_freq[5]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.762  ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763  ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; sub_count[8]                      ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; sub_count[14]                     ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; sub_count[10]                     ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                       ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; 0.454 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.758      ;
; 0.543 ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.834      ;
; 0.558 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.849      ;
; 0.560 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.851      ;
; 0.716 ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.007      ;
; 0.730 ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.051      ;
; 0.734 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.025      ;
; 0.734 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.055      ;
; 0.750 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 3.167      ; 4.410      ;
; 0.764 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; write_ram_address[13] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; write_ram_address[12] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; write_ram_address[14] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.789 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.080      ;
; 0.808 ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.099      ;
; 0.809 ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.101      ;
; 0.809 ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.100      ;
; 0.846 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.137      ;
; 0.851 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.142      ;
; 0.867 ; count_serial[2]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.158      ;
; 0.875 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.166      ;
; 0.919 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.240      ;
; 0.933 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.224      ;
; 0.939 ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.230      ;
; 0.944 ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.235      ;
; 0.960 ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.251      ;
; 0.971 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 3.167      ; 4.131      ;
; 0.975 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.266      ;
; 0.976 ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.267      ;
; 0.997 ; count_serial[2]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.288      ;
; 0.999 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.290      ;
; 1.006 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.297      ;
; 1.025 ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.316      ;
; 1.026 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.317      ;
; 1.051 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.342      ;
; 1.063 ; write_ram_address[14] ; dds_ram_wraddress[14] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.355      ;
; 1.066 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.358      ;
; 1.097 ; write_ram_address[13] ; dds_ram_wraddress[13] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.389      ;
; 1.118 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[13] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; write_ram_address[11] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; write_ram_address[12] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.129 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; write_ram_address[12] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; write_ram_address[10] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.138 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.201 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.492      ;
; 1.203 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.494      ;
; 1.208 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.499      ;
; 1.223 ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.514      ;
; 1.228 ; count_serial[3]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.519      ;
; 1.229 ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.520      ;
; 1.245 ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.537      ;
; 1.249 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; write_ram_address[11] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.258 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; write_ram_address[11] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; write_ram_address[9]  ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.541 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.833      ;
; 0.765 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.786 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.079      ;
; 0.790 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.083      ;
; 0.793 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.085      ;
; 0.808 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.100      ;
; 1.053 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.345      ;
; 1.119 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.141 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.434      ;
; 1.148 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.440      ;
; 1.151 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.443      ;
; 1.151 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.443      ;
; 1.152 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.444      ;
; 1.160 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.452      ;
; 1.161 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.453      ;
; 1.250 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.259 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.560      ;
; 1.272 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.564      ;
; 1.273 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.565      ;
; 1.275 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.569      ;
; 1.281 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.573      ;
; 1.282 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.574      ;
; 1.291 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.583      ;
; 1.292 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.584      ;
; 1.300 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.592      ;
; 1.301 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.593      ;
; 1.390 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.682      ;
; 1.390 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.682      ;
; 1.395 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.687      ;
; 1.399 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.691      ;
; 1.404 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.696      ;
; 1.406 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.408 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.700      ;
; 1.412 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.704      ;
; 1.415 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.417 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.709      ;
; 1.421 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.713      ;
; 1.431 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.723      ;
; 1.440 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.732      ;
; 1.530 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.822      ;
; 1.535 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.827      ;
; 1.539 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.831      ;
; 1.544 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.836      ;
; 1.546 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.552 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.844      ;
; 1.555 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.561 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.853      ;
; 1.571 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.863      ;
; 1.580 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.872      ;
; 1.675 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.967      ;
; 1.684 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.976      ;
; 1.692 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.984      ;
; 1.701 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.993      ;
; 1.711 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.003      ;
; 1.720 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.012      ;
; 1.815 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.107      ;
; 1.824 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.116      ;
; 1.955 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.247      ;
; 1.964 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.256      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.573 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.849      ; 1.196      ;
; 0.581 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.200      ;
; 0.584 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.203      ;
; 0.595 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.215      ;
; 0.619 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.238      ;
; 0.644 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.835      ; 1.253      ;
; 0.660 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.835      ; 1.269      ;
; 0.736 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 1.371      ;
; 0.793 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.847      ; 1.414      ;
; 0.800 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.431      ;
; 0.848 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.467      ;
; 0.885 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.504      ;
; 0.900 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.518      ;
; 0.906 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.836      ; 1.516      ;
; 0.907 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.524      ;
; 0.910 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 1.532      ;
; 0.915 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.847      ; 1.536      ;
; 0.918 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.850      ; 1.542      ;
; 0.922 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.541      ;
; 0.931 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.548      ;
; 0.934 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.553      ;
; 0.939 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.559      ;
; 0.939 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.557      ;
; 0.943 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.563      ;
; 0.944 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.563      ;
; 0.946 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.564      ;
; 0.950 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.570      ;
; 0.953 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.572      ;
; 0.953 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.572      ;
; 0.967 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.847      ; 1.588      ;
; 0.968 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.586      ;
; 0.970 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.835      ; 1.579      ;
; 0.970 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 1.585      ;
; 0.978 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.598      ;
; 0.978 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.598      ;
; 0.979 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 1.594      ;
; 0.988 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.607      ;
; 0.994 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.614      ;
; 0.995 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.612      ;
; 1.002 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.621      ;
; 1.007 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.627      ;
; 1.011 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.631      ;
; 1.017 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.634      ;
; 1.018 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.636      ;
; 1.019 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.639      ;
; 1.020 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 1.635      ;
; 1.021 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.383      ; 1.178      ;
; 1.021 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.639      ;
; 1.022 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.642      ;
; 1.026 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.646      ;
; 1.026 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.646      ;
; 1.027 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.836      ; 1.637      ;
; 1.027 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.644      ;
; 1.030 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.650      ;
; 1.030 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 1.645      ;
; 1.037 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.655      ;
; 1.038 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.836      ; 1.648      ;
; 1.039 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.659      ;
; 1.039 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.836      ; 1.649      ;
; 1.044 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.664      ;
; 1.046 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.666      ;
; 1.047 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.836      ; 1.657      ;
; 1.064 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.684      ;
; 1.064 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.684      ;
; 1.065 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.685      ;
; 1.076 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.696      ;
; 1.079 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.699      ;
; 1.081 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 1.714      ;
; 1.097 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.717      ;
; 1.101 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.721      ;
; 1.112 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.741      ;
; 1.116 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.747      ;
; 1.118 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 1.746      ;
; 1.124 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.753      ;
; 1.126 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.757      ;
; 1.129 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.853      ; 1.756      ;
; 1.131 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.835      ; 1.740      ;
; 1.142 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.761      ;
; 1.148 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.779      ;
; 1.156 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.787      ;
; 1.156 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.833      ; 1.763      ;
; 1.161 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 1.789      ;
; 1.163 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.833      ; 1.770      ;
; 1.166 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.834      ; 1.774      ;
; 1.166 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.784      ;
; 1.167 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.784      ;
; 1.171 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 1.786      ;
; 1.178 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.795      ;
; 1.181 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 1.796      ;
; 1.181 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.847      ; 1.802      ;
; 1.186 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 1.803      ;
; 1.188 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.853      ; 1.815      ;
; 1.190 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.821      ;
; 1.196 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.816      ;
; 1.196 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.826      ;
; 1.202 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 1.821      ;
; 1.207 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.827      ;
; 1.217 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.835      ;
; 1.218 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.849      ;
; 1.219 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.849      ; 1.842      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                           ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.735 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.520      ;
; 0.767 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.542      ;
; 0.788 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.563      ;
; 0.793 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.568      ;
; 0.801 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.586      ;
; 0.805 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.590      ;
; 0.807 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.581      ;
; 0.836 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.611      ;
; 0.869 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.638      ;
; 0.884 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.659      ;
; 0.886 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.658      ;
; 0.891 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.670      ;
; 0.893 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.668      ;
; 0.903 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.676      ;
; 0.910 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.685      ;
; 1.012 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.786      ;
; 1.020 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.793      ;
; 1.050 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 1.831      ;
; 1.059 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.828      ;
; 1.060 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.837      ;
; 1.060 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.834      ;
; 1.060 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.834      ;
; 1.061 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.838      ;
; 1.063 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.848      ;
; 1.066 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.838      ;
; 1.066 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.838      ;
; 1.067 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.839      ;
; 1.078 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.853      ;
; 1.083 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.869      ;
; 1.096 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.869      ;
; 1.107 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.890      ;
; 1.110 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.889      ;
; 1.113 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.896      ;
; 1.122 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.901      ;
; 1.122 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.904      ;
; 1.123 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.898      ;
; 1.123 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 1.904      ;
; 1.128 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 1.909      ;
; 1.131 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.898      ;
; 1.131 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.917      ;
; 1.135 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.904      ;
; 1.137 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.909      ;
; 1.139 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.918      ;
; 1.139 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.921      ;
; 1.140 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.909      ;
; 1.140 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.915      ;
; 1.142 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.908      ;
; 1.143 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.915      ;
; 1.145 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.918      ;
; 1.145 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.922      ;
; 1.146 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.918      ;
; 1.147 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.926      ;
; 1.153 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.935      ;
; 1.155 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.932      ;
; 1.156 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.933      ;
; 1.163 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.949      ;
; 1.165 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.947      ;
; 1.165 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.950      ;
; 1.169 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.936      ;
; 1.170 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.945      ;
; 1.173 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.958      ;
; 1.175 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.942      ;
; 1.175 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.952      ;
; 1.177 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.963      ;
; 1.178 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.951      ;
; 1.182 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.949      ;
; 1.191 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.974      ;
; 1.192 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.960      ;
; 1.193 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.962      ;
; 1.194 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.960      ;
; 1.200 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.982      ;
; 1.202 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.481      ; 1.967      ;
; 1.207 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.974      ;
; 1.215 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.990      ;
; 1.226 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.001      ;
; 1.233 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.008      ;
; 1.234 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 2.003      ;
; 1.234 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.009      ;
; 1.236 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 2.010      ;
; 1.238 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 2.019      ;
; 1.240 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.479      ; 2.003      ;
; 1.242 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 2.009      ;
; 1.244 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 2.027      ;
; 1.247 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.022      ;
; 1.250 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.025      ;
; 1.258 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 2.037      ;
; 1.260 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 2.041      ;
; 1.278 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.479      ; 2.041      ;
; 1.283 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 2.050      ;
; 1.305 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 2.071      ;
; 1.327 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.102      ;
; 1.335 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 2.116      ;
; 1.338 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 2.123      ;
; 1.357 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 2.139      ;
; 1.359 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 2.145      ;
; 1.383 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 2.169      ;
; 1.384 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 2.169      ;
; 1.388 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 2.174      ;
; 1.392 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 2.174      ;
; 1.397 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 2.176      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_system'                                                     ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_LE~reg0           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wren          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; 0.165  ; 0.385        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; 0.165  ; 0.385        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.639 ; 3.874        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.766 ; 3.954        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.766 ; 3.954        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; 15.659 ; 15.879       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[61]      ;
; 15.659 ; 15.879       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[63]      ;
; 15.660 ; 15.880       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_amp[9]              ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[2]  ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[3]  ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[4]  ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[5]  ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[6]  ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[8]  ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[9]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[16]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[17]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[45]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[56]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[57]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[8]             ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[28]          ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[37]          ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[38]          ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[40]          ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[42]          ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[26]      ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[27]      ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[58]      ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[45]      ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[44]      ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[0]       ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[12]      ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[1]       ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[29]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[46]      ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[10] ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[11] ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[12] ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[13] ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[7]  ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[19]     ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[22]     ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[23]     ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[24]     ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[26]     ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[27]     ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[28]     ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[27]          ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[30]          ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[31]          ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[32]          ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[25]     ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[30]     ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[31]     ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[4]                ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[5]                ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[6]                ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[7]                ;
; 15.670 ; 15.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[4]       ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[0]  ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[1]  ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[1]      ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[0]      ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[16]     ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[18]     ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[1]      ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[2]      ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[3]      ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[4]      ;
; 15.671 ; 15.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[5]      ;
; 15.672 ; 15.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[15]      ;
; 15.672 ; 15.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[8]       ;
; 15.672 ; 15.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[8]       ;
; 15.672 ; 15.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[9]       ;
; 15.672 ; 15.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                ;
; 15.672 ; 15.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_1:count[0]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_1:count[1]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_1:count[2]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[23]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[24]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[25]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[26]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[27]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[28]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[29]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[30]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[31]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[35]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[37]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[14]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[15]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[20]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[29]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[32]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[33]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[34]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[35]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[36]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[37]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[38]     ;
; 15.675 ; 15.895       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[39]     ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_direction     ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[59]     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.408 ; 2.644 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.408 ; 2.644 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 6.510 ; 6.855 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 6.510 ; 6.855 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 6.141 ; 6.459 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 6.110 ; 6.416 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 6.095 ; 6.366 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 6.872 ; 7.224 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.695 ; 1.988 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 2.019 ; 2.274 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 1.989 ; 2.239 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 2.214 ; 2.519 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.115 ; 2.339 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 2.069 ; 2.329 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 2.078 ; 2.326 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.578 ; 1.809 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.180 ; 2.437 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 1.657 ; 2.026 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.146 ; 2.459 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 1.918 ; 2.218 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.084 ; 2.448 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.359 ; 2.747 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.398 ; 2.729 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.168 ; 2.541 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 4.996 ; 5.482 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.719 ; 6.343 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 6.300 ; 6.637 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 6.872 ; 7.224 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 6.579 ; 6.907 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 6.478 ; 6.879 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 8.281 ; 8.889 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 8.281 ; 8.889 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -1.910 ; -2.125 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -1.910 ; -2.125 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -4.731 ; -4.983 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -5.086 ; -5.385 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -4.741 ; -5.042 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -4.732 ; -4.999 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -4.731 ; -4.983 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -1.021 ; -1.231 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -1.171 ; -1.440 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -1.482 ; -1.715 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -1.453 ; -1.681 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -1.686 ; -1.978 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -1.552 ; -1.767 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -1.530 ; -1.767 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -1.539 ; -1.765 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -1.021 ; -1.231 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -1.616 ; -1.862 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -1.089 ; -1.436 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -1.604 ; -1.892 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -1.346 ; -1.622 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -1.540 ; -1.881 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -1.820 ; -2.196 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -1.841 ; -2.150 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -1.620 ; -1.970 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -1.939 ; -2.284 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -1.874 ; -2.269 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -4.279 ; -4.531 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -3.935 ; -4.202 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -4.205 ; -4.491 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -5.191 ; -5.405 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -4.688 ; -5.066 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -4.688 ; -5.066 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.956  ; 7.780 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.952  ; 7.729 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 10.057 ; 9.478 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 10.057 ; 9.478 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 8.861  ; 8.571 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 8.752  ; 8.571 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 8.861  ; 8.567 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 9.246  ; 8.573 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 9.246  ; 8.573 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 7.408  ; 7.079 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 6.354  ; 6.202 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 6.548  ; 6.320 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.898  ; 6.648 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 6.857  ; 6.589 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 6.224  ; 6.031 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 7.548  ; 7.300 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 6.367  ; 6.203 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.005  ; 5.759 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.737  ; 4.584 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.640  ; 7.052 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.855  ; 5.608 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 6.024  ; 5.738 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 8.028  ; 7.431 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.586  ; 5.363 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 5.284  ; 5.533 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.138  ; 6.868 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 6.188  ; 5.859 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.483  ; 6.218 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.833  ; 4.713 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.653  ; 5.467 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 7.138  ; 6.868 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.638  ; 5.481 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 6.139  ; 5.816 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 6.886  ; 6.515 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.552  ; 6.150 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 6.410  ; 6.128 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.257  ; 5.056 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.133  ; 4.916 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.113  ; 4.905 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.534  ; 5.305 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 4.860  ; 4.699 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.489  ; 5.292 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.160  ; 5.004 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.770  ; 5.527 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.172  ; 5.012 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.220  ; 5.914 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.906  ; 5.687 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.575  ; 5.379 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.642 ; 7.469 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.639 ; 7.420 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.750 ; 9.175 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.750 ; 9.175 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 8.408 ; 8.224 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 8.408 ; 8.230 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 8.512 ; 8.224 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 4.084 ; 3.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 8.507 ; 7.843 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 6.654 ; 6.334 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 5.642 ; 5.491 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.829 ; 5.605 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.164 ; 5.920 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 6.125 ; 5.862 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.511 ; 5.322 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 6.788 ; 6.545 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.654 ; 5.492 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.307 ; 5.066 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.084 ; 3.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 6.960 ; 6.377 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.163 ; 4.922 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.325 ; 5.046 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.332 ; 6.740 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 4.904 ; 4.685 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.610 ; 4.853 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 4.177 ; 4.048 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.483 ; 5.163 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.766 ; 5.507 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.177 ; 4.057 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 4.970 ; 4.786 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.394 ; 6.130 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.954 ; 4.799 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.435 ; 5.120 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 6.152 ; 5.791 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.832 ; 5.441 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.694 ; 5.420 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.588 ; 4.391 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.469 ; 4.257 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 4.450 ; 4.246 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 4.854 ; 4.630 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 4.207 ; 4.048 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 4.811 ; 4.617 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 4.495 ; 4.341 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.081 ; 4.843 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 4.507 ; 4.348 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.513 ; 5.214 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.211 ; 4.996 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 4.894 ; 4.701 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 11.616 ; 11.446 ; 11.961 ; 11.791 ;
; add_in[0]      ; dds_bus_out[1] ; 11.611 ; 11.441 ; 11.956 ; 11.786 ;
; add_in[0]      ; tx_enable[0]   ; 11.719 ; 11.396 ; 12.064 ; 11.662 ;
; add_in[0]      ; tx_enable[1]   ; 11.855 ; 11.490 ; 12.200 ; 11.756 ;
; add_in[1]      ; dds_bus_out[0] ; 11.247 ; 11.077 ; 11.565 ; 11.395 ;
; add_in[1]      ; dds_bus_out[1] ; 11.242 ; 11.072 ; 11.560 ; 11.390 ;
; add_in[1]      ; tx_enable[0]   ; 11.350 ; 10.971 ; 11.668 ; 11.282 ;
; add_in[1]      ; tx_enable[1]   ; 11.486 ; 11.065 ; 11.804 ; 11.376 ;
; add_in[2]      ; dds_bus_out[0] ; 11.074 ; 10.904 ; 11.380 ; 11.210 ;
; add_in[2]      ; dds_bus_out[1] ; 11.069 ; 10.899 ; 11.375 ; 11.205 ;
; add_in[2]      ; tx_enable[0]   ; 11.177 ; 10.922 ; 11.483 ; 11.152 ;
; add_in[2]      ; tx_enable[1]   ; 11.313 ; 11.016 ; 11.619 ; 11.246 ;
; add_in[3]      ; dds_bus_out[0] ; 11.059 ; 10.889 ; 11.330 ; 11.160 ;
; add_in[3]      ; dds_bus_out[1] ; 11.054 ; 10.884 ; 11.325 ; 11.155 ;
; add_in[3]      ; tx_enable[0]   ; 11.162 ; 10.852 ; 11.433 ; 11.116 ;
; add_in[3]      ; tx_enable[1]   ; 11.298 ; 10.946 ; 11.569 ; 11.210 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 11.406 ; 11.236 ; 11.743 ; 11.573 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 11.401 ; 11.231 ; 11.738 ; 11.568 ;
; dds_bus_in[28] ; tx_enable[0]   ; 11.509 ; 11.130 ; 11.846 ; 11.510 ;
; dds_bus_in[28] ; tx_enable[1]   ; 11.645 ; 11.224 ; 11.982 ; 11.604 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 11.978 ; 11.808 ; 12.330 ; 12.160 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 11.973 ; 11.803 ; 12.325 ; 12.155 ;
; dds_bus_in[29] ; tx_enable[0]   ; 12.081 ; 11.806 ; 12.433 ; 12.008 ;
; dds_bus_in[29] ; tx_enable[1]   ; 12.217 ; 11.900 ; 12.569 ; 12.102 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 11.543 ; 11.373 ; 11.871 ; 11.701 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 11.538 ; 11.368 ; 11.866 ; 11.696 ;
; dds_bus_in[30] ; tx_enable[0]   ; 11.646 ; 11.336 ; 11.974 ; 11.707 ;
; dds_bus_in[30] ; tx_enable[1]   ; 11.782 ; 11.430 ; 12.110 ; 11.801 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 11.442 ; 11.272 ; 11.843 ; 11.673 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 11.437 ; 11.267 ; 11.838 ; 11.668 ;
; dds_bus_in[31] ; tx_enable[0]   ; 11.545 ; 11.339 ; 11.946 ; 11.573 ;
; dds_bus_in[31] ; tx_enable[1]   ; 11.681 ; 11.433 ; 12.082 ; 11.667 ;
+----------------+----------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.895 ; 10.725 ; 11.194 ; 11.024 ;
; add_in[0]      ; dds_bus_out[1] ; 10.890 ; 10.720 ; 11.189 ; 11.019 ;
; add_in[0]      ; tx_enable[0]   ; 11.221 ; 10.907 ; 11.599 ; 11.206 ;
; add_in[0]      ; tx_enable[1]   ; 11.352 ; 10.997 ; 11.730 ; 11.296 ;
; add_in[1]      ; dds_bus_out[0] ; 10.550 ; 10.380 ; 10.851 ; 10.681 ;
; add_in[1]      ; dds_bus_out[1] ; 10.545 ; 10.375 ; 10.846 ; 10.676 ;
; add_in[1]      ; tx_enable[0]   ; 10.931 ; 10.562 ; 11.240 ; 10.863 ;
; add_in[1]      ; tx_enable[1]   ; 11.062 ; 10.652 ; 11.371 ; 10.953 ;
; add_in[2]      ; dds_bus_out[0] ; 10.441 ; 10.271 ; 10.708 ; 10.538 ;
; add_in[2]      ; dds_bus_out[1] ; 10.436 ; 10.266 ; 10.703 ; 10.533 ;
; add_in[2]      ; tx_enable[0]   ; 10.703 ; 10.453 ; 11.029 ; 10.720 ;
; add_in[2]      ; tx_enable[1]   ; 10.834 ; 10.543 ; 11.160 ; 10.810 ;
; add_in[3]      ; dds_bus_out[0] ; 10.440 ; 10.270 ; 10.692 ; 10.522 ;
; add_in[3]      ; dds_bus_out[1] ; 10.435 ; 10.265 ; 10.687 ; 10.517 ;
; add_in[3]      ; tx_enable[0]   ; 10.755 ; 10.452 ; 11.015 ; 10.704 ;
; add_in[3]      ; tx_enable[1]   ; 10.886 ; 10.542 ; 11.146 ; 10.794 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 10.700 ; 10.530 ; 11.069 ; 10.899 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 10.695 ; 10.525 ; 11.064 ; 10.894 ;
; dds_bus_in[28] ; tx_enable[0]   ; 11.081 ; 10.712 ; 11.409 ; 11.081 ;
; dds_bus_in[28] ; tx_enable[1]   ; 11.212 ; 10.802 ; 11.540 ; 11.171 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 11.346 ; 11.176 ; 11.527 ; 11.357 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 11.341 ; 11.171 ; 11.522 ; 11.352 ;
; dds_bus_in[29] ; tx_enable[0]   ; 11.613 ; 11.358 ; 11.969 ; 11.539 ;
; dds_bus_in[29] ; tx_enable[1]   ; 11.744 ; 11.448 ; 12.100 ; 11.629 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 10.897 ; 10.727 ; 11.257 ; 11.087 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 10.892 ; 10.722 ; 11.252 ; 11.082 ;
; dds_bus_in[30] ; tx_enable[0]   ; 11.212 ; 10.909 ; 11.531 ; 11.269 ;
; dds_bus_in[30] ; tx_enable[1]   ; 11.343 ; 10.999 ; 11.662 ; 11.359 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 10.900 ; 10.730 ; 11.114 ; 10.944 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 10.895 ; 10.725 ; 11.109 ; 10.939 ;
; dds_bus_in[31] ; tx_enable[0]   ; 11.100 ; 10.912 ; 11.491 ; 11.126 ;
; dds_bus_in[31] ; tx_enable[1]   ; 11.231 ; 11.002 ; 11.622 ; 11.216 ;
+----------------+----------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 47.35 MHz  ; 47.35 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 285.55 MHz ; 285.55 MHz      ; clk_system                                      ;      ;
; 394.94 MHz ; 394.94 MHz      ; dds_step_to_next_freq_sampled                   ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -5.503 ; -3160.149     ;
; dds_ram_wrclock                                 ; -3.237 ; -527.286      ;
; clk_system                                      ; -2.763 ; -81.945       ;
; clk_dds                                         ; -2.754 ; -150.141      ;
; dds_step_to_next_freq_sampled                   ; -1.532 ; -13.074       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.347 ; -0.347        ;
; clk_system                                      ; 0.402  ; 0.000         ;
; dds_step_to_next_freq_sampled                   ; 0.418  ; 0.000         ;
; dds_ram_wrclock                                 ; 0.640  ; 0.000         ;
; clk_dds                                         ; 0.659  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -3.201 ; -614.592      ;
; clk_system                                      ; -1.487 ; -92.194       ;
; dds_step_to_next_freq_sampled                   ; -1.487 ; -17.844       ;
; clk_dds                                         ; 3.638  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.633 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.732     ; 10.723     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.501 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.711     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.723     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.494 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.709     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.698     ;
; -5.462 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.726     ; 10.688     ;
; -5.460 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.676     ;
; -5.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.719     ; 10.688     ;
; -5.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.731     ; 10.674     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.449 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.753     ; 10.648     ;
; -5.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.663     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.669     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 10.645     ;
; -5.408 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.747     ; 10.613     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.407 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.745     ; 10.614     ;
; -5.403 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.721     ; 10.634     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.742     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.740     ; 10.598     ;
; -5.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.727     ; 10.610     ;
; -5.382 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.739     ; 10.595     ;
; -5.382 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.739     ; 10.595     ;
; -5.382 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.739     ; 10.595     ;
; -5.382 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.739     ; 10.595     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -3.237 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 4.206      ;
; -3.237 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.200      ;
; -3.237 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.200      ;
; -3.203 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 4.174      ;
; -3.203 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 4.168      ;
; -3.203 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 4.168      ;
; -3.095 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 4.064      ;
; -3.095 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.058      ;
; -3.095 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.058      ;
; -3.072 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 4.037      ;
; -3.072 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 4.031      ;
; -3.072 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 4.031      ;
; -3.061 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 4.032      ;
; -3.061 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 4.026      ;
; -3.061 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 4.026      ;
; -3.027 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.987      ;
; -3.027 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.981      ;
; -3.027 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.981      ;
; -3.000 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.969      ;
; -3.000 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.963      ;
; -3.000 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.963      ;
; -2.995 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.429      ; 3.963      ;
; -2.995 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.957      ;
; -2.995 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.957      ;
; -2.988 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.953      ;
; -2.988 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.947      ;
; -2.988 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.947      ;
; -2.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.953      ;
; -2.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.947      ;
; -2.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.947      ;
; -2.973 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.429      ; 3.941      ;
; -2.973 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.935      ;
; -2.973 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.935      ;
; -2.967 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.938      ;
; -2.967 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.932      ;
; -2.967 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.932      ;
; -2.958 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.912      ;
; -2.958 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.409      ; 3.906      ;
; -2.958 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.409      ; 3.906      ;
; -2.957 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.922      ;
; -2.957 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.916      ;
; -2.957 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.916      ;
; -2.954 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.924      ;
; -2.954 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.425      ; 3.918      ;
; -2.954 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.425      ; 3.918      ;
; -2.950 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.921      ;
; -2.950 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.915      ;
; -2.950 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.915      ;
; -2.945 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.422      ; 3.906      ;
; -2.945 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.416      ; 3.900      ;
; -2.945 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.416      ; 3.900      ;
; -2.939 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.898      ;
; -2.939 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.414      ; 3.892      ;
; -2.939 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.414      ; 3.892      ;
; -2.934 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 3.900      ;
; -2.934 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.894      ;
; -2.934 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.894      ;
; -2.931 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.441      ; 3.911      ;
; -2.931 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.435      ; 3.905      ;
; -2.931 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.435      ; 3.905      ;
; -2.929 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.414      ; 3.882      ;
; -2.929 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.408      ; 3.876      ;
; -2.929 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.408      ; 3.876      ;
; -2.928 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.897      ;
; -2.928 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.891      ;
; -2.928 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.891      ;
; -2.918 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.888      ;
; -2.918 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.425      ; 3.882      ;
; -2.918 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.425      ; 3.882      ;
; -2.917 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.876      ;
; -2.917 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.414      ; 3.870      ;
; -2.917 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.414      ; 3.870      ;
; -2.911 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.418      ; 3.868      ;
; -2.911 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.412      ; 3.862      ;
; -2.911 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.412      ; 3.862      ;
; -2.901 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.419      ; 3.859      ;
; -2.901 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.413      ; 3.853      ;
; -2.901 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.413      ; 3.853      ;
; -2.897 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.413      ; 3.849      ;
; -2.897 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.407      ; 3.843      ;
; -2.897 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.407      ; 3.843      ;
; -2.885 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.845      ;
; -2.885 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.839      ;
; -2.885 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.839      ;
; -2.883 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.854      ;
; -2.883 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.848      ;
; -2.883 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.848      ;
; -2.879 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.416      ; 3.834      ;
; -2.879 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.410      ; 3.828      ;
; -2.879 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.410      ; 3.828      ;
; -2.879 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.848      ;
; -2.879 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.842      ;
; -2.879 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.842      ;
; -2.857 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.820      ;
; -2.857 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.418      ; 3.814      ;
; -2.857 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.418      ; 3.814      ;
; -2.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.429      ; 3.821      ;
; -2.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.815      ;
; -2.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.815      ;
; -2.852 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.429      ; 3.820      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                                       ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.763 ; amp_ramping_flag     ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 2.249      ; 5.934      ;
; -2.587 ; ramping_flag         ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 2.283      ; 5.792      ;
; -2.546 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.318      ; 3.866      ;
; -2.502 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 3.433      ;
; -2.443 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 3.373      ;
; -2.397 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.318      ; 3.717      ;
; -2.278 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.318      ; 3.598      ;
; -2.214 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 3.145      ;
; -2.211 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 3.142      ;
; -2.097 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 3.027      ;
; -1.764 ; ram_process_count[1] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.695      ;
; -1.764 ; ram_process_count[1] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.695      ;
; -1.764 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.695      ;
; -1.758 ; ram_process_count[1] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.685      ;
; -1.758 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.685      ;
; -1.758 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.685      ;
; -1.694 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.625      ;
; -1.594 ; write_ram_address[1] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.525      ;
; -1.590 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.521      ;
; -1.578 ; ram_process_count[2] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.509      ;
; -1.578 ; ram_process_count[2] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.509      ;
; -1.578 ; ram_process_count[2] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.509      ;
; -1.572 ; ram_process_count[2] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.499      ;
; -1.572 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.499      ;
; -1.572 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.499      ;
; -1.568 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.499      ;
; -1.557 ; ram_process_count[0] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.488      ;
; -1.557 ; ram_process_count[0] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.488      ;
; -1.557 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.488      ;
; -1.551 ; ram_process_count[0] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.478      ;
; -1.551 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.478      ;
; -1.551 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.075     ; 2.478      ;
; -1.515 ; write_ram_address[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.446      ;
; -1.508 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.439      ;
; -1.504 ; write_ram_address[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.435      ;
; -1.500 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.431      ;
; -1.487 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.418      ;
; -1.469 ; write_ram_address[3] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.400      ;
; -1.468 ; write_ram_address[1] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.399      ;
; -1.429 ; write_ram_address[1] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.360      ;
; -1.402 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.402 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.333      ;
; -1.397 ; ram_process_count[3] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.328      ;
; -1.389 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.320      ;
; -1.386 ; write_ram_address[2] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.317      ;
; -1.385 ; write_ram_address[2] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.316      ;
; -1.378 ; write_ram_address[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.309      ;
; -1.375 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.306      ;
; -1.343 ; write_ram_address[3] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.274      ;
; -1.342 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.273      ;
; -1.340 ; count_serial[3]      ; count_serial[1]       ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.270      ;
; -1.340 ; write_ram_address[5] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.271      ;
; -1.307 ; ram_process_count[0] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.238      ;
; -1.304 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.235      ;
; -1.304 ; write_ram_address[3] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.235      ;
; -1.303 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.234      ;
; -1.288 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; 0.373      ; 2.663      ;
; -1.288 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.373      ; 2.663      ;
; -1.273 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.374      ; 2.649      ;
; -1.273 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.374      ; 2.649      ;
; -1.269 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.376      ; 2.647      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.267 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.198      ;
; -1.263 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.194      ;
; -1.261 ; write_ram_address[4] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.192      ;
; -1.260 ; write_ram_address[4] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.191      ;
; -1.260 ; write_ram_address[2] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.191      ;
; -1.259 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.190      ;
; -1.252 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.183      ;
; -1.218 ; write_ram_address[7] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.149      ;
; -1.217 ; write_ram_address[3] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.148      ;
; -1.216 ; write_ram_address[1] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.147      ;
; -1.216 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 2.147      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.754 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 4.037      ;
; -2.736 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 4.026      ;
; -2.716 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.988      ;
; -2.714 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.996      ;
; -2.711 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.996      ;
; -2.693 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.976      ;
; -2.674 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.958      ;
; -2.655 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.944      ;
; -2.635 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.910      ;
; -2.628 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.900      ;
; -2.622 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.895      ;
; -2.616 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.899      ;
; -2.605 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.888      ;
; -2.598 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.888      ;
; -2.582 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.862      ;
; -2.579 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.857      ;
; -2.576 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.858      ;
; -2.573 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.858      ;
; -2.562 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.242      ; 3.833      ;
; -2.550 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.837      ;
; -2.549 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.824      ;
; -2.547 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.822      ;
; -2.536 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.820      ;
; -2.534 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.807      ;
; -2.530 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.807      ;
; -2.517 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.806      ;
; -2.493 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.783      ;
; -2.474 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.752      ;
; -2.465 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.233      ; 3.727      ;
; -2.465 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.231      ; 3.725      ;
; -2.465 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.739      ;
; -2.463 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.741      ;
; -2.462 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.749      ;
; -2.451 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.237      ; 3.717      ;
; -2.449 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.727      ;
; -2.438 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.718      ;
; -2.431 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.710      ;
; -2.428 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.706      ;
; -2.422 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.694      ;
; -2.411 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.686      ;
; -2.403 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.242      ; 3.674      ;
; -2.402 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.682      ;
; -2.400 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.677      ;
; -2.397 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.238      ; 3.664      ;
; -2.382 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.242      ; 3.653      ;
; -2.380 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.241      ; 3.650      ;
; -2.377 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.233      ; 3.639      ;
; -2.377 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.231      ; 3.637      ;
; -2.375 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.647      ;
; -2.355 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.645      ;
; -2.353 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.630      ;
; -2.351 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.626      ;
; -2.348 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.639      ;
; -2.343 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.622      ;
; -2.339 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.622      ;
; -2.329 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.606      ;
; -2.315 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.242      ; 3.586      ;
; -2.309 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.238      ; 3.576      ;
; -2.308 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.588      ;
; -2.294 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.572      ;
; -2.291 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.563      ;
; -2.290 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.568      ;
; -2.287 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.559      ;
; -2.285 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.565      ;
; -2.285 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.559      ;
; -2.284 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.556      ;
; -2.283 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.561      ;
; -2.271 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.237      ; 3.537      ;
; -2.242 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.241      ; 3.512      ;
; -2.232 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.239      ; 3.500      ;
; -2.223 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.238      ; 3.490      ;
; -2.223 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.500      ;
; -2.221 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.496      ;
; -2.218 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.509      ;
; -2.211 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.491      ;
; -2.209 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.492      ;
; -2.208 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.499      ;
; -2.206 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.483      ;
; -2.193 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.235      ; 3.457      ;
; -2.187 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.241      ; 3.457      ;
; -2.184 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.460      ;
; -2.177 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.236      ; 3.442      ;
; -2.176 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.466      ;
; -2.174 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.464      ;
; -2.169 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.442      ;
; -2.168 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.239      ; 3.436      ;
; -2.164 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.455      ;
; -2.163 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.234      ; 3.426      ;
; -2.162 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.441      ;
; -2.159 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.434      ;
; -2.149 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.426      ;
; -2.145 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.428      ;
; -2.141 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.423      ;
; -2.136 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.425      ;
; -2.133 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.424      ;
; -2.132 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.409      ;
; -2.131 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.406      ;
; -2.131 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.422      ;
; -2.129 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.408      ;
; -2.128 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.401      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.532 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.463      ;
; -1.493 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.424      ;
; -1.406 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.337      ;
; -1.367 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.298      ;
; -1.363 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.294      ;
; -1.287 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.218      ;
; -1.280 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.211      ;
; -1.276 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.207      ;
; -1.241 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.172      ;
; -1.237 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.168      ;
; -1.218 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.149      ;
; -1.198 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.129      ;
; -1.161 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.092      ;
; -1.154 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.085      ;
; -1.150 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.081      ;
; -1.135 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.066      ;
; -1.134 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.065      ;
; -1.115 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.046      ;
; -1.111 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.042      ;
; -1.092 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.023      ;
; -1.092 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.023      ;
; -1.072 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.003      ;
; -1.053 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.984      ;
; -1.035 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.966      ;
; -1.028 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.959      ;
; -1.024 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.955      ;
; -1.013 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.944      ;
; -1.009 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.940      ;
; -1.008 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.003 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.934      ;
; -0.989 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.920      ;
; -0.985 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.916      ;
; -0.985 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.916      ;
; -0.966 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.897      ;
; -0.966 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.897      ;
; -0.946 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.877      ;
; -0.927 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.858      ;
; -0.927 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.858      ;
; -0.910 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.841      ;
; -0.909 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.840      ;
; -0.899 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.830      ;
; -0.898 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.829      ;
; -0.887 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.818      ;
; -0.883 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.814      ;
; -0.882 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.880 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.811      ;
; -0.877 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.808      ;
; -0.859 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.790      ;
; -0.859 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.790      ;
; -0.840 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.771      ;
; -0.840 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.771      ;
; -0.820 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.751      ;
; -0.820 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.751      ;
; -0.801 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.732      ;
; -0.801 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.732      ;
; -0.784 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.715      ;
; -0.784 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.715      ;
; -0.783 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.714      ;
; -0.773 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.704      ;
; -0.773 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.704      ;
; -0.772 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.703      ;
; -0.761 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.757 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.756 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.751 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.682      ;
; -0.469 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.400      ;
; -0.259 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.190      ;
; -0.253 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.184      ;
; -0.253 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.184      ;
; -0.252 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.183      ;
; -0.238 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.169      ;
; -0.238 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.169      ;
; -0.237 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.168      ;
; -0.231 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.162      ;
; -0.217 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.148      ;
; -0.217 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.148      ;
; 0.055  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 0.876      ;
; 0.161  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.347 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.693      ;
; 0.129  ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.505      ; 0.669      ;
; 0.383  ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.399  ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.403  ; \process_7:count[4]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; \process_7:count[3]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; \process_7:count[1]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.405  ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_data[3]                       ; par_data[3]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_5:sub_count[1]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; par_data[15]                      ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; \process_5:sub_count[0]           ; \process_5:sub_count[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.417  ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418  ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.420  ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.493  ; old_freq[53]                      ; adder_input[53]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494  ; old_freq[42]                      ; adder_input[42]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.495  ; old_freq[47]                      ; adder_input[47]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.497  ; \process_6:main_count[1]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.761      ;
; 0.503  ; main_frequency[30]                ; comparer_dataa[30]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.507  ; \process_7:count[0]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.773      ;
; 0.514  ; main_frequency[59]                ; old_freq[59]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.781      ;
; 0.525  ; \process_7:count[0]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.577  ; adder_input[16]                   ; comparer_dataa2[16]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.309      ;
; 0.585  ; adder_input[17]                   ; comparer_dataa2[17]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.317      ;
; 0.594  ; adder_input[19]                   ; comparer_dataa2[19]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.326      ;
; 0.597  ; adder_input[1]                    ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.323      ;
; 0.600  ; main_amplitude_var[4]             ; main_amplitude[4]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601  ; main_amplitude_var[6]             ; main_amplitude[6]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.605  ; main_frequency_var[26]            ; main_frequency[26]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.610  ; main_frequency_var[5]             ; main_frequency[5]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.878      ;
; 0.621  ; main_frequency[48]                ; old_freq[48]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.887      ;
; 0.627  ; \process_6:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.889      ;
; 0.629  ; main_frequency_var[0]             ; main_frequency[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.357      ;
; 0.629  ; adder_input[21]                   ; comparer_dataa2[21]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.361      ;
; 0.632  ; \process_6:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.894      ;
; 0.632  ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.894      ;
; 0.632  ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.894      ;
; 0.634  ; old_freq[6]                       ; adder_input[6]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.900      ;
; 0.634  ; \process_6:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.896      ;
; 0.634  ; \process_6:main_amplitude_var[2]  ; dac_out[2]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.896      ;
; 0.634  ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.896      ;
; 0.635  ; old_freq[15]                      ; adder_input[15]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.901      ;
; 0.637  ; old_freq[56]                      ; adder_input[56]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.903      ;
; 0.642  ; adder_input[63]                   ; comparer_dataa2[63]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.908      ;
; 0.643  ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.907      ;
; 0.644  ; \process_6:main_count[0]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.908      ;
; 0.648  ; main_frequency_var[23]            ; main_frequency[23]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648  ; main_count[4]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.912      ;
; 0.652  ; adder_input[37]                   ; comparer_dataa2[37]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.385      ;
; 0.653  ; old_freq[61]                      ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.919      ;
; 0.653  ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.915      ;
; 0.654  ; old_freq[4]                       ; adder_input[4]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.920      ;
; 0.655  ; old_freq[4]                       ; main_frequency_var[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.656  ; old_freq[12]                      ; adder_input[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656  ; old_freq[63]                      ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.657  ; old_freq[61]                      ; main_frequency_var[61]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.658  ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.925      ;
; 0.663  ; old_freq[1]                       ; adder_input[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.929      ;
; 0.666  ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.671  ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.671  ; \process_7:count[1]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.937      ;
; 0.674  ; \process_7:count[1]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.940      ;
; 0.676  ; main_frequency[5]                 ; old_freq[5]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.942      ;
; 0.676  ; main_frequency[56]                ; comparer_dataa[56]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.942      ;
; 0.696  ; main_frequency[9]                 ; comparer_dataa[9]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 1.433      ;
; 0.697  ; adder_input[15]                   ; comparer_dataa2[16]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.429      ;
; 0.698  ; adder_input[29]                   ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.426      ;
; 0.698  ; main_frequency[55]                ; comparer_dataa[55]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.707  ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708  ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709  ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710  ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711  ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711  ; main_frequency[43]                ; old_freq[43]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711  ; old_freq[28]                      ; main_frequency_var[28]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712  ; old_freq[5]                       ; main_frequency_var[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                        ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; 0.402 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.500 ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.767      ;
; 0.516 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.782      ;
; 0.518 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.784      ;
; 0.640 ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.907      ;
; 0.648 ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 0.942      ;
; 0.651 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 0.945      ;
; 0.654 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.921      ;
; 0.707 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.973      ;
; 0.709 ; write_ram_address[12] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; write_ram_address[13] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; write_ram_address[14] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.735 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.001      ;
; 0.753 ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.020      ;
; 0.755 ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.022      ;
; 0.757 ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.024      ;
; 0.789 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.055      ;
; 0.794 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.060      ;
; 0.801 ; count_serial[2]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.068      ;
; 0.820 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.086      ;
; 0.840 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.908      ; 3.703      ;
; 0.840 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.134      ;
; 0.846 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.908      ; 4.209      ;
; 0.859 ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.125      ;
; 0.861 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.127      ;
; 0.882 ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.149      ;
; 0.886 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.152      ;
; 0.892 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.158      ;
; 0.893 ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.159      ;
; 0.894 ; count_serial[2]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.160      ;
; 0.899 ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.165      ;
; 0.910 ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.176      ;
; 0.933 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.199      ;
; 0.935 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.201      ;
; 0.952 ; write_ram_address[14] ; dds_ram_wraddress[14] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.218      ;
; 0.955 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.221      ;
; 0.980 ; write_ram_address[13] ; dds_ram_wraddress[13] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.246      ;
; 0.998 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.265      ;
; 1.028 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[12] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; write_ram_address[11] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[13] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.301      ;
; 1.043 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; write_ram_address[12] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; write_ram_address[10] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.310      ;
; 1.045 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.311      ;
; 1.047 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.069 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.335      ;
; 1.076 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.342      ;
; 1.081 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.347      ;
; 1.091 ; count_serial[3]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.357      ;
; 1.091 ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.357      ;
; 1.099 ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.365      ;
; 1.123 ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.389      ;
; 1.128 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.394      ;
; 1.128 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.394      ;
; 1.129 ; write_ram_address[11] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.396      ;
; 1.141 ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.407      ;
; 1.146 ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.413      ;
; 1.150 ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; write_ram_address[10] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.417      ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.418 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.684      ;
; 0.496 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.762      ;
; 0.710 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.729 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.996      ;
; 0.735 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.002      ;
; 0.738 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.004      ;
; 0.754 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.020      ;
; 0.964 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.230      ;
; 1.029 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.032 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.035 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.301      ;
; 1.044 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.310      ;
; 1.048 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.319      ;
; 1.053 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.319      ;
; 1.060 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.326      ;
; 1.069 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.335      ;
; 1.069 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.335      ;
; 1.070 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.336      ;
; 1.130 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.396      ;
; 1.130 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.396      ;
; 1.145 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.411      ;
; 1.145 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.411      ;
; 1.151 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.154 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.420      ;
; 1.157 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.423      ;
; 1.157 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.423      ;
; 1.166 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.432      ;
; 1.170 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.436      ;
; 1.173 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.439      ;
; 1.174 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.440      ;
; 1.174 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.440      ;
; 1.175 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.441      ;
; 1.191 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.457      ;
; 1.192 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.458      ;
; 1.252 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.518      ;
; 1.252 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.518      ;
; 1.267 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.533      ;
; 1.268 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.534      ;
; 1.273 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.276 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.542      ;
; 1.279 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.545      ;
; 1.288 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.554      ;
; 1.292 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.558      ;
; 1.295 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.561      ;
; 1.296 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.562      ;
; 1.304 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.570      ;
; 1.313 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.579      ;
; 1.374 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.640      ;
; 1.389 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.655      ;
; 1.390 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.656      ;
; 1.395 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.661      ;
; 1.401 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.667      ;
; 1.410 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.676      ;
; 1.417 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.683      ;
; 1.418 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.684      ;
; 1.426 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.692      ;
; 1.435 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.701      ;
; 1.511 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.777      ;
; 1.512 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.778      ;
; 1.539 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.805      ;
; 1.540 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.806      ;
; 1.548 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.823      ;
; 1.634 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.900      ;
; 1.670 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.936      ;
; 1.756 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.022      ;
; 1.792 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.058      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.640 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.703      ; 1.093      ;
; 0.645 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.095      ;
; 0.653 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.103      ;
; 0.660 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.111      ;
; 0.688 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.138      ;
; 0.712 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.688      ; 1.150      ;
; 0.726 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.688      ; 1.164      ;
; 0.783 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.714      ; 1.247      ;
; 0.833 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.294      ;
; 0.837 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.286      ;
; 0.882 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.332      ;
; 0.914 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.364      ;
; 0.927 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.376      ;
; 0.936 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.382      ;
; 0.942 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.689      ; 1.381      ;
; 0.945 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.704      ; 1.399      ;
; 0.945 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.702      ; 1.397      ;
; 0.945 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.395      ;
; 0.950 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.399      ;
; 0.956 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.402      ;
; 0.959 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.409      ;
; 0.959 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.410      ;
; 0.963 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.413      ;
; 0.966 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.415      ;
; 0.970 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.420      ;
; 0.970 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.419      ;
; 0.977 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.427      ;
; 0.981 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.432      ;
; 0.985 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.697      ; 1.432      ;
; 0.990 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.439      ;
; 0.991 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.435      ;
; 0.994 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.445      ;
; 0.997 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.688      ; 1.435      ;
; 1.000 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.451      ;
; 1.001 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.450      ;
; 1.006 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.450      ;
; 1.011 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.461      ;
; 1.018 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.468      ;
; 1.018 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.464      ;
; 1.019 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.469      ;
; 1.023 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.474      ;
; 1.030 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.481      ;
; 1.036 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.485      ;
; 1.040 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.489      ;
; 1.042 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.488      ;
; 1.043 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.494      ;
; 1.045 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.495      ;
; 1.045 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.489      ;
; 1.045 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.496      ;
; 1.047 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.493      ;
; 1.048 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.497      ;
; 1.048 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.689      ; 1.487      ;
; 1.049 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.500      ;
; 1.050 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.494      ;
; 1.056 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.505      ;
; 1.057 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.508      ;
; 1.058 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.507      ;
; 1.063 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.688      ; 1.501      ;
; 1.065 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.689      ; 1.504      ;
; 1.065 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.687      ; 1.502      ;
; 1.066 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.517      ;
; 1.070 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.259      ; 1.079      ;
; 1.078 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.528      ;
; 1.080 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.529      ;
; 1.084 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.534      ;
; 1.090 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.540      ;
; 1.097 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.558      ;
; 1.097 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.546      ;
; 1.114 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.563      ;
; 1.115 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.565      ;
; 1.117 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.576      ;
; 1.120 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.581      ;
; 1.125 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.586      ;
; 1.127 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.706      ; 1.583      ;
; 1.130 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.589      ;
; 1.138 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.704      ; 1.592      ;
; 1.142 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.688      ; 1.580      ;
; 1.144 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.594      ;
; 1.153 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.614      ;
; 1.156 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.617      ;
; 1.168 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.706      ; 1.624      ;
; 1.172 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.616      ;
; 1.172 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.692      ; 1.614      ;
; 1.173 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.617      ;
; 1.175 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.684      ; 1.609      ;
; 1.176 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.684      ; 1.610      ;
; 1.180 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.687      ; 1.617      ;
; 1.181 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.627      ;
; 1.183 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.694      ; 1.627      ;
; 1.184 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.696      ; 1.630      ;
; 1.186 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.710      ; 1.646      ;
; 1.190 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.697      ; 1.637      ;
; 1.193 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.700      ; 1.643      ;
; 1.194 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.653      ;
; 1.194 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.704      ; 1.648      ;
; 1.207 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.697      ; 1.654      ;
; 1.209 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.711      ; 1.670      ;
; 1.210 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.659      ;
; 1.222 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.701      ; 1.673      ;
; 1.223 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.699      ; 1.672      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.659 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.382      ;
; 0.686 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.397      ;
; 0.710 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.421      ;
; 0.719 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.430      ;
; 0.721 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.444      ;
; 0.723 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.433      ;
; 0.725 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.448      ;
; 0.755 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.466      ;
; 0.777 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.483      ;
; 0.794 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.505      ;
; 0.797 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.505      ;
; 0.800 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.511      ;
; 0.806 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.517      ;
; 0.814 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.523      ;
; 0.818 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.529      ;
; 0.905 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.615      ;
; 0.923 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.632      ;
; 0.939 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.657      ;
; 0.950 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.664      ;
; 0.950 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.672      ;
; 0.951 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.665      ;
; 0.954 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.664      ;
; 0.955 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.663      ;
; 0.958 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.668      ;
; 0.965 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.673      ;
; 0.966 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.674      ;
; 0.969 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.675      ;
; 0.971 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.694      ;
; 0.972 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.683      ;
; 0.990 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.711      ;
; 0.995 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.716      ;
; 1.000 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.709      ;
; 1.004 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.724      ;
; 1.006 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.724      ;
; 1.008 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.719      ;
; 1.010 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.712      ;
; 1.011 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.722      ;
; 1.013 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.736      ;
; 1.014 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.732      ;
; 1.019 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.725      ;
; 1.021 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.729      ;
; 1.023 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.743      ;
; 1.023 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.725      ;
; 1.023 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.734      ;
; 1.025 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.733      ;
; 1.025 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.736      ;
; 1.027 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.738      ;
; 1.029 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.737      ;
; 1.030 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.744      ;
; 1.031 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.740      ;
; 1.032 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.752      ;
; 1.034 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.740      ;
; 1.038 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.752      ;
; 1.043 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.757      ;
; 1.043 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.766      ;
; 1.047 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.769      ;
; 1.050 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.770      ;
; 1.054 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.765      ;
; 1.055 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.758      ;
; 1.055 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.764      ;
; 1.056 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.767      ;
; 1.059 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.781      ;
; 1.059 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.782      ;
; 1.061 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.775      ;
; 1.074 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.780      ;
; 1.075 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.796      ;
; 1.076 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.778      ;
; 1.077 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.781      ;
; 1.081 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.783      ;
; 1.084 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.441      ; 1.785      ;
; 1.085 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.805      ;
; 1.085 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.788      ;
; 1.091 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.793      ;
; 1.093 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.804      ;
; 1.100 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.811      ;
; 1.107 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.818      ;
; 1.107 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.813      ;
; 1.108 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.819      ;
; 1.110 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.820      ;
; 1.117 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.440      ; 1.817      ;
; 1.118 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.839      ;
; 1.120 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.838      ;
; 1.121 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.823      ;
; 1.122 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.833      ;
; 1.126 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.837      ;
; 1.131 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.849      ;
; 1.137 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.848      ;
; 1.151 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.440      ; 1.851      ;
; 1.154 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.856      ;
; 1.175 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.877      ;
; 1.190 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.901      ;
; 1.191 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.913      ;
; 1.199 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.917      ;
; 1.218 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.941      ;
; 1.225 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.945      ;
; 1.239 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.962      ;
; 1.239 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.962      ;
; 1.252 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.456      ; 1.968      ;
; 1.253 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.459      ; 1.972      ;
; 1.253 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.975      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_system'                                                      ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_LE~reg0           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wren          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.070  ; 0.286        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; 0.081  ; 0.297        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; 0.081  ; 0.297        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; 0.120  ; 0.336        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; 0.120  ; 0.336        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; 0.120  ; 0.336        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.638 ; 3.868        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.640 ; 3.870        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.647 ; 3.877        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.772 ; 3.956        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.775 ; 3.959        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.775 ; 3.959        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; 15.633 ; 15.849       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[10] ;
; 15.633 ; 15.849       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[11] ;
; 15.633 ; 15.849       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[12] ;
; 15.633 ; 15.849       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[13] ;
; 15.633 ; 15.849       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[7]  ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[61]      ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[63]      ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_amp[9]              ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_direction     ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[42]      ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[43]      ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[42]      ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[43]      ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[46]      ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[11]               ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[8]                ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[9]                ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sub_count[0]            ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[2]  ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[3]  ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[6]  ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[8]  ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[9]  ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[16]      ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[17]      ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[45]      ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[56]      ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[57]      ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[12]               ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[13]               ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[14]               ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[15]               ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[4]                ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[5]                ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[6]                ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[7]                ;
; 15.643 ; 15.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[4]       ;
; 15.645 ; 15.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[44]      ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[19]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[22]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[23]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[24]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[26]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[27]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[28]     ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                ;
; 15.646 ; 15.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[6]  ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[17]     ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[46]     ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[56]     ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[29]      ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[46]      ;
; 15.648 ; 15.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[24]      ;
; 15.648 ; 15.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[24]      ;
; 15.648 ; 15.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[25]      ;
; 15.648 ; 15.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[29]      ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[4]  ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[5]  ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[23]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[24]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[25]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[26]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[27]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[28]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[29]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[30]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[31]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[35]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[37]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[14]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[15]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[20]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[29]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[32]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[33]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[34]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[35]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[36]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[37]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[38]     ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[39]     ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[28]          ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[37]          ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[38]          ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[40]          ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[42]          ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[45]      ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[0]       ;
; 15.651 ; 15.867       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[1]       ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa2[1]      ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[0]      ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[16]     ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[18]     ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[1]      ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[25]     ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[2]      ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[30]     ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[31]     ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[3]      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.175 ; 2.240 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.175 ; 2.240 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 6.123 ; 6.263 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 6.123 ; 6.263 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 5.779 ; 5.919 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 5.724 ; 5.860 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 5.717 ; 5.825 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 6.473 ; 6.609 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.480 ; 1.621 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 1.793 ; 1.877 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 1.769 ; 1.842 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 1.967 ; 2.113 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 1.875 ; 1.932 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 1.836 ; 1.934 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 1.850 ; 1.923 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.377 ; 1.435 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 1.933 ; 2.022 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 1.440 ; 1.624 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 1.907 ; 2.046 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 1.705 ; 1.796 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 1.850 ; 2.034 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.105 ; 2.316 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.161 ; 2.276 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 1.935 ; 2.112 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 4.621 ; 4.890 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.147 ; 5.747 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 5.918 ; 6.090 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 6.473 ; 6.609 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 6.185 ; 6.311 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 6.078 ; 6.282 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 7.412 ; 7.923 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 7.412 ; 7.923 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -1.727 ; -1.781 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -1.727 ; -1.781 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -4.202 ; -4.309 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -4.538 ; -4.652 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -4.219 ; -4.351 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -4.202 ; -4.319 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -4.210 ; -4.309 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.871 ; -0.918 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -1.007 ; -1.133 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -1.307 ; -1.378 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -1.284 ; -1.345 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -1.489 ; -1.630 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -1.366 ; -1.421 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -1.349 ; -1.434 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -1.362 ; -1.423 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.871 ; -0.918 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -1.421 ; -1.506 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.927 ; -1.098 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -1.416 ; -1.541 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -1.187 ; -1.266 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -1.359 ; -1.531 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -1.619 ; -1.826 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -1.657 ; -1.763 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -1.441 ; -1.606 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -1.727 ; -1.893 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -1.667 ; -1.880 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -3.897 ; -3.916 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -3.590 ; -3.618 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -3.854 ; -3.867 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -4.649 ; -4.688 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -4.176 ; -4.356 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -4.176 ; -4.356 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.318 ; 7.047 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.328 ; 6.998 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.120 ; 8.423 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.120 ; 8.423 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 8.222 ; 7.747 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 8.078 ; 7.747 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 8.222 ; 7.744 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 8.549 ; 7.622 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 8.549 ; 7.622 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 7.006 ; 6.432 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 5.957 ; 5.662 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 6.150 ; 5.762 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.490 ; 6.051 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 6.466 ; 6.008 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.880 ; 5.500 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 7.139 ; 6.638 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.992 ; 5.638 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.635 ; 5.261 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.427 ; 4.200 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 6.986 ; 6.274 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.452 ; 5.043 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.622 ; 5.165 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.378 ; 6.612 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.217 ; 4.898 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.826 ; 5.184 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 6.733 ; 6.228 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.777 ; 5.273 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.060 ; 5.610 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.517 ; 4.323 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.303 ; 4.992 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.733 ; 6.228 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.285 ; 5.006 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.768 ; 5.303 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 6.484 ; 5.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.176 ; 5.596 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 6.025 ; 5.590 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.912 ; 4.618 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.806 ; 4.501 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 4.782 ; 4.487 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.204 ; 4.848 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 4.542 ; 4.298 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.155 ; 4.825 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 4.840 ; 4.559 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.435 ; 5.025 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 4.850 ; 4.570 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.858 ; 5.396 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.543 ; 5.183 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.245 ; 4.902 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.011 ; 6.746 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.020 ; 6.699 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 8.817 ; 8.128 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 8.817 ; 8.128 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.742 ; 7.416 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.742 ; 7.419 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.880 ; 7.416 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 3.834 ; 3.612 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.871 ; 6.961 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 6.312 ; 5.757 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 5.305 ; 5.017 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.491 ; 5.114 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.818 ; 5.392 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.794 ; 5.350 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.229 ; 4.860 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 6.440 ; 5.954 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.339 ; 4.995 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 4.997 ; 4.632 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 3.834 ; 3.612 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 6.366 ; 5.664 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 4.822 ; 4.424 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 4.985 ; 4.540 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 6.742 ; 5.988 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 4.594 ; 4.283 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.215 ; 4.563 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 3.919 ; 3.708 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.132 ; 4.644 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.405 ; 4.967 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 3.919 ; 3.729 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 4.677 ; 4.374 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.050 ; 5.560 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.659 ; 4.387 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.124 ; 4.672 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.811 ; 5.277 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.515 ; 4.954 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.370 ; 4.948 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.302 ; 4.015 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.200 ; 3.903 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 4.177 ; 3.890 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 4.582 ; 4.236 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 3.947 ; 3.708 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 4.535 ; 4.214 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 4.233 ; 3.958 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 4.804 ; 4.406 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 4.242 ; 3.969 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.210 ; 4.762 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 4.908 ; 4.558 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 4.621 ; 4.288 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.716 ; 10.550 ; 10.856 ; 10.690 ;
; add_in[0]      ; dds_bus_out[1] ; 10.710 ; 10.544 ; 10.850 ; 10.684 ;
; add_in[0]      ; tx_enable[0]   ; 10.833 ; 10.261 ; 10.973 ; 10.336 ;
; add_in[0]      ; tx_enable[1]   ; 10.978 ; 10.345 ; 11.118 ; 10.420 ;
; add_in[1]      ; dds_bus_out[0] ; 10.372 ; 10.206 ; 10.512 ; 10.346 ;
; add_in[1]      ; dds_bus_out[1] ; 10.366 ; 10.200 ; 10.506 ; 10.340 ;
; add_in[1]      ; tx_enable[0]   ; 10.489 ; 9.863  ; 10.629 ; 9.997  ;
; add_in[1]      ; tx_enable[1]   ; 10.634 ; 9.947  ; 10.774 ; 10.081 ;
; add_in[2]      ; dds_bus_out[0] ; 10.184 ; 10.018 ; 10.320 ; 10.154 ;
; add_in[2]      ; dds_bus_out[1] ; 10.178 ; 10.012 ; 10.314 ; 10.148 ;
; add_in[2]      ; tx_enable[0]   ; 10.301 ; 9.825  ; 10.437 ; 9.897  ;
; add_in[2]      ; tx_enable[1]   ; 10.446 ; 9.909  ; 10.582 ; 9.981  ;
; add_in[3]      ; dds_bus_out[0] ; 10.177 ; 10.011 ; 10.285 ; 10.119 ;
; add_in[3]      ; dds_bus_out[1] ; 10.171 ; 10.005 ; 10.279 ; 10.113 ;
; add_in[3]      ; tx_enable[0]   ; 10.294 ; 9.764  ; 10.402 ; 9.866  ;
; add_in[3]      ; tx_enable[1]   ; 10.439 ; 9.848  ; 10.547 ; 9.950  ;
; dds_bus_in[28] ; dds_bus_out[0] ; 10.511 ; 10.345 ; 10.683 ; 10.517 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 10.505 ; 10.339 ; 10.677 ; 10.511 ;
; dds_bus_in[28] ; tx_enable[0]   ; 10.628 ; 10.003 ; 10.800 ; 10.213 ;
; dds_bus_in[28] ; tx_enable[1]   ; 10.773 ; 10.087 ; 10.945 ; 10.297 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 11.066 ; 10.900 ; 11.202 ; 11.036 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 11.060 ; 10.894 ; 11.196 ; 11.030 ;
; dds_bus_in[29] ; tx_enable[0]   ; 11.183 ; 10.656 ; 11.319 ; 10.653 ;
; dds_bus_in[29] ; tx_enable[1]   ; 11.328 ; 10.740 ; 11.464 ; 10.737 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 10.645 ; 10.479 ; 10.771 ; 10.605 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 10.639 ; 10.473 ; 10.765 ; 10.599 ;
; dds_bus_in[30] ; tx_enable[0]   ; 10.762 ; 10.233 ; 10.888 ; 10.397 ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.907 ; 10.317 ; 11.033 ; 10.481 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 10.538 ; 10.372 ; 10.742 ; 10.576 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 10.532 ; 10.366 ; 10.736 ; 10.570 ;
; dds_bus_in[31] ; tx_enable[0]   ; 10.655 ; 10.225 ; 10.859 ; 10.275 ;
; dds_bus_in[31] ; tx_enable[1]   ; 10.800 ; 10.309 ; 11.004 ; 10.359 ;
+----------------+----------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 9.781  ; 9.615  ; 9.895  ; 9.729  ;
; add_in[0]      ; dds_bus_out[1] ; 9.775  ; 9.609  ; 9.889  ; 9.723  ;
; add_in[0]      ; tx_enable[0]   ; 10.352 ; 9.797  ; 10.532 ; 9.911  ;
; add_in[0]      ; tx_enable[1]   ; 10.491 ; 9.877  ; 10.671 ; 9.991  ;
; add_in[1]      ; dds_bus_out[0] ; 9.462  ; 9.296  ; 9.594  ; 9.428  ;
; add_in[1]      ; dds_bus_out[1] ; 9.456  ; 9.290  ; 9.588  ; 9.422  ;
; add_in[1]      ; tx_enable[0]   ; 10.085 ; 9.478  ; 10.222 ; 9.610  ;
; add_in[1]      ; tx_enable[1]   ; 10.224 ; 9.558  ; 10.361 ; 9.690  ;
; add_in[2]      ; dds_bus_out[0] ; 9.362  ; 9.196  ; 9.479  ; 9.313  ;
; add_in[2]      ; dds_bus_out[1] ; 9.356  ; 9.190  ; 9.473  ; 9.307  ;
; add_in[2]      ; tx_enable[0]   ; 9.841  ; 9.378  ; 10.008 ; 9.495  ;
; add_in[2]      ; tx_enable[1]   ; 9.980  ; 9.458  ; 10.147 ; 9.575  ;
; add_in[3]      ; dds_bus_out[0] ; 9.370  ; 9.204  ; 9.469  ; 9.303  ;
; add_in[3]      ; dds_bus_out[1] ; 9.364  ; 9.198  ; 9.463  ; 9.297  ;
; add_in[3]      ; tx_enable[0]   ; 9.901  ; 9.386  ; 10.005 ; 9.485  ;
; add_in[3]      ; tx_enable[1]   ; 10.040 ; 9.466  ; 10.144 ; 9.565  ;
; dds_bus_in[28] ; dds_bus_out[0] ; 9.594  ; 9.428  ; 9.800  ; 9.634  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.588  ; 9.422  ; 9.794  ; 9.628  ;
; dds_bus_in[28] ; tx_enable[0]   ; 10.215 ; 9.610  ; 10.385 ; 9.816  ;
; dds_bus_in[28] ; tx_enable[1]   ; 10.354 ; 9.690  ; 10.524 ; 9.896  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 10.217 ; 10.051 ; 10.204 ; 10.038 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 10.211 ; 10.045 ; 10.198 ; 10.032 ;
; dds_bus_in[29] ; tx_enable[0]   ; 10.727 ; 10.233 ; 10.875 ; 10.220 ;
; dds_bus_in[29] ; tx_enable[1]   ; 10.866 ; 10.313 ; 11.014 ; 10.300 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.816  ; 9.650  ; 9.977  ; 9.811  ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.810  ; 9.644  ; 9.971  ; 9.805  ;
; dds_bus_in[30] ; tx_enable[0]   ; 10.345 ; 9.832  ; 10.470 ; 9.993  ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.484 ; 9.912  ; 10.609 ; 10.073 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 9.809  ; 9.643  ; 9.848  ; 9.682  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.803  ; 9.637  ; 9.842  ; 9.676  ;
; dds_bus_in[31] ; tx_enable[0]   ; 10.226 ; 9.825  ; 10.427 ; 9.864  ;
; dds_bus_in[31] ; tx_enable[1]   ; 10.365 ; 9.905  ; 10.566 ; 9.944  ;
+----------------+----------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -1.195 ; -178.919      ;
; clk_dds                                         ; -0.986 ; -48.593       ;
; clk_system                                      ; -0.749 ; -8.693        ;
; dds_step_to_next_freq_sampled                   ; -0.246 ; -0.942        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.059 ; -0.059        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.024 ; 0.000         ;
; clk_system                                      ; 0.123 ; 0.000         ;
; dds_step_to_next_freq_sampled                   ; 0.195 ; 0.000         ;
; dds_ram_wrclock                                 ; 0.363 ; 0.000         ;
; clk_dds                                         ; 0.396 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -1.000 ; -192.000      ;
; clk_system                                      ; -1.000 ; -62.000       ;
; dds_step_to_next_freq_sampled                   ; -1.000 ; -12.000       ;
; clk_dds                                         ; 3.209  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.743 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -1.195 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 2.054      ;
; -1.195 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 2.054      ;
; -1.194 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 2.055      ;
; -1.180 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 2.044      ;
; -1.180 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 2.044      ;
; -1.179 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 2.045      ;
; -1.156 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 2.020      ;
; -1.156 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 2.020      ;
; -1.155 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 2.021      ;
; -1.138 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.994      ;
; -1.138 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.994      ;
; -1.137 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.995      ;
; -1.104 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.965      ;
; -1.104 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.965      ;
; -1.103 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.966      ;
; -1.087 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.947      ;
; -1.087 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.947      ;
; -1.086 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.948      ;
; -1.085 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.946      ;
; -1.085 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.946      ;
; -1.084 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.947      ;
; -1.078 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.944      ;
; -1.078 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.944      ;
; -1.077 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.359      ; 1.945      ;
; -1.076 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.935      ;
; -1.076 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.935      ;
; -1.075 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.936      ;
; -1.074 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.933      ;
; -1.074 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.933      ;
; -1.073 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.945      ;
; -1.073 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.945      ;
; -1.073 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.934      ;
; -1.072 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.946      ;
; -1.069 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.930      ;
; -1.069 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.930      ;
; -1.068 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.931      ;
; -1.067 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.342      ; 1.918      ;
; -1.067 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.342      ; 1.918      ;
; -1.066 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.344      ; 1.919      ;
; -1.065 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.343      ; 1.917      ;
; -1.065 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.343      ; 1.917      ;
; -1.064 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.345      ; 1.918      ;
; -1.058 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.914      ;
; -1.058 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.914      ;
; -1.057 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.915      ;
; -1.057 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.916      ;
; -1.057 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.916      ;
; -1.056 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.917      ;
; -1.043 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.908      ;
; -1.043 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.908      ;
; -1.042 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 1.909      ;
; -1.029 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.341      ; 1.879      ;
; -1.029 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.341      ; 1.879      ;
; -1.028 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.343      ; 1.880      ;
; -1.025 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.881      ;
; -1.025 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.881      ;
; -1.025 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.885      ;
; -1.025 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.885      ;
; -1.024 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.882      ;
; -1.024 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.888      ;
; -1.024 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.888      ;
; -1.024 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.886      ;
; -1.023 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.345      ; 1.877      ;
; -1.023 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.345      ; 1.877      ;
; -1.023 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.889      ;
; -1.023 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.884      ;
; -1.023 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.884      ;
; -1.022 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.878      ;
; -1.022 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.885      ;
; -1.014 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.873      ;
; -1.014 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.873      ;
; -1.013 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.874      ;
; -1.012 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.348      ; 1.869      ;
; -1.012 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.348      ; 1.869      ;
; -1.011 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.870      ;
; -1.005 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.342      ; 1.856      ;
; -1.005 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.342      ; 1.856      ;
; -1.004 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.344      ; 1.857      ;
; -1.000 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.864      ;
; -1.000 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.864      ;
; -0.999 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.865      ;
; -0.996 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.852      ;
; -0.996 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.852      ;
; -0.995 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.859      ;
; -0.995 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.853      ;
; -0.993 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.348      ; 1.850      ;
; -0.993 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.348      ; 1.850      ;
; -0.992 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.350      ; 1.851      ;
; -0.991 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.857      ;
; -0.991 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.857      ;
; -0.990 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.359      ; 1.858      ;
; -0.987 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.852      ;
; -0.986 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.856      ;
; -0.986 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.856      ;
; -0.985 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.857      ;
; -0.985 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.362      ; 1.856      ;
; -0.985 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.362      ; 1.856      ;
; -0.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.364      ; 1.857      ;
; -0.982 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.838      ;
; -0.982 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.347      ; 1.838      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.986 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.981      ;
; -0.970 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.969      ;
; -0.959 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.956      ;
; -0.958 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.009     ; 1.948      ;
; -0.951 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.009     ; 1.941      ;
; -0.947 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.950      ;
; -0.940 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.941      ;
; -0.940 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.938      ;
; -0.934 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.935      ;
; -0.922 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.914      ;
; -0.910 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.901      ;
; -0.908 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.909      ;
; -0.892 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.891      ;
; -0.885 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.880      ;
; -0.881 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.878      ;
; -0.869 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.872      ;
; -0.868 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.863      ;
; -0.865 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.016     ; 1.848      ;
; -0.863 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.015     ; 1.847      ;
; -0.863 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.859      ;
; -0.862 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.863      ;
; -0.862 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.860      ;
; -0.860 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.011     ; 1.848      ;
; -0.853 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.853      ;
; -0.852 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.846      ;
; -0.842 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.835      ;
; -0.842 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.838      ;
; -0.839 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.011     ; 1.827      ;
; -0.833 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.009     ; 1.823      ;
; -0.832 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.823      ;
; -0.830 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.831      ;
; -0.829 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.826      ;
; -0.824 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.822      ;
; -0.822 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.815      ;
; -0.820 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.821      ;
; -0.819 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.816      ;
; -0.819 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.813      ;
; -0.817 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.821      ;
; -0.816 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.807      ;
; -0.816 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.817      ;
; -0.813 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.808      ;
; -0.807 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.802      ;
; -0.806 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.810      ;
; -0.803 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.009     ; 1.793      ;
; -0.801 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.792      ;
; -0.799 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.803      ;
; -0.797 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.793      ;
; -0.795 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.796      ;
; -0.794 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.786      ;
; -0.792 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.783      ;
; -0.792 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.786      ;
; -0.785 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.011     ; 1.773      ;
; -0.783 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.772      ;
; -0.777 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.772      ;
; -0.771 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.769      ;
; -0.770 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.763      ;
; -0.769 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.764      ;
; -0.768 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.762      ;
; -0.764 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.009     ; 1.754      ;
; -0.764 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.011     ; 1.752      ;
; -0.763 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.755      ;
; -0.760 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.012     ; 1.747      ;
; -0.758 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.751      ;
; -0.757 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.751      ;
; -0.756 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.760      ;
; -0.751 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.748      ;
; -0.750 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.745      ;
; -0.747 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.740      ;
; -0.747 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.016     ; 1.730      ;
; -0.747 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.741      ;
; -0.745 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.741      ;
; -0.745 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.015     ; 1.729      ;
; -0.741 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.738      ;
; -0.737 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.732      ;
; -0.737 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.733      ;
; -0.736 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.737      ;
; -0.736 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.730      ;
; -0.735 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.735      ;
; -0.735 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.730      ;
; -0.729 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.732      ;
; -0.728 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.732      ;
; -0.726 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.724      ;
; -0.726 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.719      ;
; -0.725 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.729      ;
; -0.724 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.717      ;
; -0.723 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.724      ;
; -0.723 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.717      ;
; -0.722 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.726      ;
; -0.720 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.721      ;
; -0.719 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.009     ; 1.709      ;
; -0.716 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.708      ;
; -0.716 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.708      ;
; -0.715 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.711      ;
; -0.713 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.706      ;
; -0.709 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.707      ;
; -0.707 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.702      ;
; -0.707 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.704      ;
; -0.707 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.701      ;
; -0.707 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.703      ;
; -0.707 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.711      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                                       ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.749 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.100      ; 1.836      ;
; -0.733 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.100      ; 1.820      ;
; -0.661 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.611      ;
; -0.651 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; 0.100      ; 1.738      ;
; -0.585 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.536      ;
; -0.549 ; amp_ramping_flag     ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 1.346      ; 2.802      ;
; -0.522 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.472      ;
; -0.488 ; ramping_flag         ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 1.368      ; 2.763      ;
; -0.433 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.384      ;
; -0.426 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.376      ;
; -0.321 ; ram_process_count[1] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.272      ;
; -0.321 ; ram_process_count[1] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.272      ;
; -0.321 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.272      ;
; -0.303 ; ram_process_count[1] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.249      ;
; -0.303 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.249      ;
; -0.303 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.249      ;
; -0.294 ; write_ram_address[1] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.244      ;
; -0.266 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.216      ;
; -0.245 ; write_ram_address[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.195      ;
; -0.231 ; ram_process_count[2] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.182      ;
; -0.231 ; ram_process_count[2] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.182      ;
; -0.231 ; ram_process_count[2] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.182      ;
; -0.230 ; write_ram_address[1] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.180      ;
; -0.226 ; write_ram_address[1] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.176      ;
; -0.226 ; write_ram_address[3] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.176      ;
; -0.221 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.172      ;
; -0.215 ; write_ram_address[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.165      ;
; -0.213 ; ram_process_count[2] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.159      ;
; -0.213 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.159      ;
; -0.213 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.159      ;
; -0.190 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.141      ;
; -0.182 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.133      ;
; -0.177 ; write_ram_address[2] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.127      ;
; -0.177 ; write_ram_address[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.127      ;
; -0.176 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.126      ;
; -0.162 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; write_ram_address[3] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.112      ;
; -0.158 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.108      ;
; -0.158 ; write_ram_address[3] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.108      ;
; -0.158 ; ram_process_count[0] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.109      ;
; -0.158 ; ram_process_count[0] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.109      ;
; -0.158 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.109      ;
; -0.154 ; write_ram_address[5] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.104      ;
; -0.147 ; write_ram_address[2] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.097      ;
; -0.147 ; ram_process_count[0] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.093      ;
; -0.147 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.093      ;
; -0.147 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.041     ; 1.093      ;
; -0.147 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.097      ;
; -0.146 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.096      ;
; -0.119 ; dds_ram_wrclock      ; dds_ram_wrclock       ; dds_ram_wrclock                                 ; clk_system  ; 0.500        ; 1.351      ; 2.062      ;
; -0.116 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.066      ;
; -0.111 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.062      ;
; -0.109 ; write_ram_address[4] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.059      ;
; -0.109 ; write_ram_address[2] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.059      ;
; -0.109 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.059      ;
; -0.107 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; 0.151      ; 1.245      ;
; -0.107 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.151      ; 1.245      ;
; -0.094 ; write_ram_address[1] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.044      ;
; -0.094 ; write_ram_address[3] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.044      ;
; -0.091 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.150      ; 1.228      ;
; -0.090 ; write_ram_address[1] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.040      ;
; -0.090 ; write_ram_address[7] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.040      ;
; -0.090 ; write_ram_address[5] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.040      ;
; -0.090 ; write_ram_address[3] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.040      ;
; -0.086 ; write_ram_address[5] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.036      ;
; -0.086 ; ram_process_count[3] ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.037      ;
; -0.080 ; write_ram_address[4] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.030      ;
; -0.079 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.029      ;
; -0.079 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.029      ;
; -0.078 ; count_serial[3]      ; count_serial[1]       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.029      ;
; -0.078 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.153      ; 1.218      ;
; -0.078 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.153      ; 1.218      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
; -0.059 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.037     ; 1.009      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.246 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.198      ;
; -0.190 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.142      ;
; -0.178 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.130      ;
; -0.164 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.116      ;
; -0.122 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.074      ;
; -0.119 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.071      ;
; -0.110 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.062      ;
; -0.100 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.052      ;
; -0.096 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.048      ;
; -0.090 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.042      ;
; -0.088 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.054 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.006      ;
; -0.051 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.003      ;
; -0.042 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.994      ;
; -0.039 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.032 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.984      ;
; -0.028 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.980      ;
; -0.024 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.022 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.974      ;
; -0.020 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.010 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; 0.014  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.938      ;
; 0.017  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.935      ;
; 0.026  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.926      ;
; 0.028  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.924      ;
; 0.029  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.036  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.916      ;
; 0.040  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.912      ;
; 0.040  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.912      ;
; 0.044  ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.044  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.046  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.048  ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.058  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.058  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.082  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.870      ;
; 0.084  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.868      ;
; 0.085  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.867      ;
; 0.093  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.859      ;
; 0.096  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.856      ;
; 0.097  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.104  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.848      ;
; 0.104  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.848      ;
; 0.108  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.844      ;
; 0.108  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.844      ;
; 0.112  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.114  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.114  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.116  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.126  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.152  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.800      ;
; 0.152  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.800      ;
; 0.153  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.799      ;
; 0.164  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.165  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.182  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.182  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.182  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.194  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.261  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.691      ;
; 0.385  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.567      ;
; 0.388  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.388  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.389  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.563      ;
; 0.400  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.409  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.547  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.405      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -0.059 ; clk_system                                                                                                   ; clk_system         ; clk_system   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.251     ; 0.350      ;
; 0.459  ; clk_system                                                                                                   ; clk_system         ; clk_system   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.251     ; 0.332      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.500  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.883      ;
; 1.521  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.551     ; 4.865      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.850      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.538  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.567     ; 4.832      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.821      ;
; 1.558  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.547     ; 4.832      ;
; 1.559  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.564     ; 4.814      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.562  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.815      ;
; 1.579  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.555     ; 4.803      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.557     ; 4.797      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.801      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.587  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.563     ; 4.787      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.596  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.793      ;
; 1.601  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.783      ;
; 1.604  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.783      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.566     ; 4.765      ;
; 1.608  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; main_frequency[36] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.560     ; 4.769      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[45] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[48] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[51] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[52] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[53] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[54] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.611  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_frequency[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.559     ; 4.767      ;
; 1.614  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[40] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.769      ;
; 1.614  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; main_frequency[50] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.769      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.024 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.307      ;
; 0.178 ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.184 ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; par_data[15]                      ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_5:sub_count[0]           ; \process_5:sub_count[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[3]                       ; par_data[3]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_5:sub_count[1]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; \process_7:count[4]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; \process_7:count[3]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; \process_7:count[1]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; \process_6:main_count[1]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.327      ;
; 0.206 ; old_freq[42]                      ; adder_input[42]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; old_freq[53]                      ; adder_input[53]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; old_freq[47]                      ; adder_input[47]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; main_frequency[30]                ; comparer_dataa[30]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.217 ; main_frequency[59]                ; old_freq[59]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.222 ; \process_7:count[0]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.228 ; \process_7:count[0]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.348      ;
; 0.252 ; main_amplitude_var[4]             ; main_amplitude[4]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_amplitude_var[6]             ; main_amplitude[6]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.258 ; main_frequency_var[26]            ; main_frequency[26]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; main_frequency_var[5]             ; main_frequency[5]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.265 ; main_frequency[48]                ; old_freq[48]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; \process_6:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; \process_6:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; adder_input[16]                   ; comparer_dataa2[16]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.584      ;
; 0.268 ; old_freq[6]                       ; adder_input[6]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; old_freq[15]                      ; adder_input[15]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; \process_6:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; \process_6:main_amplitude_var[2]  ; dac_out[2]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; old_freq[56]                      ; adder_input[56]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; adder_input[1]                    ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.587      ;
; 0.270 ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.393      ;
; 0.271 ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; \process_6:main_count[0]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.394      ;
; 0.272 ; adder_input[63]                   ; comparer_dataa2[63]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; adder_input[19]                   ; comparer_dataa2[19]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.589      ;
; 0.273 ; main_frequency_var[23]            ; main_frequency[23]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; adder_input[17]                   ; comparer_dataa2[17]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.590      ;
; 0.275 ; old_freq[61]                      ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; old_freq[4]                       ; adder_input[4]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; old_freq[63]                      ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; old_freq[12]                      ; adder_input[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; old_freq[4]                       ; main_frequency_var[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; old_freq[61]                      ; main_frequency_var[61]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; old_freq[1]                       ; adder_input[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; main_frequency[56]                ; comparer_dataa[56]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; main_frequency_var[0]             ; main_frequency[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.604      ;
; 0.287 ; main_count[4]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.409      ;
; 0.288 ; \process_7:count[1]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; \process_7:count[1]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; adder_input[21]                   ; comparer_dataa2[21]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.605      ;
; 0.289 ; main_frequency[5]                 ; old_freq[5]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.295 ; main_frequency[55]                ; comparer_dataa[55]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; adder_input[37]                   ; comparer_dataa2[37]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.615      ;
; 0.302 ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; main_frequency[9]                 ; comparer_dataa[9]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.625      ;
; 0.303 ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[8]                      ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[14]                     ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                                                        ;
+-------+-----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.123 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock                                 ; clk_system  ; 0.000        ; 1.419      ; 1.751      ;
; 0.186 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[1]       ; count_serial[1]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[4]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[3]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[2]       ; count_serial[2]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dds_ram_wren          ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; count_serial[0]       ; count_serial[0]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.314      ;
; 0.221 ; count_serial[2]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.341      ;
; 0.228 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.349      ;
; 0.230 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.351      ;
; 0.276 ; count_serial[1]       ; count_serial[2]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.053      ; 0.415      ;
; 0.279 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.053      ; 0.416      ;
; 0.285 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.405      ;
; 0.304 ; write_ram_address[14] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; write_ram_address[13] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[12] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[10] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; write_ram_address[11] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.427      ;
; 0.316 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.437      ;
; 0.330 ; count_serial[0]       ; LED_CLK~reg0          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.450      ;
; 0.330 ; count_serial[1]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; count_serial[1]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.452      ;
; 0.348 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.469      ;
; 0.348 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.469      ;
; 0.352 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.053      ; 0.489      ;
; 0.353 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; count_serial[2]       ; count_serial[1]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.474      ;
; 0.358 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.479      ;
; 0.359 ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.480      ;
; 0.365 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.486      ;
; 0.377 ; count_serial[2]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.497      ;
; 0.386 ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.507      ;
; 0.390 ; count_serial[2]       ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.509      ;
; 0.394 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.515      ;
; 0.398 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.519      ;
; 0.400 ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.521      ;
; 0.403 ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.524      ;
; 0.404 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.525      ;
; 0.416 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.536      ;
; 0.416 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.537      ;
; 0.430 ; write_ram_address[14] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.551      ;
; 0.442 ; write_ram_address[13] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.563      ;
; 0.453 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; write_ram_address[13] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; write_ram_address[11] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.576      ;
; 0.461 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; write_ram_address[12] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; write_ram_address[10] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; write_ram_address[12] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; write_ram_address[10] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.588      ;
; 0.473 ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.594      ;
; 0.477 ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.598      ;
; 0.480 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.603      ;
; 0.485 ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.606      ;
; 0.487 ; count_serial[3]       ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.606      ;
; 0.490 ; ramping_flag          ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 0.000        ; 1.680      ; 2.324      ;
; 0.495 ; count_serial[0]       ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.615      ;
; 0.513 ; count_serial[0]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; count_serial[0]       ; count_serial[2]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; count_serial[0]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; count_serial[0]       ; count_serial[1]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; write_ram_address[11] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.037      ; 0.640      ;
+-------+-----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.219 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.338      ;
; 0.307 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.318 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.439      ;
; 0.324 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.443      ;
; 0.325 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.444      ;
; 0.421 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.540      ;
; 0.456 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.465 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.473 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.592      ;
; 0.478 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.478 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.478 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.481 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.481 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.481 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.519 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.522 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.530 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.654      ;
; 0.544 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.663      ;
; 0.544 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.666      ;
; 0.573 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.692      ;
; 0.576 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.695      ;
; 0.585 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.596 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.715      ;
; 0.597 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.717      ;
; 0.599 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.718      ;
; 0.600 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.720      ;
; 0.610 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.729      ;
; 0.613 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.732      ;
; 0.639 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.758      ;
; 0.642 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.761      ;
; 0.651 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.654 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.662 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.781      ;
; 0.663 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.665 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.784      ;
; 0.666 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.676 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.795      ;
; 0.679 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.798      ;
; 0.705 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.824      ;
; 0.708 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.827      ;
; 0.728 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.847      ;
; 0.731 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.850      ;
; 0.742 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.861      ;
; 0.745 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.864      ;
; 0.771 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.890      ;
; 0.774 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.893      ;
; 0.837 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.956      ;
; 0.840 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.959      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.363 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.498      ; 0.485      ;
; 0.369 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.489      ;
; 0.373 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.493      ;
; 0.376 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.497      ;
; 0.392 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.512      ;
; 0.397 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.490      ; 0.511      ;
; 0.407 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.490      ; 0.521      ;
; 0.445 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.504      ; 0.573      ;
; 0.470 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.596      ;
; 0.473 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.593      ;
; 0.487 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.607      ;
; 0.503 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.623      ;
; 0.510 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.631      ;
; 0.510 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.629      ;
; 0.511 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.631      ;
; 0.514 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.634      ;
; 0.515 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.499      ; 0.638      ;
; 0.516 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.634      ;
; 0.520 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.638      ;
; 0.521 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.641      ;
; 0.522 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.642      ;
; 0.526 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.491      ; 0.641      ;
; 0.526 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.647      ;
; 0.528 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.649      ;
; 0.529 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.649      ;
; 0.534 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.654      ;
; 0.535 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.654      ;
; 0.535 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.656      ;
; 0.536 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.655      ;
; 0.536 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.652      ;
; 0.541 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.660      ;
; 0.542 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.310      ; 0.476      ;
; 0.542 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.663      ;
; 0.543 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.661      ;
; 0.544 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.490      ; 0.658      ;
; 0.549 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.669      ;
; 0.550 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.671      ;
; 0.550 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.666      ;
; 0.552 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.672      ;
; 0.556 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.677      ;
; 0.557 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.676      ;
; 0.557 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.675      ;
; 0.558 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.679      ;
; 0.559 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.679      ;
; 0.560 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.680      ;
; 0.563 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.682      ;
; 0.565 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.686      ;
; 0.567 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.688      ;
; 0.571 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.691      ;
; 0.571 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.689      ;
; 0.572 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.692      ;
; 0.572 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.491      ; 0.687      ;
; 0.574 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.690      ;
; 0.574 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.695      ;
; 0.574 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.491      ; 0.689      ;
; 0.576 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.697      ;
; 0.577 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.697      ;
; 0.578 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.698      ;
; 0.578 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.698      ;
; 0.578 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.696      ;
; 0.579 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.698      ;
; 0.580 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.696      ;
; 0.587 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.490      ; 0.701      ;
; 0.588 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.490      ; 0.702      ;
; 0.591 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.711      ;
; 0.593 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.713      ;
; 0.597 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.717      ;
; 0.598 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.718      ;
; 0.607 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.732      ;
; 0.608 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.728      ;
; 0.610 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.734      ;
; 0.618 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.744      ;
; 0.619 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.499      ; 0.742      ;
; 0.619 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.743      ;
; 0.621 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.490      ; 0.735      ;
; 0.622 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.748      ;
; 0.626 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.746      ;
; 0.627 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.748      ;
; 0.633 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.759      ;
; 0.638 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.763      ;
; 0.641 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.757      ;
; 0.641 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.493      ; 0.758      ;
; 0.642 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.762      ;
; 0.645 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.489      ; 0.758      ;
; 0.645 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.763      ;
; 0.646 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.488      ; 0.758      ;
; 0.647 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.773      ;
; 0.647 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.491      ; 0.762      ;
; 0.648 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.766      ;
; 0.648 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.488      ; 0.760      ;
; 0.649 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.499      ; 0.772      ;
; 0.651 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.767      ;
; 0.657 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.782      ;
; 0.657 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.778      ;
; 0.657 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.775      ;
; 0.658 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.778      ;
; 0.659 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.780      ;
; 0.659 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.785      ;
; 0.661 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.781      ;
; 0.661 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.780      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.396 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.636      ;
; 0.409 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.655      ;
; 0.413 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.653      ;
; 0.417 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.657      ;
; 0.419 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.658      ;
; 0.426 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.672      ;
; 0.432 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.678      ;
; 0.434 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.674      ;
; 0.450 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.685      ;
; 0.455 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.695      ;
; 0.458 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.695      ;
; 0.460 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.700      ;
; 0.461 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.699      ;
; 0.470 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.710      ;
; 0.475 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.715      ;
; 0.515 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.754      ;
; 0.530 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.768      ;
; 0.540 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.779      ;
; 0.540 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.779      ;
; 0.543 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.780      ;
; 0.544 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.789      ;
; 0.546 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.786      ;
; 0.546 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.786      ;
; 0.548 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.788      ;
; 0.548 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.788      ;
; 0.549 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.795      ;
; 0.550 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.785      ;
; 0.553 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.790      ;
; 0.555 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.792      ;
; 0.558 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.796      ;
; 0.563 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.807      ;
; 0.566 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.801      ;
; 0.567 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.807      ;
; 0.568 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.812      ;
; 0.568 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.814      ;
; 0.571 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.806      ;
; 0.572 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.814      ;
; 0.574 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.811      ;
; 0.574 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.814      ;
; 0.575 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.815      ;
; 0.577 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.811      ;
; 0.579 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.816      ;
; 0.579 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.819      ;
; 0.580 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.820      ;
; 0.580 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.822      ;
; 0.580 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.818      ;
; 0.581 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.816      ;
; 0.582 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.822      ;
; 0.582 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.819      ;
; 0.582 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.822      ;
; 0.583 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.821      ;
; 0.584 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.824      ;
; 0.585 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.825      ;
; 0.586 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.831      ;
; 0.592 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.832      ;
; 0.592 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.838      ;
; 0.592 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.832      ;
; 0.593 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.826      ;
; 0.593 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.839      ;
; 0.596 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.838      ;
; 0.596 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.831      ;
; 0.597 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.839      ;
; 0.597 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.837      ;
; 0.598 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.843      ;
; 0.599 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.833      ;
; 0.600 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.840      ;
; 0.605 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.840      ;
; 0.606 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.839      ;
; 0.606 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.846      ;
; 0.607 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.840      ;
; 0.607 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.847      ;
; 0.608 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.843      ;
; 0.608 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.841      ;
; 0.610 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.849      ;
; 0.611 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.855      ;
; 0.614 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.854      ;
; 0.614 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.854      ;
; 0.615 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.855      ;
; 0.616 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.851      ;
; 0.620 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.862      ;
; 0.620 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.853      ;
; 0.620 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.864      ;
; 0.622 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.862      ;
; 0.623 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.858      ;
; 0.627 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.867      ;
; 0.635 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.875      ;
; 0.643 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.878      ;
; 0.645 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.885      ;
; 0.652 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.885      ;
; 0.656 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.901      ;
; 0.657 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.891      ;
; 0.671 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.911      ;
; 0.674 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.920      ;
; 0.679 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.919      ;
; 0.681 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.927      ;
; 0.683 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.929      ;
; 0.685 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.925      ;
; 0.693 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.938      ;
; 0.694 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.936      ;
; 0.698 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.943      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_system'                                                     ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_LE~reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wren          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.209 ; 3.439        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.211 ; 3.441        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.270 ; 3.454        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.274 ; 3.458        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.274 ; 3.458        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 3.449 ; 3.449        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 3.450 ; 3.450        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled|clk                                                                            ;
; 3.450 ; 3.450        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a24|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a17|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a19|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a20|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a22|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a31|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a33|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a37|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a39|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a44|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a48|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a51|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a54|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a56|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[1]|clk                                                ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a18|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a21|clk1                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[22] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[23] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[0]                 ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[1]                 ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[0]  ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[16] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[17] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[1]  ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[20] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[21] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[4]  ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[5]  ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[2]  ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[34] ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[35] ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[3]  ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[50] ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[51] ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[12]                ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[13]                ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[14]                ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[15]                ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[8]                 ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[9]                 ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[0]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[10] ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[11] ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[12] ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[13] ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[1]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[2]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[3]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[4]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[5]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[6]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[7]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[8]  ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[9]  ;
; 15.759 ; 15.975       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[10]                ;
; 15.759 ; 15.975       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[11]                ;
; 15.759 ; 15.975       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[2]                 ;
; 15.759 ; 15.975       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[3]                 ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[12] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[13] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[14] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[15] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[26] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[27] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[28] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[29] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[30] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[31] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[44] ;
; 15.772 ; 15.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[45] ;
; 15.773 ; 15.989       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_count[0]          ;
; 15.773 ; 15.989       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_count[1]          ;
; 15.773 ; 15.989       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[7]~reg0                   ;
; 15.773 ; 15.989       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_wr_pin~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[40] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[41] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[56] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[57] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[58] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[59] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[60] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[61] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[6]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[7]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[0]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[10] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[11] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[12] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[13] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[1]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[2]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[3]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[4]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[5]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[6]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[7]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[8]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[9]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[0]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[10]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[11]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[12]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[13]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[1]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[2]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[3]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[4]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[5]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[6]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[8]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[9]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_add[1]                        ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_add[4]                        ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[10]                      ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[11]                      ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[12]                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 1.090 ; 1.878 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 1.090 ; 1.878 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 2.853 ; 3.656 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 2.853 ; 3.656 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 2.690 ; 3.490 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 2.694 ; 3.450 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 2.684 ; 3.458 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 3.053 ; 3.859 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 0.703 ; 1.476 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 0.839 ; 1.622 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 0.809 ; 1.596 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 0.908 ; 1.698 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 0.871 ; 1.671 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 0.866 ; 1.662 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 0.860 ; 1.653 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 0.639 ; 1.429 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 0.911 ; 1.722 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 0.725 ; 1.565 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 0.905 ; 1.718 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 0.810 ; 1.635 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 0.908 ; 1.734 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 1.000 ; 1.837 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 1.017 ; 1.854 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 0.935 ; 1.779 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 2.212 ; 2.979 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 2.656 ; 3.369 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 2.782 ; 3.606 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 3.053 ; 3.859 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 2.909 ; 3.746 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 2.890 ; 3.689 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 3.958 ; 4.749 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 3.958 ; 4.749 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -1.978 ; -2.769 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -2.141 ; -2.983 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -2.021 ; -2.817 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -1.978 ; -2.769 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -2.005 ; -2.778 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.395 ; -1.171 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -0.472 ; -1.231 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -0.602 ; -1.371 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -0.573 ; -1.346 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -0.674 ; -1.456 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -0.623 ; -1.415 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -0.628 ; -1.409 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.622 ; -1.401 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.395 ; -1.171 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -0.662 ; -1.464 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.480 ; -1.301 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -0.666 ; -1.463 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -0.560 ; -1.368 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -0.671 ; -1.478 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -0.764 ; -1.588 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -0.776 ; -1.594 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -0.696 ; -1.522 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -0.829 ; -1.657 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -0.809 ; -1.652 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -1.730 ; -2.576 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -1.611 ; -2.485 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -1.705 ; -2.598 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -2.160 ; -3.013 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -2.247 ; -3.087 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -2.247 ; -3.087 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.764 ; 3.795 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.742 ; 3.766 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.228 ; 4.998 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.228 ; 4.998 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 4.119 ; 4.205 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 4.109 ; 4.205 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 4.119 ; 4.205 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 4.649 ; 4.547 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 4.649 ; 4.547 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 3.286 ; 3.449 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.903 ; 3.043 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.940 ; 3.078 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 3.084 ; 3.237 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 3.067 ; 3.220 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.796 ; 2.939 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 3.380 ; 3.586 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.864 ; 2.986 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.712 ; 2.794 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.141 ; 2.166 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.948 ; 3.772 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.613 ; 2.656 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.678 ; 2.740 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 4.109 ; 3.970 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.528 ; 2.566 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.536 ; 2.496 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 3.163 ; 3.320 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.745 ; 2.797 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.910 ; 3.022 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.197 ; 2.237 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.550 ; 2.619 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 3.163 ; 3.320 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.565 ; 2.638 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.745 ; 2.805 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 3.060 ; 3.173 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.885 ; 2.969 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.876 ; 2.977 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.377 ; 2.412 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.322 ; 2.343 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.317 ; 2.340 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.499 ; 2.545 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.209 ; 2.224 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.469 ; 2.517 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.328 ; 2.367 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.571 ; 2.631 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.337 ; 2.376 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.773 ; 2.864 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.657 ; 2.730 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.504 ; 2.561 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.628 ; 3.656 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.607 ; 3.628 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.094 ; 4.862 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.094 ; 4.862 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.959 ; 4.049 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.959 ; 4.049 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.969 ; 4.049 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 1.833 ; 1.855 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 4.301 ; 4.192 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.932 ; 3.086 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.564 ; 2.696 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.599 ; 2.730 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.738 ; 2.882 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.721 ; 2.867 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.462 ; 2.597 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 3.021 ; 3.217 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.527 ; 2.642 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.381 ; 2.457 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 1.833 ; 1.855 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.629 ; 3.449 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.289 ; 2.328 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.352 ; 2.409 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 3.783 ; 3.639 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.204 ; 2.239 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.210 ; 2.173 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 1.888 ; 1.910 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.416 ; 2.464 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.575 ; 2.680 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 1.888 ; 1.924 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.226 ; 2.290 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.814 ; 2.963 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.240 ; 2.308 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.413 ; 2.468 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.715 ; 2.822 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.547 ; 2.625 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.539 ; 2.633 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.059 ; 2.091 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.007 ; 2.025 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.002 ; 2.022 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.176 ; 2.218 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 1.898 ; 1.910 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.148 ; 2.192 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.013 ; 2.048 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.246 ; 2.302 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.021 ; 2.056 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.440 ; 2.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.328 ; 2.397 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.181 ; 2.233 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 5.399 ; 5.325 ; 6.202 ; 6.128 ;
; add_in[0]      ; dds_bus_out[1] ; 5.392 ; 5.318 ; 6.195 ; 6.121 ;
; add_in[0]      ; tx_enable[0]   ; 5.287 ; 5.427 ; 6.118 ; 6.230 ;
; add_in[0]      ; tx_enable[1]   ; 5.323 ; 5.463 ; 6.154 ; 6.266 ;
; add_in[1]      ; dds_bus_out[0] ; 5.236 ; 5.162 ; 6.036 ; 5.962 ;
; add_in[1]      ; dds_bus_out[1] ; 5.229 ; 5.155 ; 6.029 ; 5.955 ;
; add_in[1]      ; tx_enable[0]   ; 5.135 ; 5.264 ; 5.942 ; 6.064 ;
; add_in[1]      ; tx_enable[1]   ; 5.171 ; 5.300 ; 5.978 ; 6.100 ;
; add_in[2]      ; dds_bus_out[0] ; 5.177 ; 5.103 ; 5.933 ; 5.859 ;
; add_in[2]      ; dds_bus_out[1] ; 5.170 ; 5.096 ; 5.926 ; 5.852 ;
; add_in[2]      ; tx_enable[0]   ; 5.069 ; 5.205 ; 5.852 ; 5.961 ;
; add_in[2]      ; tx_enable[1]   ; 5.105 ; 5.241 ; 5.888 ; 5.997 ;
; add_in[3]      ; dds_bus_out[0] ; 5.167 ; 5.093 ; 5.941 ; 5.867 ;
; add_in[3]      ; dds_bus_out[1] ; 5.160 ; 5.086 ; 5.934 ; 5.860 ;
; add_in[3]      ; tx_enable[0]   ; 5.069 ; 5.195 ; 5.850 ; 5.969 ;
; add_in[3]      ; tx_enable[1]   ; 5.105 ; 5.231 ; 5.886 ; 6.005 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 5.328 ; 5.254 ; 6.152 ; 6.078 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 5.321 ; 5.247 ; 6.145 ; 6.071 ;
; dds_bus_in[28] ; tx_enable[0]   ; 5.230 ; 5.356 ; 6.036 ; 6.180 ;
; dds_bus_in[28] ; tx_enable[1]   ; 5.266 ; 5.392 ; 6.072 ; 6.216 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 5.599 ; 5.525 ; 6.405 ; 6.331 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 5.592 ; 5.518 ; 6.398 ; 6.324 ;
; dds_bus_in[29] ; tx_enable[0]   ; 5.458 ; 5.627 ; 6.334 ; 6.433 ;
; dds_bus_in[29] ; tx_enable[1]   ; 5.494 ; 5.663 ; 6.370 ; 6.469 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 5.392 ; 5.318 ; 6.229 ; 6.155 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 5.385 ; 5.311 ; 6.222 ; 6.148 ;
; dds_bus_in[30] ; tx_enable[0]   ; 5.297 ; 5.420 ; 6.116 ; 6.257 ;
; dds_bus_in[30] ; tx_enable[1]   ; 5.333 ; 5.456 ; 6.152 ; 6.293 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 5.373 ; 5.299 ; 6.172 ; 6.098 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 5.366 ; 5.292 ; 6.165 ; 6.091 ;
; dds_bus_in[31] ; tx_enable[0]   ; 5.234 ; 5.401 ; 6.109 ; 6.200 ;
; dds_bus_in[31] ; tx_enable[1]   ; 5.270 ; 5.437 ; 6.145 ; 6.236 ;
+----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 5.003 ; 4.929 ; 5.845 ; 5.771 ;
; add_in[0]      ; dds_bus_out[1] ; 4.997 ; 4.923 ; 5.839 ; 5.765 ;
; add_in[0]      ; tx_enable[0]   ; 5.072 ; 5.213 ; 5.914 ; 6.022 ;
; add_in[0]      ; tx_enable[1]   ; 5.107 ; 5.247 ; 5.949 ; 6.056 ;
; add_in[1]      ; dds_bus_out[0] ; 4.883 ; 4.809 ; 5.679 ; 5.605 ;
; add_in[1]      ; dds_bus_out[1] ; 4.877 ; 4.803 ; 5.673 ; 5.599 ;
; add_in[1]      ; tx_enable[0]   ; 4.952 ; 5.077 ; 5.748 ; 5.866 ;
; add_in[1]      ; tx_enable[1]   ; 4.987 ; 5.111 ; 5.783 ; 5.900 ;
; add_in[2]      ; dds_bus_out[0] ; 4.792 ; 4.718 ; 5.583 ; 5.509 ;
; add_in[2]      ; dds_bus_out[1] ; 4.786 ; 4.712 ; 5.577 ; 5.503 ;
; add_in[2]      ; tx_enable[0]   ; 4.861 ; 4.997 ; 5.652 ; 5.760 ;
; add_in[2]      ; tx_enable[1]   ; 4.896 ; 5.031 ; 5.687 ; 5.794 ;
; add_in[3]      ; dds_bus_out[0] ; 4.819 ; 4.745 ; 5.592 ; 5.518 ;
; add_in[3]      ; dds_bus_out[1] ; 4.813 ; 4.739 ; 5.586 ; 5.512 ;
; add_in[3]      ; tx_enable[0]   ; 4.888 ; 5.008 ; 5.661 ; 5.774 ;
; add_in[3]      ; tx_enable[1]   ; 4.923 ; 5.042 ; 5.696 ; 5.808 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.974 ; 4.900 ; 5.769 ; 5.695 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.968 ; 4.894 ; 5.763 ; 5.689 ;
; dds_bus_in[28] ; tx_enable[0]   ; 5.043 ; 5.163 ; 5.838 ; 5.978 ;
; dds_bus_in[28] ; tx_enable[1]   ; 5.078 ; 5.197 ; 5.873 ; 6.012 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 5.187 ; 5.113 ; 6.050 ; 5.976 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 5.181 ; 5.107 ; 6.044 ; 5.970 ;
; dds_bus_in[29] ; tx_enable[0]   ; 5.256 ; 5.418 ; 6.119 ; 6.207 ;
; dds_bus_in[29] ; tx_enable[1]   ; 5.291 ; 5.452 ; 6.154 ; 6.241 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 5.040 ; 4.966 ; 5.847 ; 5.773 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 5.034 ; 4.960 ; 5.841 ; 5.767 ;
; dds_bus_in[30] ; tx_enable[0]   ; 5.109 ; 5.224 ; 5.916 ; 6.051 ;
; dds_bus_in[30] ; tx_enable[1]   ; 5.144 ; 5.258 ; 5.951 ; 6.085 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.974 ; 4.900 ; 5.827 ; 5.753 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.968 ; 4.894 ; 5.821 ; 5.747 ;
; dds_bus_in[31] ; tx_enable[0]   ; 5.043 ; 5.199 ; 5.896 ; 5.980 ;
; dds_bus_in[31] ; tx_enable[1]   ; 5.078 ; 5.233 ; 5.931 ; 6.014 ;
+----------------+----------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -6.649    ; -0.347 ; N/A      ; N/A     ; -3.201              ;
;  clk_dds                                         ; -3.007    ; 0.396  ; N/A      ; N/A     ; 3.209               ;
;  clk_system                                      ; -2.763    ; 0.123  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram_wrclock                                 ; -3.395    ; 0.363  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                   ; -1.806    ; 0.195  ; N/A      ; N/A     ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.649    ; -0.347 ; N/A      ; N/A     ; 15.633              ;
; Design-wide TNS                                  ; -4743.655 ; -0.347 ; 0.0      ; 0.0     ; -724.63             ;
;  clk_dds                                         ; -165.886  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                      ; -93.178   ; 0.000  ; N/A      ; N/A     ; -92.194             ;
;  dds_ram_wrclock                                 ; -559.102  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                   ; -15.718   ; 0.000  ; N/A      ; N/A     ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -3909.771 ; -0.347 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.408 ; 2.644 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.408 ; 2.644 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 6.510 ; 6.855 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 6.510 ; 6.855 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 6.141 ; 6.459 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 6.110 ; 6.416 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 6.095 ; 6.366 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 6.872 ; 7.224 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.695 ; 1.988 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 2.019 ; 2.274 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 1.989 ; 2.239 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 2.214 ; 2.519 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.115 ; 2.339 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 2.069 ; 2.329 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 2.078 ; 2.326 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.578 ; 1.809 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.180 ; 2.437 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 1.657 ; 2.026 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.146 ; 2.459 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 1.918 ; 2.218 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.084 ; 2.448 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.359 ; 2.747 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.398 ; 2.729 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.168 ; 2.541 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 4.996 ; 5.482 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.719 ; 6.343 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 6.300 ; 6.637 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 6.872 ; 7.224 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 6.579 ; 6.907 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 6.478 ; 6.879 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 8.281 ; 8.889 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 8.281 ; 8.889 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -1.978 ; -2.769 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -2.141 ; -2.983 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -2.021 ; -2.817 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -1.978 ; -2.769 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -2.005 ; -2.778 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.395 ; -0.918 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -0.472 ; -1.133 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -0.602 ; -1.371 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -0.573 ; -1.345 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -0.674 ; -1.456 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -0.623 ; -1.415 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -0.628 ; -1.409 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.622 ; -1.401 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.395 ; -0.918 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -0.662 ; -1.464 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.480 ; -1.098 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -0.666 ; -1.463 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -0.560 ; -1.266 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -0.671 ; -1.478 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -0.764 ; -1.588 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -0.776 ; -1.594 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -0.696 ; -1.522 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -0.829 ; -1.657 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -0.809 ; -1.652 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -1.730 ; -2.576 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -1.611 ; -2.485 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -1.705 ; -2.598 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -2.160 ; -3.013 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -2.247 ; -3.087 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -2.247 ; -3.087 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.956  ; 7.780 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.952  ; 7.729 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 10.057 ; 9.478 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 10.057 ; 9.478 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 8.861  ; 8.571 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 8.752  ; 8.571 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 8.861  ; 8.567 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 9.246  ; 8.573 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 9.246  ; 8.573 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 7.408  ; 7.079 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 6.354  ; 6.202 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 6.548  ; 6.320 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.898  ; 6.648 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 6.857  ; 6.589 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 6.224  ; 6.031 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 7.548  ; 7.300 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 6.367  ; 6.203 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.005  ; 5.759 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.737  ; 4.584 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.640  ; 7.052 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.855  ; 5.608 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 6.024  ; 5.738 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 8.028  ; 7.431 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.586  ; 5.363 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 5.284  ; 5.533 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.138  ; 6.868 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 6.188  ; 5.859 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.483  ; 6.218 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.833  ; 4.713 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.653  ; 5.467 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 7.138  ; 6.868 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.638  ; 5.481 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 6.139  ; 5.816 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 6.886  ; 6.515 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.552  ; 6.150 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 6.410  ; 6.128 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.257  ; 5.056 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.133  ; 4.916 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.113  ; 4.905 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.534  ; 5.305 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 4.860  ; 4.699 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.489  ; 5.292 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.160  ; 5.004 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.770  ; 5.527 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.172  ; 5.012 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.220  ; 5.914 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.906  ; 5.687 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.575  ; 5.379 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.628 ; 3.656 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.607 ; 3.628 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.094 ; 4.862 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.094 ; 4.862 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.959 ; 4.049 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.959 ; 4.049 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.969 ; 4.049 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 1.833 ; 1.855 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 4.301 ; 4.192 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.932 ; 3.086 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.564 ; 2.696 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.599 ; 2.730 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.738 ; 2.882 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.721 ; 2.867 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.462 ; 2.597 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 3.021 ; 3.217 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.527 ; 2.642 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.381 ; 2.457 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 1.833 ; 1.855 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.629 ; 3.449 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.289 ; 2.328 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.352 ; 2.409 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 3.783 ; 3.639 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.204 ; 2.239 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.210 ; 2.173 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 1.888 ; 1.910 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.416 ; 2.464 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.575 ; 2.680 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 1.888 ; 1.924 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.226 ; 2.290 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.814 ; 2.963 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.240 ; 2.308 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.413 ; 2.468 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.715 ; 2.822 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.547 ; 2.625 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.539 ; 2.633 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.059 ; 2.091 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.007 ; 2.025 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.002 ; 2.022 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.176 ; 2.218 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 1.898 ; 1.910 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.148 ; 2.192 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.013 ; 2.048 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.246 ; 2.302 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.021 ; 2.056 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.440 ; 2.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.328 ; 2.397 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.181 ; 2.233 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 11.616 ; 11.446 ; 11.961 ; 11.791 ;
; add_in[0]      ; dds_bus_out[1] ; 11.611 ; 11.441 ; 11.956 ; 11.786 ;
; add_in[0]      ; tx_enable[0]   ; 11.719 ; 11.396 ; 12.064 ; 11.662 ;
; add_in[0]      ; tx_enable[1]   ; 11.855 ; 11.490 ; 12.200 ; 11.756 ;
; add_in[1]      ; dds_bus_out[0] ; 11.247 ; 11.077 ; 11.565 ; 11.395 ;
; add_in[1]      ; dds_bus_out[1] ; 11.242 ; 11.072 ; 11.560 ; 11.390 ;
; add_in[1]      ; tx_enable[0]   ; 11.350 ; 10.971 ; 11.668 ; 11.282 ;
; add_in[1]      ; tx_enable[1]   ; 11.486 ; 11.065 ; 11.804 ; 11.376 ;
; add_in[2]      ; dds_bus_out[0] ; 11.074 ; 10.904 ; 11.380 ; 11.210 ;
; add_in[2]      ; dds_bus_out[1] ; 11.069 ; 10.899 ; 11.375 ; 11.205 ;
; add_in[2]      ; tx_enable[0]   ; 11.177 ; 10.922 ; 11.483 ; 11.152 ;
; add_in[2]      ; tx_enable[1]   ; 11.313 ; 11.016 ; 11.619 ; 11.246 ;
; add_in[3]      ; dds_bus_out[0] ; 11.059 ; 10.889 ; 11.330 ; 11.160 ;
; add_in[3]      ; dds_bus_out[1] ; 11.054 ; 10.884 ; 11.325 ; 11.155 ;
; add_in[3]      ; tx_enable[0]   ; 11.162 ; 10.852 ; 11.433 ; 11.116 ;
; add_in[3]      ; tx_enable[1]   ; 11.298 ; 10.946 ; 11.569 ; 11.210 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 11.406 ; 11.236 ; 11.743 ; 11.573 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 11.401 ; 11.231 ; 11.738 ; 11.568 ;
; dds_bus_in[28] ; tx_enable[0]   ; 11.509 ; 11.130 ; 11.846 ; 11.510 ;
; dds_bus_in[28] ; tx_enable[1]   ; 11.645 ; 11.224 ; 11.982 ; 11.604 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 11.978 ; 11.808 ; 12.330 ; 12.160 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 11.973 ; 11.803 ; 12.325 ; 12.155 ;
; dds_bus_in[29] ; tx_enable[0]   ; 12.081 ; 11.806 ; 12.433 ; 12.008 ;
; dds_bus_in[29] ; tx_enable[1]   ; 12.217 ; 11.900 ; 12.569 ; 12.102 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 11.543 ; 11.373 ; 11.871 ; 11.701 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 11.538 ; 11.368 ; 11.866 ; 11.696 ;
; dds_bus_in[30] ; tx_enable[0]   ; 11.646 ; 11.336 ; 11.974 ; 11.707 ;
; dds_bus_in[30] ; tx_enable[1]   ; 11.782 ; 11.430 ; 12.110 ; 11.801 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 11.442 ; 11.272 ; 11.843 ; 11.673 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 11.437 ; 11.267 ; 11.838 ; 11.668 ;
; dds_bus_in[31] ; tx_enable[0]   ; 11.545 ; 11.339 ; 11.946 ; 11.573 ;
; dds_bus_in[31] ; tx_enable[1]   ; 11.681 ; 11.433 ; 12.082 ; 11.667 ;
+----------------+----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 5.003 ; 4.929 ; 5.845 ; 5.771 ;
; add_in[0]      ; dds_bus_out[1] ; 4.997 ; 4.923 ; 5.839 ; 5.765 ;
; add_in[0]      ; tx_enable[0]   ; 5.072 ; 5.213 ; 5.914 ; 6.022 ;
; add_in[0]      ; tx_enable[1]   ; 5.107 ; 5.247 ; 5.949 ; 6.056 ;
; add_in[1]      ; dds_bus_out[0] ; 4.883 ; 4.809 ; 5.679 ; 5.605 ;
; add_in[1]      ; dds_bus_out[1] ; 4.877 ; 4.803 ; 5.673 ; 5.599 ;
; add_in[1]      ; tx_enable[0]   ; 4.952 ; 5.077 ; 5.748 ; 5.866 ;
; add_in[1]      ; tx_enable[1]   ; 4.987 ; 5.111 ; 5.783 ; 5.900 ;
; add_in[2]      ; dds_bus_out[0] ; 4.792 ; 4.718 ; 5.583 ; 5.509 ;
; add_in[2]      ; dds_bus_out[1] ; 4.786 ; 4.712 ; 5.577 ; 5.503 ;
; add_in[2]      ; tx_enable[0]   ; 4.861 ; 4.997 ; 5.652 ; 5.760 ;
; add_in[2]      ; tx_enable[1]   ; 4.896 ; 5.031 ; 5.687 ; 5.794 ;
; add_in[3]      ; dds_bus_out[0] ; 4.819 ; 4.745 ; 5.592 ; 5.518 ;
; add_in[3]      ; dds_bus_out[1] ; 4.813 ; 4.739 ; 5.586 ; 5.512 ;
; add_in[3]      ; tx_enable[0]   ; 4.888 ; 5.008 ; 5.661 ; 5.774 ;
; add_in[3]      ; tx_enable[1]   ; 4.923 ; 5.042 ; 5.696 ; 5.808 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.974 ; 4.900 ; 5.769 ; 5.695 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.968 ; 4.894 ; 5.763 ; 5.689 ;
; dds_bus_in[28] ; tx_enable[0]   ; 5.043 ; 5.163 ; 5.838 ; 5.978 ;
; dds_bus_in[28] ; tx_enable[1]   ; 5.078 ; 5.197 ; 5.873 ; 6.012 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 5.187 ; 5.113 ; 6.050 ; 5.976 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 5.181 ; 5.107 ; 6.044 ; 5.970 ;
; dds_bus_in[29] ; tx_enable[0]   ; 5.256 ; 5.418 ; 6.119 ; 6.207 ;
; dds_bus_in[29] ; tx_enable[1]   ; 5.291 ; 5.452 ; 6.154 ; 6.241 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 5.040 ; 4.966 ; 5.847 ; 5.773 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 5.034 ; 4.960 ; 5.841 ; 5.767 ;
; dds_bus_in[30] ; tx_enable[0]   ; 5.109 ; 5.224 ; 5.916 ; 6.051 ;
; dds_bus_in[30] ; tx_enable[1]   ; 5.144 ; 5.258 ; 5.951 ; 6.085 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.974 ; 4.900 ; 5.827 ; 5.753 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.968 ; 4.894 ; 5.821 ; 5.747 ;
; dds_bus_in[31] ; tx_enable[0]   ; 5.043 ; 5.199 ; 5.896 ; 5.980 ;
; dds_bus_in[31] ; tx_enable[1]   ; 5.078 ; 5.233 ; 5.931 ; 6.014 ;
+----------------+----------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                   ; clk_dds                                         ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                      ; clk_system                                      ; 349      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                 ; clk_system                                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                   ; clk_system                                      ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system                                      ; 2        ; 0        ; 0        ; 0        ;
; clk_system                                      ; dds_ram_wrclock                                 ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                   ; dds_step_to_next_freq_sampled                   ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; 90482    ; 0        ; 4032     ; 0        ;
; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 31414    ; 0        ; 6968     ; 8874     ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                   ; clk_dds                                         ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                      ; clk_system                                      ; 349      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                 ; clk_system                                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                   ; clk_system                                      ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system                                      ; 2        ; 0        ; 0        ; 0        ;
; clk_system                                      ; dds_ram_wrclock                                 ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                   ; dds_step_to_next_freq_sampled                   ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; 90482    ; 0        ; 4032     ; 0        ;
; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 31414    ; 0        ; 6968     ; 8874     ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 278   ; 278  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Apr 22 16:52:47 2015
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.649           -3909.771 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.395            -559.102 dds_ram_wrclock 
    Info (332119):    -3.007            -165.886 clk_dds 
    Info (332119):    -2.752             -93.178 clk_system 
    Info (332119):    -1.806             -15.718 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.258              -0.258 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 clk_system 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.573               0.000 dds_ram_wrclock 
    Info (332119):     0.735               0.000 clk_dds 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487             -92.194 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):     3.639               0.000 clk_dds 
    Info (332119):    15.659               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.503           -3160.149 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.237            -527.286 dds_ram_wrclock 
    Info (332119):    -2.763             -81.945 clk_system 
    Info (332119):    -2.754            -150.141 clk_dds 
    Info (332119):    -1.532             -13.074 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.347              -0.347 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 clk_system 
    Info (332119):     0.418               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.640               0.000 dds_ram_wrclock 
    Info (332119):     0.659               0.000 clk_dds 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487             -92.194 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):     3.638               0.000 clk_dds 
    Info (332119):    15.633               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.195            -178.919 dds_ram_wrclock 
    Info (332119):    -0.986             -48.593 clk_dds 
    Info (332119):    -0.749              -8.693 clk_system 
    Info (332119):    -0.246              -0.942 dds_step_to_next_freq_sampled 
    Info (332119):    -0.059              -0.059 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.024               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.123               0.000 clk_system 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.363               0.000 dds_ram_wrclock 
    Info (332119):     0.396               0.000 clk_dds 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -62.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):     3.209               0.000 clk_dds 
    Info (332119):    15.743               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Wed Apr 22 16:52:52 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


