INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_aligner.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/include/cv32e40p_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_alu_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/include/cv32e40p_apu_core_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_apu_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_apu_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_compressed_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_core_memory
INFO: [VRFC 10-2458] undeclared symbol exit_value_o, assumed default net type wire [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv:149]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_cs_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/include/cv32e40p_fpu_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_ex_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_ex_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_ff_one.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_ff_one
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_hwloop_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_hwloop_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_int_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_int_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_load_store_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_load_store_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_obi_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_obi_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_pmp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_pmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_popcnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_popcnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_prefetch_buffer
INFO: [VRFC 10-2458] undeclared symbol fifo_empty, assumed default net type wire [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_buffer.sv:120]
INFO: [VRFC 10-2458] undeclared symbol fifo_full, assumed default net type wire [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_buffer.sv:140]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_prefetch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_register_file_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/bhv/cv32e40p_sim_clock_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_clock_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_sleep_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cv32e40p_sleep_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/fpga_tdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_tdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/example_tb/core/tb_top2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top2
