INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab7_hist/lab7_hist.srcs/sources_1/new/HIST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HIST_UNIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab7_hist/lab7_hist.srcs/sim_1/new/HIST_UNIT_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HIST_UNIT_TB'
