$date
	Sat Oct 22 19:29:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#585506
b100 &
b100 %
1$
b100 !
1"
#585507
0"
#585510
b10 &
b10 %
#585514
b1 &
b1 %
1#
#585518
b0 &
0#
b0 %
0$
#1537827
b1010 !
1"
#1537830
b1010 &
b1010 %
1$
#1537831
0"
#1537834
b101 &
b101 %
#1537838
b10000 &
b10000 %
#1537842
b1000 &
b1000 %
#1537846
b100 &
b100 %
#1537850
b10 &
b10 %
#1537854
b1 &
1#
b1 %
#1537858
b0 &
b0 %
0#
0$
#2601817
b11101 !
1"
#2601818
b11101 &
b11101 %
1$
#2601819
0"
#2601822
b1011000 &
b1011000 %
#2601826
b101100 &
b101100 %
#2601830
b10110 &
b10110 %
#2601834
b1011 &
b1011 %
#2601838
b100010 &
b100010 %
#2601842
b10001 &
b10001 %
#2601846
b110100 &
b110100 %
#2601850
b11010 &
b11010 %
#2601854
b1101 &
b1101 %
#2601858
b101000 &
b101000 %
#2601862
b10100 &
b10100 %
#2601866
b1010 &
b1010 %
#2601870
b101 &
b101 %
#2601874
b10000 &
b10000 %
#2601878
b1000 &
b1000 %
#2601882
b100 &
b100 %
#2601886
b10 &
b10 %
#2601890
b1 &
b1 %
1#
#2601894
b0 &
0#
b0 %
0$
#4500012
