-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer8_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer8_out_empty_n : IN STD_LOGIC;
    layer8_out_read : OUT STD_LOGIC;
    layer9_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    layer9_out_full_n : IN STD_LOGIC;
    layer9_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln55_reg_2722 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_2722_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op395_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer9_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_2718 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_5_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_5_reg_2726 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_6_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_6_reg_2731 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2736 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_2740 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_fu_1065_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_reg_2748 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_96_fu_1073_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_96_reg_2753 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_reg_2758 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_80_fu_1115_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_80_reg_2763 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_99_fu_1123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_99_reg_2769 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_100_fu_1131_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_100_reg_2774 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_82_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_82_reg_2779 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_83_fu_1173_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_83_reg_2784 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_103_fu_1181_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_103_reg_2790 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_104_fu_1189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_104_reg_2795 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_85_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_85_reg_2800 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_86_fu_1231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_86_reg_2805 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_107_fu_1239_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_107_reg_2811 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_108_fu_1247_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_108_reg_2816 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_88_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_88_reg_2821 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_89_fu_1289_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_89_reg_2826 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_111_fu_1297_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_111_reg_2832 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_112_fu_1305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_112_reg_2837 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_91_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_91_reg_2842 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_92_fu_1347_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_92_reg_2847 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_115_fu_1355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_115_reg_2853 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_116_fu_1363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_116_reg_2858 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_94_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_94_reg_2863 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_95_fu_1405_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_95_reg_2868 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_119_fu_1413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_119_reg_2874 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_120_fu_1421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_120_reg_2879 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_97_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_97_reg_2884 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_98_fu_1463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_98_reg_2889 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_123_fu_1471_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_123_reg_2895 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_124_fu_1479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_124_reg_2900 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_100_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_100_reg_2905 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_101_fu_1521_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_101_reg_2910 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_127_fu_1529_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_127_reg_2916 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_128_fu_1537_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_128_reg_2921 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_103_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_103_reg_2926 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_104_fu_1579_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_104_reg_2931 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_131_fu_1587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_131_reg_2937 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_132_fu_1595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_132_reg_2942 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_106_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_106_reg_2947 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_107_fu_1637_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_107_reg_2952 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_135_fu_1645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_135_reg_2958 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_136_fu_1653_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_136_reg_2963 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_109_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_109_reg_2968 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_110_fu_1695_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_110_reg_2973 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_139_fu_1703_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_139_reg_2979 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_140_fu_1711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_140_reg_2984 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_112_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_112_reg_2989 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_113_fu_1753_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_113_reg_2994 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_143_fu_1761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_143_reg_3000 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_144_fu_1769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_144_reg_3005 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_115_fu_1793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_115_reg_3010 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_116_fu_1811_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_116_reg_3015 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_147_fu_1819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_147_reg_3021 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_148_fu_1827_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_148_reg_3026 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_118_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_118_reg_3031 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_119_fu_1869_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_119_reg_3036 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_151_fu_1877_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_151_reg_3042 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_152_fu_1885_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_152_reg_3047 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_121_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_121_reg_3052 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_122_fu_1927_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_122_reg_3057 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_155_fu_1935_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_155_reg_3063 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_156_fu_1943_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_156_reg_3068 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_124_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_124_reg_3073 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_125_fu_1985_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_125_reg_3078 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_271_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_2011_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_328_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln115_fu_411_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_24_fu_435_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_25_fu_445_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_26_fu_455_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_27_fu_465_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_28_fu_475_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_29_fu_485_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_30_fu_495_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_31_fu_505_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_32_fu_515_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_33_fu_525_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_34_fu_535_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_35_fu_545_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_36_fu_555_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_s_fu_415_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_23_fu_425_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln109_fu_292_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_346_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_4_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_97_fu_1081_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_98_fu_1089_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_80_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_80_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_101_fu_1139_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_102_fu_1147_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_83_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_83_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_105_fu_1197_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_106_fu_1205_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_86_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_86_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_109_fu_1255_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_110_fu_1263_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_89_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_89_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_113_fu_1313_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_114_fu_1321_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_92_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_92_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_117_fu_1371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_118_fu_1379_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_95_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_95_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_121_fu_1429_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_122_fu_1437_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_98_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_98_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_125_fu_1487_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_126_fu_1495_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_101_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_101_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_129_fu_1545_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_130_fu_1553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_104_fu_1567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_104_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_133_fu_1603_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_134_fu_1611_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_107_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_107_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_137_fu_1661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_138_fu_1669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_110_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_110_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_141_fu_1719_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_142_fu_1727_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_113_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_113_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_145_fu_1777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_146_fu_1785_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_116_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_116_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_149_fu_1835_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_150_fu_1843_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_119_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_119_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_153_fu_1893_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_154_fu_1901_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_122_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_122_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_157_fu_1951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_158_fu_1959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_125_fu_1973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_125_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_2003_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1651_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_2029_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_81_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_81_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_81_fu_2046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_2053_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_82_fu_2065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_82_fu_2070_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_84_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_84_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_84_fu_2087_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_4_fu_2094_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_85_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_85_fu_2111_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_87_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_87_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_87_fu_2128_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_5_fu_2135_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_88_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_88_fu_2152_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_90_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_90_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_90_fu_2169_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_6_fu_2176_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_91_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_91_fu_2193_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_93_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_93_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_93_fu_2210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_2217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_94_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_94_fu_2234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_96_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_96_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_96_fu_2251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_s_fu_2258_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_97_fu_2270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_97_fu_2275_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_99_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_99_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_99_fu_2292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_18_fu_2299_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_100_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_100_fu_2316_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_102_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_102_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_102_fu_2333_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_19_fu_2340_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_103_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_103_fu_2357_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_105_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_105_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_105_fu_2374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_20_fu_2381_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_106_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_106_fu_2398_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_108_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_108_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_108_fu_2415_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_21_fu_2422_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_109_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_109_fu_2439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_111_fu_2445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_111_fu_2450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_111_fu_2456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_22_fu_2463_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_112_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_112_fu_2480_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_114_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_114_fu_2491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_114_fu_2497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_23_fu_2504_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_115_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_115_fu_2521_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_117_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_117_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_117_fu_2538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_24_fu_2545_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_118_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_118_fu_2562_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_120_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_120_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_120_fu_2579_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_25_fu_2586_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_121_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_121_fu_2603_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_123_fu_2609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_123_fu_2614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_123_fu_2620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_26_fu_2627_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_124_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_124_fu_2644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_126_fu_2650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_126_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_126_fu_2661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln837_28_fu_2635_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_27_fu_2594_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_26_fu_2553_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_25_fu_2512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_24_fu_2471_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_23_fu_2430_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_22_fu_2389_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_21_fu_2348_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_20_fu_2307_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_19_fu_2266_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_2225_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_6_fu_2184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_5_fu_2143_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_4_fu_2102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_fu_2061_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln72_s_fu_2668_p18 : STD_LOGIC_VECTOR (249 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_456 : BOOLEAN;
    signal ap_condition_454 : BOOLEAN;
    signal ap_condition_593 : BOOLEAN;
    signal ap_condition_480 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0,
        d0 => trunc_ln115_fu_411_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0);

    flow_control_loop_pipe_U : component alveo_hls4ml_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if ((ap_const_boolean_1 = ap_condition_456)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_267 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_267 <= ap_phi_reg_pp0_iter0_storemerge_reg_267;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if ((icmp_ln109_fu_286_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_250 <= add_ln109_fu_292_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_250 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    pX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((icmp_ln76_fu_334_p2 = ap_const_lv1_1)) then 
                    pX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_334_p2 = ap_const_lv1_0)) then 
                    pX_1 <= add_ln76_fu_328_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_480)) then
                if ((icmp_ln80_fu_388_p2 = ap_const_lv1_1)) then 
                    pY_1 <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_388_p2 = ap_const_lv1_0)) then 
                    pY_1 <= add_ln80_fu_382_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((icmp_ln76_fu_334_p2 = ap_const_lv1_1)) then 
                    sX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_334_p2 = ap_const_lv1_0)) then 
                    sX_1 <= add_ln91_fu_354_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_2722 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_2_reg_2744 <= and_ln55_2_fu_1059_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln109_reg_2718 <= icmp_ln109_fu_286_p2;
                icmp_ln55_reg_2722_pp0_iter1_reg <= icmp_ln55_reg_2722;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_2_fu_1059_p2) and (icmp_ln55_reg_2722 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1651_100_reg_2905 <= icmp_ln1651_100_fu_1503_p2;
                icmp_ln1651_103_reg_2926 <= icmp_ln1651_103_fu_1561_p2;
                icmp_ln1651_106_reg_2947 <= icmp_ln1651_106_fu_1619_p2;
                icmp_ln1651_109_reg_2968 <= icmp_ln1651_109_fu_1677_p2;
                icmp_ln1651_112_reg_2989 <= icmp_ln1651_112_fu_1735_p2;
                icmp_ln1651_115_reg_3010 <= icmp_ln1651_115_fu_1793_p2;
                icmp_ln1651_118_reg_3031 <= icmp_ln1651_118_fu_1851_p2;
                icmp_ln1651_121_reg_3052 <= icmp_ln1651_121_fu_1909_p2;
                icmp_ln1651_124_reg_3073 <= icmp_ln1651_124_fu_1967_p2;
                icmp_ln1651_82_reg_2779 <= icmp_ln1651_82_fu_1155_p2;
                icmp_ln1651_85_reg_2800 <= icmp_ln1651_85_fu_1213_p2;
                icmp_ln1651_88_reg_2821 <= icmp_ln1651_88_fu_1271_p2;
                icmp_ln1651_91_reg_2842 <= icmp_ln1651_91_fu_1329_p2;
                icmp_ln1651_94_reg_2863 <= icmp_ln1651_94_fu_1387_p2;
                icmp_ln1651_97_reg_2884 <= icmp_ln1651_97_fu_1445_p2;
                icmp_ln1651_reg_2758 <= icmp_ln1651_fu_1097_p2;
                    pool_window_V_100_reg_2774(7 downto 2) <= pool_window_V_100_fu_1131_p3(7 downto 2);
                    pool_window_V_103_reg_2790(7 downto 2) <= pool_window_V_103_fu_1181_p3(7 downto 2);
                    pool_window_V_104_reg_2795(7 downto 2) <= pool_window_V_104_fu_1189_p3(7 downto 2);
                    pool_window_V_107_reg_2811(7 downto 2) <= pool_window_V_107_fu_1239_p3(7 downto 2);
                    pool_window_V_108_reg_2816(7 downto 2) <= pool_window_V_108_fu_1247_p3(7 downto 2);
                    pool_window_V_111_reg_2832(7 downto 2) <= pool_window_V_111_fu_1297_p3(7 downto 2);
                    pool_window_V_112_reg_2837(7 downto 2) <= pool_window_V_112_fu_1305_p3(7 downto 2);
                    pool_window_V_115_reg_2853(7 downto 2) <= pool_window_V_115_fu_1355_p3(7 downto 2);
                    pool_window_V_116_reg_2858(7 downto 2) <= pool_window_V_116_fu_1363_p3(7 downto 2);
                    pool_window_V_119_reg_2874(7 downto 2) <= pool_window_V_119_fu_1413_p3(7 downto 2);
                    pool_window_V_120_reg_2879(7 downto 2) <= pool_window_V_120_fu_1421_p3(7 downto 2);
                    pool_window_V_123_reg_2895(7 downto 2) <= pool_window_V_123_fu_1471_p3(7 downto 2);
                    pool_window_V_124_reg_2900(7 downto 2) <= pool_window_V_124_fu_1479_p3(7 downto 2);
                    pool_window_V_127_reg_2916(7 downto 2) <= pool_window_V_127_fu_1529_p3(7 downto 2);
                    pool_window_V_128_reg_2921(7 downto 2) <= pool_window_V_128_fu_1537_p3(7 downto 2);
                    pool_window_V_131_reg_2937(7 downto 2) <= pool_window_V_131_fu_1587_p3(7 downto 2);
                    pool_window_V_132_reg_2942(7 downto 2) <= pool_window_V_132_fu_1595_p3(7 downto 2);
                    pool_window_V_135_reg_2958(7 downto 2) <= pool_window_V_135_fu_1645_p3(7 downto 2);
                    pool_window_V_136_reg_2963(7 downto 2) <= pool_window_V_136_fu_1653_p3(7 downto 2);
                    pool_window_V_139_reg_2979(7 downto 2) <= pool_window_V_139_fu_1703_p3(7 downto 2);
                    pool_window_V_140_reg_2984(7 downto 2) <= pool_window_V_140_fu_1711_p3(7 downto 2);
                    pool_window_V_143_reg_3000(7 downto 2) <= pool_window_V_143_fu_1761_p3(7 downto 2);
                    pool_window_V_144_reg_3005(7 downto 2) <= pool_window_V_144_fu_1769_p3(7 downto 2);
                    pool_window_V_147_reg_3021(7 downto 2) <= pool_window_V_147_fu_1819_p3(7 downto 2);
                    pool_window_V_148_reg_3026(7 downto 2) <= pool_window_V_148_fu_1827_p3(7 downto 2);
                    pool_window_V_151_reg_3042(7 downto 2) <= pool_window_V_151_fu_1877_p3(7 downto 2);
                    pool_window_V_152_reg_3047(7 downto 2) <= pool_window_V_152_fu_1885_p3(7 downto 2);
                    pool_window_V_155_reg_3063(7 downto 2) <= pool_window_V_155_fu_1935_p3(7 downto 2);
                    pool_window_V_156_reg_3068(7 downto 2) <= pool_window_V_156_fu_1943_p3(7 downto 2);
                    pool_window_V_96_reg_2753(7 downto 2) <= pool_window_V_96_fu_1073_p3(7 downto 2);
                    pool_window_V_99_reg_2769(7 downto 2) <= pool_window_V_99_fu_1123_p3(7 downto 2);
                    pool_window_V_reg_2748(7 downto 2) <= pool_window_V_fu_1065_p3(7 downto 2);
                    select_ln65_101_reg_2910(7 downto 2) <= select_ln65_101_fu_1521_p3(7 downto 2);
                    select_ln65_104_reg_2931(7 downto 2) <= select_ln65_104_fu_1579_p3(7 downto 2);
                    select_ln65_107_reg_2952(7 downto 2) <= select_ln65_107_fu_1637_p3(7 downto 2);
                    select_ln65_110_reg_2973(7 downto 2) <= select_ln65_110_fu_1695_p3(7 downto 2);
                    select_ln65_113_reg_2994(7 downto 2) <= select_ln65_113_fu_1753_p3(7 downto 2);
                    select_ln65_116_reg_3015(7 downto 2) <= select_ln65_116_fu_1811_p3(7 downto 2);
                    select_ln65_119_reg_3036(7 downto 2) <= select_ln65_119_fu_1869_p3(7 downto 2);
                    select_ln65_122_reg_3057(7 downto 2) <= select_ln65_122_fu_1927_p3(7 downto 2);
                    select_ln65_125_reg_3078(7 downto 2) <= select_ln65_125_fu_1985_p3(7 downto 2);
                    select_ln65_80_reg_2763(7 downto 2) <= select_ln65_80_fu_1115_p3(7 downto 2);
                    select_ln65_83_reg_2784(7 downto 2) <= select_ln65_83_fu_1173_p3(7 downto 2);
                    select_ln65_86_reg_2805(7 downto 2) <= select_ln65_86_fu_1231_p3(7 downto 2);
                    select_ln65_89_reg_2826(7 downto 2) <= select_ln65_89_fu_1289_p3(7 downto 2);
                    select_ln65_92_reg_2847(7 downto 2) <= select_ln65_92_fu_1347_p3(7 downto 2);
                    select_ln65_95_reg_2868(7 downto 2) <= select_ln65_95_fu_1405_p3(7 downto 2);
                    select_ln65_98_reg_2889(7 downto 2) <= select_ln65_98_fu_1463_p3(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_286_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_5_reg_2726 <= icmp_ln55_5_fu_316_p2;
                icmp_ln55_6_reg_2731 <= icmp_ln55_6_fu_322_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_286_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_2722 <= icmp_ln55_fu_302_p2;
                icmp_ln76_reg_2736 <= icmp_ln76_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_286_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_334_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_2740 <= icmp_ln80_fu_388_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 <= layer8_out_dout(95 downto 90);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 <= layer8_out_dout(89 downto 84);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 <= layer8_out_dout(83 downto 78);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 <= layer8_out_dout(77 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 <= layer8_out_dout(71 downto 66);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 <= layer8_out_dout(65 downto 60);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 <= layer8_out_dout(59 downto 54);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 <= layer8_out_dout(53 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 <= layer8_out_dout(47 downto 42);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 <= layer8_out_dout(41 downto 36);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 <= layer8_out_dout(35 downto 30);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 <= layer8_out_dout(29 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 <= layer8_out_dout(23 downto 18);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 <= layer8_out_dout(17 downto 12);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 <= layer8_out_dout(11 downto 6);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 <= trunc_ln115_fu_411_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln76_reg_2736 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_1 <= ap_phi_mux_storemerge_phi_fu_271_p4;
            end if;
        end if;
    end process;
    pool_window_V_reg_2748(1 downto 0) <= "00";
    pool_window_V_96_reg_2753(1 downto 0) <= "00";
    select_ln65_80_reg_2763(1 downto 0) <= "00";
    pool_window_V_99_reg_2769(1 downto 0) <= "00";
    pool_window_V_100_reg_2774(1 downto 0) <= "00";
    select_ln65_83_reg_2784(1 downto 0) <= "00";
    pool_window_V_103_reg_2790(1 downto 0) <= "00";
    pool_window_V_104_reg_2795(1 downto 0) <= "00";
    select_ln65_86_reg_2805(1 downto 0) <= "00";
    pool_window_V_107_reg_2811(1 downto 0) <= "00";
    pool_window_V_108_reg_2816(1 downto 0) <= "00";
    select_ln65_89_reg_2826(1 downto 0) <= "00";
    pool_window_V_111_reg_2832(1 downto 0) <= "00";
    pool_window_V_112_reg_2837(1 downto 0) <= "00";
    select_ln65_92_reg_2847(1 downto 0) <= "00";
    pool_window_V_115_reg_2853(1 downto 0) <= "00";
    pool_window_V_116_reg_2858(1 downto 0) <= "00";
    select_ln65_95_reg_2868(1 downto 0) <= "00";
    pool_window_V_119_reg_2874(1 downto 0) <= "00";
    pool_window_V_120_reg_2879(1 downto 0) <= "00";
    select_ln65_98_reg_2889(1 downto 0) <= "00";
    pool_window_V_123_reg_2895(1 downto 0) <= "00";
    pool_window_V_124_reg_2900(1 downto 0) <= "00";
    select_ln65_101_reg_2910(1 downto 0) <= "00";
    pool_window_V_127_reg_2916(1 downto 0) <= "00";
    pool_window_V_128_reg_2921(1 downto 0) <= "00";
    select_ln65_104_reg_2931(1 downto 0) <= "00";
    pool_window_V_131_reg_2937(1 downto 0) <= "00";
    pool_window_V_132_reg_2942(1 downto 0) <= "00";
    select_ln65_107_reg_2952(1 downto 0) <= "00";
    pool_window_V_135_reg_2958(1 downto 0) <= "00";
    pool_window_V_136_reg_2963(1 downto 0) <= "00";
    select_ln65_110_reg_2973(1 downto 0) <= "00";
    pool_window_V_139_reg_2979(1 downto 0) <= "00";
    pool_window_V_140_reg_2984(1 downto 0) <= "00";
    select_ln65_113_reg_2994(1 downto 0) <= "00";
    pool_window_V_143_reg_3000(1 downto 0) <= "00";
    pool_window_V_144_reg_3005(1 downto 0) <= "00";
    select_ln65_116_reg_3015(1 downto 0) <= "00";
    pool_window_V_147_reg_3021(1 downto 0) <= "00";
    pool_window_V_148_reg_3026(1 downto 0) <= "00";
    select_ln65_119_reg_3036(1 downto 0) <= "00";
    pool_window_V_151_reg_3042(1 downto 0) <= "00";
    pool_window_V_152_reg_3047(1 downto 0) <= "00";
    select_ln65_122_reg_3057(1 downto 0) <= "00";
    pool_window_V_155_reg_3063(1 downto 0) <= "00";
    pool_window_V_156_reg_3068(1 downto 0) <= "00";
    select_ln65_125_reg_3078(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_292_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv8_1));
    add_ln76_fu_328_p2 <= std_logic_vector(unsigned(pX_1) + unsigned(ap_const_lv32_1));
    add_ln80_fu_382_p2 <= std_logic_vector(unsigned(pY_1) + unsigned(ap_const_lv32_1));
    add_ln86_fu_2011_p2 <= std_logic_vector(unsigned(sY_1) + unsigned(select_ln86_fu_2003_p3));
    add_ln91_fu_354_p2 <= std_logic_vector(unsigned(sX_1) + unsigned(select_ln91_fu_346_p3));
    and_ln55_2_fu_1059_p2 <= (icmp_ln55_4_fu_1049_p2 and and_ln55_fu_1055_p2);
    and_ln55_fu_1055_p2 <= (icmp_ln55_6_reg_2731 and icmp_ln55_5_reg_2726);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op395_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op395_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op395_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer8_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer8_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer9_out_full_n, ap_predicate_op395_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op395_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_454_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_454 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_456_assign_proc : process(icmp_ln109_fu_286_p2, icmp_ln76_fu_334_p2, icmp_ln80_fu_388_p2)
    begin
                ap_condition_456 <= ((icmp_ln109_fu_286_p2 = ap_const_lv1_0) and (icmp_ln80_fu_388_p2 = ap_const_lv1_1) and (icmp_ln76_fu_334_p2 = ap_const_lv1_1));
    end process;


    ap_condition_480_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_286_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_334_p2, ap_start_int)
    begin
                ap_condition_480 <= ((icmp_ln109_fu_286_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_334_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_593_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_286_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_593 <= ((icmp_ln109_fu_286_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_286_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_286_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_271_p4_assign_proc : process(icmp_ln109_reg_2718, icmp_ln76_reg_2736, icmp_ln80_reg_2740, add_ln86_fu_2011_p2, ap_phi_reg_pp0_iter1_storemerge_reg_267)
    begin
        if (((icmp_ln80_reg_2740 = ap_const_lv1_0) and (icmp_ln76_reg_2736 = ap_const_lv1_1) and (icmp_ln109_reg_2718 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_271_p4 <= add_ln86_fu_2011_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_271_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_267;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_267 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op395_write_state3_assign_proc : process(icmp_ln55_reg_2722_pp0_iter1_reg, and_ln55_2_reg_2744)
    begin
                ap_predicate_op395_write_state3 <= ((ap_const_lv1_1 = and_ln55_2_reg_2744) and (icmp_ln55_reg_2722_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_250, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_250;
        end if; 
    end process;

    icmp_ln109_fu_286_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv8_A9) else "0";
    icmp_ln1651_100_fu_1503_p2 <= "1" when (unsigned(pool_window_V_123_fu_1471_p3) < unsigned(pool_window_V_124_fu_1479_p3)) else "0";
    icmp_ln1651_101_fu_1509_p2 <= "1" when (unsigned(pool_window_V_125_fu_1487_p3) < unsigned(pool_window_V_126_fu_1495_p3)) else "0";
    icmp_ln1651_102_fu_2322_p2 <= "1" when (unsigned(select_ln65_100_fu_2316_p3) < unsigned(select_ln65_101_reg_2910)) else "0";
    icmp_ln1651_103_fu_1561_p2 <= "1" when (unsigned(pool_window_V_127_fu_1529_p3) < unsigned(pool_window_V_128_fu_1537_p3)) else "0";
    icmp_ln1651_104_fu_1567_p2 <= "1" when (unsigned(pool_window_V_129_fu_1545_p3) < unsigned(pool_window_V_130_fu_1553_p3)) else "0";
    icmp_ln1651_105_fu_2363_p2 <= "1" when (unsigned(select_ln65_103_fu_2357_p3) < unsigned(select_ln65_104_reg_2931)) else "0";
    icmp_ln1651_106_fu_1619_p2 <= "1" when (unsigned(pool_window_V_131_fu_1587_p3) < unsigned(pool_window_V_132_fu_1595_p3)) else "0";
    icmp_ln1651_107_fu_1625_p2 <= "1" when (unsigned(pool_window_V_133_fu_1603_p3) < unsigned(pool_window_V_134_fu_1611_p3)) else "0";
    icmp_ln1651_108_fu_2404_p2 <= "1" when (unsigned(select_ln65_106_fu_2398_p3) < unsigned(select_ln65_107_reg_2952)) else "0";
    icmp_ln1651_109_fu_1677_p2 <= "1" when (unsigned(pool_window_V_135_fu_1645_p3) < unsigned(pool_window_V_136_fu_1653_p3)) else "0";
    icmp_ln1651_110_fu_1683_p2 <= "1" when (unsigned(pool_window_V_137_fu_1661_p3) < unsigned(pool_window_V_138_fu_1669_p3)) else "0";
    icmp_ln1651_111_fu_2445_p2 <= "1" when (unsigned(select_ln65_109_fu_2439_p3) < unsigned(select_ln65_110_reg_2973)) else "0";
    icmp_ln1651_112_fu_1735_p2 <= "1" when (unsigned(pool_window_V_139_fu_1703_p3) < unsigned(pool_window_V_140_fu_1711_p3)) else "0";
    icmp_ln1651_113_fu_1741_p2 <= "1" when (unsigned(pool_window_V_141_fu_1719_p3) < unsigned(pool_window_V_142_fu_1727_p3)) else "0";
    icmp_ln1651_114_fu_2486_p2 <= "1" when (unsigned(select_ln65_112_fu_2480_p3) < unsigned(select_ln65_113_reg_2994)) else "0";
    icmp_ln1651_115_fu_1793_p2 <= "1" when (unsigned(pool_window_V_143_fu_1761_p3) < unsigned(pool_window_V_144_fu_1769_p3)) else "0";
    icmp_ln1651_116_fu_1799_p2 <= "1" when (unsigned(pool_window_V_145_fu_1777_p3) < unsigned(pool_window_V_146_fu_1785_p3)) else "0";
    icmp_ln1651_117_fu_2527_p2 <= "1" when (unsigned(select_ln65_115_fu_2521_p3) < unsigned(select_ln65_116_reg_3015)) else "0";
    icmp_ln1651_118_fu_1851_p2 <= "1" when (unsigned(pool_window_V_147_fu_1819_p3) < unsigned(pool_window_V_148_fu_1827_p3)) else "0";
    icmp_ln1651_119_fu_1857_p2 <= "1" when (unsigned(pool_window_V_149_fu_1835_p3) < unsigned(pool_window_V_150_fu_1843_p3)) else "0";
    icmp_ln1651_120_fu_2568_p2 <= "1" when (unsigned(select_ln65_118_fu_2562_p3) < unsigned(select_ln65_119_reg_3036)) else "0";
    icmp_ln1651_121_fu_1909_p2 <= "1" when (unsigned(pool_window_V_151_fu_1877_p3) < unsigned(pool_window_V_152_fu_1885_p3)) else "0";
    icmp_ln1651_122_fu_1915_p2 <= "1" when (unsigned(pool_window_V_153_fu_1893_p3) < unsigned(pool_window_V_154_fu_1901_p3)) else "0";
    icmp_ln1651_123_fu_2609_p2 <= "1" when (unsigned(select_ln65_121_fu_2603_p3) < unsigned(select_ln65_122_reg_3057)) else "0";
    icmp_ln1651_124_fu_1967_p2 <= "1" when (unsigned(pool_window_V_155_fu_1935_p3) < unsigned(pool_window_V_156_fu_1943_p3)) else "0";
    icmp_ln1651_125_fu_1973_p2 <= "1" when (unsigned(pool_window_V_157_fu_1951_p3) < unsigned(pool_window_V_158_fu_1959_p3)) else "0";
    icmp_ln1651_126_fu_2650_p2 <= "1" when (unsigned(select_ln65_124_fu_2644_p3) < unsigned(select_ln65_125_reg_3078)) else "0";
    icmp_ln1651_80_fu_1103_p2 <= "1" when (unsigned(pool_window_V_97_fu_1081_p3) < unsigned(pool_window_V_98_fu_1089_p3)) else "0";
    icmp_ln1651_81_fu_2035_p2 <= "1" when (unsigned(select_ln65_fu_2029_p3) < unsigned(select_ln65_80_reg_2763)) else "0";
    icmp_ln1651_82_fu_1155_p2 <= "1" when (unsigned(pool_window_V_99_fu_1123_p3) < unsigned(pool_window_V_100_fu_1131_p3)) else "0";
    icmp_ln1651_83_fu_1161_p2 <= "1" when (unsigned(pool_window_V_101_fu_1139_p3) < unsigned(pool_window_V_102_fu_1147_p3)) else "0";
    icmp_ln1651_84_fu_2076_p2 <= "1" when (unsigned(select_ln65_82_fu_2070_p3) < unsigned(select_ln65_83_reg_2784)) else "0";
    icmp_ln1651_85_fu_1213_p2 <= "1" when (unsigned(pool_window_V_103_fu_1181_p3) < unsigned(pool_window_V_104_fu_1189_p3)) else "0";
    icmp_ln1651_86_fu_1219_p2 <= "1" when (unsigned(pool_window_V_105_fu_1197_p3) < unsigned(pool_window_V_106_fu_1205_p3)) else "0";
    icmp_ln1651_87_fu_2117_p2 <= "1" when (unsigned(select_ln65_85_fu_2111_p3) < unsigned(select_ln65_86_reg_2805)) else "0";
    icmp_ln1651_88_fu_1271_p2 <= "1" when (unsigned(pool_window_V_107_fu_1239_p3) < unsigned(pool_window_V_108_fu_1247_p3)) else "0";
    icmp_ln1651_89_fu_1277_p2 <= "1" when (unsigned(pool_window_V_109_fu_1255_p3) < unsigned(pool_window_V_110_fu_1263_p3)) else "0";
    icmp_ln1651_90_fu_2158_p2 <= "1" when (unsigned(select_ln65_88_fu_2152_p3) < unsigned(select_ln65_89_reg_2826)) else "0";
    icmp_ln1651_91_fu_1329_p2 <= "1" when (unsigned(pool_window_V_111_fu_1297_p3) < unsigned(pool_window_V_112_fu_1305_p3)) else "0";
    icmp_ln1651_92_fu_1335_p2 <= "1" when (unsigned(pool_window_V_113_fu_1313_p3) < unsigned(pool_window_V_114_fu_1321_p3)) else "0";
    icmp_ln1651_93_fu_2199_p2 <= "1" when (unsigned(select_ln65_91_fu_2193_p3) < unsigned(select_ln65_92_reg_2847)) else "0";
    icmp_ln1651_94_fu_1387_p2 <= "1" when (unsigned(pool_window_V_115_fu_1355_p3) < unsigned(pool_window_V_116_fu_1363_p3)) else "0";
    icmp_ln1651_95_fu_1393_p2 <= "1" when (unsigned(pool_window_V_117_fu_1371_p3) < unsigned(pool_window_V_118_fu_1379_p3)) else "0";
    icmp_ln1651_96_fu_2240_p2 <= "1" when (unsigned(select_ln65_94_fu_2234_p3) < unsigned(select_ln65_95_reg_2868)) else "0";
    icmp_ln1651_97_fu_1445_p2 <= "1" when (unsigned(pool_window_V_119_fu_1413_p3) < unsigned(pool_window_V_120_fu_1421_p3)) else "0";
    icmp_ln1651_98_fu_1451_p2 <= "1" when (unsigned(pool_window_V_121_fu_1429_p3) < unsigned(pool_window_V_122_fu_1437_p3)) else "0";
    icmp_ln1651_99_fu_2281_p2 <= "1" when (unsigned(select_ln65_97_fu_2275_p3) < unsigned(select_ln65_98_reg_2889)) else "0";
    icmp_ln1651_fu_1097_p2 <= "1" when (unsigned(pool_window_V_fu_1065_p3) < unsigned(pool_window_V_96_fu_1073_p3)) else "0";
    icmp_ln55_4_fu_1049_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";
    icmp_ln55_5_fu_316_p2 <= "1" when (signed(pY_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_6_fu_322_p2 <= "1" when (signed(pX_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_302_p2 <= "1" when (sX_1 = ap_const_lv32_1) else "0";
    icmp_ln76_fu_334_p2 <= "1" when (add_ln76_fu_328_p2 = ap_const_lv32_D) else "0";
    icmp_ln80_fu_388_p2 <= "1" when (add_ln80_fu_382_p2 = ap_const_lv32_D) else "0";
    icmp_ln86_fu_1997_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";

    layer8_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer8_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_blk_n <= layer8_out_empty_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer8_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_read <= ap_const_logic_1;
        else 
            layer8_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer9_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer9_out_full_n, ap_predicate_op395_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op395_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer9_out_blk_n <= layer9_out_full_n;
        else 
            layer9_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer9_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln72_s_fu_2668_p18),256));

    layer9_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op395_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op395_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer9_out_write <= ap_const_logic_1;
        else 
            layer9_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln72_s_fu_2668_p18 <= ((((((((((((((((select_ln65_126_fu_2661_p3 & ap_const_lv2_0) & zext_ln837_28_fu_2635_p1) & zext_ln837_27_fu_2594_p1) & zext_ln837_26_fu_2553_p1) & zext_ln837_25_fu_2512_p1) & zext_ln837_24_fu_2471_p1) & zext_ln837_23_fu_2430_p1) & zext_ln837_22_fu_2389_p1) & zext_ln837_21_fu_2348_p1) & zext_ln837_20_fu_2307_p1) & zext_ln837_19_fu_2266_p1) & zext_ln837_fu_2225_p1) & zext_ln48_6_fu_2184_p1) & zext_ln48_5_fu_2143_p1) & zext_ln48_4_fu_2102_p1) & zext_ln48_fu_2061_p1);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_d0 <= layer8_out_dout(95 downto 90);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_d0 <= layer8_out_dout(89 downto 84);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 <= layer8_out_dout(83 downto 78);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_d0 <= layer8_out_dout(77 downto 72);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_d0 <= layer8_out_dout(71 downto 66);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_d0 <= layer8_out_dout(65 downto 60);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_100_fu_1131_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0 & ap_const_lv2_0);
    pool_window_V_101_fu_1139_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 & ap_const_lv2_0);
    pool_window_V_102_fu_1147_p3 <= (trunc_ln115_24_fu_435_p4 & ap_const_lv2_0);
    pool_window_V_103_fu_1181_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 & ap_const_lv2_0);
    pool_window_V_104_fu_1189_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0 & ap_const_lv2_0);
    pool_window_V_105_fu_1197_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 & ap_const_lv2_0);
    pool_window_V_106_fu_1205_p3 <= (trunc_ln115_25_fu_445_p4 & ap_const_lv2_0);
    pool_window_V_107_fu_1239_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 & ap_const_lv2_0);
    pool_window_V_108_fu_1247_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0 & ap_const_lv2_0);
    pool_window_V_109_fu_1255_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 & ap_const_lv2_0);
    pool_window_V_110_fu_1263_p3 <= (trunc_ln115_26_fu_455_p4 & ap_const_lv2_0);
    pool_window_V_111_fu_1297_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 & ap_const_lv2_0);
    pool_window_V_112_fu_1305_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0 & ap_const_lv2_0);
    pool_window_V_113_fu_1313_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 & ap_const_lv2_0);
    pool_window_V_114_fu_1321_p3 <= (trunc_ln115_27_fu_465_p4 & ap_const_lv2_0);
    pool_window_V_115_fu_1355_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 & ap_const_lv2_0);
    pool_window_V_116_fu_1363_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0 & ap_const_lv2_0);
    pool_window_V_117_fu_1371_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 & ap_const_lv2_0);
    pool_window_V_118_fu_1379_p3 <= (trunc_ln115_28_fu_475_p4 & ap_const_lv2_0);
    pool_window_V_119_fu_1413_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 & ap_const_lv2_0);
    pool_window_V_120_fu_1421_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0 & ap_const_lv2_0);
    pool_window_V_121_fu_1429_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 & ap_const_lv2_0);
    pool_window_V_122_fu_1437_p3 <= (trunc_ln115_29_fu_485_p4 & ap_const_lv2_0);
    pool_window_V_123_fu_1471_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 & ap_const_lv2_0);
    pool_window_V_124_fu_1479_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0 & ap_const_lv2_0);
    pool_window_V_125_fu_1487_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 & ap_const_lv2_0);
    pool_window_V_126_fu_1495_p3 <= (trunc_ln115_30_fu_495_p4 & ap_const_lv2_0);
    pool_window_V_127_fu_1529_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 & ap_const_lv2_0);
    pool_window_V_128_fu_1537_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0 & ap_const_lv2_0);
    pool_window_V_129_fu_1545_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 & ap_const_lv2_0);
    pool_window_V_130_fu_1553_p3 <= (trunc_ln115_31_fu_505_p4 & ap_const_lv2_0);
    pool_window_V_131_fu_1587_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 & ap_const_lv2_0);
    pool_window_V_132_fu_1595_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0 & ap_const_lv2_0);
    pool_window_V_133_fu_1603_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 & ap_const_lv2_0);
    pool_window_V_134_fu_1611_p3 <= (trunc_ln115_32_fu_515_p4 & ap_const_lv2_0);
    pool_window_V_135_fu_1645_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 & ap_const_lv2_0);
    pool_window_V_136_fu_1653_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0 & ap_const_lv2_0);
    pool_window_V_137_fu_1661_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 & ap_const_lv2_0);
    pool_window_V_138_fu_1669_p3 <= (trunc_ln115_33_fu_525_p4 & ap_const_lv2_0);
    pool_window_V_139_fu_1703_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 & ap_const_lv2_0);
    pool_window_V_140_fu_1711_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0 & ap_const_lv2_0);
    pool_window_V_141_fu_1719_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 & ap_const_lv2_0);
    pool_window_V_142_fu_1727_p3 <= (trunc_ln115_34_fu_535_p4 & ap_const_lv2_0);
    pool_window_V_143_fu_1761_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 & ap_const_lv2_0);
    pool_window_V_144_fu_1769_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0 & ap_const_lv2_0);
    pool_window_V_145_fu_1777_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 & ap_const_lv2_0);
    pool_window_V_146_fu_1785_p3 <= (trunc_ln115_35_fu_545_p4 & ap_const_lv2_0);
    pool_window_V_147_fu_1819_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 & ap_const_lv2_0);
    pool_window_V_148_fu_1827_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0 & ap_const_lv2_0);
    pool_window_V_149_fu_1835_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 & ap_const_lv2_0);
    pool_window_V_150_fu_1843_p3 <= (trunc_ln115_36_fu_555_p4 & ap_const_lv2_0);
    pool_window_V_151_fu_1877_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 & ap_const_lv2_0);
    pool_window_V_152_fu_1885_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0 & ap_const_lv2_0);
    pool_window_V_153_fu_1893_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 & ap_const_lv2_0);
    pool_window_V_154_fu_1901_p3 <= (trunc_ln115_s_fu_415_p4 & ap_const_lv2_0);
    pool_window_V_155_fu_1935_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 & ap_const_lv2_0);
    pool_window_V_156_fu_1943_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0 & ap_const_lv2_0);
    pool_window_V_157_fu_1951_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 & ap_const_lv2_0);
    pool_window_V_158_fu_1959_p3 <= (trunc_ln115_23_fu_425_p4 & ap_const_lv2_0);
    pool_window_V_96_fu_1073_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0 & ap_const_lv2_0);
    pool_window_V_97_fu_1081_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 & ap_const_lv2_0);
    pool_window_V_98_fu_1089_p3 <= (trunc_ln115_fu_411_p1 & ap_const_lv2_0);
    pool_window_V_99_fu_1123_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 & ap_const_lv2_0);
    pool_window_V_fu_1065_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 & ap_const_lv2_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_4_fu_2094_p3 <= (select_ln65_84_fu_2087_p3 & ap_const_lv2_0);
    res_pack_data_5_fu_2135_p3 <= (select_ln65_87_fu_2128_p3 & ap_const_lv2_0);
    res_pack_data_6_fu_2176_p3 <= (select_ln65_90_fu_2169_p3 & ap_const_lv2_0);
    res_pack_data_fu_2053_p3 <= (select_ln65_81_fu_2046_p3 & ap_const_lv2_0);
    select_ln65_100_fu_2316_p3 <= 
        pool_window_V_123_reg_2895 when (xor_ln1651_100_fu_2311_p2(0) = '1') else 
        pool_window_V_124_reg_2900;
    select_ln65_101_fu_1521_p3 <= 
        pool_window_V_125_fu_1487_p3 when (xor_ln1651_101_fu_1515_p2(0) = '1') else 
        pool_window_V_126_fu_1495_p3;
    select_ln65_102_fu_2333_p3 <= 
        select_ln65_100_fu_2316_p3 when (xor_ln1651_102_fu_2327_p2(0) = '1') else 
        select_ln65_101_reg_2910;
    select_ln65_103_fu_2357_p3 <= 
        pool_window_V_127_reg_2916 when (xor_ln1651_103_fu_2352_p2(0) = '1') else 
        pool_window_V_128_reg_2921;
    select_ln65_104_fu_1579_p3 <= 
        pool_window_V_129_fu_1545_p3 when (xor_ln1651_104_fu_1573_p2(0) = '1') else 
        pool_window_V_130_fu_1553_p3;
    select_ln65_105_fu_2374_p3 <= 
        select_ln65_103_fu_2357_p3 when (xor_ln1651_105_fu_2368_p2(0) = '1') else 
        select_ln65_104_reg_2931;
    select_ln65_106_fu_2398_p3 <= 
        pool_window_V_131_reg_2937 when (xor_ln1651_106_fu_2393_p2(0) = '1') else 
        pool_window_V_132_reg_2942;
    select_ln65_107_fu_1637_p3 <= 
        pool_window_V_133_fu_1603_p3 when (xor_ln1651_107_fu_1631_p2(0) = '1') else 
        pool_window_V_134_fu_1611_p3;
    select_ln65_108_fu_2415_p3 <= 
        select_ln65_106_fu_2398_p3 when (xor_ln1651_108_fu_2409_p2(0) = '1') else 
        select_ln65_107_reg_2952;
    select_ln65_109_fu_2439_p3 <= 
        pool_window_V_135_reg_2958 when (xor_ln1651_109_fu_2434_p2(0) = '1') else 
        pool_window_V_136_reg_2963;
    select_ln65_110_fu_1695_p3 <= 
        pool_window_V_137_fu_1661_p3 when (xor_ln1651_110_fu_1689_p2(0) = '1') else 
        pool_window_V_138_fu_1669_p3;
    select_ln65_111_fu_2456_p3 <= 
        select_ln65_109_fu_2439_p3 when (xor_ln1651_111_fu_2450_p2(0) = '1') else 
        select_ln65_110_reg_2973;
    select_ln65_112_fu_2480_p3 <= 
        pool_window_V_139_reg_2979 when (xor_ln1651_112_fu_2475_p2(0) = '1') else 
        pool_window_V_140_reg_2984;
    select_ln65_113_fu_1753_p3 <= 
        pool_window_V_141_fu_1719_p3 when (xor_ln1651_113_fu_1747_p2(0) = '1') else 
        pool_window_V_142_fu_1727_p3;
    select_ln65_114_fu_2497_p3 <= 
        select_ln65_112_fu_2480_p3 when (xor_ln1651_114_fu_2491_p2(0) = '1') else 
        select_ln65_113_reg_2994;
    select_ln65_115_fu_2521_p3 <= 
        pool_window_V_143_reg_3000 when (xor_ln1651_115_fu_2516_p2(0) = '1') else 
        pool_window_V_144_reg_3005;
    select_ln65_116_fu_1811_p3 <= 
        pool_window_V_145_fu_1777_p3 when (xor_ln1651_116_fu_1805_p2(0) = '1') else 
        pool_window_V_146_fu_1785_p3;
    select_ln65_117_fu_2538_p3 <= 
        select_ln65_115_fu_2521_p3 when (xor_ln1651_117_fu_2532_p2(0) = '1') else 
        select_ln65_116_reg_3015;
    select_ln65_118_fu_2562_p3 <= 
        pool_window_V_147_reg_3021 when (xor_ln1651_118_fu_2557_p2(0) = '1') else 
        pool_window_V_148_reg_3026;
    select_ln65_119_fu_1869_p3 <= 
        pool_window_V_149_fu_1835_p3 when (xor_ln1651_119_fu_1863_p2(0) = '1') else 
        pool_window_V_150_fu_1843_p3;
    select_ln65_120_fu_2579_p3 <= 
        select_ln65_118_fu_2562_p3 when (xor_ln1651_120_fu_2573_p2(0) = '1') else 
        select_ln65_119_reg_3036;
    select_ln65_121_fu_2603_p3 <= 
        pool_window_V_151_reg_3042 when (xor_ln1651_121_fu_2598_p2(0) = '1') else 
        pool_window_V_152_reg_3047;
    select_ln65_122_fu_1927_p3 <= 
        pool_window_V_153_fu_1893_p3 when (xor_ln1651_122_fu_1921_p2(0) = '1') else 
        pool_window_V_154_fu_1901_p3;
    select_ln65_123_fu_2620_p3 <= 
        select_ln65_121_fu_2603_p3 when (xor_ln1651_123_fu_2614_p2(0) = '1') else 
        select_ln65_122_reg_3057;
    select_ln65_124_fu_2644_p3 <= 
        pool_window_V_155_reg_3063 when (xor_ln1651_124_fu_2639_p2(0) = '1') else 
        pool_window_V_156_reg_3068;
    select_ln65_125_fu_1985_p3 <= 
        pool_window_V_157_fu_1951_p3 when (xor_ln1651_125_fu_1979_p2(0) = '1') else 
        pool_window_V_158_fu_1959_p3;
    select_ln65_126_fu_2661_p3 <= 
        select_ln65_124_fu_2644_p3 when (xor_ln1651_126_fu_2655_p2(0) = '1') else 
        select_ln65_125_reg_3078;
    select_ln65_80_fu_1115_p3 <= 
        pool_window_V_97_fu_1081_p3 when (xor_ln1651_80_fu_1109_p2(0) = '1') else 
        pool_window_V_98_fu_1089_p3;
    select_ln65_81_fu_2046_p3 <= 
        select_ln65_fu_2029_p3 when (xor_ln1651_81_fu_2040_p2(0) = '1') else 
        select_ln65_80_reg_2763;
    select_ln65_82_fu_2070_p3 <= 
        pool_window_V_99_reg_2769 when (xor_ln1651_82_fu_2065_p2(0) = '1') else 
        pool_window_V_100_reg_2774;
    select_ln65_83_fu_1173_p3 <= 
        pool_window_V_101_fu_1139_p3 when (xor_ln1651_83_fu_1167_p2(0) = '1') else 
        pool_window_V_102_fu_1147_p3;
    select_ln65_84_fu_2087_p3 <= 
        select_ln65_82_fu_2070_p3 when (xor_ln1651_84_fu_2081_p2(0) = '1') else 
        select_ln65_83_reg_2784;
    select_ln65_85_fu_2111_p3 <= 
        pool_window_V_103_reg_2790 when (xor_ln1651_85_fu_2106_p2(0) = '1') else 
        pool_window_V_104_reg_2795;
    select_ln65_86_fu_1231_p3 <= 
        pool_window_V_105_fu_1197_p3 when (xor_ln1651_86_fu_1225_p2(0) = '1') else 
        pool_window_V_106_fu_1205_p3;
    select_ln65_87_fu_2128_p3 <= 
        select_ln65_85_fu_2111_p3 when (xor_ln1651_87_fu_2122_p2(0) = '1') else 
        select_ln65_86_reg_2805;
    select_ln65_88_fu_2152_p3 <= 
        pool_window_V_107_reg_2811 when (xor_ln1651_88_fu_2147_p2(0) = '1') else 
        pool_window_V_108_reg_2816;
    select_ln65_89_fu_1289_p3 <= 
        pool_window_V_109_fu_1255_p3 when (xor_ln1651_89_fu_1283_p2(0) = '1') else 
        pool_window_V_110_fu_1263_p3;
    select_ln65_90_fu_2169_p3 <= 
        select_ln65_88_fu_2152_p3 when (xor_ln1651_90_fu_2163_p2(0) = '1') else 
        select_ln65_89_reg_2826;
    select_ln65_91_fu_2193_p3 <= 
        pool_window_V_111_reg_2832 when (xor_ln1651_91_fu_2188_p2(0) = '1') else 
        pool_window_V_112_reg_2837;
    select_ln65_92_fu_1347_p3 <= 
        pool_window_V_113_fu_1313_p3 when (xor_ln1651_92_fu_1341_p2(0) = '1') else 
        pool_window_V_114_fu_1321_p3;
    select_ln65_93_fu_2210_p3 <= 
        select_ln65_91_fu_2193_p3 when (xor_ln1651_93_fu_2204_p2(0) = '1') else 
        select_ln65_92_reg_2847;
    select_ln65_94_fu_2234_p3 <= 
        pool_window_V_115_reg_2853 when (xor_ln1651_94_fu_2229_p2(0) = '1') else 
        pool_window_V_116_reg_2858;
    select_ln65_95_fu_1405_p3 <= 
        pool_window_V_117_fu_1371_p3 when (xor_ln1651_95_fu_1399_p2(0) = '1') else 
        pool_window_V_118_fu_1379_p3;
    select_ln65_96_fu_2251_p3 <= 
        select_ln65_94_fu_2234_p3 when (xor_ln1651_96_fu_2245_p2(0) = '1') else 
        select_ln65_95_reg_2868;
    select_ln65_97_fu_2275_p3 <= 
        pool_window_V_119_reg_2874 when (xor_ln1651_97_fu_2270_p2(0) = '1') else 
        pool_window_V_120_reg_2879;
    select_ln65_98_fu_1463_p3 <= 
        pool_window_V_121_fu_1429_p3 when (xor_ln1651_98_fu_1457_p2(0) = '1') else 
        pool_window_V_122_fu_1437_p3;
    select_ln65_99_fu_2292_p3 <= 
        select_ln65_97_fu_2275_p3 when (xor_ln1651_99_fu_2286_p2(0) = '1') else 
        select_ln65_98_reg_2889;
    select_ln65_fu_2029_p3 <= 
        pool_window_V_reg_2748 when (xor_ln1651_fu_2024_p2(0) = '1') else 
        pool_window_V_96_reg_2753;
    select_ln86_fu_2003_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_1997_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_346_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_302_p2(0) = '1') else 
        ap_const_lv32_1;
    shl_ln841_18_fu_2299_p3 <= (select_ln65_99_fu_2292_p3 & ap_const_lv2_0);
    shl_ln841_19_fu_2340_p3 <= (select_ln65_102_fu_2333_p3 & ap_const_lv2_0);
    shl_ln841_20_fu_2381_p3 <= (select_ln65_105_fu_2374_p3 & ap_const_lv2_0);
    shl_ln841_21_fu_2422_p3 <= (select_ln65_108_fu_2415_p3 & ap_const_lv2_0);
    shl_ln841_22_fu_2463_p3 <= (select_ln65_111_fu_2456_p3 & ap_const_lv2_0);
    shl_ln841_23_fu_2504_p3 <= (select_ln65_114_fu_2497_p3 & ap_const_lv2_0);
    shl_ln841_24_fu_2545_p3 <= (select_ln65_117_fu_2538_p3 & ap_const_lv2_0);
    shl_ln841_25_fu_2586_p3 <= (select_ln65_120_fu_2579_p3 & ap_const_lv2_0);
    shl_ln841_26_fu_2627_p3 <= (select_ln65_123_fu_2620_p3 & ap_const_lv2_0);
    shl_ln841_s_fu_2258_p3 <= (select_ln65_96_fu_2251_p3 & ap_const_lv2_0);
    shl_ln_fu_2217_p3 <= (select_ln65_93_fu_2210_p3 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln115_23_fu_425_p4 <= layer8_out_dout(95 downto 90);
    trunc_ln115_24_fu_435_p4 <= layer8_out_dout(11 downto 6);
    trunc_ln115_25_fu_445_p4 <= layer8_out_dout(17 downto 12);
    trunc_ln115_26_fu_455_p4 <= layer8_out_dout(23 downto 18);
    trunc_ln115_27_fu_465_p4 <= layer8_out_dout(29 downto 24);
    trunc_ln115_28_fu_475_p4 <= layer8_out_dout(35 downto 30);
    trunc_ln115_29_fu_485_p4 <= layer8_out_dout(41 downto 36);
    trunc_ln115_30_fu_495_p4 <= layer8_out_dout(47 downto 42);
    trunc_ln115_31_fu_505_p4 <= layer8_out_dout(53 downto 48);
    trunc_ln115_32_fu_515_p4 <= layer8_out_dout(59 downto 54);
    trunc_ln115_33_fu_525_p4 <= layer8_out_dout(65 downto 60);
    trunc_ln115_34_fu_535_p4 <= layer8_out_dout(71 downto 66);
    trunc_ln115_35_fu_545_p4 <= layer8_out_dout(77 downto 72);
    trunc_ln115_36_fu_555_p4 <= layer8_out_dout(83 downto 78);
    trunc_ln115_fu_411_p1 <= layer8_out_dout(6 - 1 downto 0);
    trunc_ln115_s_fu_415_p4 <= layer8_out_dout(89 downto 84);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 <= layer8_out_dout(53 downto 48);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 <= layer8_out_dout(47 downto 42);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 <= layer8_out_dout(41 downto 36);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 <= layer8_out_dout(35 downto 30);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 <= layer8_out_dout(29 downto 24);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 <= layer8_out_dout(23 downto 18);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 <= layer8_out_dout(17 downto 12);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 <= layer8_out_dout(11 downto 6);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 <= layer8_out_dout(59 downto 54);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_100_fu_2311_p2 <= (icmp_ln1651_100_reg_2905 xor ap_const_lv1_1);
    xor_ln1651_101_fu_1515_p2 <= (icmp_ln1651_101_fu_1509_p2 xor ap_const_lv1_1);
    xor_ln1651_102_fu_2327_p2 <= (icmp_ln1651_102_fu_2322_p2 xor ap_const_lv1_1);
    xor_ln1651_103_fu_2352_p2 <= (icmp_ln1651_103_reg_2926 xor ap_const_lv1_1);
    xor_ln1651_104_fu_1573_p2 <= (icmp_ln1651_104_fu_1567_p2 xor ap_const_lv1_1);
    xor_ln1651_105_fu_2368_p2 <= (icmp_ln1651_105_fu_2363_p2 xor ap_const_lv1_1);
    xor_ln1651_106_fu_2393_p2 <= (icmp_ln1651_106_reg_2947 xor ap_const_lv1_1);
    xor_ln1651_107_fu_1631_p2 <= (icmp_ln1651_107_fu_1625_p2 xor ap_const_lv1_1);
    xor_ln1651_108_fu_2409_p2 <= (icmp_ln1651_108_fu_2404_p2 xor ap_const_lv1_1);
    xor_ln1651_109_fu_2434_p2 <= (icmp_ln1651_109_reg_2968 xor ap_const_lv1_1);
    xor_ln1651_110_fu_1689_p2 <= (icmp_ln1651_110_fu_1683_p2 xor ap_const_lv1_1);
    xor_ln1651_111_fu_2450_p2 <= (icmp_ln1651_111_fu_2445_p2 xor ap_const_lv1_1);
    xor_ln1651_112_fu_2475_p2 <= (icmp_ln1651_112_reg_2989 xor ap_const_lv1_1);
    xor_ln1651_113_fu_1747_p2 <= (icmp_ln1651_113_fu_1741_p2 xor ap_const_lv1_1);
    xor_ln1651_114_fu_2491_p2 <= (icmp_ln1651_114_fu_2486_p2 xor ap_const_lv1_1);
    xor_ln1651_115_fu_2516_p2 <= (icmp_ln1651_115_reg_3010 xor ap_const_lv1_1);
    xor_ln1651_116_fu_1805_p2 <= (icmp_ln1651_116_fu_1799_p2 xor ap_const_lv1_1);
    xor_ln1651_117_fu_2532_p2 <= (icmp_ln1651_117_fu_2527_p2 xor ap_const_lv1_1);
    xor_ln1651_118_fu_2557_p2 <= (icmp_ln1651_118_reg_3031 xor ap_const_lv1_1);
    xor_ln1651_119_fu_1863_p2 <= (icmp_ln1651_119_fu_1857_p2 xor ap_const_lv1_1);
    xor_ln1651_120_fu_2573_p2 <= (icmp_ln1651_120_fu_2568_p2 xor ap_const_lv1_1);
    xor_ln1651_121_fu_2598_p2 <= (icmp_ln1651_121_reg_3052 xor ap_const_lv1_1);
    xor_ln1651_122_fu_1921_p2 <= (icmp_ln1651_122_fu_1915_p2 xor ap_const_lv1_1);
    xor_ln1651_123_fu_2614_p2 <= (icmp_ln1651_123_fu_2609_p2 xor ap_const_lv1_1);
    xor_ln1651_124_fu_2639_p2 <= (icmp_ln1651_124_reg_3073 xor ap_const_lv1_1);
    xor_ln1651_125_fu_1979_p2 <= (icmp_ln1651_125_fu_1973_p2 xor ap_const_lv1_1);
    xor_ln1651_126_fu_2655_p2 <= (icmp_ln1651_126_fu_2650_p2 xor ap_const_lv1_1);
    xor_ln1651_80_fu_1109_p2 <= (icmp_ln1651_80_fu_1103_p2 xor ap_const_lv1_1);
    xor_ln1651_81_fu_2040_p2 <= (icmp_ln1651_81_fu_2035_p2 xor ap_const_lv1_1);
    xor_ln1651_82_fu_2065_p2 <= (icmp_ln1651_82_reg_2779 xor ap_const_lv1_1);
    xor_ln1651_83_fu_1167_p2 <= (icmp_ln1651_83_fu_1161_p2 xor ap_const_lv1_1);
    xor_ln1651_84_fu_2081_p2 <= (icmp_ln1651_84_fu_2076_p2 xor ap_const_lv1_1);
    xor_ln1651_85_fu_2106_p2 <= (icmp_ln1651_85_reg_2800 xor ap_const_lv1_1);
    xor_ln1651_86_fu_1225_p2 <= (icmp_ln1651_86_fu_1219_p2 xor ap_const_lv1_1);
    xor_ln1651_87_fu_2122_p2 <= (icmp_ln1651_87_fu_2117_p2 xor ap_const_lv1_1);
    xor_ln1651_88_fu_2147_p2 <= (icmp_ln1651_88_reg_2821 xor ap_const_lv1_1);
    xor_ln1651_89_fu_1283_p2 <= (icmp_ln1651_89_fu_1277_p2 xor ap_const_lv1_1);
    xor_ln1651_90_fu_2163_p2 <= (icmp_ln1651_90_fu_2158_p2 xor ap_const_lv1_1);
    xor_ln1651_91_fu_2188_p2 <= (icmp_ln1651_91_reg_2842 xor ap_const_lv1_1);
    xor_ln1651_92_fu_1341_p2 <= (icmp_ln1651_92_fu_1335_p2 xor ap_const_lv1_1);
    xor_ln1651_93_fu_2204_p2 <= (icmp_ln1651_93_fu_2199_p2 xor ap_const_lv1_1);
    xor_ln1651_94_fu_2229_p2 <= (icmp_ln1651_94_reg_2863 xor ap_const_lv1_1);
    xor_ln1651_95_fu_1399_p2 <= (icmp_ln1651_95_fu_1393_p2 xor ap_const_lv1_1);
    xor_ln1651_96_fu_2245_p2 <= (icmp_ln1651_96_fu_2240_p2 xor ap_const_lv1_1);
    xor_ln1651_97_fu_2270_p2 <= (icmp_ln1651_97_reg_2884 xor ap_const_lv1_1);
    xor_ln1651_98_fu_1457_p2 <= (icmp_ln1651_98_fu_1451_p2 xor ap_const_lv1_1);
    xor_ln1651_99_fu_2286_p2 <= (icmp_ln1651_99_fu_2281_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_2024_p2 <= (icmp_ln1651_reg_2758 xor ap_const_lv1_1);
    zext_ln48_4_fu_2102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_4_fu_2094_p3),16));
    zext_ln48_5_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_5_fu_2135_p3),16));
    zext_ln48_6_fu_2184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_6_fu_2176_p3),16));
    zext_ln48_fu_2061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_2053_p3),16));
    zext_ln837_19_fu_2266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_s_fu_2258_p3),16));
    zext_ln837_20_fu_2307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_18_fu_2299_p3),16));
    zext_ln837_21_fu_2348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_19_fu_2340_p3),16));
    zext_ln837_22_fu_2389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_20_fu_2381_p3),16));
    zext_ln837_23_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_21_fu_2422_p3),16));
    zext_ln837_24_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_22_fu_2463_p3),16));
    zext_ln837_25_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_23_fu_2504_p3),16));
    zext_ln837_26_fu_2553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_24_fu_2545_p3),16));
    zext_ln837_27_fu_2594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_25_fu_2586_p3),16));
    zext_ln837_28_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_26_fu_2627_p3),16));
    zext_ln837_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2217_p3),16));
end behav;
