- 👋 Hi, I’m Yashvardhan Singh Inda
- 👀 I’m interested in Digital Circuit Design, FPGA Programming
- 💞️ I’m looking to collaborate on Digital Design projects, Verilog-based hardware implementations, and FPGA-related challenges
- 📫 How to reach me: LinkedIn - https://www.linkedin.com/in/yashvardhan-singh-inda-444a85239
- 😄 Pronouns: He/Him

<!---
Y-S-I/Y-S-I is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
