Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Mitchell\Desktop\multicore\Embedded.qsys --block-symbol-file --output-directory=C:\Users\Mitchell\Desktop\multicore\Embedded --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading multicore/Embedded.qsys
Progress: Reading input file
Progress: Adding CPUMaster [altera_nios2_gen2 15.0]
Progress: Parameterizing module CPUMaster
Progress: Adding CPUSlave1 [altera_nios2_gen2 15.0]
Progress: Parameterizing module CPUSlave1
Progress: Adding CPUSlave2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module CPUSlave2
Progress: Adding JTAGMaster [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAGMaster
Progress: Adding JTAGSlave1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAGSlave1
Progress: Adding JTAGSlave2 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAGSlave2
Progress: Adding LEDGSlave1 [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDGSlave1
Progress: Adding LEDRSlave2 [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDRSlave2
Progress: Adding MEMMaster [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module MEMMaster
Progress: Adding MEMSlave1 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module MEMSlave1
Progress: Adding MEMSlave2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module MEMSlave2
Progress: Adding PIOSlave1 [altera_avalon_pio 15.0]
Progress: Parameterizing module PIOSlave1
Progress: Adding PIOSlave2 [altera_avalon_pio 15.0]
Progress: Parameterizing module PIOSlave2
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding mutex_0 [altera_avalon_mutex 15.0]
Progress: Parameterizing module mutex_0
Progress: Adding reg16_0 [reg16 1.0]
Progress: Parameterizing module reg16_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Embedded.PIOSlave1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Embedded.PIOSlave2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Embedded.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Mitchell\Desktop\multicore\Embedded.qsys --synthesis=VERILOG --output-directory=C:\Users\Mitchell\Desktop\multicore\Embedded\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading multicore/Embedded.qsys
Progress: Reading input file
Progress: Adding CPUMaster [altera_nios2_gen2 15.0]
Progress: Parameterizing module CPUMaster
Progress: Adding CPUSlave1 [altera_nios2_gen2 15.0]
Progress: Parameterizing module CPUSlave1
Progress: Adding CPUSlave2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module CPUSlave2
Progress: Adding JTAGMaster [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAGMaster
Progress: Adding JTAGSlave1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAGSlave1
Progress: Adding JTAGSlave2 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAGSlave2
Progress: Adding LEDGSlave1 [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDGSlave1
Progress: Adding LEDRSlave2 [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDRSlave2
Progress: Adding MEMMaster [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module MEMMaster
Progress: Adding MEMSlave1 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module MEMSlave1
Progress: Adding MEMSlave2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module MEMSlave2
Progress: Adding PIOSlave1 [altera_avalon_pio 15.0]
Progress: Parameterizing module PIOSlave1
Progress: Adding PIOSlave2 [altera_avalon_pio 15.0]
Progress: Parameterizing module PIOSlave2
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding mutex_0 [altera_avalon_mutex 15.0]
Progress: Parameterizing module mutex_0
Progress: Adding reg16_0 [reg16 1.0]
Progress: Parameterizing module reg16_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Embedded.PIOSlave1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Embedded.PIOSlave2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Embedded.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: Embedded: Generating Embedded "Embedded" for QUARTUS_SYNTH
Info: CPUMaster: "Embedded" instantiated altera_nios2_gen2 "CPUMaster"
Info: CPUSlave1: "Embedded" instantiated altera_nios2_gen2 "CPUSlave1"
Info: CPUSlave2: "Embedded" instantiated altera_nios2_gen2 "CPUSlave2"
Info: JTAGMaster: Starting RTL generation for module 'Embedded_JTAGMaster'
Info: JTAGMaster:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Embedded_JTAGMaster --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0001_JTAGMaster_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0001_JTAGMaster_gen//Embedded_JTAGMaster_component_configuration.pl  --do_build_sim=0  ]
Info: JTAGMaster: Done RTL generation for module 'Embedded_JTAGMaster'
Info: JTAGMaster: "Embedded" instantiated altera_avalon_jtag_uart "JTAGMaster"
Info: LEDGSlave1: Starting RTL generation for module 'Embedded_LEDGSlave1'
Info: LEDGSlave1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Embedded_LEDGSlave1 --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0002_LEDGSlave1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0002_LEDGSlave1_gen//Embedded_LEDGSlave1_component_configuration.pl  --do_build_sim=0  ]
Info: LEDGSlave1: Done RTL generation for module 'Embedded_LEDGSlave1'
Info: LEDGSlave1: "Embedded" instantiated altera_avalon_pio "LEDGSlave1"
Info: MEMMaster: Starting RTL generation for module 'Embedded_MEMMaster'
Info: MEMMaster:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Embedded_MEMMaster --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0003_MEMMaster_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0003_MEMMaster_gen//Embedded_MEMMaster_component_configuration.pl  --do_build_sim=0  ]
Info: MEMMaster: Done RTL generation for module 'Embedded_MEMMaster'
Info: MEMMaster: "Embedded" instantiated altera_avalon_onchip_memory2 "MEMMaster"
Info: MEMSlave1: Starting RTL generation for module 'Embedded_MEMSlave1'
Info: MEMSlave1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Embedded_MEMSlave1 --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0004_MEMSlave1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0004_MEMSlave1_gen//Embedded_MEMSlave1_component_configuration.pl  --do_build_sim=0  ]
Info: MEMSlave1: Done RTL generation for module 'Embedded_MEMSlave1'
Info: MEMSlave1: "Embedded" instantiated altera_avalon_onchip_memory2 "MEMSlave1"
Info: MEMSlave2: Starting RTL generation for module 'Embedded_MEMSlave2'
Info: MEMSlave2:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Embedded_MEMSlave2 --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0005_MEMSlave2_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0005_MEMSlave2_gen//Embedded_MEMSlave2_component_configuration.pl  --do_build_sim=0  ]
Info: MEMSlave2: Done RTL generation for module 'Embedded_MEMSlave2'
Info: MEMSlave2: "Embedded" instantiated altera_avalon_onchip_memory2 "MEMSlave2"
Info: PIOSlave1: Starting RTL generation for module 'Embedded_PIOSlave1'
Info: PIOSlave1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Embedded_PIOSlave1 --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0006_PIOSlave1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0006_PIOSlave1_gen//Embedded_PIOSlave1_component_configuration.pl  --do_build_sim=0  ]
Info: PIOSlave1: Done RTL generation for module 'Embedded_PIOSlave1'
Info: PIOSlave1: "Embedded" instantiated altera_avalon_pio "PIOSlave1"
Info: mutex_0: Starting RTL generation for module 'Embedded_mutex_0'
Info: mutex_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=Embedded_mutex_0 --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0007_mutex_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0007_mutex_0_gen//Embedded_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'Embedded_mutex_0'
Info: mutex_0: "Embedded" instantiated altera_avalon_mutex "mutex_0"
Info: reg16_0: "Embedded" instantiated reg16 "reg16_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Embedded" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Embedded" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "Embedded" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "Embedded" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "Embedded" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Embedded_CPUMaster_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Embedded_CPUMaster_cpu --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0013_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0013_cpu_gen//Embedded_CPUMaster_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.04 23:12:00 (*) Starting Nios II generation
Info: cpu: # 2015.12.04 23:12:00 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.04 23:12:03 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.04 23:12:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.04 23:12:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.04 23:12:03 (*)   Plaintext license not found.
Info: cpu: # 2015.12.04 23:12:03 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.12.04 23:12:06 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.04 23:12:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.04 23:12:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.04 23:12:06 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2015.12.04 23:12:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.04 23:12:06 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.04 23:12:06 (*)     Testbench
Info: cpu: # 2015.12.04 23:12:06 (*)     Instruction decoding
Info: cpu: # 2015.12.04 23:12:06 (*)       Instruction fields
Info: cpu: # 2015.12.04 23:12:06 (*)       Instruction decodes
Info: cpu: # 2015.12.04 23:12:07 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.12.04 23:12:07 (*)       Instruction controls
Info: cpu: # 2015.12.04 23:12:07 (*)     Pipeline frontend
Info: cpu: # 2015.12.04 23:12:07 (*)     Pipeline backend
Info: cpu: # 2015.12.04 23:12:11 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.04 23:12:14 (*)   Creating encrypted RTL
Info: cpu: # 2015.12.04 23:12:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Embedded_CPUMaster_cpu'
Info: cpu: "CPUMaster" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'Embedded_CPUSlave1_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Embedded_CPUSlave1_cpu --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0014_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0014_cpu_gen//Embedded_CPUSlave1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.04 23:12:16 (*) Starting Nios II generation
Info: cpu: # 2015.12.04 23:12:16 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.04 23:12:18 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.04 23:12:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.04 23:12:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.04 23:12:18 (*)   Plaintext license not found.
Info: cpu: # 2015.12.04 23:12:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.12.04 23:12:20 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.04 23:12:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.04 23:12:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.04 23:12:20 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2015.12.04 23:12:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.04 23:12:20 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.04 23:12:20 (*)     Testbench
Info: cpu: # 2015.12.04 23:12:20 (*)     Instruction decoding
Info: cpu: # 2015.12.04 23:12:20 (*)       Instruction fields
Info: cpu: # 2015.12.04 23:12:20 (*)       Instruction decodes
Info: cpu: # 2015.12.04 23:12:21 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.12.04 23:12:21 (*)       Instruction controls
Info: cpu: # 2015.12.04 23:12:21 (*)     Pipeline frontend
Info: cpu: # 2015.12.04 23:12:21 (*)     Pipeline backend
Info: cpu: # 2015.12.04 23:12:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.04 23:12:28 (*)   Creating encrypted RTL
Info: cpu: # 2015.12.04 23:12:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Embedded_CPUSlave1_cpu'
Info: cpu: "CPUSlave1" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'Embedded_CPUSlave2_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Embedded_CPUSlave2_cpu --dir=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0015_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Mitchell/AppData/Local/Temp/alt6774_1229893930299189994.dir/0015_cpu_gen//Embedded_CPUSlave2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.04 23:12:30 (*) Starting Nios II generation
Info: cpu: # 2015.12.04 23:12:30 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.04 23:12:32 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.04 23:12:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.04 23:12:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.04 23:12:32 (*)   Plaintext license not found.
Info: cpu: # 2015.12.04 23:12:32 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.12.04 23:12:34 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.04 23:12:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.04 23:12:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.04 23:12:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2015.12.04 23:12:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.04 23:12:34 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.04 23:12:34 (*)     Testbench
Info: cpu: # 2015.12.04 23:12:34 (*)     Instruction decoding
Info: cpu: # 2015.12.04 23:12:34 (*)       Instruction fields
Info: cpu: # 2015.12.04 23:12:34 (*)       Instruction decodes
Info: cpu: # 2015.12.04 23:12:35 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.12.04 23:12:35 (*)       Instruction controls
Info: cpu: # 2015.12.04 23:12:35 (*)     Pipeline frontend
Info: cpu: # 2015.12.04 23:12:35 (*)     Pipeline backend
Info: cpu: # 2015.12.04 23:12:39 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.04 23:12:42 (*)   Creating encrypted RTL
Info: cpu: # 2015.12.04 23:12:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Embedded_CPUSlave2_cpu'
Info: cpu: "CPUSlave2" instantiated altera_nios2_gen2_unit "cpu"
Info: CPUMaster_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPUMaster_data_master_translator"
Info: JTAGMaster_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAGMaster_avalon_jtag_slave_translator"
Info: CPUMaster_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPUMaster_data_master_agent"
Info: JTAGMaster_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAGMaster_avalon_jtag_slave_agent"
Info: JTAGMaster_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAGMaster_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_017: "mm_interconnect_0" instantiated altera_merlin_router "router_017"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: CPUMaster_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPUMaster_data_master_limiter"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_avalon_sc_fifo.v
Info: reg16_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "reg16_0_avalon_slave_0_burst_adapter"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_arbitrator.sv
Info: reg16_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "reg16_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Mitchell/Desktop/multicore/Embedded/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: Embedded: Done "Embedded" with 58 modules, 115 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
