Abstract An algorithm is proposed for finding test vectors, which provide for elevated energy consumption of a combinational logic circuit that is synthesized on the basis of a design custom-designed VLSI CMOS.