// Seed: 4201610175
module module_0 ();
  wire id_2;
  assign id_1 = 1;
  assign id_1 = 1;
  wire id_3;
  initial id_1 <= 1;
  localparam id_4 = -1 !== id_1;
  wire id_5;
  parameter id_6 = -1;
  wire id_7, id_8, id_9;
  id_10(
      id_1 % -1, -1, 1'b0
  );
  wire id_11, id_12;
endmodule
module module_1 ();
  wire id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    output uwire id_6,
    input  tri   id_7,
    input  wor   id_8,
    input  tri0  id_9,
    input  tri   id_10
);
  assign id_2 = -1;
  tri1 id_12, id_13, id_14, id_15 = id_15;
  assign id_14 = id_4;
  wire id_16;
  module_0 modCall_1 ();
  assign id_12 = -1'h0;
endmodule
