
digitalAudio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019fc0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b70  0801a160  0801a160  0001b160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801acd0  0801acd0  0001c15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801acd0  0801acd0  0001bcd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801acd8  0801acd8  0001c15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801acd8  0801acd8  0001bcd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801acdc  0801acdc  0001bcdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  0801ace0  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007f18  20000160  0801ae3c  0001c160  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008078  0801ae3c  0001d078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c15c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000312e3  00000000  00000000  0001c18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000084c0  00000000  00000000  0004d46f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027f0  00000000  00000000  00055930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e67  00000000  00000000  00058120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023825  00000000  00000000  00059f87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00039ced  00000000  00000000  0007d7ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a88e0  00000000  00000000  000b7499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fd79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aec0  00000000  00000000  0015fdbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0016ac7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801a148 	.word	0x0801a148

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0801a148 	.word	0x0801a148

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <AudioTask>:
extern osMessageQueueId_t audioQueueHandle;

// AudioCommand_t는 main.h에 정의됨

void AudioTask(void *argument)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08c      	sub	sp, #48	@ 0x30
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
    AudioCommand_t cmd;
    
    // 오디오 모듈 초기화
    Audio_Init();
 80005c4:	f000 f9ba 	bl	800093c <Audio_Init>

    for(;;)
    {
        // task_network.c에서 put한 messageQueue 확인
        if (osMessageQueueGet(audioQueueHandle, &cmd, NULL, 0) == osOK) {
 80005c8:	4b12      	ldr	r3, [pc, #72]	@ (8000614 <AudioTask+0x58>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	f107 010c 	add.w	r1, r7, #12
 80005d0:	2300      	movs	r3, #0
 80005d2:	2200      	movs	r2, #0
 80005d4:	f014 f8de 	bl	8014794 <osMessageQueueGet>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d10b      	bne.n	80005f6 <AudioTask+0x3a>
            if (cmd.command == 1) {
 80005de:	7b3b      	ldrb	r3, [r7, #12]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d106      	bne.n	80005f2 <AudioTask+0x36>
                // 녹음 시작
                Audio_StartRecording(cmd.filename);
 80005e4:	f107 030c 	add.w	r3, r7, #12
 80005e8:	3301      	adds	r3, #1
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fa4c 	bl	8000a88 <Audio_StartRecording>
 80005f0:	e001      	b.n	80005f6 <AudioTask+0x3a>
            } else {
                // 녹음 중지
                Audio_StopRecording();
 80005f2:	f000 faa7 	bl	8000b44 <Audio_StopRecording>
            }
        }

        // 오디오 데이터 처리
        // (Audio_Process 내부에서 버퍼 플래그 확인 후 SD 카드 쓰기 수행)
        Audio_Process();
 80005f6:	f000 fabd 	bl	8000b74 <Audio_Process>

        // 적절한 지연
        // 녹음 중일 때는 빠르게 반응해야 하므로 짧은 딜레이 또는 Yield
        if (Audio_GetState() == AUDIO_STATE_RECORDING) {
 80005fa:	f000 fb61 	bl	8000cc0 <Audio_GetState>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b01      	cmp	r3, #1
 8000602:	d103      	bne.n	800060c <AudioTask+0x50>
            osDelay(1); // 1ms 대기 (DMA 버퍼링 덕분에 충분함)
 8000604:	2001      	movs	r0, #1
 8000606:	f013 fe93 	bl	8014330 <osDelay>
 800060a:	e7dd      	b.n	80005c8 <AudioTask+0xc>
        } else {
            osDelay(100); // 대기 중일 때는 천천히
 800060c:	2064      	movs	r0, #100	@ 0x64
 800060e:	f013 fe8f 	bl	8014330 <osDelay>
        if (osMessageQueueGet(audioQueueHandle, &cmd, NULL, 0) == osOK) {
 8000612:	e7d9      	b.n	80005c8 <AudioTask+0xc>
 8000614:	200023f0 	.word	0x200023f0

08000618 <EspNtpTask>:
extern osMessageQueueId_t audioQueueHandle;

// AudioCommand_t is defined in main.h

void EspNtpTask(void *argument)
{
 8000618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061a:	b0c7      	sub	sp, #284	@ 0x11c
 800061c:	af06      	add	r7, sp, #24
 800061e:	6078      	str	r0, [r7, #4]
    uint8_t rx_buf[128];
    HAL_StatusTypeDef status;

    printf("[STM] Booting Network Task...\r\n");
 8000620:	48b5      	ldr	r0, [pc, #724]	@ (80008f8 <EspNtpTask+0x2e0>)
 8000622:	f018 f929 	bl	8018878 <puts>

    // Wait for ESP32 boot
    osDelay(5000); 
 8000626:	f241 3088 	movw	r0, #5000	@ 0x1388
 800062a:	f013 fe81 	bl	8014330 <osDelay>

    // Reset UART to clear noise
    __HAL_UART_DISABLE(&huart1);
 800062e:	4bb3      	ldr	r3, [pc, #716]	@ (80008fc <EspNtpTask+0x2e4>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	68da      	ldr	r2, [r3, #12]
 8000634:	4bb1      	ldr	r3, [pc, #708]	@ (80008fc <EspNtpTask+0x2e4>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800063c:	60da      	str	r2, [r3, #12]
    osDelay(10);
 800063e:	200a      	movs	r0, #10
 8000640:	f013 fe76 	bl	8014330 <osDelay>
    __HAL_UART_ENABLE(&huart1);
 8000644:	4bad      	ldr	r3, [pc, #692]	@ (80008fc <EspNtpTask+0x2e4>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	68da      	ldr	r2, [r3, #12]
 800064a:	4bac      	ldr	r3, [pc, #688]	@ (80008fc <EspNtpTask+0x2e4>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000652:	60da      	str	r2, [r3, #12]
    
    __HAL_UART_CLEAR_OREFLAG(&huart1);
 8000654:	2300      	movs	r3, #0
 8000656:	643b      	str	r3, [r7, #64]	@ 0x40
 8000658:	4ba8      	ldr	r3, [pc, #672]	@ (80008fc <EspNtpTask+0x2e4>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000660:	4ba6      	ldr	r3, [pc, #664]	@ (80008fc <EspNtpTask+0x2e4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	643b      	str	r3, [r7, #64]	@ 0x40
 8000668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    __HAL_UART_CLEAR_NEFLAG(&huart1);
 800066a:	2300      	movs	r3, #0
 800066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800066e:	4ba3      	ldr	r3, [pc, #652]	@ (80008fc <EspNtpTask+0x2e4>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000676:	4ba1      	ldr	r3, [pc, #644]	@ (80008fc <EspNtpTask+0x2e4>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800067e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    __HAL_UART_CLEAR_FEFLAG(&huart1);
 8000680:	2300      	movs	r3, #0
 8000682:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000684:	4b9d      	ldr	r3, [pc, #628]	@ (80008fc <EspNtpTask+0x2e4>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800068c:	4b9b      	ldr	r3, [pc, #620]	@ (80008fc <EspNtpTask+0x2e4>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	685b      	ldr	r3, [r3, #4]
 8000692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    
    // Flush buffer (with timeout to prevent infinite loop)
    uint8_t dummy;
    uint32_t flush_start = HAL_GetTick();
 8000696:	f001 fb41 	bl	8001d1c <HAL_GetTick>
 800069a:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
    while (HAL_UART_Receive(&huart1, &dummy, 1, 0) == HAL_OK) {
 800069e:	e007      	b.n	80006b0 <EspNtpTask+0x98>
        if (HAL_GetTick() - flush_start > 100) break; // Max 100ms flush
 80006a0:	f001 fb3c 	bl	8001d1c <HAL_GetTick>
 80006a4:	4602      	mov	r2, r0
 80006a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80006aa:	1ad3      	subs	r3, r2, r3
 80006ac:	2b64      	cmp	r3, #100	@ 0x64
 80006ae:	d80a      	bhi.n	80006c6 <EspNtpTask+0xae>
    while (HAL_UART_Receive(&huart1, &dummy, 1, 0) == HAL_OK) {
 80006b0:	f107 016b 	add.w	r1, r7, #107	@ 0x6b
 80006b4:	2300      	movs	r3, #0
 80006b6:	2201      	movs	r2, #1
 80006b8:	4890      	ldr	r0, [pc, #576]	@ (80008fc <EspNtpTask+0x2e4>)
 80006ba:	f007 fd37 	bl	800812c <HAL_UART_Receive>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d0ed      	beq.n	80006a0 <EspNtpTask+0x88>
 80006c4:	e000      	b.n	80006c8 <EspNtpTask+0xb0>
        if (HAL_GetTick() - flush_start > 100) break; // Max 100ms flush
 80006c6:	bf00      	nop
    }

    // --- NTP Sync Section ---
    printf("[STM] Requesting Time...\r\n");
 80006c8:	488d      	ldr	r0, [pc, #564]	@ (8000900 <EspNtpTask+0x2e8>)
 80006ca:	f018 f8d5 	bl	8018878 <puts>
    
    int retry_count = 0;
 80006ce:	2300      	movs	r3, #0
 80006d0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    while (retry_count < 5) {
 80006d4:	e099      	b.n	800080a <EspNtpTask+0x1f2>
        uint8_t req = 'T';
 80006d6:	2354      	movs	r3, #84	@ 0x54
 80006d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        HAL_UART_Transmit(&huart1, &req, 1, 100);
 80006dc:	f107 0137 	add.w	r1, r7, #55	@ 0x37
 80006e0:	2364      	movs	r3, #100	@ 0x64
 80006e2:	2201      	movs	r2, #1
 80006e4:	4885      	ldr	r0, [pc, #532]	@ (80008fc <EspNtpTask+0x2e4>)
 80006e6:	f007 fc96 	bl	8008016 <HAL_UART_Transmit>

        memset(rx_buf, 0, sizeof(rx_buf));
 80006ea:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80006ee:	2280      	movs	r2, #128	@ 0x80
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f018 f8c8 	bl	8018888 <memset>
        status = HAL_UART_Receive(&huart1, rx_buf, sizeof(rx_buf) - 1, 1500);
 80006f8:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 80006fc:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000700:	227f      	movs	r2, #127	@ 0x7f
 8000702:	487e      	ldr	r0, [pc, #504]	@ (80008fc <EspNtpTask+0x2e4>)
 8000704:	f007 fd12 	bl	800812c <HAL_UART_Receive>
 8000708:	4603      	mov	r3, r0
 800070a:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7

        char* p = strstr((char*)rx_buf, "TIME:");
 800070e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000712:	497c      	ldr	r1, [pc, #496]	@ (8000904 <EspNtpTask+0x2ec>)
 8000714:	4618      	mov	r0, r3
 8000716:	f018 f8bf 	bl	8018898 <strstr>
 800071a:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
        if (p) {
 800071e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d061      	beq.n	80007ea <EspNtpTask+0x1d2>
            printf("[STM] Raw Time String: %s", p);
 8000726:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 800072a:	4877      	ldr	r0, [pc, #476]	@ (8000908 <EspNtpTask+0x2f0>)
 800072c:	f018 f83c 	bl	80187a8 <iprintf>
            p += 5; // Skip "TIME:"
 8000730:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000734:	3305      	adds	r3, #5
 8000736:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
            
            int year = 0, month = 0, day = 0, hour = 0, min = 0, sec = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	633b      	str	r3, [r7, #48]	@ 0x30
 800073e:	2300      	movs	r3, #0
 8000740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000742:	2300      	movs	r3, #0
 8000744:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
 800074a:	2300      	movs	r3, #0
 800074c:	623b      	str	r3, [r7, #32]
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
            int parsed = sscanf(p, "%d-%d-%d %d:%d:%d", &year, &month, &day, &hour, &min, &sec);
 8000752:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000756:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800075a:	f107 031c 	add.w	r3, r7, #28
 800075e:	9303      	str	r3, [sp, #12]
 8000760:	f107 0320 	add.w	r3, r7, #32
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800076a:	9301      	str	r3, [sp, #4]
 800076c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	460b      	mov	r3, r1
 8000774:	4965      	ldr	r1, [pc, #404]	@ (800090c <EspNtpTask+0x2f4>)
 8000776:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 800077a:	f017 fee1 	bl	8018540 <siscanf>
 800077e:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec

            // Only accept if ALL 6 fields are parsed successfully
            if (parsed == 6) { 
 8000782:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000786:	2b06      	cmp	r3, #6
 8000788:	d129      	bne.n	80007de <EspNtpTask+0x1c6>
                app_time_t t = { (uint16_t)year, (uint8_t)month, (uint8_t)day, (uint8_t)hour, (uint8_t)min, (uint8_t)sec };
 800078a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800078c:	b29b      	uxth	r3, r3
 800078e:	82bb      	strh	r3, [r7, #20]
 8000790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000792:	b2db      	uxtb	r3, r3
 8000794:	75bb      	strb	r3, [r7, #22]
 8000796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000798:	b2db      	uxtb	r3, r3
 800079a:	75fb      	strb	r3, [r7, #23]
 800079c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	763b      	strb	r3, [r7, #24]
 80007a2:	6a3b      	ldr	r3, [r7, #32]
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	767b      	strb	r3, [r7, #25]
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	76bb      	strb	r3, [r7, #26]
                TimeService_SetRtcFromAppTime(&t);
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 f8c6 	bl	8001944 <TimeService_SetRtcFromAppTime>
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 80007b8:	8abb      	ldrh	r3, [r7, #20]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 80007ba:	4618      	mov	r0, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 80007bc:	7dbb      	ldrb	r3, [r7, #22]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 80007be:	461c      	mov	r4, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 80007c0:	7dfb      	ldrb	r3, [r7, #23]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 80007c2:	461d      	mov	r5, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 80007c4:	7e3b      	ldrb	r3, [r7, #24]
 80007c6:	7e7a      	ldrb	r2, [r7, #25]
 80007c8:	7eb9      	ldrb	r1, [r7, #26]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 80007ca:	9102      	str	r1, [sp, #8]
 80007cc:	9201      	str	r2, [sp, #4]
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	462b      	mov	r3, r5
 80007d2:	4622      	mov	r2, r4
 80007d4:	4601      	mov	r1, r0
 80007d6:	484e      	ldr	r0, [pc, #312]	@ (8000910 <EspNtpTask+0x2f8>)
 80007d8:	f017 ffe6 	bl	80187a8 <iprintf>
                break; // Success! Exit loop
 80007dc:	e01a      	b.n	8000814 <EspNtpTask+0x1fc>
            } else {
                printf("[STM] Partial/Invalid Time Received (Parsed: %d). Retrying...\r\n", parsed);
 80007de:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 80007e2:	484c      	ldr	r0, [pc, #304]	@ (8000914 <EspNtpTask+0x2fc>)
 80007e4:	f017 ffe0 	bl	80187a8 <iprintf>
 80007e8:	e006      	b.n	80007f8 <EspNtpTask+0x1e0>
            }
        } else {
            printf("[STM] No Response. Retrying (%d/5)...\r\n", retry_count + 1);
 80007ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80007ee:	3301      	adds	r3, #1
 80007f0:	4619      	mov	r1, r3
 80007f2:	4849      	ldr	r0, [pc, #292]	@ (8000918 <EspNtpTask+0x300>)
 80007f4:	f017 ffd8 	bl	80187a8 <iprintf>
        }
        
        retry_count++;
 80007f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80007fc:	3301      	adds	r3, #1
 80007fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
        osDelay(500); // Wait a bit before retry
 8000802:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000806:	f013 fd93 	bl	8014330 <osDelay>
    while (retry_count < 5) {
 800080a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800080e:	2b04      	cmp	r3, #4
 8000810:	f77f af61 	ble.w	80006d6 <EspNtpTask+0xbe>
    }

    if (retry_count == 5) {
 8000814:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000818:	2b05      	cmp	r3, #5
 800081a:	d102      	bne.n	8000822 <EspNtpTask+0x20a>
        printf("[STM] NTP Sync Failed. Using Default Time (00:00:00).\r\n");
 800081c:	483f      	ldr	r0, [pc, #252]	@ (800091c <EspNtpTask+0x304>)
 800081e:	f018 f82b 	bl	8018878 <puts>
    }

    (void)status; // Suppress unused warning

    // --- Command Wait Section ---
    printf("[STM] Listening for Web Commands...\r\n");
 8000822:	483f      	ldr	r0, [pc, #252]	@ (8000920 <EspNtpTask+0x308>)
 8000824:	f018 f828 	bl	8018878 <puts>
    
    AudioCommand_t web_cmd;
    uint8_t cmd_byte;

    while(1) {
        if (HAL_UART_Receive(&huart1, &cmd_byte, 1, 100) == HAL_OK) {
 8000828:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 800082c:	2364      	movs	r3, #100	@ 0x64
 800082e:	2201      	movs	r2, #1
 8000830:	4832      	ldr	r0, [pc, #200]	@ (80008fc <EspNtpTask+0x2e4>)
 8000832:	f007 fc7b 	bl	800812c <HAL_UART_Receive>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d158      	bne.n	80008ee <EspNtpTask+0x2d6>
            if (cmd_byte == 'R') {
 800083c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000840:	2b52      	cmp	r3, #82	@ 0x52
 8000842:	d13a      	bne.n	80008ba <EspNtpTask+0x2a2>
                printf("[STM] CMD: REC START\r\n");
 8000844:	4837      	ldr	r0, [pc, #220]	@ (8000924 <EspNtpTask+0x30c>)
 8000846:	f018 f817 	bl	8018878 <puts>
                
                // Get current time for filename
                app_time_t now;
                TimeService_GetNowLocal(&now, 0); // Already KST from ESP32
 800084a:	f107 030c 	add.w	r3, r7, #12
 800084e:	2100      	movs	r1, #0
 8000850:	4618      	mov	r0, r3
 8000852:	f001 f8e0 	bl	8001a16 <TimeService_GetNowLocal>

                // Prepare & Send Command with timestamped filename
                web_cmd.command = 1;
 8000856:	2301      	movs	r3, #1
 8000858:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 800085c:	89bb      	ldrh	r3, [r7, #12]
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 800085e:	469c      	mov	ip, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000860:	7bbb      	ldrb	r3, [r7, #14]
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000862:	461a      	mov	r2, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000864:	7bfb      	ldrb	r3, [r7, #15]
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000866:	4619      	mov	r1, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000868:	7c3b      	ldrb	r3, [r7, #16]
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 800086a:	461c      	mov	r4, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 800086c:	7c7b      	ldrb	r3, [r7, #17]
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 800086e:	461d      	mov	r5, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000870:	7cbb      	ldrb	r3, [r7, #18]
                snprintf(web_cmd.filename, 32, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000872:	461e      	mov	r6, r3
 8000874:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000878:	1c58      	adds	r0, r3, #1
 800087a:	9604      	str	r6, [sp, #16]
 800087c:	9503      	str	r5, [sp, #12]
 800087e:	9402      	str	r4, [sp, #8]
 8000880:	9101      	str	r1, [sp, #4]
 8000882:	9200      	str	r2, [sp, #0]
 8000884:	4663      	mov	r3, ip
 8000886:	4a28      	ldr	r2, [pc, #160]	@ (8000928 <EspNtpTask+0x310>)
 8000888:	2120      	movs	r1, #32
 800088a:	f017 fe23 	bl	80184d4 <sniprintf>
                
                printf("[STM] Target Filename: %s\r\n", web_cmd.filename);
 800088e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000892:	3301      	adds	r3, #1
 8000894:	4619      	mov	r1, r3
 8000896:	4825      	ldr	r0, [pc, #148]	@ (800092c <EspNtpTask+0x314>)
 8000898:	f017 ff86 	bl	80187a8 <iprintf>

                if (osMessageQueuePut(audioQueueHandle, &web_cmd, 0, 0) != osOK) {
 800089c:	4b24      	ldr	r3, [pc, #144]	@ (8000930 <EspNtpTask+0x318>)
 800089e:	6818      	ldr	r0, [r3, #0]
 80008a0:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80008a4:	2300      	movs	r3, #0
 80008a6:	2200      	movs	r2, #0
 80008a8:	f013 ff14 	bl	80146d4 <osMessageQueuePut>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d01d      	beq.n	80008ee <EspNtpTask+0x2d6>
                    printf("[STM] Queue Full!\r\n");
 80008b2:	4820      	ldr	r0, [pc, #128]	@ (8000934 <EspNtpTask+0x31c>)
 80008b4:	f017 ffe0 	bl	8018878 <puts>
 80008b8:	e019      	b.n	80008ee <EspNtpTask+0x2d6>
                }
            }
            else if (cmd_byte == 'S') {
 80008ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80008be:	2b53      	cmp	r3, #83	@ 0x53
 80008c0:	d115      	bne.n	80008ee <EspNtpTask+0x2d6>
                printf("[STM] CMD: REC STOP\r\n");
 80008c2:	481d      	ldr	r0, [pc, #116]	@ (8000938 <EspNtpTask+0x320>)
 80008c4:	f017 ffd8 	bl	8018878 <puts>
                
                web_cmd.command = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                memset(web_cmd.filename, 0, 32); // Clear filename for safety
 80008ce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008d2:	3301      	adds	r3, #1
 80008d4:	2220      	movs	r2, #32
 80008d6:	2100      	movs	r1, #0
 80008d8:	4618      	mov	r0, r3
 80008da:	f017 ffd5 	bl	8018888 <memset>
                
                osMessageQueuePut(audioQueueHandle, &web_cmd, 0, 0);
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <EspNtpTask+0x318>)
 80008e0:	6818      	ldr	r0, [r3, #0]
 80008e2:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80008e6:	2300      	movs	r3, #0
 80008e8:	2200      	movs	r2, #0
 80008ea:	f013 fef3 	bl	80146d4 <osMessageQueuePut>
            }
        }
        osDelay(10);
 80008ee:	200a      	movs	r0, #10
 80008f0:	f013 fd1e 	bl	8014330 <osDelay>
        if (HAL_UART_Receive(&huart1, &cmd_byte, 1, 100) == HAL_OK) {
 80008f4:	e798      	b.n	8000828 <EspNtpTask+0x210>
 80008f6:	bf00      	nop
 80008f8:	0801a160 	.word	0x0801a160
 80008fc:	20002660 	.word	0x20002660
 8000900:	0801a180 	.word	0x0801a180
 8000904:	0801a19c 	.word	0x0801a19c
 8000908:	0801a1a4 	.word	0x0801a1a4
 800090c:	0801a1c0 	.word	0x0801a1c0
 8000910:	0801a1d4 	.word	0x0801a1d4
 8000914:	0801a208 	.word	0x0801a208
 8000918:	0801a248 	.word	0x0801a248
 800091c:	0801a270 	.word	0x0801a270
 8000920:	0801a2a8 	.word	0x0801a2a8
 8000924:	0801a2d0 	.word	0x0801a2d0
 8000928:	0801a2e8 	.word	0x0801a2e8
 800092c:	0801a310 	.word	0x0801a310
 8000930:	200023f0 	.word	0x200023f0
 8000934:	0801a32c 	.word	0x0801a32c
 8000938:	0801a340 	.word	0x0801a340

0800093c <Audio_Init>:
    uint16_t bits_per_sample;
    char data_chunk_header[4];
    uint32_t data_size;
} WavHeader_t;

void Audio_Init(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
    currentState = AUDIO_STATE_IDLE;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <Audio_Init+0x7c>)
 8000944:	2200      	movs	r2, #0
 8000946:	701a      	strb	r2, [r3, #0]
    buf_half_ready = false;
 8000948:	4b1c      	ldr	r3, [pc, #112]	@ (80009bc <Audio_Init+0x80>)
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
    buf_full_ready = false;
 800094e:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <Audio_Init+0x84>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]

    // Wait for SD card power stabilization
    osDelay(200);
 8000954:	20c8      	movs	r0, #200	@ 0xc8
 8000956:	f013 fceb 	bl	8014330 <osDelay>

    // Mount SD Card (Retry mechanism)
    FRESULT res;
    for (int i = 0; i < 3; i++) {
 800095a:	2300      	movs	r3, #0
 800095c:	603b      	str	r3, [r7, #0]
 800095e:	e01d      	b.n	800099c <Audio_Init+0x60>
        res = f_mount(&SDFatFS, SDPath, 1);
 8000960:	2201      	movs	r2, #1
 8000962:	4918      	ldr	r1, [pc, #96]	@ (80009c4 <Audio_Init+0x88>)
 8000964:	4818      	ldr	r0, [pc, #96]	@ (80009c8 <Audio_Init+0x8c>)
 8000966:	f011 fdd3 	bl	8012510 <f_mount>
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
        if (res == FR_OK) {
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d106      	bne.n	8000982 <Audio_Init+0x46>
            printf("[AUDIO] SD Mount Success (Attempt %d)\r\n", i + 1);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	3301      	adds	r3, #1
 8000978:	4619      	mov	r1, r3
 800097a:	4814      	ldr	r0, [pc, #80]	@ (80009cc <Audio_Init+0x90>)
 800097c:	f017 ff14 	bl	80187a8 <iprintf>
            break;
 8000980:	e00f      	b.n	80009a2 <Audio_Init+0x66>
        }
        printf("[AUDIO] SD Mount Failed (Attempt %d/3). Error: %d. Retrying...\r\n", i + 1, res);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	79fa      	ldrb	r2, [r7, #7]
 8000988:	4619      	mov	r1, r3
 800098a:	4811      	ldr	r0, [pc, #68]	@ (80009d0 <Audio_Init+0x94>)
 800098c:	f017 ff0c 	bl	80187a8 <iprintf>
        osDelay(200);
 8000990:	20c8      	movs	r0, #200	@ 0xc8
 8000992:	f013 fccd 	bl	8014330 <osDelay>
    for (int i = 0; i < 3; i++) {
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	3301      	adds	r3, #1
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	2b02      	cmp	r3, #2
 80009a0:	ddde      	ble.n	8000960 <Audio_Init+0x24>
    }
    
    if (res != FR_OK) {
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d002      	beq.n	80009ae <Audio_Init+0x72>
        printf("[AUDIO] SD Mount Gave Up. Check Hardware.\r\n");
 80009a8:	480a      	ldr	r0, [pc, #40]	@ (80009d4 <Audio_Init+0x98>)
 80009aa:	f017 ff65 	bl	8018878 <puts>
    }
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	200023d8 	.word	0x200023d8
 80009bc:	2000217c 	.word	0x2000217c
 80009c0:	2000217d 	.word	0x2000217d
 80009c4:	200026f8 	.word	0x200026f8
 80009c8:	200026fc 	.word	0x200026fc
 80009cc:	0801a358 	.word	0x0801a358
 80009d0:	0801a380 	.word	0x0801a380
 80009d4:	0801a3c4 	.word	0x0801a3c4

080009d8 <WriteWavHeader>:

static void WriteWavHeader(uint32_t data_len) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08e      	sub	sp, #56	@ 0x38
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
    WavHeader_t header;
    UINT bw;

    header.riff[0] = 'R'; header.riff[1] = 'I'; header.riff[2] = 'F'; header.riff[3] = 'F';
 80009e0:	2352      	movs	r3, #82	@ 0x52
 80009e2:	733b      	strb	r3, [r7, #12]
 80009e4:	2349      	movs	r3, #73	@ 0x49
 80009e6:	737b      	strb	r3, [r7, #13]
 80009e8:	2346      	movs	r3, #70	@ 0x46
 80009ea:	73bb      	strb	r3, [r7, #14]
 80009ec:	2346      	movs	r3, #70	@ 0x46
 80009ee:	73fb      	strb	r3, [r7, #15]
    header.overall_size = data_len + sizeof(WavHeader_t) - 8;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3324      	adds	r3, #36	@ 0x24
 80009f4:	613b      	str	r3, [r7, #16]
    header.wave[0] = 'W'; header.wave[1] = 'A'; header.wave[2] = 'V'; header.wave[3] = 'E';
 80009f6:	2357      	movs	r3, #87	@ 0x57
 80009f8:	753b      	strb	r3, [r7, #20]
 80009fa:	2341      	movs	r3, #65	@ 0x41
 80009fc:	757b      	strb	r3, [r7, #21]
 80009fe:	2356      	movs	r3, #86	@ 0x56
 8000a00:	75bb      	strb	r3, [r7, #22]
 8000a02:	2345      	movs	r3, #69	@ 0x45
 8000a04:	75fb      	strb	r3, [r7, #23]
    header.fmt_chunk_marker[0] = 'f'; header.fmt_chunk_marker[1] = 'm'; header.fmt_chunk_marker[2] = 't'; header.fmt_chunk_marker[3] = ' ';
 8000a06:	2366      	movs	r3, #102	@ 0x66
 8000a08:	763b      	strb	r3, [r7, #24]
 8000a0a:	236d      	movs	r3, #109	@ 0x6d
 8000a0c:	767b      	strb	r3, [r7, #25]
 8000a0e:	2374      	movs	r3, #116	@ 0x74
 8000a10:	76bb      	strb	r3, [r7, #26]
 8000a12:	2320      	movs	r3, #32
 8000a14:	76fb      	strb	r3, [r7, #27]
    header.length_of_fmt = 16;
 8000a16:	2310      	movs	r3, #16
 8000a18:	61fb      	str	r3, [r7, #28]
    header.format_type = 1; // PCM
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	843b      	strh	r3, [r7, #32]
    header.channels = 1;    // Mono
 8000a1e:	2301      	movs	r3, #1
 8000a20:	847b      	strh	r3, [r7, #34]	@ 0x22
    header.sample_rate = 16000;
 8000a22:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8000a26:	627b      	str	r3, [r7, #36]	@ 0x24
    header.byterate = 16000 * 16 * 1 / 8; // SampleRate * BitsPerSample * Channels / 8
 8000a28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8000a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    header.block_align = 16 * 1 / 8;      // BitsPerSample * Channels / 8
 8000a2e:	2302      	movs	r3, #2
 8000a30:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    header.bits_per_sample = 16;
 8000a32:	2310      	movs	r3, #16
 8000a34:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    header.data_chunk_header[0] = 'd'; header.data_chunk_header[1] = 'a'; header.data_chunk_header[2] = 't'; header.data_chunk_header[3] = 'a';
 8000a36:	2364      	movs	r3, #100	@ 0x64
 8000a38:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8000a3c:	2361      	movs	r3, #97	@ 0x61
 8000a3e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8000a42:	2374      	movs	r3, #116	@ 0x74
 8000a44:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000a48:	2361      	movs	r3, #97	@ 0x61
 8000a4a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    header.data_size = data_len;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	637b      	str	r3, [r7, #52]	@ 0x34

    f_lseek(&wavFile, 0);
 8000a52:	f04f 0200 	mov.w	r2, #0
 8000a56:	f04f 0300 	mov.w	r3, #0
 8000a5a:	4809      	ldr	r0, [pc, #36]	@ (8000a80 <WriteWavHeader+0xa8>)
 8000a5c:	f012 fd8b 	bl	8013576 <f_lseek>
    f_write(&wavFile, &header, sizeof(WavHeader_t), &bw);
 8000a60:	f107 0308 	add.w	r3, r7, #8
 8000a64:	f107 010c 	add.w	r1, r7, #12
 8000a68:	222c      	movs	r2, #44	@ 0x2c
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <WriteWavHeader+0xa8>)
 8000a6c:	f012 f9bb 	bl	8012de6 <f_write>
    printf("[AUDIO] Wav Header Updated. DataLen: %lu\r\n", data_len);
 8000a70:	6879      	ldr	r1, [r7, #4]
 8000a72:	4804      	ldr	r0, [pc, #16]	@ (8000a84 <WriteWavHeader+0xac>)
 8000a74:	f017 fe98 	bl	80187a8 <iprintf>
}
 8000a78:	bf00      	nop
 8000a7a:	3738      	adds	r7, #56	@ 0x38
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20002180 	.word	0x20002180
 8000a84:	0801a3f0 	.word	0x0801a3f0

08000a88 <Audio_StartRecording>:

void Audio_StartRecording(const char* filename) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    if (currentState != AUDIO_STATE_IDLE) return;
 8000a90:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <Audio_StartRecording+0x94>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d13d      	bne.n	8000b14 <Audio_StartRecording+0x8c>

    printf("[AUDIO] Start Recording: %s\r\n", filename);
 8000a98:	6879      	ldr	r1, [r7, #4]
 8000a9a:	4821      	ldr	r0, [pc, #132]	@ (8000b20 <Audio_StartRecording+0x98>)
 8000a9c:	f017 fe84 	bl	80187a8 <iprintf>

    FRESULT res = f_open(&wavFile, filename, FA_WRITE | FA_CREATE_ALWAYS);
 8000aa0:	220a      	movs	r2, #10
 8000aa2:	6879      	ldr	r1, [r7, #4]
 8000aa4:	481f      	ldr	r0, [pc, #124]	@ (8000b24 <Audio_StartRecording+0x9c>)
 8000aa6:	f011 fd97 	bl	80125d8 <f_open>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	73fb      	strb	r3, [r7, #15]
    if (res != FR_OK) {
 8000aae:	7bfb      	ldrb	r3, [r7, #15]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d008      	beq.n	8000ac6 <Audio_StartRecording+0x3e>
        printf("[AUDIO] File Open Failed! Error: %d\r\n", res);
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	481b      	ldr	r0, [pc, #108]	@ (8000b28 <Audio_StartRecording+0xa0>)
 8000aba:	f017 fe75 	bl	80187a8 <iprintf>
        currentState = AUDIO_STATE_ERROR;
 8000abe:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <Audio_StartRecording+0x94>)
 8000ac0:	2203      	movs	r2, #3
 8000ac2:	701a      	strb	r2, [r3, #0]
        return;
 8000ac4:	e027      	b.n	8000b16 <Audio_StartRecording+0x8e>
    }
    // Reserve space for header
    f_lseek(&wavFile, sizeof(WavHeader_t));
 8000ac6:	f04f 022c 	mov.w	r2, #44	@ 0x2c
 8000aca:	f04f 0300 	mov.w	r3, #0
 8000ace:	4815      	ldr	r0, [pc, #84]	@ (8000b24 <Audio_StartRecording+0x9c>)
 8000ad0:	f012 fd51 	bl	8013576 <f_lseek>
    
    totalDataBytes = 0;
 8000ad4:	4b15      	ldr	r3, [pc, #84]	@ (8000b2c <Audio_StartRecording+0xa4>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
    buf_half_ready = false;
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <Audio_StartRecording+0xa8>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
    buf_full_ready = false;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	@ (8000b34 <Audio_StartRecording+0xac>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]

    if (HAL_I2S_Receive_DMA(&hi2s2, pcm_buffer, PCM_BUFFER_SIZE) != HAL_OK) {
 8000ae6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000aea:	4913      	ldr	r1, [pc, #76]	@ (8000b38 <Audio_StartRecording+0xb0>)
 8000aec:	4813      	ldr	r0, [pc, #76]	@ (8000b3c <Audio_StartRecording+0xb4>)
 8000aee:	f002 f943 	bl	8002d78 <HAL_I2S_Receive_DMA>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d009      	beq.n	8000b0c <Audio_StartRecording+0x84>
        printf("[AUDIO] I2S DMA Start Failed!\r\n");
 8000af8:	4811      	ldr	r0, [pc, #68]	@ (8000b40 <Audio_StartRecording+0xb8>)
 8000afa:	f017 febd 	bl	8018878 <puts>
        f_close(&wavFile);
 8000afe:	4809      	ldr	r0, [pc, #36]	@ (8000b24 <Audio_StartRecording+0x9c>)
 8000b00:	f012 fd0a 	bl	8013518 <f_close>
        currentState = AUDIO_STATE_ERROR;
 8000b04:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <Audio_StartRecording+0x94>)
 8000b06:	2203      	movs	r2, #3
 8000b08:	701a      	strb	r2, [r3, #0]
        return;
 8000b0a:	e004      	b.n	8000b16 <Audio_StartRecording+0x8e>
    }

    currentState = AUDIO_STATE_RECORDING;
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <Audio_StartRecording+0x94>)
 8000b0e:	2201      	movs	r2, #1
 8000b10:	701a      	strb	r2, [r3, #0]
 8000b12:	e000      	b.n	8000b16 <Audio_StartRecording+0x8e>
    if (currentState != AUDIO_STATE_IDLE) return;
 8000b14:	bf00      	nop
}
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200023d8 	.word	0x200023d8
 8000b20:	0801a41c 	.word	0x0801a41c
 8000b24:	20002180 	.word	0x20002180
 8000b28:	0801a43c 	.word	0x0801a43c
 8000b2c:	200023dc 	.word	0x200023dc
 8000b30:	2000217c 	.word	0x2000217c
 8000b34:	2000217d 	.word	0x2000217d
 8000b38:	2000017c 	.word	0x2000017c
 8000b3c:	200023f4 	.word	0x200023f4
 8000b40:	0801a464 	.word	0x0801a464

08000b44 <Audio_StopRecording>:

void Audio_StopRecording(void) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
    if (currentState == AUDIO_STATE_RECORDING) {
 8000b48:	4b07      	ldr	r3, [pc, #28]	@ (8000b68 <Audio_StopRecording+0x24>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d108      	bne.n	8000b62 <Audio_StopRecording+0x1e>
        HAL_I2S_DMAStop(&hi2s2);
 8000b50:	4806      	ldr	r0, [pc, #24]	@ (8000b6c <Audio_StopRecording+0x28>)
 8000b52:	f002 f9c9 	bl	8002ee8 <HAL_I2S_DMAStop>
        currentState = AUDIO_STATE_STOPPING;
 8000b56:	4b04      	ldr	r3, [pc, #16]	@ (8000b68 <Audio_StopRecording+0x24>)
 8000b58:	2202      	movs	r2, #2
 8000b5a:	701a      	strb	r2, [r3, #0]
        printf("[AUDIO] Stop Recording Request\r\n");
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <Audio_StopRecording+0x2c>)
 8000b5e:	f017 fe8b 	bl	8018878 <puts>
    }
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200023d8 	.word	0x200023d8
 8000b6c:	200023f4 	.word	0x200023f4
 8000b70:	0801a484 	.word	0x0801a484

08000b74 <Audio_Process>:

void Audio_Process(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
    UINT bw;
    
    if (currentState == AUDIO_STATE_RECORDING || currentState == AUDIO_STATE_STOPPING) {
 8000b7a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c6c <Audio_Process+0xf8>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d003      	beq.n	8000b8a <Audio_Process+0x16>
 8000b82:	4b3a      	ldr	r3, [pc, #232]	@ (8000c6c <Audio_Process+0xf8>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b02      	cmp	r3, #2
 8000b88:	d16b      	bne.n	8000c62 <Audio_Process+0xee>
        if (buf_half_ready) {
 8000b8a:	4b39      	ldr	r3, [pc, #228]	@ (8000c70 <Audio_Process+0xfc>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d012      	beq.n	8000bba <Audio_Process+0x46>
            buf_half_ready = false;
 8000b94:	4b36      	ldr	r3, [pc, #216]	@ (8000c70 <Audio_Process+0xfc>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
            // Write first half of the buffer (PCM_BUFFER_SIZE is in uint16_t, so multiply by 2 for bytes)
            if (f_write(&wavFile, &pcm_buffer[0], PCM_BUFFER_SIZE, &bw) == FR_OK) {
 8000b9a:	463b      	mov	r3, r7
 8000b9c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ba0:	4934      	ldr	r1, [pc, #208]	@ (8000c74 <Audio_Process+0x100>)
 8000ba2:	4835      	ldr	r0, [pc, #212]	@ (8000c78 <Audio_Process+0x104>)
 8000ba4:	f012 f91f 	bl	8012de6 <f_write>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d105      	bne.n	8000bba <Audio_Process+0x46>
                 totalDataBytes += bw;
 8000bae:	4b33      	ldr	r3, [pc, #204]	@ (8000c7c <Audio_Process+0x108>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a31      	ldr	r2, [pc, #196]	@ (8000c7c <Audio_Process+0x108>)
 8000bb8:	6013      	str	r3, [r2, #0]
            }
        }

        if (buf_full_ready) {
 8000bba:	4b31      	ldr	r3, [pc, #196]	@ (8000c80 <Audio_Process+0x10c>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d012      	beq.n	8000bea <Audio_Process+0x76>
            buf_full_ready = false;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c80 <Audio_Process+0x10c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
            // Write second half of the buffer
            if (f_write(&wavFile, &pcm_buffer[PCM_BUFFER_SIZE / 2], PCM_BUFFER_SIZE, &bw) == FR_OK) {
 8000bca:	463b      	mov	r3, r7
 8000bcc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bd0:	492c      	ldr	r1, [pc, #176]	@ (8000c84 <Audio_Process+0x110>)
 8000bd2:	4829      	ldr	r0, [pc, #164]	@ (8000c78 <Audio_Process+0x104>)
 8000bd4:	f012 f907 	bl	8012de6 <f_write>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d105      	bne.n	8000bea <Audio_Process+0x76>
                 totalDataBytes += bw;
 8000bde:	4b27      	ldr	r3, [pc, #156]	@ (8000c7c <Audio_Process+0x108>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a25      	ldr	r2, [pc, #148]	@ (8000c7c <Audio_Process+0x108>)
 8000be8:	6013      	str	r3, [r2, #0]
            }
        }

        if (currentState == AUDIO_STATE_STOPPING && !buf_half_ready && !buf_full_ready) {
 8000bea:	4b20      	ldr	r3, [pc, #128]	@ (8000c6c <Audio_Process+0xf8>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d137      	bne.n	8000c62 <Audio_Process+0xee>
 8000bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c70 <Audio_Process+0xfc>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	f083 0301 	eor.w	r3, r3, #1
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d02f      	beq.n	8000c62 <Audio_Process+0xee>
 8000c02:	4b1f      	ldr	r3, [pc, #124]	@ (8000c80 <Audio_Process+0x10c>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	f083 0301 	eor.w	r3, r3, #1
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d027      	beq.n	8000c62 <Audio_Process+0xee>
            WriteWavHeader(totalDataBytes);
 8000c12:	4b1a      	ldr	r3, [pc, #104]	@ (8000c7c <Audio_Process+0x108>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fede 	bl	80009d8 <WriteWavHeader>
            
            // Force flush to SD card
            FRESULT res_sync = f_sync(&wavFile);
 8000c1c:	4816      	ldr	r0, [pc, #88]	@ (8000c78 <Audio_Process+0x104>)
 8000c1e:	f012 fac5 	bl	80131ac <f_sync>
 8000c22:	4603      	mov	r3, r0
 8000c24:	71fb      	strb	r3, [r7, #7]
            FRESULT res_close = f_close(&wavFile);
 8000c26:	4814      	ldr	r0, [pc, #80]	@ (8000c78 <Audio_Process+0x104>)
 8000c28:	f012 fc76 	bl	8013518 <f_close>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	71bb      	strb	r3, [r7, #6]
            
            if (res_sync == FR_OK && res_close == FR_OK) {
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d10c      	bne.n	8000c50 <Audio_Process+0xdc>
 8000c36:	79bb      	ldrb	r3, [r7, #6]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d109      	bne.n	8000c50 <Audio_Process+0xdc>
                printf("[AUDIO] Recording Completely Stopped. Size: %lu bytes\r\n", totalDataBytes);
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c7c <Audio_Process+0x108>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	4811      	ldr	r0, [pc, #68]	@ (8000c88 <Audio_Process+0x114>)
 8000c44:	f017 fdb0 	bl	80187a8 <iprintf>
                currentState = AUDIO_STATE_IDLE;
 8000c48:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <Audio_Process+0xf8>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
                printf("[AUDIO] File Close Failed! SyncErr: %d, CloseErr: %d\r\n", res_sync, res_close);
                currentState = AUDIO_STATE_ERROR;
            }
        }
    }
}
 8000c4e:	e008      	b.n	8000c62 <Audio_Process+0xee>
                printf("[AUDIO] File Close Failed! SyncErr: %d, CloseErr: %d\r\n", res_sync, res_close);
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	79ba      	ldrb	r2, [r7, #6]
 8000c54:	4619      	mov	r1, r3
 8000c56:	480d      	ldr	r0, [pc, #52]	@ (8000c8c <Audio_Process+0x118>)
 8000c58:	f017 fda6 	bl	80187a8 <iprintf>
                currentState = AUDIO_STATE_ERROR;
 8000c5c:	4b03      	ldr	r3, [pc, #12]	@ (8000c6c <Audio_Process+0xf8>)
 8000c5e:	2203      	movs	r2, #3
 8000c60:	701a      	strb	r2, [r3, #0]
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200023d8 	.word	0x200023d8
 8000c70:	2000217c 	.word	0x2000217c
 8000c74:	2000017c 	.word	0x2000017c
 8000c78:	20002180 	.word	0x20002180
 8000c7c:	200023dc 	.word	0x200023dc
 8000c80:	2000217d 	.word	0x2000217d
 8000c84:	2000117c 	.word	0x2000117c
 8000c88:	0801a4a4 	.word	0x0801a4a4
 8000c8c:	0801a4dc 	.word	0x0801a4dc

08000c90 <Audio_I2S_HalfCpltCallback>:

void Audio_I2S_HalfCpltCallback(void) {
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
    buf_half_ready = true;
 8000c94:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <Audio_I2S_HalfCpltCallback+0x14>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	701a      	strb	r2, [r3, #0]
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	2000217c 	.word	0x2000217c

08000ca8 <Audio_I2S_CpltCallback>:

void Audio_I2S_CpltCallback(void) {
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
    buf_full_ready = true;
 8000cac:	4b03      	ldr	r3, [pc, #12]	@ (8000cbc <Audio_I2S_CpltCallback+0x14>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	701a      	strb	r2, [r3, #0]
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	2000217d 	.word	0x2000217d

08000cc0 <Audio_GetState>:

AudioState_t Audio_GetState(void) {
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
    return currentState;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <Audio_GetState+0x14>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	200023d8 	.word	0x200023d8

08000cd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d50 <MX_DMA_Init+0x78>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8000d50 <MX_DMA_Init+0x78>)
 8000ce8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cee:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <MX_DMA_Init+0x78>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	603b      	str	r3, [r7, #0]
 8000cfe:	4b14      	ldr	r3, [pc, #80]	@ (8000d50 <MX_DMA_Init+0x78>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d02:	4a13      	ldr	r2, [pc, #76]	@ (8000d50 <MX_DMA_Init+0x78>)
 8000d04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0a:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <MX_DMA_Init+0x78>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2105      	movs	r1, #5
 8000d1a:	200e      	movs	r0, #14
 8000d1c:	f001 f909 	bl	8001f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d20:	200e      	movs	r0, #14
 8000d22:	f001 f922 	bl	8001f6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2105      	movs	r1, #5
 8000d2a:	203b      	movs	r0, #59	@ 0x3b
 8000d2c:	f001 f901 	bl	8001f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000d30:	203b      	movs	r0, #59	@ 0x3b
 8000d32:	f001 f91a 	bl	8001f6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2105      	movs	r1, #5
 8000d3a:	2045      	movs	r0, #69	@ 0x45
 8000d3c:	f001 f8f9 	bl	8001f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000d40:	2045      	movs	r0, #69	@ 0x45
 8000d42:	f001 f912 	bl	8001f6a <HAL_NVIC_EnableIRQ>

}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023800 	.word	0x40023800

08000d54 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of audioQueue */
  audioQueueHandle = osMessageQueueNew (16, sizeof(AudioCommand_t), &audioQueue_attributes);
 8000d58:	4a14      	ldr	r2, [pc, #80]	@ (8000dac <MX_FREERTOS_Init+0x58>)
 8000d5a:	2121      	movs	r1, #33	@ 0x21
 8000d5c:	2010      	movs	r0, #16
 8000d5e:	f013 fc45 	bl	80145ec <osMessageQueueNew>
 8000d62:	4603      	mov	r3, r0
 8000d64:	4a12      	ldr	r2, [pc, #72]	@ (8000db0 <MX_FREERTOS_Init+0x5c>)
 8000d66:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000d68:	4a12      	ldr	r2, [pc, #72]	@ (8000db4 <MX_FREERTOS_Init+0x60>)
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <MX_FREERTOS_Init+0x64>)
 8000d6e:	f013 fa46 	bl	80141fe <osThreadNew>
 8000d72:	4603      	mov	r3, r0
 8000d74:	4a11      	ldr	r2, [pc, #68]	@ (8000dbc <MX_FREERTOS_Init+0x68>)
 8000d76:	6013      	str	r3, [r2, #0]

  /* creation of AudioTask */
  AudioTaskHandle = osThreadNew(Audio, NULL, &AudioTask_attributes);
 8000d78:	4a11      	ldr	r2, [pc, #68]	@ (8000dc0 <MX_FREERTOS_Init+0x6c>)
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4811      	ldr	r0, [pc, #68]	@ (8000dc4 <MX_FREERTOS_Init+0x70>)
 8000d7e:	f013 fa3e 	bl	80141fe <osThreadNew>
 8000d82:	4603      	mov	r3, r0
 8000d84:	4a10      	ldr	r2, [pc, #64]	@ (8000dc8 <MX_FREERTOS_Init+0x74>)
 8000d86:	6013      	str	r3, [r2, #0]

  /* creation of UiTask */
  UiTaskHandle = osThreadNew(Ui, NULL, &UiTask_attributes);
 8000d88:	4a10      	ldr	r2, [pc, #64]	@ (8000dcc <MX_FREERTOS_Init+0x78>)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4810      	ldr	r0, [pc, #64]	@ (8000dd0 <MX_FREERTOS_Init+0x7c>)
 8000d8e:	f013 fa36 	bl	80141fe <osThreadNew>
 8000d92:	4603      	mov	r3, r0
 8000d94:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd4 <MX_FREERTOS_Init+0x80>)
 8000d96:	6013      	str	r3, [r2, #0]

  /* creation of NtpTask */
  NtpTaskHandle = osThreadNew(Ntp, NULL, &NtpTask_attributes);
 8000d98:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd8 <MX_FREERTOS_Init+0x84>)
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	480f      	ldr	r0, [pc, #60]	@ (8000ddc <MX_FREERTOS_Init+0x88>)
 8000d9e:	f013 fa2e 	bl	80141fe <osThreadNew>
 8000da2:	4603      	mov	r3, r0
 8000da4:	4a0e      	ldr	r2, [pc, #56]	@ (8000de0 <MX_FREERTOS_Init+0x8c>)
 8000da6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	0801a6d0 	.word	0x0801a6d0
 8000db0:	200023f0 	.word	0x200023f0
 8000db4:	0801a640 	.word	0x0801a640
 8000db8:	08000de5 	.word	0x08000de5
 8000dbc:	200023e0 	.word	0x200023e0
 8000dc0:	0801a664 	.word	0x0801a664
 8000dc4:	08000dfb 	.word	0x08000dfb
 8000dc8:	200023e4 	.word	0x200023e4
 8000dcc:	0801a688 	.word	0x0801a688
 8000dd0:	08000e11 	.word	0x08000e11
 8000dd4:	200023e8 	.word	0x200023e8
 8000dd8:	0801a6ac 	.word	0x0801a6ac
 8000ddc:	08000e1d 	.word	0x08000e1d
 8000de0:	200023ec 	.word	0x200023ec

08000de4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000dec:	f016 fe74 	bl	8017ad8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  for(;;)
  {
    osDelay(1000); // 시스템 생존 확인용 (Heartbeat)
 8000df0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000df4:	f013 fa9c 	bl	8014330 <osDelay>
 8000df8:	e7fa      	b.n	8000df0 <StartDefaultTask+0xc>

08000dfa <Audio>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Audio */
void Audio(void *argument)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Audio */
  // 실제 로직은 App/task_audio.c에 있음
  AudioTask(argument);
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff fbda 	bl	80005bc <AudioTask>
  /* USER CODE END Audio */
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <Ui>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Ui */
void Ui(void *argument)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Ui */
  // 실제 로직은 App/task_ui.c에 있음
  // UiTask(argument);
  osThreadExit();
 8000e18:	f013 fa83 	bl	8014322 <osThreadExit>

08000e1c <Ntp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Ntp */
void Ntp(void *argument)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Ntp */
  // 실제 로직은 App/task_network.c에 있음
  EspNtpTask(argument);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff fbf7 	bl	8000618 <EspNtpTask>
  /* USER CODE END Ntp */
}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08a      	sub	sp, #40	@ 0x28
 8000e38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
 8000e48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	4b26      	ldr	r3, [pc, #152]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	4a25      	ldr	r2, [pc, #148]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5a:	4b23      	ldr	r3, [pc, #140]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e70:	f043 0302 	orr.w	r3, r3, #2
 8000e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	4b18      	ldr	r3, [pc, #96]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	4a17      	ldr	r2, [pc, #92]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e92:	4b15      	ldr	r3, [pc, #84]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	f003 0304 	and.w	r3, r3, #4
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	4a10      	ldr	r2, [pc, #64]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000ea8:	f043 0308 	orr.w	r3, r3, #8
 8000eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <MX_GPIO_Init+0xb4>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2140      	movs	r1, #64	@ 0x40
 8000ebe:	480b      	ldr	r0, [pc, #44]	@ (8000eec <MX_GPIO_Init+0xb8>)
 8000ec0:	f001 fe00 	bl	8002ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ec4:	2340      	movs	r3, #64	@ 0x40
 8000ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4804      	ldr	r0, [pc, #16]	@ (8000eec <MX_GPIO_Init+0xb8>)
 8000edc:	f001 fc6e 	bl	80027bc <HAL_GPIO_Init>

}
 8000ee0:	bf00      	nop
 8000ee2:	3728      	adds	r7, #40	@ 0x28
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020400 	.word	0x40020400

08000ef0 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000ef6:	4a14      	ldr	r2, [pc, #80]	@ (8000f48 <MX_I2S2_Init+0x58>)
 8000ef8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000efa:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000efc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f00:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000f08:	4b0e      	ldr	r3, [pc, #56]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000f14:	4b0b      	ldr	r3, [pc, #44]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f16:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000f1a:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000f1c:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000f22:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000f2e:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <MX_I2S2_Init+0x54>)
 8000f30:	f001 fde2 	bl	8002af8 <HAL_I2S_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000f3a:	f000 f979 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200023f4 	.word	0x200023f4
 8000f48:	40003800 	.word	0x40003800

08000f4c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b090      	sub	sp, #64	@ 0x40
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
 8000f74:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI2)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a3f      	ldr	r2, [pc, #252]	@ (8001078 <HAL_I2S_MspInit+0x12c>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d176      	bne.n	800106e <HAL_I2S_MspInit+0x122>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000f80:	2301      	movs	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000f84:	23c0      	movs	r3, #192	@ 0xc0
 8000f86:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8000f88:	2310      	movs	r3, #16
 8000f8a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4618      	mov	r0, r3
 8000f96:	f004 fc49 	bl	800582c <HAL_RCCEx_PeriphCLKConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8000fa0:	f000 f946 	bl	8001230 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	4b34      	ldr	r3, [pc, #208]	@ (800107c <HAL_I2S_MspInit+0x130>)
 8000faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fac:	4a33      	ldr	r2, [pc, #204]	@ (800107c <HAL_I2S_MspInit+0x130>)
 8000fae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb4:	4b31      	ldr	r3, [pc, #196]	@ (800107c <HAL_I2S_MspInit+0x130>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <HAL_I2S_MspInit+0x130>)
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc8:	4a2c      	ldr	r2, [pc, #176]	@ (800107c <HAL_I2S_MspInit+0x130>)
 8000fca:	f043 0302 	orr.w	r3, r3, #2
 8000fce:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd0:	4b2a      	ldr	r3, [pc, #168]	@ (800107c <HAL_I2S_MspInit+0x130>)
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000fdc:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fea:	2303      	movs	r3, #3
 8000fec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fee:	2305      	movs	r3, #5
 8000ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4821      	ldr	r0, [pc, #132]	@ (8001080 <HAL_I2S_MspInit+0x134>)
 8000ffa:	f001 fbdf 	bl	80027bc <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001000:	4a21      	ldr	r2, [pc, #132]	@ (8001088 <HAL_I2S_MspInit+0x13c>)
 8001002:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001006:	2200      	movs	r2, #0
 8001008:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001010:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001016:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001018:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800101c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001020:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001024:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001026:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001028:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800102c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800102e:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001030:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001034:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001038:	2200      	movs	r2, #0
 800103a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 800103e:	2200      	movs	r2, #0
 8001040:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001042:	4810      	ldr	r0, [pc, #64]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001044:	f000 ffac 	bl	8001fa0 <HAL_DMA_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 800104e:	f000 f8ef 	bl	8001230 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a0b      	ldr	r2, [pc, #44]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 8001056:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001058:	4a0a      	ldr	r2, [pc, #40]	@ (8001084 <HAL_I2S_MspInit+0x138>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2105      	movs	r1, #5
 8001062:	2024      	movs	r0, #36	@ 0x24
 8001064:	f000 ff65 	bl	8001f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001068:	2024      	movs	r0, #36	@ 0x24
 800106a:	f000 ff7e 	bl	8001f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800106e:	bf00      	nop
 8001070:	3740      	adds	r7, #64	@ 0x40
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40003800 	.word	0x40003800
 800107c:	40023800 	.word	0x40023800
 8001080:	40020400 	.word	0x40020400
 8001084:	2000243c 	.word	0x2000243c
 8001088:	40026058 	.word	0x40026058

0800108c <_write>:
#include <stdio.h>

extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
  hstatus = HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	b29a      	uxth	r2, r3
 800109c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010a0:	68b9      	ldr	r1, [r7, #8]
 80010a2:	4808      	ldr	r0, [pc, #32]	@ (80010c4 <_write+0x38>)
 80010a4:	f006 ffb7 	bl	8008016 <HAL_UART_Transmit>
 80010a8:	4603      	mov	r3, r0
 80010aa:	75fb      	strb	r3, [r7, #23]
  if (hstatus == HAL_OK) return len;
 80010ac:	7dfb      	ldrb	r3, [r7, #23]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <_write+0x2a>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	e001      	b.n	80010ba <_write+0x2e>
  else return -1;
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200026a8 	.word	0x200026a8

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010cc:	f000 fdc0 	bl	8001c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d0:	f000 f820 	bl	8001114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d4:	f7ff feae 	bl	8000e34 <MX_GPIO_Init>
  MX_DMA_Init();
 80010d8:	f7ff fdfe 	bl	8000cd8 <MX_DMA_Init>
  MX_I2S2_Init();
 80010dc:	f7ff ff08 	bl	8000ef0 <MX_I2S2_Init>
  MX_RTC_Init();
 80010e0:	f000 f8ac 	bl	800123c <MX_RTC_Init>
  MX_SPI1_Init();
 80010e4:	f000 fa44 	bl	8001570 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80010e8:	f000 fca8 	bl	8001a3c <MX_USART1_UART_Init>
  MX_FATFS_Init();
 80010ec:	f00a f8b4 	bl	800b258 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 80010f0:	f000 fcce 	bl	8001a90 <MX_USART2_UART_Init>
  MX_SDIO_SD_Init();
 80010f4:	f000 f928 	bl	8001348 <MX_SDIO_SD_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n[SYSTEM] Booting Digital Audio Recorder (RTOS Mode)...\r\n");
 80010f8:	4805      	ldr	r0, [pc, #20]	@ (8001110 <main+0x48>)
 80010fa:	f017 fbbd 	bl	8018878 <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80010fe:	f012 fffd 	bl	80140fc <osKernelInitialize>
  MX_FREERTOS_Init();
 8001102:	f7ff fe27 	bl	8000d54 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001106:	f013 f83f 	bl	8014188 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800110a:	bf00      	nop
 800110c:	e7fd      	b.n	800110a <main+0x42>
 800110e:	bf00      	nop
 8001110:	0801a548 	.word	0x0801a548

08001114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b094      	sub	sp, #80	@ 0x50
 8001118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800111a:	f107 0320 	add.w	r3, r7, #32
 800111e:	2230      	movs	r2, #48	@ 0x30
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f017 fbb0 	bl	8018888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001128:	f107 030c 	add.w	r3, r7, #12
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001138:	2300      	movs	r3, #0
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	4b28      	ldr	r3, [pc, #160]	@ (80011e0 <SystemClock_Config+0xcc>)
 800113e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001140:	4a27      	ldr	r2, [pc, #156]	@ (80011e0 <SystemClock_Config+0xcc>)
 8001142:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001146:	6413      	str	r3, [r2, #64]	@ 0x40
 8001148:	4b25      	ldr	r3, [pc, #148]	@ (80011e0 <SystemClock_Config+0xcc>)
 800114a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001154:	2300      	movs	r3, #0
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	4b22      	ldr	r3, [pc, #136]	@ (80011e4 <SystemClock_Config+0xd0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a21      	ldr	r2, [pc, #132]	@ (80011e4 <SystemClock_Config+0xd0>)
 800115e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001162:	6013      	str	r3, [r2, #0]
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <SystemClock_Config+0xd0>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001170:	230a      	movs	r3, #10
 8001172:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001174:	2301      	movs	r3, #1
 8001176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001178:	2310      	movs	r3, #16
 800117a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800117c:	2301      	movs	r3, #1
 800117e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001180:	2302      	movs	r3, #2
 8001182:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001184:	2300      	movs	r3, #0
 8001186:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001188:	2310      	movs	r3, #16
 800118a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800118c:	23c0      	movs	r3, #192	@ 0xc0
 800118e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001190:	2302      	movs	r3, #2
 8001192:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001194:	2304      	movs	r3, #4
 8001196:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001198:	f107 0320 	add.w	r3, r7, #32
 800119c:	4618      	mov	r0, r3
 800119e:	f003 feed 	bl	8004f7c <HAL_RCC_OscConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011a8:	f000 f842 	bl	8001230 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ac:	230f      	movs	r3, #15
 80011ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011b0:	2300      	movs	r3, #0
 80011b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f004 f950 	bl	800546c <HAL_RCC_ClockConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011d2:	f000 f82d 	bl	8001230 <Error_Handler>
  }
}
 80011d6:	bf00      	nop
 80011d8:	3750      	adds	r7, #80	@ 0x50
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40023800 	.word	0x40023800
 80011e4:	40007000 	.word	0x40007000

080011e8 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

// I2S DMA 수신 절반 완료 콜백
 void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	 // 만약 I2S2를 사용 중이라면 Instance == SPI2 입니다.
	if(hi2s->Instance == SPI2) {
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <HAL_I2S_RxHalfCpltCallback+0x20>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d101      	bne.n	80011fe <HAL_I2S_RxHalfCpltCallback+0x16>
		Audio_I2S_HalfCpltCallback();
 80011fa:	f7ff fd49 	bl	8000c90 <Audio_I2S_HalfCpltCallback>
	}
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40003800 	.word	0x40003800

0800120c <HAL_I2S_RxCpltCallback>:

// I2S DMA 수신 전체 완료 콜백
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance == SPI2)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a04      	ldr	r2, [pc, #16]	@ (800122c <HAL_I2S_RxCpltCallback+0x20>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_I2S_RxCpltCallback+0x16>
		Audio_I2S_CpltCallback();
 800121e:	f7ff fd43 	bl	8000ca8 <Audio_I2S_CpltCallback>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40003800 	.word	0x40003800

08001230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001234:	b672      	cpsid	i
}
 8001236:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <Error_Handler+0x8>

0800123c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001250:	2300      	movs	r3, #0
 8001252:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001254:	4b24      	ldr	r3, [pc, #144]	@ (80012e8 <MX_RTC_Init+0xac>)
 8001256:	4a25      	ldr	r2, [pc, #148]	@ (80012ec <MX_RTC_Init+0xb0>)
 8001258:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800125a:	4b23      	ldr	r3, [pc, #140]	@ (80012e8 <MX_RTC_Init+0xac>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001260:	4b21      	ldr	r3, [pc, #132]	@ (80012e8 <MX_RTC_Init+0xac>)
 8001262:	227f      	movs	r2, #127	@ 0x7f
 8001264:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001266:	4b20      	ldr	r3, [pc, #128]	@ (80012e8 <MX_RTC_Init+0xac>)
 8001268:	22ff      	movs	r2, #255	@ 0xff
 800126a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800126c:	4b1e      	ldr	r3, [pc, #120]	@ (80012e8 <MX_RTC_Init+0xac>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001272:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <MX_RTC_Init+0xac>)
 8001274:	2200      	movs	r2, #0
 8001276:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001278:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <MX_RTC_Init+0xac>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800127e:	481a      	ldr	r0, [pc, #104]	@ (80012e8 <MX_RTC_Init+0xac>)
 8001280:	f004 fc26 	bl	8005ad0 <HAL_RTC_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800128a:	f7ff ffd1 	bl	8001230 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800128e:	2300      	movs	r3, #0
 8001290:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001292:	2300      	movs	r3, #0
 8001294:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001296:	2300      	movs	r3, #0
 8001298:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	2201      	movs	r2, #1
 80012a6:	4619      	mov	r1, r3
 80012a8:	480f      	ldr	r0, [pc, #60]	@ (80012e8 <MX_RTC_Init+0xac>)
 80012aa:	f004 fc92 	bl	8005bd2 <HAL_RTC_SetTime>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80012b4:	f7ff ffbc 	bl	8001230 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80012b8:	2301      	movs	r3, #1
 80012ba:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80012bc:	2301      	movs	r3, #1
 80012be:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80012c0:	2301      	movs	r3, #1
 80012c2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012c8:	463b      	mov	r3, r7
 80012ca:	2201      	movs	r2, #1
 80012cc:	4619      	mov	r1, r3
 80012ce:	4806      	ldr	r0, [pc, #24]	@ (80012e8 <MX_RTC_Init+0xac>)
 80012d0:	f004 fd77 	bl	8005dc2 <HAL_RTC_SetDate>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80012da:	f7ff ffa9 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80012de:	bf00      	nop
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	2000249c 	.word	0x2000249c
 80012ec:	40002800 	.word	0x40002800

080012f0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012f8:	f107 0308 	add.w	r3, r7, #8
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]
 8001308:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a0c      	ldr	r2, [pc, #48]	@ (8001340 <HAL_RTC_MspInit+0x50>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d111      	bne.n	8001338 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001314:	2302      	movs	r3, #2
 8001316:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001318:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800131c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	4618      	mov	r0, r3
 8001324:	f004 fa82 	bl	800582c <HAL_RCCEx_PeriphCLKConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800132e:	f7ff ff7f 	bl	8001230 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001332:	4b04      	ldr	r3, [pc, #16]	@ (8001344 <HAL_RTC_MspInit+0x54>)
 8001334:	2201      	movs	r2, #1
 8001336:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001338:	bf00      	nop
 800133a:	3720      	adds	r7, #32
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40002800 	.word	0x40002800
 8001344:	42470e3c 	.word	0x42470e3c

08001348 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800134c:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 800134e:	4a0e      	ldr	r2, [pc, #56]	@ (8001388 <MX_SDIO_SD_Init+0x40>)
 8001350:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 8001354:	2200      	movs	r2, #0
 8001356:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001358:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 8001360:	2200      	movs	r2, #0
 8001362:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001364:	4b07      	ldr	r3, [pc, #28]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 800136c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001370:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 48;
 8001372:	4b04      	ldr	r3, [pc, #16]	@ (8001384 <MX_SDIO_SD_Init+0x3c>)
 8001374:	2230      	movs	r2, #48	@ 0x30
 8001376:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	200024bc 	.word	0x200024bc
 8001388:	40012c00 	.word	0x40012c00

0800138c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	@ 0x28
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a69      	ldr	r2, [pc, #420]	@ (8001550 <HAL_SD_MspInit+0x1c4>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	f040 80cb 	bne.w	8001546 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80013b0:	2300      	movs	r3, #0
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	4b67      	ldr	r3, [pc, #412]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b8:	4a66      	ldr	r2, [pc, #408]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013be:	6453      	str	r3, [r2, #68]	@ 0x44
 80013c0:	4b64      	ldr	r3, [pc, #400]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	4b60      	ldr	r3, [pc, #384]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	6313      	str	r3, [r2, #48]	@ 0x30
 80013dc:	4b5d      	ldr	r3, [pc, #372]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e8:	2300      	movs	r3, #0
 80013ea:	60bb      	str	r3, [r7, #8]
 80013ec:	4b59      	ldr	r3, [pc, #356]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f0:	4a58      	ldr	r2, [pc, #352]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013f2:	f043 0308 	orr.w	r3, r3, #8
 80013f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f8:	4b56      	ldr	r3, [pc, #344]	@ (8001554 <HAL_SD_MspInit+0x1c8>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001404:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001408:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800140e:	2301      	movs	r3, #1
 8001410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001416:	230c      	movs	r3, #12
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	484d      	ldr	r0, [pc, #308]	@ (8001558 <HAL_SD_MspInit+0x1cc>)
 8001422:	f001 f9cb 	bl	80027bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001426:	2304      	movs	r3, #4
 8001428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142e:	2301      	movs	r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001436:	230c      	movs	r3, #12
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	4846      	ldr	r0, [pc, #280]	@ (800155c <HAL_SD_MspInit+0x1d0>)
 8001442:	f001 f9bb 	bl	80027bc <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001446:	4b46      	ldr	r3, [pc, #280]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001448:	4a46      	ldr	r2, [pc, #280]	@ (8001564 <HAL_SD_MspInit+0x1d8>)
 800144a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800144c:	4b44      	ldr	r3, [pc, #272]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 800144e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001452:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001454:	4b42      	ldr	r3, [pc, #264]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800145a:	4b41      	ldr	r3, [pc, #260]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001460:	4b3f      	ldr	r3, [pc, #252]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001462:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001466:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001468:	4b3d      	ldr	r3, [pc, #244]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 800146a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800146e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001472:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001476:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001478:	4b39      	ldr	r3, [pc, #228]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 800147a:	2220      	movs	r2, #32
 800147c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800147e:	4b38      	ldr	r3, [pc, #224]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001480:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001484:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001486:	4b36      	ldr	r3, [pc, #216]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001488:	2204      	movs	r2, #4
 800148a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800148c:	4b34      	ldr	r3, [pc, #208]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 800148e:	2203      	movs	r2, #3
 8001490:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001492:	4b33      	ldr	r3, [pc, #204]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 8001494:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001498:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800149a:	4b31      	ldr	r3, [pc, #196]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 800149c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80014a0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80014a2:	482f      	ldr	r0, [pc, #188]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 80014a4:	f000 fd7c 	bl	8001fa0 <HAL_DMA_Init>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 80014ae:	f7ff febf 	bl	8001230 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a2a      	ldr	r2, [pc, #168]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 80014b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80014b8:	4a29      	ldr	r2, [pc, #164]	@ (8001560 <HAL_SD_MspInit+0x1d4>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80014be:	4b2a      	ldr	r3, [pc, #168]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014c0:	4a2a      	ldr	r2, [pc, #168]	@ (800156c <HAL_SD_MspInit+0x1e0>)
 80014c2:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80014c4:	4b28      	ldr	r3, [pc, #160]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014c6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80014ca:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014cc:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014ce:	2240      	movs	r2, #64	@ 0x40
 80014d0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014d2:	4b25      	ldr	r3, [pc, #148]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014d8:	4b23      	ldr	r3, [pc, #140]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014de:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014e0:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014e6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014ee:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80014f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014f2:	2220      	movs	r2, #32
 80014f4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80014f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 80014f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80014fc:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80014fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 8001500:	2204      	movs	r2, #4
 8001502:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001504:	4b18      	ldr	r3, [pc, #96]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 8001506:	2203      	movs	r2, #3
 8001508:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800150a:	4b17      	ldr	r3, [pc, #92]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 800150c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001510:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 8001514:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001518:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800151a:	4813      	ldr	r0, [pc, #76]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 800151c:	f000 fd40 	bl	8001fa0 <HAL_DMA_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8001526:	f7ff fe83 	bl	8001230 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a0e      	ldr	r2, [pc, #56]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 800152e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001530:	4a0d      	ldr	r2, [pc, #52]	@ (8001568 <HAL_SD_MspInit+0x1dc>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2105      	movs	r1, #5
 800153a:	2031      	movs	r0, #49	@ 0x31
 800153c:	f000 fcf9 	bl	8001f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001540:	2031      	movs	r0, #49	@ 0x31
 8001542:	f000 fd12 	bl	8001f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001546:	bf00      	nop
 8001548:	3728      	adds	r7, #40	@ 0x28
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40012c00 	.word	0x40012c00
 8001554:	40023800 	.word	0x40023800
 8001558:	40020800 	.word	0x40020800
 800155c:	40020c00 	.word	0x40020c00
 8001560:	20002540 	.word	0x20002540
 8001564:	40026458 	.word	0x40026458
 8001568:	200025a0 	.word	0x200025a0
 800156c:	400264a0 	.word	0x400264a0

08001570 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001574:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <MX_SPI1_Init+0x64>)
 8001576:	4a18      	ldr	r2, [pc, #96]	@ (80015d8 <MX_SPI1_Init+0x68>)
 8001578:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800157a:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <MX_SPI1_Init+0x64>)
 800157c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001580:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001582:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <MX_SPI1_Init+0x64>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <MX_SPI1_Init+0x64>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800158e:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <MX_SPI1_Init+0x64>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001594:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <MX_SPI1_Init+0x64>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800159a:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <MX_SPI1_Init+0x64>)
 800159c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80015a2:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <MX_SPI1_Init+0x64>)
 80015a4:	2218      	movs	r2, #24
 80015a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <MX_SPI1_Init+0x64>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ae:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <MX_SPI1_Init+0x64>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015b4:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <MX_SPI1_Init+0x64>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015ba:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <MX_SPI1_Init+0x64>)
 80015bc:	220a      	movs	r2, #10
 80015be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015c0:	4804      	ldr	r0, [pc, #16]	@ (80015d4 <MX_SPI1_Init+0x64>)
 80015c2:	f006 fc4f 	bl	8007e64 <HAL_SPI_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015cc:	f7ff fe30 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20002600 	.word	0x20002600
 80015d8:	40013000 	.word	0x40013000

080015dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	@ 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a19      	ldr	r2, [pc, #100]	@ (8001660 <HAL_SPI_MspInit+0x84>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d12b      	bne.n	8001656 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <HAL_SPI_MspInit+0x88>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001606:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <HAL_SPI_MspInit+0x88>)
 8001608:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800160c:	6453      	str	r3, [r2, #68]	@ 0x44
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <HAL_SPI_MspInit+0x88>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <HAL_SPI_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	4a10      	ldr	r2, [pc, #64]	@ (8001664 <HAL_SPI_MspInit+0x88>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	6313      	str	r3, [r2, #48]	@ 0x30
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <HAL_SPI_MspInit+0x88>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001636:	23e0      	movs	r3, #224	@ 0xe0
 8001638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163a:	2302      	movs	r3, #2
 800163c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001642:	2303      	movs	r3, #3
 8001644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001646:	2305      	movs	r3, #5
 8001648:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	4805      	ldr	r0, [pc, #20]	@ (8001668 <HAL_SPI_MspInit+0x8c>)
 8001652:	f001 f8b3 	bl	80027bc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001656:	bf00      	nop
 8001658:	3728      	adds	r7, #40	@ 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40013000 	.word	0x40013000
 8001664:	40023800 	.word	0x40023800
 8001668:	40020000 	.word	0x40020000

0800166c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HAL_MspInit+0x54>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	4a11      	ldr	r2, [pc, #68]	@ (80016c0 <HAL_MspInit+0x54>)
 800167c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001680:	6453      	str	r3, [r2, #68]	@ 0x44
 8001682:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <HAL_MspInit+0x54>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001686:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	603b      	str	r3, [r7, #0]
 8001692:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <HAL_MspInit+0x54>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	4a0a      	ldr	r2, [pc, #40]	@ (80016c0 <HAL_MspInit+0x54>)
 8001698:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800169c:	6413      	str	r3, [r2, #64]	@ 0x40
 800169e:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <HAL_MspInit+0x54>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a6:	603b      	str	r3, [r7, #0]
 80016a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	210f      	movs	r1, #15
 80016ae:	f06f 0001 	mvn.w	r0, #1
 80016b2:	f000 fc3e 	bl	8001f32 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800

080016c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <NMI_Handler+0x4>

080016cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <HardFault_Handler+0x4>

080016d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <MemManage_Handler+0x4>

080016dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <BusFault_Handler+0x4>

080016e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <UsageFault_Handler+0x4>

080016ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016fe:	f000 faf9 	bl	8001cf4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001702:	f015 f869 	bl	80167d8 <xTaskGetSchedulerState>
 8001706:	4603      	mov	r3, r0
 8001708:	2b01      	cmp	r3, #1
 800170a:	d001      	beq.n	8001710 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800170c:	f015 ff64 	bl	80175d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}

08001714 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001718:	4802      	ldr	r0, [pc, #8]	@ (8001724 <DMA1_Stream3_IRQHandler+0x10>)
 800171a:	f000 fdd9 	bl	80022d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	2000243c 	.word	0x2000243c

08001728 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 800172c:	4802      	ldr	r0, [pc, #8]	@ (8001738 <SPI2_IRQHandler+0x10>)
 800172e:	f001 fdb5 	bl	800329c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200023f4 	.word	0x200023f4

0800173c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001740:	4802      	ldr	r0, [pc, #8]	@ (800174c <USART1_IRQHandler+0x10>)
 8001742:	f006 fd8b 	bl	800825c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20002660 	.word	0x20002660

08001750 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <USART2_IRQHandler+0x10>)
 8001756:	f006 fd81 	bl	800825c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200026a8 	.word	0x200026a8

08001764 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001768:	4802      	ldr	r0, [pc, #8]	@ (8001774 <SDIO_IRQHandler+0x10>)
 800176a:	f005 fab9 	bl	8006ce0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200024bc 	.word	0x200024bc

08001778 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <DMA2_Stream3_IRQHandler+0x10>)
 800177e:	f000 fda7 	bl	80022d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20002540 	.word	0x20002540

0800178c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001790:	4802      	ldr	r0, [pc, #8]	@ (800179c <OTG_FS_IRQHandler+0x10>)
 8001792:	f002 fab7 	bl	8003d04 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200077c0 	.word	0x200077c0

080017a0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <DMA2_Stream6_IRQHandler+0x10>)
 80017a6:	f000 fd93 	bl	80022d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200025a0 	.word	0x200025a0

080017b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	e00a      	b.n	80017dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017c6:	f3af 8000 	nop.w
 80017ca:	4601      	mov	r1, r0
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	1c5a      	adds	r2, r3, #1
 80017d0:	60ba      	str	r2, [r7, #8]
 80017d2:	b2ca      	uxtb	r2, r1
 80017d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	3301      	adds	r3, #1
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	697a      	ldr	r2, [r7, #20]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	dbf0      	blt.n	80017c6 <_read+0x12>
  }

  return len;
 80017e4:	687b      	ldr	r3, [r7, #4]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <_close>:
  }
  return len;
}

int _close(int file)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001816:	605a      	str	r2, [r3, #4]
  return 0;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <_isatty>:

int _isatty(int file)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800182e:	2301      	movs	r3, #1
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
	...

08001858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001860:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <_sbrk+0x5c>)
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <_sbrk+0x60>)
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800186c:	4b13      	ldr	r3, [pc, #76]	@ (80018bc <_sbrk+0x64>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d102      	bne.n	800187a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001874:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <_sbrk+0x64>)
 8001876:	4a12      	ldr	r2, [pc, #72]	@ (80018c0 <_sbrk+0x68>)
 8001878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800187a:	4b10      	ldr	r3, [pc, #64]	@ (80018bc <_sbrk+0x64>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4413      	add	r3, r2
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	429a      	cmp	r2, r3
 8001886:	d207      	bcs.n	8001898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001888:	f017 f852 	bl	8018930 <__errno>
 800188c:	4603      	mov	r3, r0
 800188e:	220c      	movs	r2, #12
 8001890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001896:	e009      	b.n	80018ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001898:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <_sbrk+0x64>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800189e:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <_sbrk+0x64>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	4a05      	ldr	r2, [pc, #20]	@ (80018bc <_sbrk+0x64>)
 80018a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018aa:	68fb      	ldr	r3, [r7, #12]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20020000 	.word	0x20020000
 80018b8:	00000400 	.word	0x00000400
 80018bc:	20002658 	.word	0x20002658
 80018c0:	20008078 	.word	0x20008078

080018c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018c8:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <SystemInit+0x20>)
 80018ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ce:	4a05      	ldr	r2, [pc, #20]	@ (80018e4 <SystemInit+0x20>)
 80018d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <rtc_read>:
#endif

// 선택: 시간 준비 플래그를 이벤트 그룹/플래그로 제공해도 됨
static volatile bool s_time_ready = false;

static void rtc_read(app_time_t* out) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
#ifdef HAL_RTC_MODULE_ENABLED
  RTC_TimeTypeDef t; RTC_DateTypeDef d;
  HAL_RTC_GetTime(&hrtc, &t, RTC_FORMAT_BIN);
 80018f0:	f107 030c 	add.w	r3, r7, #12
 80018f4:	2200      	movs	r2, #0
 80018f6:	4619      	mov	r1, r3
 80018f8:	4811      	ldr	r0, [pc, #68]	@ (8001940 <rtc_read+0x58>)
 80018fa:	f004 fa04 	bl	8005d06 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &d, RTC_FORMAT_BIN); // 주의: 시간 먼저, 그 다음 날짜
 80018fe:	f107 0308 	add.w	r3, r7, #8
 8001902:	2200      	movs	r2, #0
 8001904:	4619      	mov	r1, r3
 8001906:	480e      	ldr	r0, [pc, #56]	@ (8001940 <rtc_read+0x58>)
 8001908:	f004 fadf 	bl	8005eca <HAL_RTC_GetDate>
  out->year  = 2000 + d.Year;
 800190c:	7afb      	ldrb	r3, [r7, #11]
 800190e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001912:	b29a      	uxth	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	801a      	strh	r2, [r3, #0]
  out->month = d.Month;
 8001918:	7a7a      	ldrb	r2, [r7, #9]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	709a      	strb	r2, [r3, #2]
  out->day   = d.Date;
 800191e:	7aba      	ldrb	r2, [r7, #10]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	70da      	strb	r2, [r3, #3]
  out->hour  = t.Hours;
 8001924:	7b3a      	ldrb	r2, [r7, #12]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	711a      	strb	r2, [r3, #4]
  out->min   = t.Minutes;
 800192a:	7b7a      	ldrb	r2, [r7, #13]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	715a      	strb	r2, [r3, #5]
  out->sec   = t.Seconds;
 8001930:	7bba      	ldrb	r2, [r7, #14]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	719a      	strb	r2, [r3, #6]
#else
  *out = (app_time_t){0};
#endif
}
 8001936:	bf00      	nop
 8001938:	3720      	adds	r7, #32
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	2000249c 	.word	0x2000249c

08001944 <TimeService_SetRtcFromAppTime>:
    s_time_ready = false; // 부팅 직후 NTP가 RTC를 설정하면 true로 바뀜
  }
#endif
}

void TimeService_SetRtcFromAppTime(const app_time_t* t_utc) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
#ifdef HAL_RTC_MODULE_ENABLED
  RTC_TimeTypeDef time = {0};
 800194c:	f107 030c 	add.w	r3, r7, #12
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 800195c:	2300      	movs	r3, #0
 800195e:	60bb      	str	r3, [r7, #8]
  time.Hours = t_utc->hour; time.Minutes = t_utc->min; time.Seconds = t_utc->sec;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	791b      	ldrb	r3, [r3, #4]
 8001964:	733b      	strb	r3, [r7, #12]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	795b      	ldrb	r3, [r3, #5]
 800196a:	737b      	strb	r3, [r7, #13]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	799b      	ldrb	r3, [r3, #6]
 8001970:	73bb      	strb	r3, [r7, #14]
  date.Year  = (uint8_t)(t_utc->year - 2000);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	3330      	adds	r3, #48	@ 0x30
 800197a:	b2db      	uxtb	r3, r3
 800197c:	72fb      	strb	r3, [r7, #11]
  date.Month = t_utc->month; date.Date = t_utc->day;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	789b      	ldrb	r3, [r3, #2]
 8001982:	727b      	strb	r3, [r7, #9]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	78db      	ldrb	r3, [r3, #3]
 8001988:	72bb      	strb	r3, [r7, #10]
  date.WeekDay = RTC_WEEKDAY_MONDAY; // 요일 계산이 필요하면 보완
 800198a:	2301      	movs	r3, #1
 800198c:	723b      	strb	r3, [r7, #8]
  HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800198e:	f107 030c 	add.w	r3, r7, #12
 8001992:	2200      	movs	r2, #0
 8001994:	4619      	mov	r1, r3
 8001996:	480b      	ldr	r0, [pc, #44]	@ (80019c4 <TimeService_SetRtcFromAppTime+0x80>)
 8001998:	f004 f91b 	bl	8005bd2 <HAL_RTC_SetTime>
  HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800199c:	f107 0308 	add.w	r3, r7, #8
 80019a0:	2200      	movs	r2, #0
 80019a2:	4619      	mov	r1, r3
 80019a4:	4807      	ldr	r0, [pc, #28]	@ (80019c4 <TimeService_SetRtcFromAppTime+0x80>)
 80019a6:	f004 fa0c 	bl	8005dc2 <HAL_RTC_SetDate>

  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_VALID_MAGIC);
 80019aa:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 80019ae:	2101      	movs	r1, #1
 80019b0:	4804      	ldr	r0, [pc, #16]	@ (80019c4 <TimeService_SetRtcFromAppTime+0x80>)
 80019b2:	f004 fb97 	bl	80060e4 <HAL_RTCEx_BKUPWrite>
  s_time_ready = true;
 80019b6:	4b04      	ldr	r3, [pc, #16]	@ (80019c8 <TimeService_SetRtcFromAppTime+0x84>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	701a      	strb	r2, [r3, #0]
#endif
}
 80019bc:	bf00      	nop
 80019be:	3720      	adds	r7, #32
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	2000249c 	.word	0x2000249c
 80019c8:	2000265c 	.word	0x2000265c

080019cc <add_hours>:

void TimeService_GetNowUTC(app_time_t* out) {
  rtc_read(out);
}

static void add_hours(app_time_t* t, int8_t dh) {
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	460b      	mov	r3, r1
 80019d6:	70fb      	strb	r3, [r7, #3]
  // 단순 오프셋; 날짜 경계 보정 필요하면 보완
  int h = (int)t->hour + dh;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	791b      	ldrb	r3, [r3, #4]
 80019dc:	461a      	mov	r2, r3
 80019de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019e2:	4413      	add	r3, r2
 80019e4:	60fb      	str	r3, [r7, #12]
  while (h < 0)  { h += 24; /* 날짜-1 보정 TODO */ }
 80019e6:	e002      	b.n	80019ee <add_hours+0x22>
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	3318      	adds	r3, #24
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	dbf9      	blt.n	80019e8 <add_hours+0x1c>
  while (h >= 24){ h -= 24; /* 날짜+1 보정 TODO */ }
 80019f4:	e002      	b.n	80019fc <add_hours+0x30>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3b18      	subs	r3, #24
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b17      	cmp	r3, #23
 8001a00:	dcf9      	bgt.n	80019f6 <add_hours+0x2a>
  t->hour = (uint8_t)h;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	711a      	strb	r2, [r3, #4]
}
 8001a0a:	bf00      	nop
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <TimeService_GetNowLocal>:

void TimeService_GetNowLocal(app_time_t* out, int8_t tz_offset_hours) {
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	460b      	mov	r3, r1
 8001a20:	70fb      	strb	r3, [r7, #3]
  rtc_read(out);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ff60 	bl	80018e8 <rtc_read>
  add_hours(out, tz_offset_hours);
 8001a28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff ffcc 	bl	80019cc <add_hours>
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a40:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a42:	4a11      	ldr	r2, [pc, #68]	@ (8001a88 <MX_USART1_UART_Init+0x4c>)
 8001a44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8001a46:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a48:	4a10      	ldr	r2, [pc, #64]	@ (8001a8c <MX_USART1_UART_Init+0x50>)
 8001a4a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a52:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a60:	220c      	movs	r2, #12
 8001a62:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a64:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a6a:	4b06      	ldr	r3, [pc, #24]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <MX_USART1_UART_Init+0x48>)
 8001a72:	f006 fa80 	bl	8007f76 <HAL_UART_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001a7c:	f7ff fbd8 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20002660 	.word	0x20002660
 8001a88:	40011000 	.word	0x40011000
 8001a8c:	000f4240 	.word	0x000f4240

08001a90 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a94:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001a96:	4a12      	ldr	r2, [pc, #72]	@ (8001ae0 <MX_USART2_UART_Init+0x50>)
 8001a98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a9a:	4b10      	ldr	r3, [pc, #64]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001a9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001aa0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ab4:	4b09      	ldr	r3, [pc, #36]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aba:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac0:	4b06      	ldr	r3, [pc, #24]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ac6:	4805      	ldr	r0, [pc, #20]	@ (8001adc <MX_USART2_UART_Init+0x4c>)
 8001ac8:	f006 fa55 	bl	8007f76 <HAL_UART_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ad2:	f7ff fbad 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200026a8 	.word	0x200026a8
 8001ae0:	40004400 	.word	0x40004400

08001ae4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	@ 0x30
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 031c 	add.w	r3, r7, #28
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a3a      	ldr	r2, [pc, #232]	@ (8001bec <HAL_UART_MspInit+0x108>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d135      	bne.n	8001b72 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
 8001b0a:	4b39      	ldr	r3, [pc, #228]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0e:	4a38      	ldr	r2, [pc, #224]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b10:	f043 0310 	orr.w	r3, r3, #16
 8001b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b16:	4b36      	ldr	r3, [pc, #216]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1a:	f003 0310 	and.w	r3, r3, #16
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	4b32      	ldr	r3, [pc, #200]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	4a31      	ldr	r2, [pc, #196]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b32:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	617b      	str	r3, [r7, #20]
 8001b3c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b3e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b44:	2302      	movs	r3, #2
 8001b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b50:	2307      	movs	r3, #7
 8001b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b54:	f107 031c 	add.w	r3, r7, #28
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4826      	ldr	r0, [pc, #152]	@ (8001bf4 <HAL_UART_MspInit+0x110>)
 8001b5c:	f000 fe2e 	bl	80027bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	2105      	movs	r1, #5
 8001b64:	2025      	movs	r0, #37	@ 0x25
 8001b66:	f000 f9e4 	bl	8001f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b6a:	2025      	movs	r0, #37	@ 0x25
 8001b6c:	f000 f9fd 	bl	8001f6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001b70:	e038      	b.n	8001be4 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a20      	ldr	r2, [pc, #128]	@ (8001bf8 <HAL_UART_MspInit+0x114>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d133      	bne.n	8001be4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b84:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8c:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba0:	4a13      	ldr	r2, [pc, #76]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <HAL_UART_MspInit+0x10c>)
 8001baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bb4:	230c      	movs	r3, #12
 8001bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bc4:	2307      	movs	r3, #7
 8001bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4809      	ldr	r0, [pc, #36]	@ (8001bf4 <HAL_UART_MspInit+0x110>)
 8001bd0:	f000 fdf4 	bl	80027bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2105      	movs	r1, #5
 8001bd8:	2026      	movs	r0, #38	@ 0x26
 8001bda:	f000 f9aa 	bl	8001f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bde:	2026      	movs	r0, #38	@ 0x26
 8001be0:	f000 f9c3 	bl	8001f6a <HAL_NVIC_EnableIRQ>
}
 8001be4:	bf00      	nop
 8001be6:	3730      	adds	r7, #48	@ 0x30
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40011000 	.word	0x40011000
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020000 	.word	0x40020000
 8001bf8:	40004400 	.word	0x40004400

08001bfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c00:	f7ff fe60 	bl	80018c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c04:	480c      	ldr	r0, [pc, #48]	@ (8001c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c06:	490d      	ldr	r1, [pc, #52]	@ (8001c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c08:	4a0d      	ldr	r2, [pc, #52]	@ (8001c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f016 fe87 	bl	801893c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c2e:	f7ff fa4b 	bl	80010c8 <main>
  bx  lr    
 8001c32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c3c:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8001c40:	0801ace0 	.word	0x0801ace0
  ldr r2, =_sbss
 8001c44:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001c48:	20008078 	.word	0x20008078

08001c4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c4c:	e7fe      	b.n	8001c4c <ADC_IRQHandler>
	...

08001c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c54:	4b0e      	ldr	r3, [pc, #56]	@ (8001c90 <HAL_Init+0x40>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0d      	ldr	r2, [pc, #52]	@ (8001c90 <HAL_Init+0x40>)
 8001c5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <HAL_Init+0x40>)
 8001c66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a07      	ldr	r2, [pc, #28]	@ (8001c90 <HAL_Init+0x40>)
 8001c72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c78:	2003      	movs	r0, #3
 8001c7a:	f000 f94f 	bl	8001f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c7e:	200f      	movs	r0, #15
 8001c80:	f000 f808 	bl	8001c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c84:	f7ff fcf2 	bl	800166c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023c00 	.word	0x40023c00

08001c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ce8 <HAL_InitTick+0x54>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <HAL_InitTick+0x58>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 f967 	bl	8001f86 <HAL_SYSTICK_Config>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e00e      	b.n	8001ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b0f      	cmp	r3, #15
 8001cc6:	d80a      	bhi.n	8001cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cd0:	f000 f92f 	bl	8001f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cd4:	4a06      	ldr	r2, [pc, #24]	@ (8001cf0 <HAL_InitTick+0x5c>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	e000      	b.n	8001ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000000 	.word	0x20000000
 8001cec:	20000008 	.word	0x20000008
 8001cf0:	20000004 	.word	0x20000004

08001cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <HAL_IncTick+0x20>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	4b06      	ldr	r3, [pc, #24]	@ (8001d18 <HAL_IncTick+0x24>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	4a04      	ldr	r2, [pc, #16]	@ (8001d18 <HAL_IncTick+0x24>)
 8001d06:	6013      	str	r3, [r2, #0]
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000008 	.word	0x20000008
 8001d18:	200026f0 	.word	0x200026f0

08001d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d20:	4b03      	ldr	r3, [pc, #12]	@ (8001d30 <HAL_GetTick+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	200026f0 	.word	0x200026f0

08001d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d3c:	f7ff ffee 	bl	8001d1c <HAL_GetTick>
 8001d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d4c:	d005      	beq.n	8001d5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d78 <HAL_Delay+0x44>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	4413      	add	r3, r2
 8001d58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d5a:	bf00      	nop
 8001d5c:	f7ff ffde 	bl	8001d1c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d8f7      	bhi.n	8001d5c <HAL_Delay+0x28>
  {
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000008 	.word	0x20000008

08001d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d98:	4013      	ands	r3, r2
 8001d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001da4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dae:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	60d3      	str	r3, [r2, #12]
}
 8001db4:	bf00      	nop
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc8:	4b04      	ldr	r3, [pc, #16]	@ (8001ddc <__NVIC_GetPriorityGrouping+0x18>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	f003 0307 	and.w	r3, r3, #7
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	db0b      	blt.n	8001e0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	f003 021f 	and.w	r2, r3, #31
 8001df8:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <__NVIC_EnableIRQ+0x38>)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	095b      	lsrs	r3, r3, #5
 8001e00:	2001      	movs	r0, #1
 8001e02:	fa00 f202 	lsl.w	r2, r0, r2
 8001e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e100 	.word	0xe000e100

08001e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	6039      	str	r1, [r7, #0]
 8001e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	db0a      	blt.n	8001e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	490c      	ldr	r1, [pc, #48]	@ (8001e68 <__NVIC_SetPriority+0x4c>)
 8001e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3a:	0112      	lsls	r2, r2, #4
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	440b      	add	r3, r1
 8001e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e44:	e00a      	b.n	8001e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	4908      	ldr	r1, [pc, #32]	@ (8001e6c <__NVIC_SetPriority+0x50>)
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	f003 030f 	and.w	r3, r3, #15
 8001e52:	3b04      	subs	r3, #4
 8001e54:	0112      	lsls	r2, r2, #4
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	440b      	add	r3, r1
 8001e5a:	761a      	strb	r2, [r3, #24]
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	e000e100 	.word	0xe000e100
 8001e6c:	e000ed00 	.word	0xe000ed00

08001e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b089      	sub	sp, #36	@ 0x24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f003 0307 	and.w	r3, r3, #7
 8001e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	f1c3 0307 	rsb	r3, r3, #7
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	bf28      	it	cs
 8001e8e:	2304      	movcs	r3, #4
 8001e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	3304      	adds	r3, #4
 8001e96:	2b06      	cmp	r3, #6
 8001e98:	d902      	bls.n	8001ea0 <NVIC_EncodePriority+0x30>
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3b03      	subs	r3, #3
 8001e9e:	e000      	b.n	8001ea2 <NVIC_EncodePriority+0x32>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001eae:	43da      	mvns	r2, r3
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eb8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec2:	43d9      	mvns	r1, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec8:	4313      	orrs	r3, r2
         );
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3724      	adds	r7, #36	@ 0x24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ee8:	d301      	bcc.n	8001eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eea:	2301      	movs	r3, #1
 8001eec:	e00f      	b.n	8001f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eee:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <SysTick_Config+0x40>)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ef6:	210f      	movs	r1, #15
 8001ef8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001efc:	f7ff ff8e 	bl	8001e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f00:	4b05      	ldr	r3, [pc, #20]	@ (8001f18 <SysTick_Config+0x40>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f06:	4b04      	ldr	r3, [pc, #16]	@ (8001f18 <SysTick_Config+0x40>)
 8001f08:	2207      	movs	r2, #7
 8001f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	e000e010 	.word	0xe000e010

08001f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ff29 	bl	8001d7c <__NVIC_SetPriorityGrouping>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b086      	sub	sp, #24
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	4603      	mov	r3, r0
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
 8001f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f44:	f7ff ff3e 	bl	8001dc4 <__NVIC_GetPriorityGrouping>
 8001f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	6978      	ldr	r0, [r7, #20]
 8001f50:	f7ff ff8e 	bl	8001e70 <NVIC_EncodePriority>
 8001f54:	4602      	mov	r2, r0
 8001f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff5d 	bl	8001e1c <__NVIC_SetPriority>
}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff31 	bl	8001de0 <__NVIC_EnableIRQ>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff ffa2 	bl	8001ed8 <SysTick_Config>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001fac:	f7ff feb6 	bl	8001d1c <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e099      	b.n	80020f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f022 0201 	bic.w	r2, r2, #1
 8001fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fdc:	e00f      	b.n	8001ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fde:	f7ff fe9d 	bl	8001d1c <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b05      	cmp	r3, #5
 8001fea:	d908      	bls.n	8001ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2220      	movs	r2, #32
 8001ff0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e078      	b.n	80020f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1e8      	bne.n	8001fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	4b38      	ldr	r3, [pc, #224]	@ (80020f8 <HAL_DMA_Init+0x158>)
 8002018:	4013      	ands	r3, r2
 800201a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800202a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	4313      	orrs	r3, r2
 800204e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002054:	2b04      	cmp	r3, #4
 8002056:	d107      	bne.n	8002068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002060:	4313      	orrs	r3, r2
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4313      	orrs	r3, r2
 8002066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	f023 0307 	bic.w	r3, r3, #7
 800207e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	4313      	orrs	r3, r2
 8002088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208e:	2b04      	cmp	r3, #4
 8002090:	d117      	bne.n	80020c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	4313      	orrs	r3, r2
 800209a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00e      	beq.n	80020c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 fb0d 	bl	80026c4 <DMA_CheckFifoParam>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2240      	movs	r2, #64	@ 0x40
 80020b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2201      	movs	r2, #1
 80020ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80020be:	2301      	movs	r3, #1
 80020c0:	e016      	b.n	80020f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 fac4 	bl	8002658 <DMA_CalcBaseAndBitshift>
 80020d0:	4603      	mov	r3, r0
 80020d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020d8:	223f      	movs	r2, #63	@ 0x3f
 80020da:	409a      	lsls	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	f010803f 	.word	0xf010803f

080020fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800210a:	2300      	movs	r3, #0
 800210c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002112:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_DMA_Start_IT+0x26>
 800211e:	2302      	movs	r3, #2
 8002120:	e040      	b.n	80021a4 <HAL_DMA_Start_IT+0xa8>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b01      	cmp	r3, #1
 8002134:	d12f      	bne.n	8002196 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2202      	movs	r2, #2
 800213a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	68b9      	ldr	r1, [r7, #8]
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	f000 fa56 	bl	80025fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002154:	223f      	movs	r2, #63	@ 0x3f
 8002156:	409a      	lsls	r2, r3
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f042 0216 	orr.w	r2, r2, #22
 800216a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002170:	2b00      	cmp	r3, #0
 8002172:	d007      	beq.n	8002184 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f042 0208 	orr.w	r2, r2, #8
 8002182:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	e005      	b.n	80021a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800219e:	2302      	movs	r3, #2
 80021a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80021a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80021ba:	f7ff fdaf 	bl	8001d1c <HAL_GetTick>
 80021be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d008      	beq.n	80021de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2280      	movs	r2, #128	@ 0x80
 80021d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e052      	b.n	8002284 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0216 	bic.w	r2, r2, #22
 80021ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002202:	2b00      	cmp	r3, #0
 8002204:	d103      	bne.n	800220e <HAL_DMA_Abort+0x62>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800220a:	2b00      	cmp	r3, #0
 800220c:	d007      	beq.n	800221e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 0208 	bic.w	r2, r2, #8
 800221c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 0201 	bic.w	r2, r2, #1
 800222c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800222e:	e013      	b.n	8002258 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002230:	f7ff fd74 	bl	8001d1c <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b05      	cmp	r3, #5
 800223c:	d90c      	bls.n	8002258 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2220      	movs	r2, #32
 8002242:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2203      	movs	r2, #3
 8002248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e015      	b.n	8002284 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1e4      	bne.n	8002230 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226a:	223f      	movs	r2, #63	@ 0x3f
 800226c:	409a      	lsls	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d004      	beq.n	80022aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2280      	movs	r2, #128	@ 0x80
 80022a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e00c      	b.n	80022c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2205      	movs	r2, #5
 80022ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f022 0201 	bic.w	r2, r2, #1
 80022c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80022dc:	4b8e      	ldr	r3, [pc, #568]	@ (8002518 <HAL_DMA_IRQHandler+0x248>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a8e      	ldr	r2, [pc, #568]	@ (800251c <HAL_DMA_IRQHandler+0x24c>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	0a9b      	lsrs	r3, r3, #10
 80022e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fa:	2208      	movs	r2, #8
 80022fc:	409a      	lsls	r2, r3
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	4013      	ands	r3, r2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d01a      	beq.n	800233c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d013      	beq.n	800233c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0204 	bic.w	r2, r2, #4
 8002322:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002328:	2208      	movs	r2, #8
 800232a:	409a      	lsls	r2, r3
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002334:	f043 0201 	orr.w	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002340:	2201      	movs	r2, #1
 8002342:	409a      	lsls	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d012      	beq.n	8002372 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00b      	beq.n	8002372 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235e:	2201      	movs	r2, #1
 8002360:	409a      	lsls	r2, r3
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800236a:	f043 0202 	orr.w	r2, r3, #2
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002376:	2204      	movs	r2, #4
 8002378:	409a      	lsls	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d012      	beq.n	80023a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00b      	beq.n	80023a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002394:	2204      	movs	r2, #4
 8002396:	409a      	lsls	r2, r3
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a0:	f043 0204 	orr.w	r2, r3, #4
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	2210      	movs	r2, #16
 80023ae:	409a      	lsls	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4013      	ands	r3, r2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d043      	beq.n	8002440 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d03c      	beq.n	8002440 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ca:	2210      	movs	r2, #16
 80023cc:	409a      	lsls	r2, r3
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d018      	beq.n	8002412 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d108      	bne.n	8002400 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d024      	beq.n	8002440 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	4798      	blx	r3
 80023fe:	e01f      	b.n	8002440 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002404:	2b00      	cmp	r3, #0
 8002406:	d01b      	beq.n	8002440 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	4798      	blx	r3
 8002410:	e016      	b.n	8002440 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d107      	bne.n	8002430 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0208 	bic.w	r2, r2, #8
 800242e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002444:	2220      	movs	r2, #32
 8002446:	409a      	lsls	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4013      	ands	r3, r2
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 808f 	beq.w	8002570 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0310 	and.w	r3, r3, #16
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 8087 	beq.w	8002570 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002466:	2220      	movs	r2, #32
 8002468:	409a      	lsls	r2, r3
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b05      	cmp	r3, #5
 8002478:	d136      	bne.n	80024e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 0216 	bic.w	r2, r2, #22
 8002488:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	695a      	ldr	r2, [r3, #20]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002498:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d103      	bne.n	80024aa <HAL_DMA_IRQHandler+0x1da>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d007      	beq.n	80024ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0208 	bic.w	r2, r2, #8
 80024b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024be:	223f      	movs	r2, #63	@ 0x3f
 80024c0:	409a      	lsls	r2, r3
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d07e      	beq.n	80025dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	4798      	blx	r3
        }
        return;
 80024e6:	e079      	b.n	80025dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d01d      	beq.n	8002532 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d10d      	bne.n	8002520 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002508:	2b00      	cmp	r3, #0
 800250a:	d031      	beq.n	8002570 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	4798      	blx	r3
 8002514:	e02c      	b.n	8002570 <HAL_DMA_IRQHandler+0x2a0>
 8002516:	bf00      	nop
 8002518:	20000000 	.word	0x20000000
 800251c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002524:	2b00      	cmp	r3, #0
 8002526:	d023      	beq.n	8002570 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	4798      	blx	r3
 8002530:	e01e      	b.n	8002570 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10f      	bne.n	8002560 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 0210 	bic.w	r2, r2, #16
 800254e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002574:	2b00      	cmp	r3, #0
 8002576:	d032      	beq.n	80025de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2205      	movs	r2, #5
 8002588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0201 	bic.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	3301      	adds	r3, #1
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d307      	bcc.n	80025b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f2      	bne.n	800259c <HAL_DMA_IRQHandler+0x2cc>
 80025b6:	e000      	b.n	80025ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80025b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d005      	beq.n	80025de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	4798      	blx	r3
 80025da:	e000      	b.n	80025de <HAL_DMA_IRQHandler+0x30e>
        return;
 80025dc:	bf00      	nop
    }
  }
}
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002618:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b40      	cmp	r3, #64	@ 0x40
 8002628:	d108      	bne.n	800263c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800263a:	e007      	b.n	800264c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	60da      	str	r2, [r3, #12]
}
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	3b10      	subs	r3, #16
 8002668:	4a14      	ldr	r2, [pc, #80]	@ (80026bc <DMA_CalcBaseAndBitshift+0x64>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	091b      	lsrs	r3, r3, #4
 8002670:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002672:	4a13      	ldr	r2, [pc, #76]	@ (80026c0 <DMA_CalcBaseAndBitshift+0x68>)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4413      	add	r3, r2
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b03      	cmp	r3, #3
 8002684:	d909      	bls.n	800269a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800268e:	f023 0303 	bic.w	r3, r3, #3
 8002692:	1d1a      	adds	r2, r3, #4
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	659a      	str	r2, [r3, #88]	@ 0x58
 8002698:	e007      	b.n	80026aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026a2:	f023 0303 	bic.w	r3, r3, #3
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	aaaaaaab 	.word	0xaaaaaaab
 80026c0:	0801a700 	.word	0x0801a700

080026c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d11f      	bne.n	800271e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d856      	bhi.n	8002792 <DMA_CheckFifoParam+0xce>
 80026e4:	a201      	add	r2, pc, #4	@ (adr r2, 80026ec <DMA_CheckFifoParam+0x28>)
 80026e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ea:	bf00      	nop
 80026ec:	080026fd 	.word	0x080026fd
 80026f0:	0800270f 	.word	0x0800270f
 80026f4:	080026fd 	.word	0x080026fd
 80026f8:	08002793 	.word	0x08002793
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d046      	beq.n	8002796 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800270c:	e043      	b.n	8002796 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002712:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002716:	d140      	bne.n	800279a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800271c:	e03d      	b.n	800279a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002726:	d121      	bne.n	800276c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b03      	cmp	r3, #3
 800272c:	d837      	bhi.n	800279e <DMA_CheckFifoParam+0xda>
 800272e:	a201      	add	r2, pc, #4	@ (adr r2, 8002734 <DMA_CheckFifoParam+0x70>)
 8002730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002734:	08002745 	.word	0x08002745
 8002738:	0800274b 	.word	0x0800274b
 800273c:	08002745 	.word	0x08002745
 8002740:	0800275d 	.word	0x0800275d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
      break;
 8002748:	e030      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800274e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d025      	beq.n	80027a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800275a:	e022      	b.n	80027a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002760:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002764:	d11f      	bne.n	80027a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800276a:	e01c      	b.n	80027a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d903      	bls.n	800277a <DMA_CheckFifoParam+0xb6>
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	2b03      	cmp	r3, #3
 8002776:	d003      	beq.n	8002780 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002778:	e018      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	73fb      	strb	r3, [r7, #15]
      break;
 800277e:	e015      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002784:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00e      	beq.n	80027aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	73fb      	strb	r3, [r7, #15]
      break;
 8002790:	e00b      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;
 8002792:	bf00      	nop
 8002794:	e00a      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      break;
 8002796:	bf00      	nop
 8002798:	e008      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      break;
 800279a:	bf00      	nop
 800279c:	e006      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      break;
 800279e:	bf00      	nop
 80027a0:	e004      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      break;
 80027a2:	bf00      	nop
 80027a4:	e002      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      break;   
 80027a6:	bf00      	nop
 80027a8:	e000      	b.n	80027ac <DMA_CheckFifoParam+0xe8>
      break;
 80027aa:	bf00      	nop
    }
  } 
  
  return status; 
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop

080027bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027bc:	b480      	push	{r7}
 80027be:	b089      	sub	sp, #36	@ 0x24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027d2:	2300      	movs	r3, #0
 80027d4:	61fb      	str	r3, [r7, #28]
 80027d6:	e159      	b.n	8002a8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027d8:	2201      	movs	r2, #1
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	4013      	ands	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	f040 8148 	bne.w	8002a86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f003 0303 	and.w	r3, r3, #3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d005      	beq.n	800280e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800280a:	2b02      	cmp	r3, #2
 800280c:	d130      	bne.n	8002870 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	2203      	movs	r2, #3
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4013      	ands	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68da      	ldr	r2, [r3, #12]
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4313      	orrs	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002844:	2201      	movs	r2, #1
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	091b      	lsrs	r3, r3, #4
 800285a:	f003 0201 	and.w	r2, r3, #1
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4313      	orrs	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f003 0303 	and.w	r3, r3, #3
 8002878:	2b03      	cmp	r3, #3
 800287a:	d017      	beq.n	80028ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	2203      	movs	r2, #3
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	43db      	mvns	r3, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4013      	ands	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d123      	bne.n	8002900 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	08da      	lsrs	r2, r3, #3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3208      	adds	r2, #8
 80028c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	220f      	movs	r2, #15
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f003 0307 	and.w	r3, r3, #7
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	08da      	lsrs	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3208      	adds	r2, #8
 80028fa:	69b9      	ldr	r1, [r7, #24]
 80028fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	2203      	movs	r2, #3
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	43db      	mvns	r3, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4013      	ands	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0203 	and.w	r2, r3, #3
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4313      	orrs	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 80a2 	beq.w	8002a86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	4b57      	ldr	r3, [pc, #348]	@ (8002aa4 <HAL_GPIO_Init+0x2e8>)
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	4a56      	ldr	r2, [pc, #344]	@ (8002aa4 <HAL_GPIO_Init+0x2e8>)
 800294c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002950:	6453      	str	r3, [r2, #68]	@ 0x44
 8002952:	4b54      	ldr	r3, [pc, #336]	@ (8002aa4 <HAL_GPIO_Init+0x2e8>)
 8002954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800295e:	4a52      	ldr	r2, [pc, #328]	@ (8002aa8 <HAL_GPIO_Init+0x2ec>)
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	089b      	lsrs	r3, r3, #2
 8002964:	3302      	adds	r3, #2
 8002966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f003 0303 	and.w	r3, r3, #3
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	220f      	movs	r2, #15
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a49      	ldr	r2, [pc, #292]	@ (8002aac <HAL_GPIO_Init+0x2f0>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d019      	beq.n	80029be <HAL_GPIO_Init+0x202>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a48      	ldr	r2, [pc, #288]	@ (8002ab0 <HAL_GPIO_Init+0x2f4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d013      	beq.n	80029ba <HAL_GPIO_Init+0x1fe>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a47      	ldr	r2, [pc, #284]	@ (8002ab4 <HAL_GPIO_Init+0x2f8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d00d      	beq.n	80029b6 <HAL_GPIO_Init+0x1fa>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a46      	ldr	r2, [pc, #280]	@ (8002ab8 <HAL_GPIO_Init+0x2fc>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d007      	beq.n	80029b2 <HAL_GPIO_Init+0x1f6>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a45      	ldr	r2, [pc, #276]	@ (8002abc <HAL_GPIO_Init+0x300>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d101      	bne.n	80029ae <HAL_GPIO_Init+0x1f2>
 80029aa:	2304      	movs	r3, #4
 80029ac:	e008      	b.n	80029c0 <HAL_GPIO_Init+0x204>
 80029ae:	2307      	movs	r3, #7
 80029b0:	e006      	b.n	80029c0 <HAL_GPIO_Init+0x204>
 80029b2:	2303      	movs	r3, #3
 80029b4:	e004      	b.n	80029c0 <HAL_GPIO_Init+0x204>
 80029b6:	2302      	movs	r3, #2
 80029b8:	e002      	b.n	80029c0 <HAL_GPIO_Init+0x204>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <HAL_GPIO_Init+0x204>
 80029be:	2300      	movs	r3, #0
 80029c0:	69fa      	ldr	r2, [r7, #28]
 80029c2:	f002 0203 	and.w	r2, r2, #3
 80029c6:	0092      	lsls	r2, r2, #2
 80029c8:	4093      	lsls	r3, r2
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029d0:	4935      	ldr	r1, [pc, #212]	@ (8002aa8 <HAL_GPIO_Init+0x2ec>)
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	089b      	lsrs	r3, r3, #2
 80029d6:	3302      	adds	r3, #2
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029de:	4b38      	ldr	r3, [pc, #224]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a02:	4a2f      	ldr	r2, [pc, #188]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a08:	4b2d      	ldr	r3, [pc, #180]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	43db      	mvns	r3, r3
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4013      	ands	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a2c:	4a24      	ldr	r2, [pc, #144]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a32:	4b23      	ldr	r3, [pc, #140]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a56:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a5c:	4b18      	ldr	r3, [pc, #96]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a80:	4a0f      	ldr	r2, [pc, #60]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	61fb      	str	r3, [r7, #28]
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	2b0f      	cmp	r3, #15
 8002a90:	f67f aea2 	bls.w	80027d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a94:	bf00      	nop
 8002a96:	bf00      	nop
 8002a98:	3724      	adds	r7, #36	@ 0x24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	40013800 	.word	0x40013800
 8002aac:	40020000 	.word	0x40020000
 8002ab0:	40020400 	.word	0x40020400
 8002ab4:	40020800 	.word	0x40020800
 8002ab8:	40020c00 	.word	0x40020c00
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	40013c00 	.word	0x40013c00

08002ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	460b      	mov	r3, r1
 8002ace:	807b      	strh	r3, [r7, #2]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ad4:	787b      	ldrb	r3, [r7, #1]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ada:	887a      	ldrh	r2, [r7, #2]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ae0:	e003      	b.n	8002aea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ae2:	887b      	ldrh	r3, [r7, #2]
 8002ae4:	041a      	lsls	r2, r3, #16
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	619a      	str	r2, [r3, #24]
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
	...

08002af8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e128      	b.n	8002d5c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d109      	bne.n	8002b2a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a90      	ldr	r2, [pc, #576]	@ (8002d64 <HAL_I2S_Init+0x26c>)
 8002b22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7fe fa11 	bl	8000f4c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6812      	ldr	r2, [r2, #0]
 8002b3c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b40:	f023 030f 	bic.w	r3, r3, #15
 8002b44:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d060      	beq.n	8002c18 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d102      	bne.n	8002b64 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002b5e:	2310      	movs	r3, #16
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	e001      	b.n	8002b68 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002b64:	2320      	movs	r3, #32
 8002b66:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d802      	bhi.n	8002b76 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002b76:	2001      	movs	r0, #1
 8002b78:	f002 ff48 	bl	8005a0c <HAL_RCCEx_GetPeriphCLKFreq>
 8002b7c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b86:	d125      	bne.n	8002bd4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d010      	beq.n	8002bb2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4413      	add	r3, r2
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bac:	3305      	adds	r3, #5
 8002bae:	613b      	str	r3, [r7, #16]
 8002bb0:	e01f      	b.n	8002bf2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bce:	3305      	adds	r3, #5
 8002bd0:	613b      	str	r3, [r7, #16]
 8002bd2:	e00e      	b.n	8002bf2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bdc:	4613      	mov	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4413      	add	r3, r2
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	461a      	mov	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bee:	3305      	adds	r3, #5
 8002bf0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	4a5c      	ldr	r2, [pc, #368]	@ (8002d68 <HAL_I2S_Init+0x270>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	08db      	lsrs	r3, r3, #3
 8002bfc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	085b      	lsrs	r3, r3, #1
 8002c0e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	021b      	lsls	r3, r3, #8
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	e003      	b.n	8002c20 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d902      	bls.n	8002c2c <HAL_I2S_Init+0x134>
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	2bff      	cmp	r3, #255	@ 0xff
 8002c2a:	d907      	bls.n	8002c3c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c30:	f043 0210 	orr.w	r2, r3, #16
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e08f      	b.n	8002d5c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	ea42 0103 	orr.w	r1, r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	69fa      	ldr	r2, [r7, #28]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c5a:	f023 030f 	bic.w	r3, r3, #15
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6851      	ldr	r1, [r2, #4]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6892      	ldr	r2, [r2, #8]
 8002c66:	4311      	orrs	r1, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	68d2      	ldr	r2, [r2, #12]
 8002c6c:	4311      	orrs	r1, r2
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	6992      	ldr	r2, [r2, #24]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	431a      	orrs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c7e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d161      	bne.n	8002d4c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a38      	ldr	r2, [pc, #224]	@ (8002d6c <HAL_I2S_Init+0x274>)
 8002c8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a37      	ldr	r2, [pc, #220]	@ (8002d70 <HAL_I2S_Init+0x278>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d101      	bne.n	8002c9c <HAL_I2S_Init+0x1a4>
 8002c98:	4b36      	ldr	r3, [pc, #216]	@ (8002d74 <HAL_I2S_Init+0x27c>)
 8002c9a:	e001      	b.n	8002ca0 <HAL_I2S_Init+0x1a8>
 8002c9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6812      	ldr	r2, [r2, #0]
 8002ca6:	4932      	ldr	r1, [pc, #200]	@ (8002d70 <HAL_I2S_Init+0x278>)
 8002ca8:	428a      	cmp	r2, r1
 8002caa:	d101      	bne.n	8002cb0 <HAL_I2S_Init+0x1b8>
 8002cac:	4a31      	ldr	r2, [pc, #196]	@ (8002d74 <HAL_I2S_Init+0x27c>)
 8002cae:	e001      	b.n	8002cb4 <HAL_I2S_Init+0x1bc>
 8002cb0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002cb4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002cb8:	f023 030f 	bic.w	r3, r3, #15
 8002cbc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a2b      	ldr	r2, [pc, #172]	@ (8002d70 <HAL_I2S_Init+0x278>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_I2S_Init+0x1d4>
 8002cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d74 <HAL_I2S_Init+0x27c>)
 8002cca:	e001      	b.n	8002cd0 <HAL_I2S_Init+0x1d8>
 8002ccc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a25      	ldr	r2, [pc, #148]	@ (8002d70 <HAL_I2S_Init+0x278>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d101      	bne.n	8002ce2 <HAL_I2S_Init+0x1ea>
 8002cde:	4b25      	ldr	r3, [pc, #148]	@ (8002d74 <HAL_I2S_Init+0x27c>)
 8002ce0:	e001      	b.n	8002ce6 <HAL_I2S_Init+0x1ee>
 8002ce2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ce6:	69db      	ldr	r3, [r3, #28]
 8002ce8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cf2:	d003      	beq.n	8002cfc <HAL_I2S_Init+0x204>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d103      	bne.n	8002d04 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002cfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d00:	613b      	str	r3, [r7, #16]
 8002d02:	e001      	b.n	8002d08 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002d04:	2300      	movs	r3, #0
 8002d06:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d12:	4313      	orrs	r3, r2
 8002d14:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d26:	4313      	orrs	r3, r2
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	897b      	ldrh	r3, [r7, #10]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d34:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a0d      	ldr	r2, [pc, #52]	@ (8002d70 <HAL_I2S_Init+0x278>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_I2S_Init+0x24c>
 8002d40:	4b0c      	ldr	r3, [pc, #48]	@ (8002d74 <HAL_I2S_Init+0x27c>)
 8002d42:	e001      	b.n	8002d48 <HAL_I2S_Init+0x250>
 8002d44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d48:	897a      	ldrh	r2, [r7, #10]
 8002d4a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3720      	adds	r7, #32
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	08003441 	.word	0x08003441
 8002d68:	cccccccd 	.word	0xcccccccd
 8002d6c:	080035c9 	.word	0x080035c9
 8002d70:	40003800 	.word	0x40003800
 8002d74:	40003400 	.word	0x40003400

08002d78 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	4613      	mov	r3, r2
 8002d84:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <HAL_I2S_Receive_DMA+0x1a>
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e09d      	b.n	8002ed2 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d001      	beq.n	8002da6 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002da2:	2302      	movs	r3, #2
 8002da4:	e095      	b.n	8002ed2 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d101      	bne.n	8002db6 <HAL_I2S_Receive_DMA+0x3e>
 8002db2:	2302      	movs	r3, #2
 8002db4:	e08d      	b.n	8002ed2 <HAL_I2S_Receive_DMA+0x15a>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	2b03      	cmp	r3, #3
 8002de2:	d002      	beq.n	8002dea <HAL_I2S_Receive_DMA+0x72>
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	2b05      	cmp	r3, #5
 8002de8:	d10a      	bne.n	8002e00 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002dea:	88fb      	ldrh	r3, [r7, #6]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002df4:	88fb      	ldrh	r3, [r7, #6]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002dfe:	e005      	b.n	8002e0c <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	88fa      	ldrh	r2, [r7, #6]
 8002e04:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	88fa      	ldrh	r2, [r7, #6]
 8002e0a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e10:	4a32      	ldr	r2, [pc, #200]	@ (8002edc <HAL_I2S_Receive_DMA+0x164>)
 8002e12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e18:	4a31      	ldr	r2, [pc, #196]	@ (8002ee0 <HAL_I2S_Receive_DMA+0x168>)
 8002e1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e20:	4a30      	ldr	r2, [pc, #192]	@ (8002ee4 <HAL_I2S_Receive_DMA+0x16c>)
 8002e22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e32:	d10a      	bne.n	8002e4a <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e34:	2300      	movs	r3, #0
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	330c      	adds	r3, #12
 8002e54:	4619      	mov	r1, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002e60:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e62:	f7ff f94b 	bl	80020fc <HAL_DMA_Start_IT>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00f      	beq.n	8002e8c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e70:	f043 0208 	orr.w	r2, r3, #8
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e022      	b.n	8002ed2 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d107      	bne.n	8002eb2 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f042 0201 	orr.w	r2, r2, #1
 8002eb0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d107      	bne.n	8002ed0 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69da      	ldr	r2, [r3, #28]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ece:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	0800331f 	.word	0x0800331f
 8002ee0:	080032dd 	.word	0x080032dd
 8002ee4:	0800333b 	.word	0x0800333b

08002ee8 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002efc:	d004      	beq.n	8002f08 <HAL_I2S_DMAStop+0x20>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f040 80d1 	bne.w	80030aa <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00f      	beq.n	8002f30 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff f949 	bl	80021ac <HAL_DMA_Abort>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d007      	beq.n	8002f30 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f24:	f043 0208 	orr.w	r2, r3, #8
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002f30:	2364      	movs	r3, #100	@ 0x64
 8002f32:	2201      	movs	r2, #1
 8002f34:	2102      	movs	r1, #2
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 fb0c 	bl	8003554 <I2S_WaitFlagStateUntilTimeout>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00b      	beq.n	8002f5a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	f043 0201 	orr.w	r2, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002f5a:	2364      	movs	r3, #100	@ 0x64
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2180      	movs	r1, #128	@ 0x80
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 faf7 	bl	8003554 <I2S_WaitFlagStateUntilTimeout>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00b      	beq.n	8002f84 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f70:	f043 0201 	orr.w	r2, r3, #1
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	69da      	ldr	r2, [r3, #28]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f92:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	617b      	str	r3, [r7, #20]
 8002fa0:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685a      	ldr	r2, [r3, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0202 	bic.w	r2, r2, #2
 8002fb0:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b05      	cmp	r3, #5
 8002fbc:	f040 8165 	bne.w	800328a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00f      	beq.n	8002fe8 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff f8ed 	bl	80021ac <HAL_DMA_Abort>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d007      	beq.n	8002fe8 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fdc:	f043 0208 	orr.w	r2, r3, #8
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a8a      	ldr	r2, [pc, #552]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d101      	bne.n	8002ff6 <HAL_I2S_DMAStop+0x10e>
 8002ff2:	4b8a      	ldr	r3, [pc, #552]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8002ff4:	e001      	b.n	8002ffa <HAL_I2S_DMAStop+0x112>
 8002ff6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ffa:	69da      	ldr	r2, [r3, #28]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4985      	ldr	r1, [pc, #532]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 8003002:	428b      	cmp	r3, r1
 8003004:	d101      	bne.n	800300a <HAL_I2S_DMAStop+0x122>
 8003006:	4b85      	ldr	r3, [pc, #532]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003008:	e001      	b.n	800300e <HAL_I2S_DMAStop+0x126>
 800300a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800300e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003012:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8003014:	2300      	movs	r3, #0
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a7e      	ldr	r2, [pc, #504]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d101      	bne.n	8003026 <HAL_I2S_DMAStop+0x13e>
 8003022:	4b7e      	ldr	r3, [pc, #504]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003024:	e001      	b.n	800302a <HAL_I2S_DMAStop+0x142>
 8003026:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	613b      	str	r3, [r7, #16]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a79      	ldr	r2, [pc, #484]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d101      	bne.n	800303c <HAL_I2S_DMAStop+0x154>
 8003038:	4b78      	ldr	r3, [pc, #480]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 800303a:	e001      	b.n	8003040 <HAL_I2S_DMAStop+0x158>
 800303c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	613b      	str	r3, [r7, #16]
 8003044:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a73      	ldr	r2, [pc, #460]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d101      	bne.n	8003054 <HAL_I2S_DMAStop+0x16c>
 8003050:	4b72      	ldr	r3, [pc, #456]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003052:	e001      	b.n	8003058 <HAL_I2S_DMAStop+0x170>
 8003054:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	496e      	ldr	r1, [pc, #440]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 8003060:	428b      	cmp	r3, r1
 8003062:	d101      	bne.n	8003068 <HAL_I2S_DMAStop+0x180>
 8003064:	4b6d      	ldr	r3, [pc, #436]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003066:	e001      	b.n	800306c <HAL_I2S_DMAStop+0x184>
 8003068:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800306c:	f022 0201 	bic.w	r2, r2, #1
 8003070:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10c      	bne.n	8003094 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003092:	e0fa      	b.n	800328a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a5f      	ldr	r2, [pc, #380]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d101      	bne.n	80030a2 <HAL_I2S_DMAStop+0x1ba>
 800309e:	4b5f      	ldr	r3, [pc, #380]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 80030a0:	e001      	b.n	80030a6 <HAL_I2S_DMAStop+0x1be>
 80030a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030a6:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80030a8:	e0ef      	b.n	800328a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030b2:	d005      	beq.n	80030c0 <HAL_I2S_DMAStop+0x1d8>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030bc:	f040 80e5 	bne.w	800328a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00f      	beq.n	80030e8 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff f86d 	bl	80021ac <HAL_DMA_Abort>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d007      	beq.n	80030e8 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030dc:	f043 0208 	orr.w	r2, r3, #8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b05      	cmp	r3, #5
 80030f2:	f040 809a 	bne.w	800322a <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00f      	beq.n	800311e <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff f852 	bl	80021ac <HAL_DMA_Abort>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d007      	beq.n	800311e <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003112:	f043 0208 	orr.w	r2, r3, #8
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800311e:	f7fe fdfd 	bl	8001d1c <HAL_GetTick>
 8003122:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8003124:	e012      	b.n	800314c <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8003126:	f7fe fdf9 	bl	8001d1c <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b64      	cmp	r3, #100	@ 0x64
 8003132:	d90b      	bls.n	800314c <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	f043 0201 	orr.w	r2, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a31      	ldr	r2, [pc, #196]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d101      	bne.n	800315a <HAL_I2S_DMAStop+0x272>
 8003156:	4b31      	ldr	r3, [pc, #196]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003158:	e001      	b.n	800315e <HAL_I2S_DMAStop+0x276>
 800315a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b02      	cmp	r3, #2
 8003166:	d1de      	bne.n	8003126 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003168:	e012      	b.n	8003190 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800316a:	f7fe fdd7 	bl	8001d1c <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	2b64      	cmp	r3, #100	@ 0x64
 8003176:	d90b      	bls.n	8003190 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a20      	ldr	r2, [pc, #128]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d101      	bne.n	800319e <HAL_I2S_DMAStop+0x2b6>
 800319a:	4b20      	ldr	r3, [pc, #128]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 800319c:	e001      	b.n	80031a2 <HAL_I2S_DMAStop+0x2ba>
 800319e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a8:	2b80      	cmp	r3, #128	@ 0x80
 80031aa:	d0de      	beq.n	800316a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a19      	ldr	r2, [pc, #100]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d101      	bne.n	80031ba <HAL_I2S_DMAStop+0x2d2>
 80031b6:	4b19      	ldr	r3, [pc, #100]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 80031b8:	e001      	b.n	80031be <HAL_I2S_DMAStop+0x2d6>
 80031ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031be:	69da      	ldr	r2, [r3, #28]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4914      	ldr	r1, [pc, #80]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 80031c6:	428b      	cmp	r3, r1
 80031c8:	d101      	bne.n	80031ce <HAL_I2S_DMAStop+0x2e6>
 80031ca:	4b14      	ldr	r3, [pc, #80]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 80031cc:	e001      	b.n	80031d2 <HAL_I2S_DMAStop+0x2ea>
 80031ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031d6:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d101      	bne.n	80031ea <HAL_I2S_DMAStop+0x302>
 80031e6:	4b0d      	ldr	r3, [pc, #52]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 80031e8:	e001      	b.n	80031ee <HAL_I2S_DMAStop+0x306>
 80031ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	60fb      	str	r3, [r7, #12]
 80031f2:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a07      	ldr	r2, [pc, #28]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <HAL_I2S_DMAStop+0x31a>
 80031fe:	4b07      	ldr	r3, [pc, #28]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003200:	e001      	b.n	8003206 <HAL_I2S_DMAStop+0x31e>
 8003202:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4902      	ldr	r1, [pc, #8]	@ (8003218 <HAL_I2S_DMAStop+0x330>)
 800320e:	428b      	cmp	r3, r1
 8003210:	d106      	bne.n	8003220 <HAL_I2S_DMAStop+0x338>
 8003212:	4b02      	ldr	r3, [pc, #8]	@ (800321c <HAL_I2S_DMAStop+0x334>)
 8003214:	e006      	b.n	8003224 <HAL_I2S_DMAStop+0x33c>
 8003216:	bf00      	nop
 8003218:	40003800 	.word	0x40003800
 800321c:	40003400 	.word	0x40003400
 8003220:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003224:	f022 0202 	bic.w	r2, r2, #2
 8003228:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	69da      	ldr	r2, [r3, #28]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003238:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800323a:	2300      	movs	r3, #0
 800323c:	60bb      	str	r3, [r7, #8]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	60bb      	str	r3, [r7, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 0201 	bic.w	r2, r2, #1
 800325e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003268:	d10c      	bne.n	8003284 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	77fb      	strb	r3, [r7, #31]
 8003282:	e002      	b.n	800328a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8003292:	7ffb      	ldrb	r3, [r7, #31]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3720      	adds	r7, #32
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	4798      	blx	r3
}
 80032ac:	bf00      	nop
 80032ae:	3708      	adds	r7, #8
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10e      	bne.n	8003310 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0201 	bic.w	r2, r2, #1
 8003300:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	f7fd ff7b 	bl	800120c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003316:	bf00      	nop
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b084      	sub	sp, #16
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800332a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f7fd ff5b 	bl	80011e8 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003332:	bf00      	nop
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b084      	sub	sp, #16
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003346:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0203 	bic.w	r2, r2, #3
 8003356:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003370:	f043 0208 	orr.w	r2, r3, #8
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f7ff ffa5 	bl	80032c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	881a      	ldrh	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	1c9a      	adds	r2, r3, #2
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10e      	bne.n	80033da <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80033ca:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7ff ff6d 	bl	80032b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80033da:	bf00      	nop
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68da      	ldr	r2, [r3, #12]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f4:	b292      	uxth	r2, r2
 80033f6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fc:	1c9a      	adds	r2, r3, #2
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003414:	b29b      	uxth	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10e      	bne.n	8003438 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003428:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fd feea 	bl	800120c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003438:	bf00      	nop
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003456:	b2db      	uxtb	r3, r3
 8003458:	2b04      	cmp	r3, #4
 800345a:	d13a      	bne.n	80034d2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b01      	cmp	r3, #1
 8003464:	d109      	bne.n	800347a <I2S_IRQHandler+0x3a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003470:	2b40      	cmp	r3, #64	@ 0x40
 8003472:	d102      	bne.n	800347a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7ff ffb4 	bl	80033e2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003480:	2b40      	cmp	r3, #64	@ 0x40
 8003482:	d126      	bne.n	80034d2 <I2S_IRQHandler+0x92>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 0320 	and.w	r3, r3, #32
 800348e:	2b20      	cmp	r3, #32
 8003490:	d11f      	bne.n	80034d2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034a0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034a2:	2300      	movs	r3, #0
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	613b      	str	r3, [r7, #16]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	613b      	str	r3, [r7, #16]
 80034b6:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c4:	f043 0202 	orr.w	r2, r3, #2
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff fefb 	bl	80032c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d136      	bne.n	800354c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d109      	bne.n	80034fc <I2S_IRQHandler+0xbc>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f2:	2b80      	cmp	r3, #128	@ 0x80
 80034f4:	d102      	bne.n	80034fc <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f7ff ff45 	bl	8003386 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b08      	cmp	r3, #8
 8003504:	d122      	bne.n	800354c <I2S_IRQHandler+0x10c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 0320 	and.w	r3, r3, #32
 8003510:	2b20      	cmp	r3, #32
 8003512:	d11b      	bne.n	800354c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003522:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003524:	2300      	movs	r3, #0
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	60fb      	str	r3, [r7, #12]
 8003530:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	f043 0204 	orr.w	r2, r3, #4
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff febe 	bl	80032c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800354c:	bf00      	nop
 800354e:	3718      	adds	r7, #24
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	4613      	mov	r3, r2
 8003562:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003564:	f7fe fbda 	bl	8001d1c <HAL_GetTick>
 8003568:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800356a:	e018      	b.n	800359e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003572:	d014      	beq.n	800359e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003574:	f7fe fbd2 	bl	8001d1c <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	429a      	cmp	r2, r3
 8003582:	d902      	bls.n	800358a <I2S_WaitFlagStateUntilTimeout+0x36>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d109      	bne.n	800359e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e00f      	b.n	80035be <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	4013      	ands	r3, r2
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	bf0c      	ite	eq
 80035ae:	2301      	moveq	r3, #1
 80035b0:	2300      	movne	r3, #0
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	461a      	mov	r2, r3
 80035b6:	79fb      	ldrb	r3, [r7, #7]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d1d7      	bne.n	800356c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b088      	sub	sp, #32
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a92      	ldr	r2, [pc, #584]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d101      	bne.n	80035e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80035e2:	4b92      	ldr	r3, [pc, #584]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035e4:	e001      	b.n	80035ea <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80035e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a8b      	ldr	r2, [pc, #556]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d101      	bne.n	8003604 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003600:	4b8a      	ldr	r3, [pc, #552]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003602:	e001      	b.n	8003608 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003604:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003614:	d004      	beq.n	8003620 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	f040 8099 	bne.w	8003752 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b02      	cmp	r3, #2
 8003628:	d107      	bne.n	800363a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003630:	2b00      	cmp	r3, #0
 8003632:	d002      	beq.n	800363a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 f925 	bl	8003884 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b01      	cmp	r3, #1
 8003642:	d107      	bne.n	8003654 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f9c8 	bl	80039e4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800365a:	2b40      	cmp	r3, #64	@ 0x40
 800365c:	d13a      	bne.n	80036d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f003 0320 	and.w	r3, r3, #32
 8003664:	2b00      	cmp	r3, #0
 8003666:	d035      	beq.n	80036d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a6e      	ldr	r2, [pc, #440]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d101      	bne.n	8003676 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003672:	4b6e      	ldr	r3, [pc, #440]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003674:	e001      	b.n	800367a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003676:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4969      	ldr	r1, [pc, #420]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003682:	428b      	cmp	r3, r1
 8003684:	d101      	bne.n	800368a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003686:	4b69      	ldr	r3, [pc, #420]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003688:	e001      	b.n	800368e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800368a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800368e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003692:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80036a2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036a4:	2300      	movs	r3, #0
 80036a6:	60fb      	str	r3, [r7, #12]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c6:	f043 0202 	orr.w	r2, r3, #2
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7ff fdfa 	bl	80032c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f003 0308 	and.w	r3, r3, #8
 80036da:	2b08      	cmp	r3, #8
 80036dc:	f040 80c3 	bne.w	8003866 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f000 80bd 	beq.w	8003866 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80036fa:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a49      	ldr	r2, [pc, #292]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d101      	bne.n	800370a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003706:	4b49      	ldr	r3, [pc, #292]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003708:	e001      	b.n	800370e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800370a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4944      	ldr	r1, [pc, #272]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003716:	428b      	cmp	r3, r1
 8003718:	d101      	bne.n	800371e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800371a:	4b44      	ldr	r3, [pc, #272]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800371c:	e001      	b.n	8003722 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800371e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003722:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003726:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003728:	2300      	movs	r3, #0
 800372a:	60bb      	str	r3, [r7, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	60bb      	str	r3, [r7, #8]
 8003734:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003742:	f043 0204 	orr.w	r2, r3, #4
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7ff fdbc 	bl	80032c8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003750:	e089      	b.n	8003866 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b02      	cmp	r3, #2
 800375a:	d107      	bne.n	800376c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003762:	2b00      	cmp	r3, #0
 8003764:	d002      	beq.n	800376c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f8be 	bl	80038e8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b01      	cmp	r3, #1
 8003774:	d107      	bne.n	8003786 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 f8fd 	bl	8003980 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378c:	2b40      	cmp	r3, #64	@ 0x40
 800378e:	d12f      	bne.n	80037f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	f003 0320 	and.w	r3, r3, #32
 8003796:	2b00      	cmp	r3, #0
 8003798:	d02a      	beq.n	80037f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80037a8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d101      	bne.n	80037b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80037b4:	4b1d      	ldr	r3, [pc, #116]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037b6:	e001      	b.n	80037bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80037b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4919      	ldr	r1, [pc, #100]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037c4:	428b      	cmp	r3, r1
 80037c6:	d101      	bne.n	80037cc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80037c8:	4b18      	ldr	r3, [pc, #96]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037ca:	e001      	b.n	80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80037cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037d0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80037d4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e2:	f043 0202 	orr.w	r2, r3, #2
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7ff fd6c 	bl	80032c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b08      	cmp	r3, #8
 80037f8:	d136      	bne.n	8003868 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f003 0320 	and.w	r3, r3, #32
 8003800:	2b00      	cmp	r3, #0
 8003802:	d031      	beq.n	8003868 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a07      	ldr	r2, [pc, #28]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d101      	bne.n	8003812 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800380e:	4b07      	ldr	r3, [pc, #28]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003810:	e001      	b.n	8003816 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003812:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4902      	ldr	r1, [pc, #8]	@ (8003828 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800381e:	428b      	cmp	r3, r1
 8003820:	d106      	bne.n	8003830 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003822:	4b02      	ldr	r3, [pc, #8]	@ (800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003824:	e006      	b.n	8003834 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003826:	bf00      	nop
 8003828:	40003800 	.word	0x40003800
 800382c:	40003400 	.word	0x40003400
 8003830:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003834:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003838:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003848:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003856:	f043 0204 	orr.w	r2, r3, #4
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff fd32 	bl	80032c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003864:	e000      	b.n	8003868 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003866:	bf00      	nop
}
 8003868:	bf00      	nop
 800386a:	3720      	adds	r7, #32
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	1c99      	adds	r1, r3, #2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6251      	str	r1, [r2, #36]	@ 0x24
 8003896:	881a      	ldrh	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d113      	bne.n	80038de <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038c4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d106      	bne.n	80038de <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f7ff ffc9 	bl	8003870 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038de:	bf00      	nop
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f4:	1c99      	adds	r1, r3, #2
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	6251      	str	r1, [r2, #36]	@ 0x24
 80038fa:	8819      	ldrh	r1, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a1d      	ldr	r2, [pc, #116]	@ (8003978 <I2SEx_TxISR_I2SExt+0x90>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d101      	bne.n	800390a <I2SEx_TxISR_I2SExt+0x22>
 8003906:	4b1d      	ldr	r3, [pc, #116]	@ (800397c <I2SEx_TxISR_I2SExt+0x94>)
 8003908:	e001      	b.n	800390e <I2SEx_TxISR_I2SExt+0x26>
 800390a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800390e:	460a      	mov	r2, r1
 8003910:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d121      	bne.n	800396e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a12      	ldr	r2, [pc, #72]	@ (8003978 <I2SEx_TxISR_I2SExt+0x90>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d101      	bne.n	8003938 <I2SEx_TxISR_I2SExt+0x50>
 8003934:	4b11      	ldr	r3, [pc, #68]	@ (800397c <I2SEx_TxISR_I2SExt+0x94>)
 8003936:	e001      	b.n	800393c <I2SEx_TxISR_I2SExt+0x54>
 8003938:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	490d      	ldr	r1, [pc, #52]	@ (8003978 <I2SEx_TxISR_I2SExt+0x90>)
 8003944:	428b      	cmp	r3, r1
 8003946:	d101      	bne.n	800394c <I2SEx_TxISR_I2SExt+0x64>
 8003948:	4b0c      	ldr	r3, [pc, #48]	@ (800397c <I2SEx_TxISR_I2SExt+0x94>)
 800394a:	e001      	b.n	8003950 <I2SEx_TxISR_I2SExt+0x68>
 800394c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003950:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003954:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	d106      	bne.n	800396e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7ff ff81 	bl	8003870 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800396e:	bf00      	nop
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40003800 	.word	0x40003800
 800397c:	40003400 	.word	0x40003400

08003980 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68d8      	ldr	r0, [r3, #12]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003992:	1c99      	adds	r1, r3, #2
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003998:	b282      	uxth	r2, r0
 800399a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d113      	bne.n	80039dc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039c2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d106      	bne.n	80039dc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7ff ff4a 	bl	8003870 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039dc:	bf00      	nop
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a20      	ldr	r2, [pc, #128]	@ (8003a74 <I2SEx_RxISR_I2SExt+0x90>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d101      	bne.n	80039fa <I2SEx_RxISR_I2SExt+0x16>
 80039f6:	4b20      	ldr	r3, [pc, #128]	@ (8003a78 <I2SEx_RxISR_I2SExt+0x94>)
 80039f8:	e001      	b.n	80039fe <I2SEx_RxISR_I2SExt+0x1a>
 80039fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039fe:	68d8      	ldr	r0, [r3, #12]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a04:	1c99      	adds	r1, r3, #2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003a0a:	b282      	uxth	r2, r0
 8003a0c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d121      	bne.n	8003a6a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	@ (8003a74 <I2SEx_RxISR_I2SExt+0x90>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d101      	bne.n	8003a34 <I2SEx_RxISR_I2SExt+0x50>
 8003a30:	4b11      	ldr	r3, [pc, #68]	@ (8003a78 <I2SEx_RxISR_I2SExt+0x94>)
 8003a32:	e001      	b.n	8003a38 <I2SEx_RxISR_I2SExt+0x54>
 8003a34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	490d      	ldr	r1, [pc, #52]	@ (8003a74 <I2SEx_RxISR_I2SExt+0x90>)
 8003a40:	428b      	cmp	r3, r1
 8003a42:	d101      	bne.n	8003a48 <I2SEx_RxISR_I2SExt+0x64>
 8003a44:	4b0c      	ldr	r3, [pc, #48]	@ (8003a78 <I2SEx_RxISR_I2SExt+0x94>)
 8003a46:	e001      	b.n	8003a4c <I2SEx_RxISR_I2SExt+0x68>
 8003a48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a4c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a50:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d106      	bne.n	8003a6a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f7ff ff03 	bl	8003870 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40003800 	.word	0x40003800
 8003a78:	40003400 	.word	0x40003400

08003a7c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e101      	b.n	8003c92 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d106      	bne.n	8003aae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f014 f9e9 	bl	8017e80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003abc:	d102      	bne.n	8003ac4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f006 f98e 	bl	8009dea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	7c1a      	ldrb	r2, [r3, #16]
 8003ad6:	f88d 2000 	strb.w	r2, [sp]
 8003ada:	3304      	adds	r3, #4
 8003adc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ade:	f006 f86d 	bl	8009bbc <USB_CoreInit>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0ce      	b.n	8003c92 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2100      	movs	r1, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f006 f986 	bl	8009e0c <USB_SetCurrentMode>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d005      	beq.n	8003b12 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2202      	movs	r2, #2
 8003b0a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e0bf      	b.n	8003c92 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b12:	2300      	movs	r3, #0
 8003b14:	73fb      	strb	r3, [r7, #15]
 8003b16:	e04a      	b.n	8003bae <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b18:	7bfa      	ldrb	r2, [r7, #15]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	4413      	add	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	3315      	adds	r3, #21
 8003b28:	2201      	movs	r2, #1
 8003b2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b2c:	7bfa      	ldrb	r2, [r7, #15]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	3314      	adds	r3, #20
 8003b3c:	7bfa      	ldrb	r2, [r7, #15]
 8003b3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b40:	7bfa      	ldrb	r2, [r7, #15]
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	b298      	uxth	r0, r3
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	4413      	add	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	440b      	add	r3, r1
 8003b52:	332e      	adds	r3, #46	@ 0x2e
 8003b54:	4602      	mov	r2, r0
 8003b56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b58:	7bfa      	ldrb	r2, [r7, #15]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	3318      	adds	r3, #24
 8003b68:	2200      	movs	r2, #0
 8003b6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b6c:	7bfa      	ldrb	r2, [r7, #15]
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4613      	mov	r3, r2
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	4413      	add	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	440b      	add	r3, r1
 8003b7a:	331c      	adds	r3, #28
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b80:	7bfa      	ldrb	r2, [r7, #15]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	4413      	add	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	3320      	adds	r3, #32
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b94:	7bfa      	ldrb	r2, [r7, #15]
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	3324      	adds	r3, #36	@ 0x24
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	3301      	adds	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	791b      	ldrb	r3, [r3, #4]
 8003bb2:	7bfa      	ldrb	r2, [r7, #15]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d3af      	bcc.n	8003b18 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bb8:	2300      	movs	r3, #0
 8003bba:	73fb      	strb	r3, [r7, #15]
 8003bbc:	e044      	b.n	8003c48 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003bbe:	7bfa      	ldrb	r2, [r7, #15]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003bd4:	7bfa      	ldrb	r2, [r7, #15]
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	4413      	add	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003be6:	7bfa      	ldrb	r2, [r7, #15]
 8003be8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c00:	7bfa      	ldrb	r2, [r7, #15]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	4413      	add	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c16:	7bfa      	ldrb	r2, [r7, #15]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	00db      	lsls	r3, r3, #3
 8003c1e:	4413      	add	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c2c:	7bfa      	ldrb	r2, [r7, #15]
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	3301      	adds	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	791b      	ldrb	r3, [r3, #4]
 8003c4c:	7bfa      	ldrb	r2, [r7, #15]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d3b5      	bcc.n	8003bbe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6818      	ldr	r0, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	7c1a      	ldrb	r2, [r3, #16]
 8003c5a:	f88d 2000 	strb.w	r2, [sp]
 8003c5e:	3304      	adds	r3, #4
 8003c60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c62:	f006 f91f 	bl	8009ea4 <USB_DevInit>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d005      	beq.n	8003c78 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e00c      	b.n	8003c92 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f007 f969 	bl	800af62 <USB_DevDisconnect>

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b084      	sub	sp, #16
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_PCD_Start+0x1c>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e022      	b.n	8003cfc <HAL_PCD_Start+0x62>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d009      	beq.n	8003cde <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d105      	bne.n	8003cde <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f006 f870 	bl	8009dc8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f007 f917 	bl	800af20 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003d04:	b590      	push	{r4, r7, lr}
 8003d06:	b08d      	sub	sp, #52	@ 0x34
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f007 f9d5 	bl	800b0ca <USB_GetMode>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f040 848c 	bne.w	8004640 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f007 f939 	bl	800afa4 <USB_ReadInterrupts>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 8482 	beq.w	800463e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	0a1b      	lsrs	r3, r3, #8
 8003d44:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f007 f926 	bl	800afa4 <USB_ReadInterrupts>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d107      	bne.n	8003d72 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f002 0202 	and.w	r2, r2, #2
 8003d70:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f007 f914 	bl	800afa4 <USB_ReadInterrupts>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	f003 0310 	and.w	r3, r3, #16
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d161      	bne.n	8003e4a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	699a      	ldr	r2, [r3, #24]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0210 	bic.w	r2, r2, #16
 8003d94:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003d96:	6a3b      	ldr	r3, [r7, #32]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	f003 020f 	and.w	r2, r3, #15
 8003da2:	4613      	mov	r3, r2
 8003da4:	00db      	lsls	r3, r3, #3
 8003da6:	4413      	add	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	4413      	add	r3, r2
 8003db2:	3304      	adds	r3, #4
 8003db4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003dbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003dc0:	d124      	bne.n	8003e0c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d035      	beq.n	8003e3a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	091b      	lsrs	r3, r3, #4
 8003dd6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003dd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	461a      	mov	r2, r3
 8003de0:	6a38      	ldr	r0, [r7, #32]
 8003de2:	f006 ff4b 	bl	800ac7c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	091b      	lsrs	r3, r3, #4
 8003dee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003df2:	441a      	add	r2, r3
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	695a      	ldr	r2, [r3, #20]
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	091b      	lsrs	r3, r3, #4
 8003e00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e04:	441a      	add	r2, r3
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	615a      	str	r2, [r3, #20]
 8003e0a:	e016      	b.n	8003e3a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003e12:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e16:	d110      	bne.n	8003e3a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e1e:	2208      	movs	r2, #8
 8003e20:	4619      	mov	r1, r3
 8003e22:	6a38      	ldr	r0, [r7, #32]
 8003e24:	f006 ff2a 	bl	800ac7c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	695a      	ldr	r2, [r3, #20]
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	091b      	lsrs	r3, r3, #4
 8003e30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e34:	441a      	add	r2, r3
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	699a      	ldr	r2, [r3, #24]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f042 0210 	orr.w	r2, r2, #16
 8003e48:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f007 f8a8 	bl	800afa4 <USB_ReadInterrupts>
 8003e54:	4603      	mov	r3, r0
 8003e56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e5a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e5e:	f040 80a7 	bne.w	8003fb0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f007 f8ad 	bl	800afca <USB_ReadDevAllOutEpInterrupt>
 8003e70:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003e72:	e099      	b.n	8003fa8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 808e 	beq.w	8003f9c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	4611      	mov	r1, r2
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f007 f8d1 	bl	800b032 <USB_ReadDevOutEPInterrupt>
 8003e90:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00c      	beq.n	8003eb6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9e:	015a      	lsls	r2, r3, #5
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	2301      	movs	r3, #1
 8003eac:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003eae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fed1 	bl	8004c58 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f003 0308 	and.w	r3, r3, #8
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00c      	beq.n	8003eda <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec2:	015a      	lsls	r2, r3, #5
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ecc:	461a      	mov	r2, r3
 8003ece:	2308      	movs	r3, #8
 8003ed0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003ed2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 ffa7 	bl	8004e28 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f003 0310 	and.w	r3, r3, #16
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d008      	beq.n	8003ef6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	015a      	lsls	r2, r3, #5
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	4413      	add	r3, r2
 8003eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	2310      	movs	r3, #16
 8003ef4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d030      	beq.n	8003f62 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f08:	2b80      	cmp	r3, #128	@ 0x80
 8003f0a:	d109      	bne.n	8003f20 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f1e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f22:	4613      	mov	r3, r2
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	4413      	add	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	4413      	add	r3, r2
 8003f32:	3304      	adds	r3, #4
 8003f34:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	78db      	ldrb	r3, [r3, #3]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d108      	bne.n	8003f50 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2200      	movs	r2, #0
 8003f42:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	4619      	mov	r1, r3
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f014 f894 	bl	8018078 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f52:	015a      	lsls	r2, r3, #5
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	4413      	add	r3, r2
 8003f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2302      	movs	r3, #2
 8003f60:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	f003 0320 	and.w	r3, r3, #32
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6e:	015a      	lsls	r2, r3, #5
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	4413      	add	r3, r2
 8003f74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f78:	461a      	mov	r2, r3
 8003f7a:	2320      	movs	r3, #32
 8003f7c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d009      	beq.n	8003f9c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	015a      	lsls	r2, r3, #5
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f94:	461a      	mov	r2, r3
 8003f96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f9a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa4:	085b      	lsrs	r3, r3, #1
 8003fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f47f af62 	bne.w	8003e74 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f006 fff5 	bl	800afa4 <USB_ReadInterrupts>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fc0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003fc4:	f040 80db 	bne.w	800417e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f007 f816 	bl	800affe <USB_ReadDevAllInEpInterrupt>
 8003fd2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003fd8:	e0cd      	b.n	8004176 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 80c2 	beq.w	800416a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fec:	b2d2      	uxtb	r2, r2
 8003fee:	4611      	mov	r1, r2
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f007 f83c 	bl	800b06e <USB_ReadDevInEPInterrupt>
 8003ff6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d057      	beq.n	80040b2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004004:	f003 030f 	and.w	r3, r3, #15
 8004008:	2201      	movs	r2, #1
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004016:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	43db      	mvns	r3, r3
 800401c:	69f9      	ldr	r1, [r7, #28]
 800401e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004022:	4013      	ands	r3, r2
 8004024:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004028:	015a      	lsls	r2, r3, #5
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	4413      	add	r3, r2
 800402e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004032:	461a      	mov	r2, r3
 8004034:	2301      	movs	r3, #1
 8004036:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	799b      	ldrb	r3, [r3, #6]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d132      	bne.n	80040a6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004044:	4613      	mov	r3, r2
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	4413      	add	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	3320      	adds	r3, #32
 8004050:	6819      	ldr	r1, [r3, #0]
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004056:	4613      	mov	r3, r2
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	4413      	add	r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4403      	add	r3, r0
 8004060:	331c      	adds	r3, #28
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4419      	add	r1, r3
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800406a:	4613      	mov	r3, r2
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4403      	add	r3, r0
 8004074:	3320      	adds	r3, #32
 8004076:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	2b00      	cmp	r3, #0
 800407c:	d113      	bne.n	80040a6 <HAL_PCD_IRQHandler+0x3a2>
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004082:	4613      	mov	r3, r2
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	3324      	adds	r3, #36	@ 0x24
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d108      	bne.n	80040a6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800409e:	461a      	mov	r2, r3
 80040a0:	2101      	movs	r1, #1
 80040a2:	f007 f843 	bl	800b12c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	4619      	mov	r1, r3
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f013 ff68 	bl	8017f82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d008      	beq.n	80040ce <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80040bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040be:	015a      	lsls	r2, r3, #5
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040c8:	461a      	mov	r2, r3
 80040ca:	2308      	movs	r3, #8
 80040cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d008      	beq.n	80040ea <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80040d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040da:	015a      	lsls	r2, r3, #5
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	4413      	add	r3, r2
 80040e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040e4:	461a      	mov	r2, r3
 80040e6:	2310      	movs	r3, #16
 80040e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80040f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f6:	015a      	lsls	r2, r3, #5
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004100:	461a      	mov	r2, r3
 8004102:	2340      	movs	r3, #64	@ 0x40
 8004104:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d023      	beq.n	8004158 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004110:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004112:	6a38      	ldr	r0, [r7, #32]
 8004114:	f006 f82a 	bl	800a16c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411a:	4613      	mov	r3, r2
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	4413      	add	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	3310      	adds	r3, #16
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	4413      	add	r3, r2
 8004128:	3304      	adds	r3, #4
 800412a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	78db      	ldrb	r3, [r3, #3]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d108      	bne.n	8004146 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	2200      	movs	r2, #0
 8004138:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800413a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413c:	b2db      	uxtb	r3, r3
 800413e:	4619      	mov	r1, r3
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f013 ffab 	bl	801809c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	015a      	lsls	r2, r3, #5
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	4413      	add	r3, r2
 800414e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004152:	461a      	mov	r2, r3
 8004154:	2302      	movs	r3, #2
 8004156:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004162:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 fcea 	bl	8004b3e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800416a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416c:	3301      	adds	r3, #1
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004172:	085b      	lsrs	r3, r3, #1
 8004174:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004178:	2b00      	cmp	r3, #0
 800417a:	f47f af2e 	bne.w	8003fda <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f006 ff0e 	bl	800afa4 <USB_ReadInterrupts>
 8004188:	4603      	mov	r3, r0
 800418a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800418e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004192:	d122      	bne.n	80041da <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	69fa      	ldr	r2, [r7, #28]
 800419e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041a2:	f023 0301 	bic.w	r3, r3, #1
 80041a6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d108      	bne.n	80041c4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80041ba:	2100      	movs	r1, #0
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 fed1 	bl	8004f64 <HAL_PCDEx_LPM_Callback>
 80041c2:	e002      	b.n	80041ca <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f013 ff49 	bl	801805c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695a      	ldr	r2, [r3, #20]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80041d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4618      	mov	r0, r3
 80041e0:	f006 fee0 	bl	800afa4 <USB_ReadInterrupts>
 80041e4:	4603      	mov	r3, r0
 80041e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041ee:	d112      	bne.n	8004216 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d102      	bne.n	8004206 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f013 ff05 	bl	8018010 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695a      	ldr	r2, [r3, #20]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004214:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4618      	mov	r0, r3
 800421c:	f006 fec2 	bl	800afa4 <USB_ReadInterrupts>
 8004220:	4603      	mov	r3, r0
 8004222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800422a:	f040 80b7 	bne.w	800439c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	69fa      	ldr	r2, [r7, #28]
 8004238:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800423c:	f023 0301 	bic.w	r3, r3, #1
 8004240:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2110      	movs	r1, #16
 8004248:	4618      	mov	r0, r3
 800424a:	f005 ff8f 	bl	800a16c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800424e:	2300      	movs	r3, #0
 8004250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004252:	e046      	b.n	80042e2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	4413      	add	r3, r2
 800425c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004260:	461a      	mov	r2, r3
 8004262:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004266:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	4413      	add	r3, r2
 8004270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004278:	0151      	lsls	r1, r2, #5
 800427a:	69fa      	ldr	r2, [r7, #28]
 800427c:	440a      	add	r2, r1
 800427e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004282:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004286:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	4413      	add	r3, r2
 8004290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004294:	461a      	mov	r2, r3
 8004296:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800429a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800429c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800429e:	015a      	lsls	r2, r3, #5
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	4413      	add	r3, r2
 80042a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ac:	0151      	lsls	r1, r2, #5
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	440a      	add	r2, r1
 80042b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80042b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80042bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042be:	015a      	lsls	r2, r3, #5
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	4413      	add	r3, r2
 80042c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042cc:	0151      	lsls	r1, r2, #5
 80042ce:	69fa      	ldr	r2, [r7, #28]
 80042d0:	440a      	add	r2, r1
 80042d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80042d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80042da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042de:	3301      	adds	r3, #1
 80042e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	791b      	ldrb	r3, [r3, #4]
 80042e6:	461a      	mov	r2, r3
 80042e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d3b2      	bcc.n	8004254 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	69fa      	ldr	r2, [r7, #28]
 80042f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042fc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004300:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	7bdb      	ldrb	r3, [r3, #15]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d016      	beq.n	8004338 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004310:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004314:	69fa      	ldr	r2, [r7, #28]
 8004316:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800431a:	f043 030b 	orr.w	r3, r3, #11
 800431e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432a:	69fa      	ldr	r2, [r7, #28]
 800432c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004330:	f043 030b 	orr.w	r3, r3, #11
 8004334:	6453      	str	r3, [r2, #68]	@ 0x44
 8004336:	e015      	b.n	8004364 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	69fa      	ldr	r2, [r7, #28]
 8004342:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004346:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800434a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800434e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	69fa      	ldr	r2, [r7, #28]
 800435a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800435e:	f043 030b 	orr.w	r3, r3, #11
 8004362:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69fa      	ldr	r2, [r7, #28]
 800436e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004372:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004376:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004386:	461a      	mov	r2, r3
 8004388:	f006 fed0 	bl	800b12c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800439a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f006 fdff 	bl	800afa4 <USB_ReadInterrupts>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043b0:	d123      	bne.n	80043fa <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f006 fe95 	bl	800b0e6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f005 ff4c 	bl	800a25e <USB_GetDevSpeed>
 80043c6:	4603      	mov	r3, r0
 80043c8:	461a      	mov	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681c      	ldr	r4, [r3, #0]
 80043d2:	f001 f9f7 	bl	80057c4 <HAL_RCC_GetHCLKFreq>
 80043d6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80043dc:	461a      	mov	r2, r3
 80043de:	4620      	mov	r0, r4
 80043e0:	f005 fc50 	bl	8009c84 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f013 fdf4 	bl	8017fd2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	695a      	ldr	r2, [r3, #20]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80043f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4618      	mov	r0, r3
 8004400:	f006 fdd0 	bl	800afa4 <USB_ReadInterrupts>
 8004404:	4603      	mov	r3, r0
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b08      	cmp	r3, #8
 800440c:	d10a      	bne.n	8004424 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f013 fdd1 	bl	8017fb6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	695a      	ldr	r2, [r3, #20]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f002 0208 	and.w	r2, r2, #8
 8004422:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4618      	mov	r0, r3
 800442a:	f006 fdbb 	bl	800afa4 <USB_ReadInterrupts>
 800442e:	4603      	mov	r3, r0
 8004430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004434:	2b80      	cmp	r3, #128	@ 0x80
 8004436:	d123      	bne.n	8004480 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004444:	2301      	movs	r3, #1
 8004446:	627b      	str	r3, [r7, #36]	@ 0x24
 8004448:	e014      	b.n	8004474 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800444e:	4613      	mov	r3, r2
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	4413      	add	r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	440b      	add	r3, r1
 8004458:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d105      	bne.n	800446e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	b2db      	uxtb	r3, r3
 8004466:	4619      	mov	r1, r3
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 fb0a 	bl	8004a82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800446e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004470:	3301      	adds	r3, #1
 8004472:	627b      	str	r3, [r7, #36]	@ 0x24
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	791b      	ldrb	r3, [r3, #4]
 8004478:	461a      	mov	r2, r3
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	4293      	cmp	r3, r2
 800447e:	d3e4      	bcc.n	800444a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	f006 fd8d 	bl	800afa4 <USB_ReadInterrupts>
 800448a:	4603      	mov	r3, r0
 800448c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004490:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004494:	d13c      	bne.n	8004510 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004496:	2301      	movs	r3, #1
 8004498:	627b      	str	r3, [r7, #36]	@ 0x24
 800449a:	e02b      	b.n	80044f4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800449c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449e:	015a      	lsls	r2, r3, #5
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	4413      	add	r3, r2
 80044a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80044ac:	6879      	ldr	r1, [r7, #4]
 80044ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b0:	4613      	mov	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	4413      	add	r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	3318      	adds	r3, #24
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d115      	bne.n	80044ee <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80044c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	da12      	bge.n	80044ee <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80044c8:	6879      	ldr	r1, [r7, #4]
 80044ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044cc:	4613      	mov	r3, r2
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	4413      	add	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	3317      	adds	r3, #23
 80044d8:	2201      	movs	r2, #1
 80044da:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80044dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	4619      	mov	r1, r3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 faca 	bl	8004a82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f0:	3301      	adds	r3, #1
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	791b      	ldrb	r3, [r3, #4]
 80044f8:	461a      	mov	r2, r3
 80044fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d3cd      	bcc.n	800449c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800450e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4618      	mov	r0, r3
 8004516:	f006 fd45 	bl	800afa4 <USB_ReadInterrupts>
 800451a:	4603      	mov	r3, r0
 800451c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004520:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004524:	d156      	bne.n	80045d4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004526:	2301      	movs	r3, #1
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24
 800452a:	e045      	b.n	80045b8 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800452c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452e:	015a      	lsls	r2, r3, #5
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	4413      	add	r3, r2
 8004534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004540:	4613      	mov	r3, r2
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4413      	add	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d12e      	bne.n	80045b2 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004554:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004556:	2b00      	cmp	r3, #0
 8004558:	da2b      	bge.n	80045b2 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	0c1a      	lsrs	r2, r3, #16
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004564:	4053      	eors	r3, r2
 8004566:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800456a:	2b00      	cmp	r3, #0
 800456c:	d121      	bne.n	80045b2 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004572:	4613      	mov	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004580:	2201      	movs	r2, #1
 8004582:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004584:	6a3b      	ldr	r3, [r7, #32]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004590:	6a3b      	ldr	r3, [r7, #32]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10a      	bne.n	80045b2 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	69fa      	ldr	r2, [r7, #28]
 80045a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045ae:	6053      	str	r3, [r2, #4]
            break;
 80045b0:	e008      	b.n	80045c4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	3301      	adds	r3, #1
 80045b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	791b      	ldrb	r3, [r3, #4]
 80045bc:	461a      	mov	r2, r3
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d3b3      	bcc.n	800452c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695a      	ldr	r2, [r3, #20]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80045d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f006 fce3 	bl	800afa4 <USB_ReadInterrupts>
 80045de:	4603      	mov	r3, r0
 80045e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80045e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e8:	d10a      	bne.n	8004600 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f013 fd68 	bl	80180c0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	695a      	ldr	r2, [r3, #20]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80045fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f006 fccd 	bl	800afa4 <USB_ReadInterrupts>
 800460a:	4603      	mov	r3, r0
 800460c:	f003 0304 	and.w	r3, r3, #4
 8004610:	2b04      	cmp	r3, #4
 8004612:	d115      	bne.n	8004640 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f013 fd58 	bl	80180dc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6859      	ldr	r1, [r3, #4]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69ba      	ldr	r2, [r7, #24]
 8004638:	430a      	orrs	r2, r1
 800463a:	605a      	str	r2, [r3, #4]
 800463c:	e000      	b.n	8004640 <HAL_PCD_IRQHandler+0x93c>
      return;
 800463e:	bf00      	nop
    }
  }
}
 8004640:	3734      	adds	r7, #52	@ 0x34
 8004642:	46bd      	mov	sp, r7
 8004644:	bd90      	pop	{r4, r7, pc}

08004646 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	460b      	mov	r3, r1
 8004650:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004658:	2b01      	cmp	r3, #1
 800465a:	d101      	bne.n	8004660 <HAL_PCD_SetAddress+0x1a>
 800465c:	2302      	movs	r3, #2
 800465e:	e012      	b.n	8004686 <HAL_PCD_SetAddress+0x40>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	78fa      	ldrb	r2, [r7, #3]
 800466c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	78fa      	ldrb	r2, [r7, #3]
 8004674:	4611      	mov	r1, r2
 8004676:	4618      	mov	r0, r3
 8004678:	f006 fc2c 	bl	800aed4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b084      	sub	sp, #16
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
 8004696:	4608      	mov	r0, r1
 8004698:	4611      	mov	r1, r2
 800469a:	461a      	mov	r2, r3
 800469c:	4603      	mov	r3, r0
 800469e:	70fb      	strb	r3, [r7, #3]
 80046a0:	460b      	mov	r3, r1
 80046a2:	803b      	strh	r3, [r7, #0]
 80046a4:	4613      	mov	r3, r2
 80046a6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80046ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	da0f      	bge.n	80046d4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046b4:	78fb      	ldrb	r3, [r7, #3]
 80046b6:	f003 020f 	and.w	r2, r3, #15
 80046ba:	4613      	mov	r3, r2
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	4413      	add	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	3310      	adds	r3, #16
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	4413      	add	r3, r2
 80046c8:	3304      	adds	r3, #4
 80046ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2201      	movs	r2, #1
 80046d0:	705a      	strb	r2, [r3, #1]
 80046d2:	e00f      	b.n	80046f4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046d4:	78fb      	ldrb	r3, [r7, #3]
 80046d6:	f003 020f 	and.w	r2, r3, #15
 80046da:	4613      	mov	r3, r2
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	4413      	add	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	4413      	add	r3, r2
 80046ea:	3304      	adds	r3, #4
 80046ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80046f4:	78fb      	ldrb	r3, [r7, #3]
 80046f6:	f003 030f 	and.w	r3, r3, #15
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004700:	883b      	ldrh	r3, [r7, #0]
 8004702:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	78ba      	ldrb	r2, [r7, #2]
 800470e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	785b      	ldrb	r3, [r3, #1]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	461a      	mov	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004722:	78bb      	ldrb	r3, [r7, #2]
 8004724:	2b02      	cmp	r3, #2
 8004726:	d102      	bne.n	800472e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_PCD_EP_Open+0xae>
 8004738:	2302      	movs	r3, #2
 800473a:	e00e      	b.n	800475a <HAL_PCD_EP_Open+0xcc>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68f9      	ldr	r1, [r7, #12]
 800474a:	4618      	mov	r0, r3
 800474c:	f005 fdac 	bl	800a2a8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004758:	7afb      	ldrb	r3, [r7, #11]
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	460b      	mov	r3, r1
 800476c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800476e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004772:	2b00      	cmp	r3, #0
 8004774:	da0f      	bge.n	8004796 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004776:	78fb      	ldrb	r3, [r7, #3]
 8004778:	f003 020f 	and.w	r2, r3, #15
 800477c:	4613      	mov	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	3310      	adds	r3, #16
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	4413      	add	r3, r2
 800478a:	3304      	adds	r3, #4
 800478c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2201      	movs	r2, #1
 8004792:	705a      	strb	r2, [r3, #1]
 8004794:	e00f      	b.n	80047b6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004796:	78fb      	ldrb	r3, [r7, #3]
 8004798:	f003 020f 	and.w	r2, r3, #15
 800479c:	4613      	mov	r3, r2
 800479e:	00db      	lsls	r3, r3, #3
 80047a0:	4413      	add	r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	4413      	add	r3, r2
 80047ac:	3304      	adds	r3, #4
 80047ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80047b6:	78fb      	ldrb	r3, [r7, #3]
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d101      	bne.n	80047d0 <HAL_PCD_EP_Close+0x6e>
 80047cc:	2302      	movs	r3, #2
 80047ce:	e00e      	b.n	80047ee <HAL_PCD_EP_Close+0x8c>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68f9      	ldr	r1, [r7, #12]
 80047de:	4618      	mov	r0, r3
 80047e0:	f005 fdea 	bl	800a3b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80047f6:	b580      	push	{r7, lr}
 80047f8:	b086      	sub	sp, #24
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	60f8      	str	r0, [r7, #12]
 80047fe:	607a      	str	r2, [r7, #4]
 8004800:	603b      	str	r3, [r7, #0]
 8004802:	460b      	mov	r3, r1
 8004804:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004806:	7afb      	ldrb	r3, [r7, #11]
 8004808:	f003 020f 	and.w	r2, r3, #15
 800480c:	4613      	mov	r3, r2
 800480e:	00db      	lsls	r3, r3, #3
 8004810:	4413      	add	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	3304      	adds	r3, #4
 800481e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2200      	movs	r2, #0
 8004830:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	2200      	movs	r2, #0
 8004836:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004838:	7afb      	ldrb	r3, [r7, #11]
 800483a:	f003 030f 	and.w	r3, r3, #15
 800483e:	b2da      	uxtb	r2, r3
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	799b      	ldrb	r3, [r3, #6]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d102      	bne.n	8004852 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6818      	ldr	r0, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	799b      	ldrb	r3, [r3, #6]
 800485a:	461a      	mov	r2, r3
 800485c:	6979      	ldr	r1, [r7, #20]
 800485e:	f005 fe87 	bl	800a570 <USB_EPStartXfer>

  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3718      	adds	r7, #24
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004878:	78fb      	ldrb	r3, [r7, #3]
 800487a:	f003 020f 	and.w	r2, r3, #15
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	4613      	mov	r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4413      	add	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	440b      	add	r3, r1
 800488a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800488e:	681b      	ldr	r3, [r3, #0]
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	607a      	str	r2, [r7, #4]
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	460b      	mov	r3, r1
 80048aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048ac:	7afb      	ldrb	r3, [r7, #11]
 80048ae:	f003 020f 	and.w	r2, r3, #15
 80048b2:	4613      	mov	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	4413      	add	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	3310      	adds	r3, #16
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	4413      	add	r3, r2
 80048c0:	3304      	adds	r3, #4
 80048c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	2200      	movs	r2, #0
 80048d4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	2201      	movs	r2, #1
 80048da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048dc:	7afb      	ldrb	r3, [r7, #11]
 80048de:	f003 030f 	and.w	r3, r3, #15
 80048e2:	b2da      	uxtb	r2, r3
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	799b      	ldrb	r3, [r3, #6]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d102      	bne.n	80048f6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6818      	ldr	r0, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	799b      	ldrb	r3, [r3, #6]
 80048fe:	461a      	mov	r2, r3
 8004900:	6979      	ldr	r1, [r7, #20]
 8004902:	f005 fe35 	bl	800a570 <USB_EPStartXfer>

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	460b      	mov	r3, r1
 800491a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800491c:	78fb      	ldrb	r3, [r7, #3]
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	7912      	ldrb	r2, [r2, #4]
 8004926:	4293      	cmp	r3, r2
 8004928:	d901      	bls.n	800492e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e04f      	b.n	80049ce <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800492e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004932:	2b00      	cmp	r3, #0
 8004934:	da0f      	bge.n	8004956 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004936:	78fb      	ldrb	r3, [r7, #3]
 8004938:	f003 020f 	and.w	r2, r3, #15
 800493c:	4613      	mov	r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	3310      	adds	r3, #16
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	4413      	add	r3, r2
 800494a:	3304      	adds	r3, #4
 800494c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2201      	movs	r2, #1
 8004952:	705a      	strb	r2, [r3, #1]
 8004954:	e00d      	b.n	8004972 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004956:	78fa      	ldrb	r2, [r7, #3]
 8004958:	4613      	mov	r3, r2
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	4413      	add	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	4413      	add	r3, r2
 8004968:	3304      	adds	r3, #4
 800496a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2201      	movs	r2, #1
 8004976:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004978:	78fb      	ldrb	r3, [r7, #3]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	b2da      	uxtb	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <HAL_PCD_EP_SetStall+0x82>
 800498e:	2302      	movs	r3, #2
 8004990:	e01d      	b.n	80049ce <HAL_PCD_EP_SetStall+0xbe>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68f9      	ldr	r1, [r7, #12]
 80049a0:	4618      	mov	r0, r3
 80049a2:	f006 f9c3 	bl	800ad2c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80049a6:	78fb      	ldrb	r3, [r7, #3]
 80049a8:	f003 030f 	and.w	r3, r3, #15
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d109      	bne.n	80049c4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6818      	ldr	r0, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	7999      	ldrb	r1, [r3, #6]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80049be:	461a      	mov	r2, r3
 80049c0:	f006 fbb4 	bl	800b12c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b084      	sub	sp, #16
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	460b      	mov	r3, r1
 80049e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80049e2:	78fb      	ldrb	r3, [r7, #3]
 80049e4:	f003 030f 	and.w	r3, r3, #15
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	7912      	ldrb	r2, [r2, #4]
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d901      	bls.n	80049f4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e042      	b.n	8004a7a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80049f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	da0f      	bge.n	8004a1c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049fc:	78fb      	ldrb	r3, [r7, #3]
 80049fe:	f003 020f 	and.w	r2, r3, #15
 8004a02:	4613      	mov	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	4413      	add	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	3310      	adds	r3, #16
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	4413      	add	r3, r2
 8004a10:	3304      	adds	r3, #4
 8004a12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	705a      	strb	r2, [r3, #1]
 8004a1a:	e00f      	b.n	8004a3c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a1c:	78fb      	ldrb	r3, [r7, #3]
 8004a1e:	f003 020f 	and.w	r2, r3, #15
 8004a22:	4613      	mov	r3, r2
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	4413      	add	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	4413      	add	r3, r2
 8004a32:	3304      	adds	r3, #4
 8004a34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a42:	78fb      	ldrb	r3, [r7, #3]
 8004a44:	f003 030f 	and.w	r3, r3, #15
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_PCD_EP_ClrStall+0x86>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e00e      	b.n	8004a7a <HAL_PCD_EP_ClrStall+0xa4>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68f9      	ldr	r1, [r7, #12]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f006 f9cc 	bl	800ae08 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b084      	sub	sp, #16
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004a8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	da0c      	bge.n	8004ab0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a96:	78fb      	ldrb	r3, [r7, #3]
 8004a98:	f003 020f 	and.w	r2, r3, #15
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	3310      	adds	r3, #16
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3304      	adds	r3, #4
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	e00c      	b.n	8004aca <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ab0:	78fb      	ldrb	r3, [r7, #3]
 8004ab2:	f003 020f 	and.w	r2, r3, #15
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	3304      	adds	r3, #4
 8004ac8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68f9      	ldr	r1, [r7, #12]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f005 ffeb 	bl	800aaac <USB_EPStopXfer>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004ada:	7afb      	ldrb	r3, [r7, #11]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	460b      	mov	r3, r1
 8004aee:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d101      	bne.n	8004afe <HAL_PCD_EP_Flush+0x1a>
 8004afa:	2302      	movs	r3, #2
 8004afc:	e01b      	b.n	8004b36 <HAL_PCD_EP_Flush+0x52>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 8004b06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	da09      	bge.n	8004b22 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	78fb      	ldrb	r3, [r7, #3]
 8004b14:	f003 030f 	and.w	r3, r3, #15
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	f005 fb26 	bl	800a16c <USB_FlushTxFifo>
 8004b20:	e004      	b.n	8004b2c <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f005 fb52 	bl	800a1d0 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3708      	adds	r7, #8
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b08a      	sub	sp, #40	@ 0x28
 8004b42:	af02      	add	r7, sp, #8
 8004b44:	6078      	str	r0, [r7, #4]
 8004b46:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	4613      	mov	r3, r2
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	3310      	adds	r3, #16
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	4413      	add	r3, r2
 8004b62:	3304      	adds	r3, #4
 8004b64:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	695a      	ldr	r2, [r3, #20]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d901      	bls.n	8004b76 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e06b      	b.n	8004c4e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	691a      	ldr	r2, [r3, #16]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	69fa      	ldr	r2, [r7, #28]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d902      	bls.n	8004b92 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	3303      	adds	r3, #3
 8004b96:	089b      	lsrs	r3, r3, #2
 8004b98:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b9a:	e02a      	b.n	8004bf2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	69fa      	ldr	r2, [r7, #28]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d902      	bls.n	8004bb8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	3303      	adds	r3, #3
 8004bbc:	089b      	lsrs	r3, r3, #2
 8004bbe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	68d9      	ldr	r1, [r3, #12]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	6978      	ldr	r0, [r7, #20]
 8004bd6:	f006 f813 	bl	800ac00 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	441a      	add	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	695a      	ldr	r2, [r3, #20]
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	441a      	add	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	015a      	lsls	r2, r3, #5
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c02:	69ba      	ldr	r2, [r7, #24]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d809      	bhi.n	8004c1c <PCD_WriteEmptyTxFifo+0xde>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	695a      	ldr	r2, [r3, #20]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d203      	bcs.n	8004c1c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1bf      	bne.n	8004b9c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d811      	bhi.n	8004c4c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	2201      	movs	r2, #1
 8004c30:	fa02 f303 	lsl.w	r3, r2, r3
 8004c34:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	43db      	mvns	r3, r3
 8004c42:	6939      	ldr	r1, [r7, #16]
 8004c44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c48:	4013      	ands	r3, r2
 8004c4a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3720      	adds	r7, #32
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
	...

08004c58 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	333c      	adds	r3, #60	@ 0x3c
 8004c70:	3304      	adds	r3, #4
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	015a      	lsls	r2, r3, #5
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	799b      	ldrb	r3, [r3, #6]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d17b      	bne.n	8004d86 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	f003 0308 	and.w	r3, r3, #8
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d015      	beq.n	8004cc4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	4a61      	ldr	r2, [pc, #388]	@ (8004e20 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	f240 80b9 	bls.w	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 80b3 	beq.w	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	015a      	lsls	r2, r3, #5
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cba:	461a      	mov	r2, r3
 8004cbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cc0:	6093      	str	r3, [r2, #8]
 8004cc2:	e0a7      	b.n	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f003 0320 	and.w	r3, r3, #32
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d009      	beq.n	8004ce2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	015a      	lsls	r2, r3, #5
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cda:	461a      	mov	r2, r3
 8004cdc:	2320      	movs	r3, #32
 8004cde:	6093      	str	r3, [r2, #8]
 8004ce0:	e098      	b.n	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f040 8093 	bne.w	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8004e20 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d90f      	bls.n	8004d16 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00a      	beq.n	8004d16 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	015a      	lsls	r2, r3, #5
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	4413      	add	r3, r2
 8004d08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d12:	6093      	str	r3, [r2, #8]
 8004d14:	e07e      	b.n	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	4413      	add	r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	4413      	add	r3, r2
 8004d28:	3304      	adds	r3, #4
 8004d2a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6a1a      	ldr	r2, [r3, #32]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	0159      	lsls	r1, r3, #5
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	440b      	add	r3, r1
 8004d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d42:	1ad2      	subs	r2, r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d114      	bne.n	8004d78 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d109      	bne.n	8004d6a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6818      	ldr	r0, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d60:	461a      	mov	r2, r3
 8004d62:	2101      	movs	r1, #1
 8004d64:	f006 f9e2 	bl	800b12c <USB_EP0_OutStart>
 8004d68:	e006      	b.n	8004d78 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	68da      	ldr	r2, [r3, #12]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	441a      	add	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f013 f8e4 	bl	8017f4c <HAL_PCD_DataOutStageCallback>
 8004d84:	e046      	b.n	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	4a26      	ldr	r2, [pc, #152]	@ (8004e24 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d124      	bne.n	8004dd8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00a      	beq.n	8004dae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	015a      	lsls	r2, r3, #5
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da4:	461a      	mov	r2, r3
 8004da6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004daa:	6093      	str	r3, [r2, #8]
 8004dac:	e032      	b.n	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f003 0320 	and.w	r3, r3, #32
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d008      	beq.n	8004dca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2320      	movs	r3, #32
 8004dc8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	4619      	mov	r1, r3
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f013 f8bb 	bl	8017f4c <HAL_PCD_DataOutStageCallback>
 8004dd6:	e01d      	b.n	8004e14 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d114      	bne.n	8004e08 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	4613      	mov	r3, r2
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	4413      	add	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	440b      	add	r3, r1
 8004dec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d108      	bne.n	8004e08 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e00:	461a      	mov	r2, r3
 8004e02:	2100      	movs	r1, #0
 8004e04:	f006 f992 	bl	800b12c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f013 f89c 	bl	8017f4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3720      	adds	r7, #32
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	4f54300a 	.word	0x4f54300a
 8004e24:	4f54310a 	.word	0x4f54310a

08004e28 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	333c      	adds	r3, #60	@ 0x3c
 8004e40:	3304      	adds	r3, #4
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	015a      	lsls	r2, r3, #5
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	4a15      	ldr	r2, [pc, #84]	@ (8004eb0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d90e      	bls.n	8004e7c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d009      	beq.n	8004e7c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	015a      	lsls	r2, r3, #5
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	4413      	add	r3, r2
 8004e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e74:	461a      	mov	r2, r3
 8004e76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e7a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f013 f853 	bl	8017f28 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4a0a      	ldr	r2, [pc, #40]	@ (8004eb0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d90c      	bls.n	8004ea4 <PCD_EP_OutSetupPacket_int+0x7c>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	799b      	ldrb	r3, [r3, #6]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d108      	bne.n	8004ea4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6818      	ldr	r0, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	f006 f944 	bl	800b12c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	4f54300a 	.word	0x4f54300a

08004eb4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	70fb      	strb	r3, [r7, #3]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d107      	bne.n	8004ee2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004ed2:	883b      	ldrh	r3, [r7, #0]
 8004ed4:	0419      	lsls	r1, r3, #16
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ee0:	e028      	b.n	8004f34 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee8:	0c1b      	lsrs	r3, r3, #16
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	4413      	add	r3, r2
 8004eee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	73fb      	strb	r3, [r7, #15]
 8004ef4:	e00d      	b.n	8004f12 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	3340      	adds	r3, #64	@ 0x40
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4413      	add	r3, r2
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	0c1b      	lsrs	r3, r3, #16
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	4413      	add	r3, r2
 8004f0a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	73fb      	strb	r3, [r7, #15]
 8004f12:	7bfa      	ldrb	r2, [r7, #15]
 8004f14:	78fb      	ldrb	r3, [r7, #3]
 8004f16:	3b01      	subs	r3, #1
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d3ec      	bcc.n	8004ef6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004f1c:	883b      	ldrh	r3, [r7, #0]
 8004f1e:	0418      	lsls	r0, r3, #16
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6819      	ldr	r1, [r3, #0]
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	4302      	orrs	r2, r0
 8004f2c:	3340      	adds	r3, #64	@ 0x40
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	440b      	add	r3, r1
 8004f32:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	887a      	ldrh	r2, [r7, #2]
 8004f54:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b086      	sub	sp, #24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e267      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d075      	beq.n	8005086 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f9a:	4b88      	ldr	r3, [pc, #544]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f003 030c 	and.w	r3, r3, #12
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d00c      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fa6:	4b85      	ldr	r3, [pc, #532]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d112      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fb2:	4b82      	ldr	r3, [pc, #520]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fbe:	d10b      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fc0:	4b7e      	ldr	r3, [pc, #504]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d05b      	beq.n	8005084 <HAL_RCC_OscConfig+0x108>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d157      	bne.n	8005084 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e242      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe0:	d106      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x74>
 8004fe2:	4b76      	ldr	r3, [pc, #472]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a75      	ldr	r2, [pc, #468]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fec:	6013      	str	r3, [r2, #0]
 8004fee:	e01d      	b.n	800502c <HAL_RCC_OscConfig+0xb0>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ff8:	d10c      	bne.n	8005014 <HAL_RCC_OscConfig+0x98>
 8004ffa:	4b70      	ldr	r3, [pc, #448]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a6f      	ldr	r2, [pc, #444]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	4b6d      	ldr	r3, [pc, #436]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a6c      	ldr	r2, [pc, #432]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005010:	6013      	str	r3, [r2, #0]
 8005012:	e00b      	b.n	800502c <HAL_RCC_OscConfig+0xb0>
 8005014:	4b69      	ldr	r3, [pc, #420]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a68      	ldr	r2, [pc, #416]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 800501a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800501e:	6013      	str	r3, [r2, #0]
 8005020:	4b66      	ldr	r3, [pc, #408]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a65      	ldr	r2, [pc, #404]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800502a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d013      	beq.n	800505c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005034:	f7fc fe72 	bl	8001d1c <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800503c:	f7fc fe6e 	bl	8001d1c <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b64      	cmp	r3, #100	@ 0x64
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e207      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504e:	4b5b      	ldr	r3, [pc, #364]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0f0      	beq.n	800503c <HAL_RCC_OscConfig+0xc0>
 800505a:	e014      	b.n	8005086 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505c:	f7fc fe5e 	bl	8001d1c <HAL_GetTick>
 8005060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005062:	e008      	b.n	8005076 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005064:	f7fc fe5a 	bl	8001d1c <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b64      	cmp	r3, #100	@ 0x64
 8005070:	d901      	bls.n	8005076 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e1f3      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005076:	4b51      	ldr	r3, [pc, #324]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1f0      	bne.n	8005064 <HAL_RCC_OscConfig+0xe8>
 8005082:	e000      	b.n	8005086 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d063      	beq.n	800515a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005092:	4b4a      	ldr	r3, [pc, #296]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f003 030c 	and.w	r3, r3, #12
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00b      	beq.n	80050b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800509e:	4b47      	ldr	r3, [pc, #284]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050a6:	2b08      	cmp	r3, #8
 80050a8:	d11c      	bne.n	80050e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050aa:	4b44      	ldr	r3, [pc, #272]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d116      	bne.n	80050e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b6:	4b41      	ldr	r3, [pc, #260]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d005      	beq.n	80050ce <HAL_RCC_OscConfig+0x152>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d001      	beq.n	80050ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e1c7      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ce:	4b3b      	ldr	r3, [pc, #236]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	4937      	ldr	r1, [pc, #220]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050e2:	e03a      	b.n	800515a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d020      	beq.n	800512e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ec:	4b34      	ldr	r3, [pc, #208]	@ (80051c0 <HAL_RCC_OscConfig+0x244>)
 80050ee:	2201      	movs	r2, #1
 80050f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f2:	f7fc fe13 	bl	8001d1c <HAL_GetTick>
 80050f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050f8:	e008      	b.n	800510c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fa:	f7fc fe0f 	bl	8001d1c <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b02      	cmp	r3, #2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e1a8      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800510c:	4b2b      	ldr	r3, [pc, #172]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d0f0      	beq.n	80050fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005118:	4b28      	ldr	r3, [pc, #160]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	4925      	ldr	r1, [pc, #148]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005128:	4313      	orrs	r3, r2
 800512a:	600b      	str	r3, [r1, #0]
 800512c:	e015      	b.n	800515a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800512e:	4b24      	ldr	r3, [pc, #144]	@ (80051c0 <HAL_RCC_OscConfig+0x244>)
 8005130:	2200      	movs	r2, #0
 8005132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7fc fdf2 	bl	8001d1c <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800513c:	f7fc fdee 	bl	8001d1c <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e187      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800514e:	4b1b      	ldr	r3, [pc, #108]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0308 	and.w	r3, r3, #8
 8005162:	2b00      	cmp	r3, #0
 8005164:	d036      	beq.n	80051d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d016      	beq.n	800519c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800516e:	4b15      	ldr	r3, [pc, #84]	@ (80051c4 <HAL_RCC_OscConfig+0x248>)
 8005170:	2201      	movs	r2, #1
 8005172:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005174:	f7fc fdd2 	bl	8001d1c <HAL_GetTick>
 8005178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800517a:	e008      	b.n	800518e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800517c:	f7fc fdce 	bl	8001d1c <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e167      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518e:	4b0b      	ldr	r3, [pc, #44]	@ (80051bc <HAL_RCC_OscConfig+0x240>)
 8005190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d0f0      	beq.n	800517c <HAL_RCC_OscConfig+0x200>
 800519a:	e01b      	b.n	80051d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800519c:	4b09      	ldr	r3, [pc, #36]	@ (80051c4 <HAL_RCC_OscConfig+0x248>)
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a2:	f7fc fdbb 	bl	8001d1c <HAL_GetTick>
 80051a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a8:	e00e      	b.n	80051c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051aa:	f7fc fdb7 	bl	8001d1c <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d907      	bls.n	80051c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e150      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
 80051bc:	40023800 	.word	0x40023800
 80051c0:	42470000 	.word	0x42470000
 80051c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051c8:	4b88      	ldr	r3, [pc, #544]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80051ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1ea      	bne.n	80051aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 8097 	beq.w	8005310 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051e2:	2300      	movs	r3, #0
 80051e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051e6:	4b81      	ldr	r3, [pc, #516]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80051e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10f      	bne.n	8005212 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051f2:	2300      	movs	r3, #0
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	4b7d      	ldr	r3, [pc, #500]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80051f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fa:	4a7c      	ldr	r2, [pc, #496]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80051fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005200:	6413      	str	r3, [r2, #64]	@ 0x40
 8005202:	4b7a      	ldr	r3, [pc, #488]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800520a:	60bb      	str	r3, [r7, #8]
 800520c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800520e:	2301      	movs	r3, #1
 8005210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005212:	4b77      	ldr	r3, [pc, #476]	@ (80053f0 <HAL_RCC_OscConfig+0x474>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800521a:	2b00      	cmp	r3, #0
 800521c:	d118      	bne.n	8005250 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800521e:	4b74      	ldr	r3, [pc, #464]	@ (80053f0 <HAL_RCC_OscConfig+0x474>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a73      	ldr	r2, [pc, #460]	@ (80053f0 <HAL_RCC_OscConfig+0x474>)
 8005224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800522a:	f7fc fd77 	bl	8001d1c <HAL_GetTick>
 800522e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005230:	e008      	b.n	8005244 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005232:	f7fc fd73 	bl	8001d1c <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	2b02      	cmp	r3, #2
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e10c      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005244:	4b6a      	ldr	r3, [pc, #424]	@ (80053f0 <HAL_RCC_OscConfig+0x474>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0f0      	beq.n	8005232 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d106      	bne.n	8005266 <HAL_RCC_OscConfig+0x2ea>
 8005258:	4b64      	ldr	r3, [pc, #400]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800525a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800525c:	4a63      	ldr	r2, [pc, #396]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800525e:	f043 0301 	orr.w	r3, r3, #1
 8005262:	6713      	str	r3, [r2, #112]	@ 0x70
 8005264:	e01c      	b.n	80052a0 <HAL_RCC_OscConfig+0x324>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	2b05      	cmp	r3, #5
 800526c:	d10c      	bne.n	8005288 <HAL_RCC_OscConfig+0x30c>
 800526e:	4b5f      	ldr	r3, [pc, #380]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005272:	4a5e      	ldr	r2, [pc, #376]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005274:	f043 0304 	orr.w	r3, r3, #4
 8005278:	6713      	str	r3, [r2, #112]	@ 0x70
 800527a:	4b5c      	ldr	r3, [pc, #368]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800527c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527e:	4a5b      	ldr	r2, [pc, #364]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005280:	f043 0301 	orr.w	r3, r3, #1
 8005284:	6713      	str	r3, [r2, #112]	@ 0x70
 8005286:	e00b      	b.n	80052a0 <HAL_RCC_OscConfig+0x324>
 8005288:	4b58      	ldr	r3, [pc, #352]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800528a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528c:	4a57      	ldr	r2, [pc, #348]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800528e:	f023 0301 	bic.w	r3, r3, #1
 8005292:	6713      	str	r3, [r2, #112]	@ 0x70
 8005294:	4b55      	ldr	r3, [pc, #340]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005298:	4a54      	ldr	r2, [pc, #336]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800529a:	f023 0304 	bic.w	r3, r3, #4
 800529e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d015      	beq.n	80052d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a8:	f7fc fd38 	bl	8001d1c <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ae:	e00a      	b.n	80052c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052b0:	f7fc fd34 	bl	8001d1c <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052be:	4293      	cmp	r3, r2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e0cb      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052c6:	4b49      	ldr	r3, [pc, #292]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80052c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d0ee      	beq.n	80052b0 <HAL_RCC_OscConfig+0x334>
 80052d2:	e014      	b.n	80052fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052d4:	f7fc fd22 	bl	8001d1c <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052da:	e00a      	b.n	80052f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052dc:	f7fc fd1e 	bl	8001d1c <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e0b5      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052f2:	4b3e      	ldr	r3, [pc, #248]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80052f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1ee      	bne.n	80052dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d105      	bne.n	8005310 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005304:	4b39      	ldr	r3, [pc, #228]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005308:	4a38      	ldr	r2, [pc, #224]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800530a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800530e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	2b00      	cmp	r3, #0
 8005316:	f000 80a1 	beq.w	800545c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800531a:	4b34      	ldr	r3, [pc, #208]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 030c 	and.w	r3, r3, #12
 8005322:	2b08      	cmp	r3, #8
 8005324:	d05c      	beq.n	80053e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	2b02      	cmp	r3, #2
 800532c:	d141      	bne.n	80053b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800532e:	4b31      	ldr	r3, [pc, #196]	@ (80053f4 <HAL_RCC_OscConfig+0x478>)
 8005330:	2200      	movs	r2, #0
 8005332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005334:	f7fc fcf2 	bl	8001d1c <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800533a:	e008      	b.n	800534e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800533c:	f7fc fcee 	bl	8001d1c <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	2b02      	cmp	r3, #2
 8005348:	d901      	bls.n	800534e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e087      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800534e:	4b27      	ldr	r3, [pc, #156]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1f0      	bne.n	800533c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	69da      	ldr	r2, [r3, #28]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	019b      	lsls	r3, r3, #6
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005370:	085b      	lsrs	r3, r3, #1
 8005372:	3b01      	subs	r3, #1
 8005374:	041b      	lsls	r3, r3, #16
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	061b      	lsls	r3, r3, #24
 800537e:	491b      	ldr	r1, [pc, #108]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 8005380:	4313      	orrs	r3, r2
 8005382:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005384:	4b1b      	ldr	r3, [pc, #108]	@ (80053f4 <HAL_RCC_OscConfig+0x478>)
 8005386:	2201      	movs	r2, #1
 8005388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538a:	f7fc fcc7 	bl	8001d1c <HAL_GetTick>
 800538e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005390:	e008      	b.n	80053a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005392:	f7fc fcc3 	bl	8001d1c <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e05c      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053a4:	4b11      	ldr	r3, [pc, #68]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0f0      	beq.n	8005392 <HAL_RCC_OscConfig+0x416>
 80053b0:	e054      	b.n	800545c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b2:	4b10      	ldr	r3, [pc, #64]	@ (80053f4 <HAL_RCC_OscConfig+0x478>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b8:	f7fc fcb0 	bl	8001d1c <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053c0:	f7fc fcac 	bl	8001d1c <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e045      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053d2:	4b06      	ldr	r3, [pc, #24]	@ (80053ec <HAL_RCC_OscConfig+0x470>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1f0      	bne.n	80053c0 <HAL_RCC_OscConfig+0x444>
 80053de:	e03d      	b.n	800545c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d107      	bne.n	80053f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e038      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
 80053ec:	40023800 	.word	0x40023800
 80053f0:	40007000 	.word	0x40007000
 80053f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005468 <HAL_RCC_OscConfig+0x4ec>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d028      	beq.n	8005458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005410:	429a      	cmp	r2, r3
 8005412:	d121      	bne.n	8005458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800541e:	429a      	cmp	r2, r3
 8005420:	d11a      	bne.n	8005458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005428:	4013      	ands	r3, r2
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800542e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005430:	4293      	cmp	r3, r2
 8005432:	d111      	bne.n	8005458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543e:	085b      	lsrs	r3, r3, #1
 8005440:	3b01      	subs	r3, #1
 8005442:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005444:	429a      	cmp	r2, r3
 8005446:	d107      	bne.n	8005458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005452:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005454:	429a      	cmp	r2, r3
 8005456:	d001      	beq.n	800545c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e000      	b.n	800545e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	40023800 	.word	0x40023800

0800546c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e0cc      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005480:	4b68      	ldr	r3, [pc, #416]	@ (8005624 <HAL_RCC_ClockConfig+0x1b8>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0307 	and.w	r3, r3, #7
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	429a      	cmp	r2, r3
 800548c:	d90c      	bls.n	80054a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800548e:	4b65      	ldr	r3, [pc, #404]	@ (8005624 <HAL_RCC_ClockConfig+0x1b8>)
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	b2d2      	uxtb	r2, r2
 8005494:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005496:	4b63      	ldr	r3, [pc, #396]	@ (8005624 <HAL_RCC_ClockConfig+0x1b8>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0307 	and.w	r3, r3, #7
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d001      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e0b8      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d020      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d005      	beq.n	80054cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054c0:	4b59      	ldr	r3, [pc, #356]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	4a58      	ldr	r2, [pc, #352]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80054c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0308 	and.w	r3, r3, #8
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d005      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054d8:	4b53      	ldr	r3, [pc, #332]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	4a52      	ldr	r2, [pc, #328]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80054de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e4:	4b50      	ldr	r3, [pc, #320]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	494d      	ldr	r1, [pc, #308]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d044      	beq.n	800558c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d107      	bne.n	800551a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800550a:	4b47      	ldr	r3, [pc, #284]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d119      	bne.n	800554a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e07f      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d003      	beq.n	800552a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005526:	2b03      	cmp	r3, #3
 8005528:	d107      	bne.n	800553a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800552a:	4b3f      	ldr	r3, [pc, #252]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d109      	bne.n	800554a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e06f      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800553a:	4b3b      	ldr	r3, [pc, #236]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e067      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800554a:	4b37      	ldr	r3, [pc, #220]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f023 0203 	bic.w	r2, r3, #3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	4934      	ldr	r1, [pc, #208]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 8005558:	4313      	orrs	r3, r2
 800555a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800555c:	f7fc fbde 	bl	8001d1c <HAL_GetTick>
 8005560:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005562:	e00a      	b.n	800557a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005564:	f7fc fbda 	bl	8001d1c <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005572:	4293      	cmp	r3, r2
 8005574:	d901      	bls.n	800557a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e04f      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800557a:	4b2b      	ldr	r3, [pc, #172]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 020c 	and.w	r2, r3, #12
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	429a      	cmp	r2, r3
 800558a:	d1eb      	bne.n	8005564 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800558c:	4b25      	ldr	r3, [pc, #148]	@ (8005624 <HAL_RCC_ClockConfig+0x1b8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d20c      	bcs.n	80055b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559a:	4b22      	ldr	r3, [pc, #136]	@ (8005624 <HAL_RCC_ClockConfig+0x1b8>)
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055a2:	4b20      	ldr	r3, [pc, #128]	@ (8005624 <HAL_RCC_ClockConfig+0x1b8>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	683a      	ldr	r2, [r7, #0]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d001      	beq.n	80055b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e032      	b.n	800561a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d008      	beq.n	80055d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055c0:	4b19      	ldr	r3, [pc, #100]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	4916      	ldr	r1, [pc, #88]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d009      	beq.n	80055f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055de:	4b12      	ldr	r3, [pc, #72]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	490e      	ldr	r1, [pc, #56]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055f2:	f000 f821 	bl	8005638 <HAL_RCC_GetSysClockFreq>
 80055f6:	4602      	mov	r2, r0
 80055f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005628 <HAL_RCC_ClockConfig+0x1bc>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	091b      	lsrs	r3, r3, #4
 80055fe:	f003 030f 	and.w	r3, r3, #15
 8005602:	490a      	ldr	r1, [pc, #40]	@ (800562c <HAL_RCC_ClockConfig+0x1c0>)
 8005604:	5ccb      	ldrb	r3, [r1, r3]
 8005606:	fa22 f303 	lsr.w	r3, r2, r3
 800560a:	4a09      	ldr	r2, [pc, #36]	@ (8005630 <HAL_RCC_ClockConfig+0x1c4>)
 800560c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800560e:	4b09      	ldr	r3, [pc, #36]	@ (8005634 <HAL_RCC_ClockConfig+0x1c8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f7fc fb3e 	bl	8001c94 <HAL_InitTick>

  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	40023c00 	.word	0x40023c00
 8005628:	40023800 	.word	0x40023800
 800562c:	0801a6e8 	.word	0x0801a6e8
 8005630:	20000000 	.word	0x20000000
 8005634:	20000004 	.word	0x20000004

08005638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800563c:	b090      	sub	sp, #64	@ 0x40
 800563e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005648:	2300      	movs	r3, #0
 800564a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005650:	4b59      	ldr	r3, [pc, #356]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f003 030c 	and.w	r3, r3, #12
 8005658:	2b08      	cmp	r3, #8
 800565a:	d00d      	beq.n	8005678 <HAL_RCC_GetSysClockFreq+0x40>
 800565c:	2b08      	cmp	r3, #8
 800565e:	f200 80a1 	bhi.w	80057a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005662:	2b00      	cmp	r3, #0
 8005664:	d002      	beq.n	800566c <HAL_RCC_GetSysClockFreq+0x34>
 8005666:	2b04      	cmp	r3, #4
 8005668:	d003      	beq.n	8005672 <HAL_RCC_GetSysClockFreq+0x3a>
 800566a:	e09b      	b.n	80057a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800566c:	4b53      	ldr	r3, [pc, #332]	@ (80057bc <HAL_RCC_GetSysClockFreq+0x184>)
 800566e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005670:	e09b      	b.n	80057aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005672:	4b53      	ldr	r3, [pc, #332]	@ (80057c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005674:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005676:	e098      	b.n	80057aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005678:	4b4f      	ldr	r3, [pc, #316]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005680:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005682:	4b4d      	ldr	r3, [pc, #308]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d028      	beq.n	80056e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800568e:	4b4a      	ldr	r3, [pc, #296]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	099b      	lsrs	r3, r3, #6
 8005694:	2200      	movs	r2, #0
 8005696:	623b      	str	r3, [r7, #32]
 8005698:	627a      	str	r2, [r7, #36]	@ 0x24
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80056a0:	2100      	movs	r1, #0
 80056a2:	4b47      	ldr	r3, [pc, #284]	@ (80057c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80056a4:	fb03 f201 	mul.w	r2, r3, r1
 80056a8:	2300      	movs	r3, #0
 80056aa:	fb00 f303 	mul.w	r3, r0, r3
 80056ae:	4413      	add	r3, r2
 80056b0:	4a43      	ldr	r2, [pc, #268]	@ (80057c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80056b2:	fba0 1202 	umull	r1, r2, r0, r2
 80056b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056b8:	460a      	mov	r2, r1
 80056ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80056bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056be:	4413      	add	r3, r2
 80056c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056c4:	2200      	movs	r2, #0
 80056c6:	61bb      	str	r3, [r7, #24]
 80056c8:	61fa      	str	r2, [r7, #28]
 80056ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80056d2:	f7fa fddd 	bl	8000290 <__aeabi_uldivmod>
 80056d6:	4602      	mov	r2, r0
 80056d8:	460b      	mov	r3, r1
 80056da:	4613      	mov	r3, r2
 80056dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056de:	e053      	b.n	8005788 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056e0:	4b35      	ldr	r3, [pc, #212]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	099b      	lsrs	r3, r3, #6
 80056e6:	2200      	movs	r2, #0
 80056e8:	613b      	str	r3, [r7, #16]
 80056ea:	617a      	str	r2, [r7, #20]
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80056f2:	f04f 0b00 	mov.w	fp, #0
 80056f6:	4652      	mov	r2, sl
 80056f8:	465b      	mov	r3, fp
 80056fa:	f04f 0000 	mov.w	r0, #0
 80056fe:	f04f 0100 	mov.w	r1, #0
 8005702:	0159      	lsls	r1, r3, #5
 8005704:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005708:	0150      	lsls	r0, r2, #5
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	ebb2 080a 	subs.w	r8, r2, sl
 8005712:	eb63 090b 	sbc.w	r9, r3, fp
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005722:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005726:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800572a:	ebb2 0408 	subs.w	r4, r2, r8
 800572e:	eb63 0509 	sbc.w	r5, r3, r9
 8005732:	f04f 0200 	mov.w	r2, #0
 8005736:	f04f 0300 	mov.w	r3, #0
 800573a:	00eb      	lsls	r3, r5, #3
 800573c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005740:	00e2      	lsls	r2, r4, #3
 8005742:	4614      	mov	r4, r2
 8005744:	461d      	mov	r5, r3
 8005746:	eb14 030a 	adds.w	r3, r4, sl
 800574a:	603b      	str	r3, [r7, #0]
 800574c:	eb45 030b 	adc.w	r3, r5, fp
 8005750:	607b      	str	r3, [r7, #4]
 8005752:	f04f 0200 	mov.w	r2, #0
 8005756:	f04f 0300 	mov.w	r3, #0
 800575a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800575e:	4629      	mov	r1, r5
 8005760:	028b      	lsls	r3, r1, #10
 8005762:	4621      	mov	r1, r4
 8005764:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005768:	4621      	mov	r1, r4
 800576a:	028a      	lsls	r2, r1, #10
 800576c:	4610      	mov	r0, r2
 800576e:	4619      	mov	r1, r3
 8005770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005772:	2200      	movs	r2, #0
 8005774:	60bb      	str	r3, [r7, #8]
 8005776:	60fa      	str	r2, [r7, #12]
 8005778:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800577c:	f7fa fd88 	bl	8000290 <__aeabi_uldivmod>
 8005780:	4602      	mov	r2, r0
 8005782:	460b      	mov	r3, r1
 8005784:	4613      	mov	r3, r2
 8005786:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005788:	4b0b      	ldr	r3, [pc, #44]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	0c1b      	lsrs	r3, r3, #16
 800578e:	f003 0303 	and.w	r3, r3, #3
 8005792:	3301      	adds	r3, #1
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005798:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057a2:	e002      	b.n	80057aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057a4:	4b05      	ldr	r3, [pc, #20]	@ (80057bc <HAL_RCC_GetSysClockFreq+0x184>)
 80057a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3740      	adds	r7, #64	@ 0x40
 80057b0:	46bd      	mov	sp, r7
 80057b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057b6:	bf00      	nop
 80057b8:	40023800 	.word	0x40023800
 80057bc:	00f42400 	.word	0x00f42400
 80057c0:	017d7840 	.word	0x017d7840

080057c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057c8:	4b03      	ldr	r3, [pc, #12]	@ (80057d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80057ca:	681b      	ldr	r3, [r3, #0]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	20000000 	.word	0x20000000

080057dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057e0:	f7ff fff0 	bl	80057c4 <HAL_RCC_GetHCLKFreq>
 80057e4:	4602      	mov	r2, r0
 80057e6:	4b05      	ldr	r3, [pc, #20]	@ (80057fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	0a9b      	lsrs	r3, r3, #10
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	4903      	ldr	r1, [pc, #12]	@ (8005800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057f2:	5ccb      	ldrb	r3, [r1, r3]
 80057f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	40023800 	.word	0x40023800
 8005800:	0801a6f8 	.word	0x0801a6f8

08005804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005808:	f7ff ffdc 	bl	80057c4 <HAL_RCC_GetHCLKFreq>
 800580c:	4602      	mov	r2, r0
 800580e:	4b05      	ldr	r3, [pc, #20]	@ (8005824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	0b5b      	lsrs	r3, r3, #13
 8005814:	f003 0307 	and.w	r3, r3, #7
 8005818:	4903      	ldr	r1, [pc, #12]	@ (8005828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800581a:	5ccb      	ldrb	r3, [r1, r3]
 800581c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005820:	4618      	mov	r0, r3
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40023800 	.word	0x40023800
 8005828:	0801a6f8 	.word	0x0801a6f8

0800582c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b00      	cmp	r3, #0
 8005846:	d105      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005850:	2b00      	cmp	r3, #0
 8005852:	d038      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005854:	4b68      	ldr	r3, [pc, #416]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005856:	2200      	movs	r2, #0
 8005858:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800585a:	f7fc fa5f 	bl	8001d1c <HAL_GetTick>
 800585e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005860:	e008      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005862:	f7fc fa5b 	bl	8001d1c <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d901      	bls.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e0bd      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005874:	4b61      	ldr	r3, [pc, #388]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1f0      	bne.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	019b      	lsls	r3, r3, #6
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	071b      	lsls	r3, r3, #28
 8005892:	495a      	ldr	r1, [pc, #360]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005894:	4313      	orrs	r3, r2
 8005896:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800589a:	4b57      	ldr	r3, [pc, #348]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800589c:	2201      	movs	r2, #1
 800589e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80058a0:	f7fc fa3c 	bl	8001d1c <HAL_GetTick>
 80058a4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058a8:	f7fc fa38 	bl	8001d1c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d901      	bls.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e09a      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058ba:	4b50      	ldr	r3, [pc, #320]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0f0      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 8083 	beq.w	80059da <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	4b48      	ldr	r3, [pc, #288]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058dc:	4a47      	ldr	r2, [pc, #284]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80058e4:	4b45      	ldr	r3, [pc, #276]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ec:	60fb      	str	r3, [r7, #12]
 80058ee:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80058f0:	4b43      	ldr	r3, [pc, #268]	@ (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a42      	ldr	r2, [pc, #264]	@ (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80058f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058fa:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058fc:	f7fc fa0e 	bl	8001d1c <HAL_GetTick>
 8005900:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005902:	e008      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005904:	f7fc fa0a 	bl	8001d1c <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d901      	bls.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e06c      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005916:	4b3a      	ldr	r3, [pc, #232]	@ (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800591e:	2b00      	cmp	r3, #0
 8005920:	d0f0      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005922:	4b36      	ldr	r3, [pc, #216]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800592a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d02f      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	429a      	cmp	r2, r3
 800593e:	d028      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005940:	4b2e      	ldr	r3, [pc, #184]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005944:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005948:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800594a:	4b2e      	ldr	r3, [pc, #184]	@ (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800594c:	2201      	movs	r2, #1
 800594e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005950:	4b2c      	ldr	r3, [pc, #176]	@ (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005952:	2200      	movs	r2, #0
 8005954:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005956:	4a29      	ldr	r2, [pc, #164]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800595c:	4b27      	ldr	r3, [pc, #156]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800595e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b01      	cmp	r3, #1
 8005966:	d114      	bne.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005968:	f7fc f9d8 	bl	8001d1c <HAL_GetTick>
 800596c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800596e:	e00a      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005970:	f7fc f9d4 	bl	8001d1c <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800597e:	4293      	cmp	r3, r2
 8005980:	d901      	bls.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e034      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005986:	4b1d      	ldr	r3, [pc, #116]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d0ee      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800599a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800599e:	d10d      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x190>
 80059a0:	4b16      	ldr	r3, [pc, #88]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80059b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059b4:	4911      	ldr	r1, [pc, #68]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	608b      	str	r3, [r1, #8]
 80059ba:	e005      	b.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80059bc:	4b0f      	ldr	r3, [pc, #60]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	4a0e      	ldr	r2, [pc, #56]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059c2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80059c6:	6093      	str	r3, [r2, #8]
 80059c8:	4b0c      	ldr	r3, [pc, #48]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059d4:	4909      	ldr	r1, [pc, #36]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0308 	and.w	r3, r3, #8
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	7d1a      	ldrb	r2, [r3, #20]
 80059ea:	4b07      	ldr	r3, [pc, #28]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80059ec:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	42470068 	.word	0x42470068
 80059fc:	40023800 	.word	0x40023800
 8005a00:	40007000 	.word	0x40007000
 8005a04:	42470e40 	.word	0x42470e40
 8005a08:	424711e0 	.word	0x424711e0

08005a0c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d141      	bne.n	8005aae <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005a2a:	4b25      	ldr	r3, [pc, #148]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a32:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d006      	beq.n	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a40:	d131      	bne.n	8005aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005a42:	4b20      	ldr	r3, [pc, #128]	@ (8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005a44:	617b      	str	r3, [r7, #20]
          break;
 8005a46:	e031      	b.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a48:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a54:	d109      	bne.n	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005a56:	4b1a      	ldr	r3, [pc, #104]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a60:	4a19      	ldr	r2, [pc, #100]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	613b      	str	r3, [r7, #16]
 8005a68:	e008      	b.n	8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005a6a:	4b15      	ldr	r3, [pc, #84]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a74:	4a15      	ldr	r2, [pc, #84]	@ (8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8005a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7a:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005a7c:	4b10      	ldr	r3, [pc, #64]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a82:	099b      	lsrs	r3, r3, #6
 8005a84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	fb02 f303 	mul.w	r3, r2, r3
 8005a8e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005a90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a96:	0f1b      	lsrs	r3, r3, #28
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa2:	617b      	str	r3, [r7, #20]
          break;
 8005aa4:	e002      	b.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	617b      	str	r3, [r7, #20]
          break;
 8005aaa:	bf00      	nop
        }
      }
      break;
 8005aac:	e000      	b.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8005aae:	bf00      	nop
    }
  }
  return frequency;
 8005ab0:	697b      	ldr	r3, [r7, #20]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	371c      	adds	r7, #28
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	40023800 	.word	0x40023800
 8005ac4:	00bb8000 	.word	0x00bb8000
 8005ac8:	017d7840 	.word	0x017d7840
 8005acc:	00f42400 	.word	0x00f42400

08005ad0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e073      	b.n	8005bca <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	7f5b      	ldrb	r3, [r3, #29]
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d105      	bne.n	8005af8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7fb fbfc 	bl	80012f0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	f003 0310 	and.w	r3, r3, #16
 8005b08:	2b10      	cmp	r3, #16
 8005b0a:	d055      	beq.n	8005bb8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	22ca      	movs	r2, #202	@ 0xca
 8005b12:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2253      	movs	r2, #83	@ 0x53
 8005b1a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 fa49 	bl	8005fb4 <RTC_EnterInitMode>
 8005b22:	4603      	mov	r3, r0
 8005b24:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005b26:	7bfb      	ldrb	r3, [r7, #15]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d12c      	bne.n	8005b86 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	6812      	ldr	r2, [r2, #0]
 8005b36:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005b3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b3e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6899      	ldr	r1, [r3, #8]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	431a      	orrs	r2, r3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	68d2      	ldr	r2, [r2, #12]
 8005b66:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6919      	ldr	r1, [r3, #16]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	041a      	lsls	r2, r3, #16
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f000 fa50 	bl	8006022 <RTC_ExitInitMode>
 8005b82:	4603      	mov	r3, r0
 8005b84:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005b86:	7bfb      	ldrb	r3, [r7, #15]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d110      	bne.n	8005bae <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b9a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	22ff      	movs	r2, #255	@ 0xff
 8005bb4:	625a      	str	r2, [r3, #36]	@ 0x24
 8005bb6:	e001      	b.n	8005bbc <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005bbc:	7bfb      	ldrb	r3, [r7, #15]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d102      	bne.n	8005bc8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005bd2:	b590      	push	{r4, r7, lr}
 8005bd4:	b087      	sub	sp, #28
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	60f8      	str	r0, [r7, #12]
 8005bda:	60b9      	str	r1, [r7, #8]
 8005bdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005bde:	2300      	movs	r3, #0
 8005be0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	7f1b      	ldrb	r3, [r3, #28]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d101      	bne.n	8005bee <HAL_RTC_SetTime+0x1c>
 8005bea:	2302      	movs	r3, #2
 8005bec:	e087      	b.n	8005cfe <HAL_RTC_SetTime+0x12c>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d126      	bne.n	8005c4e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d102      	bne.n	8005c14 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2200      	movs	r2, #0
 8005c12:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 fa27 	bl	800606c <RTC_ByteToBcd2>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	785b      	ldrb	r3, [r3, #1]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fa20 	bl	800606c <RTC_ByteToBcd2>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c30:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	789b      	ldrb	r3, [r3, #2]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 fa18 	bl	800606c <RTC_ByteToBcd2>
 8005c3c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c3e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	78db      	ldrb	r3, [r3, #3]
 8005c46:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	e018      	b.n	8005c80 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d102      	bne.n	8005c62 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	785b      	ldrb	r3, [r3, #1]
 8005c6c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c6e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005c74:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	78db      	ldrb	r3, [r3, #3]
 8005c7a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	22ca      	movs	r2, #202	@ 0xca
 8005c86:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2253      	movs	r2, #83	@ 0x53
 8005c8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f98f 	bl	8005fb4 <RTC_EnterInitMode>
 8005c96:	4603      	mov	r3, r0
 8005c98:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005c9a:	7cfb      	ldrb	r3, [r7, #19]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d120      	bne.n	8005ce2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005caa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005cae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689a      	ldr	r2, [r3, #8]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005cbe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6899      	ldr	r1, [r3, #8]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 f9a2 	bl	8006022 <RTC_ExitInitMode>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005ce2:	7cfb      	ldrb	r3, [r7, #19]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d102      	bne.n	8005cee <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2201      	movs	r2, #1
 8005cec:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	22ff      	movs	r2, #255	@ 0xff
 8005cf4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	771a      	strb	r2, [r3, #28]

  return status;
 8005cfc:	7cfb      	ldrb	r3, [r7, #19]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd90      	pop	{r4, r7, pc}

08005d06 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b086      	sub	sp, #24
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005d38:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005d3c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	0c1b      	lsrs	r3, r3, #16
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	0a1b      	lsrs	r3, r3, #8
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d66:	b2da      	uxtb	r2, r3
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	0d9b      	lsrs	r3, r3, #22
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	b2da      	uxtb	r2, r3
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d11a      	bne.n	8005db8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	4618      	mov	r0, r3
 8005d88:	f000 f98e 	bl	80060a8 <RTC_Bcd2ToByte>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	461a      	mov	r2, r3
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	785b      	ldrb	r3, [r3, #1]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 f985 	bl	80060a8 <RTC_Bcd2ToByte>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	461a      	mov	r2, r3
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	789b      	ldrb	r3, [r3, #2]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 f97c 	bl	80060a8 <RTC_Bcd2ToByte>
 8005db0:	4603      	mov	r3, r0
 8005db2:	461a      	mov	r2, r3
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3718      	adds	r7, #24
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}

08005dc2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005dc2:	b590      	push	{r4, r7, lr}
 8005dc4:	b087      	sub	sp, #28
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	60f8      	str	r0, [r7, #12]
 8005dca:	60b9      	str	r1, [r7, #8]
 8005dcc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	7f1b      	ldrb	r3, [r3, #28]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d101      	bne.n	8005dde <HAL_RTC_SetDate+0x1c>
 8005dda:	2302      	movs	r3, #2
 8005ddc:	e071      	b.n	8005ec2 <HAL_RTC_SetDate+0x100>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2201      	movs	r2, #1
 8005de2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2202      	movs	r2, #2
 8005de8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10e      	bne.n	8005e0e <HAL_RTC_SetDate+0x4c>
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	785b      	ldrb	r3, [r3, #1]
 8005df4:	f003 0310 	and.w	r3, r3, #16
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d008      	beq.n	8005e0e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	785b      	ldrb	r3, [r3, #1]
 8005e00:	f023 0310 	bic.w	r3, r3, #16
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	330a      	adds	r3, #10
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d11c      	bne.n	8005e4e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	78db      	ldrb	r3, [r3, #3]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 f927 	bl	800606c <RTC_ByteToBcd2>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	785b      	ldrb	r3, [r3, #1]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 f920 	bl	800606c <RTC_ByteToBcd2>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e30:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	789b      	ldrb	r3, [r3, #2]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 f918 	bl	800606c <RTC_ByteToBcd2>
 8005e3c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005e3e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	e00e      	b.n	8005e6c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	78db      	ldrb	r3, [r3, #3]
 8005e52:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	785b      	ldrb	r3, [r3, #1]
 8005e58:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e5a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e60:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	22ca      	movs	r2, #202	@ 0xca
 8005e72:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2253      	movs	r2, #83	@ 0x53
 8005e7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	f000 f899 	bl	8005fb4 <RTC_EnterInitMode>
 8005e82:	4603      	mov	r3, r0
 8005e84:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e86:	7cfb      	ldrb	r3, [r7, #19]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10c      	bne.n	8005ea6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005e96:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005e9a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 f8c0 	bl	8006022 <RTC_ExitInitMode>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005ea6:	7cfb      	ldrb	r3, [r7, #19]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d102      	bne.n	8005eb2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	22ff      	movs	r2, #255	@ 0xff
 8005eb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	771a      	strb	r2, [r3, #28]

  return status;
 8005ec0:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	371c      	adds	r7, #28
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd90      	pop	{r4, r7, pc}

08005eca <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b086      	sub	sp, #24
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	60f8      	str	r0, [r7, #12]
 8005ed2:	60b9      	str	r1, [r7, #8]
 8005ed4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005ee4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005ee8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	0a1b      	lsrs	r3, r3, #8
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	f003 031f 	and.w	r3, r3, #31
 8005efe:	b2da      	uxtb	r2, r3
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	0b5b      	lsrs	r3, r3, #13
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d11a      	bne.n	8005f5e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	78db      	ldrb	r3, [r3, #3]
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f000 f8bb 	bl	80060a8 <RTC_Bcd2ToByte>
 8005f32:	4603      	mov	r3, r0
 8005f34:	461a      	mov	r2, r3
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	785b      	ldrb	r3, [r3, #1]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 f8b2 	bl	80060a8 <RTC_Bcd2ToByte>
 8005f44:	4603      	mov	r3, r0
 8005f46:	461a      	mov	r2, r3
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	789b      	ldrb	r3, [r3, #2]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f000 f8a9 	bl	80060a8 <RTC_Bcd2ToByte>
 8005f56:	4603      	mov	r3, r0
 8005f58:	461a      	mov	r2, r3
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3718      	adds	r7, #24
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb0 <HAL_RTC_WaitForSynchro+0x48>)
 8005f7a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f7c:	f7fb fece 	bl	8001d1c <HAL_GetTick>
 8005f80:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f82:	e009      	b.n	8005f98 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f84:	f7fb feca 	bl	8001d1c <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f92:	d901      	bls.n	8005f98 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e007      	b.n	8005fa8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	f003 0320 	and.w	r3, r3, #32
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0ee      	beq.n	8005f84 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3710      	adds	r7, #16
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	00013f5f 	.word	0x00013f5f

08005fb4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d122      	bne.n	8006018 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68da      	ldr	r2, [r3, #12]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005fe0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005fe2:	f7fb fe9b 	bl	8001d1c <HAL_GetTick>
 8005fe6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005fe8:	e00c      	b.n	8006004 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005fea:	f7fb fe97 	bl	8001d1c <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ff8:	d904      	bls.n	8006004 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2204      	movs	r2, #4
 8005ffe:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800600e:	2b00      	cmp	r3, #0
 8006010:	d102      	bne.n	8006018 <RTC_EnterInitMode+0x64>
 8006012:	7bfb      	ldrb	r3, [r7, #15]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d1e8      	bne.n	8005fea <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006018:	7bfb      	ldrb	r3, [r7, #15]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006022:	b580      	push	{r7, lr}
 8006024:	b084      	sub	sp, #16
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68da      	ldr	r2, [r3, #12]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800603c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f003 0320 	and.w	r3, r3, #32
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10a      	bne.n	8006062 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7ff ff8b 	bl	8005f68 <HAL_RTC_WaitForSynchro>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d004      	beq.n	8006062 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2204      	movs	r2, #4
 800605c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006062:	7bfb      	ldrb	r3, [r7, #15]
}
 8006064:	4618      	mov	r0, r3
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	4603      	mov	r3, r0
 8006074:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006076:	2300      	movs	r3, #0
 8006078:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800607a:	e005      	b.n	8006088 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3301      	adds	r3, #1
 8006080:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006082:	79fb      	ldrb	r3, [r7, #7]
 8006084:	3b0a      	subs	r3, #10
 8006086:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006088:	79fb      	ldrb	r3, [r7, #7]
 800608a:	2b09      	cmp	r3, #9
 800608c:	d8f6      	bhi.n	800607c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	b2db      	uxtb	r3, r3
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	b2da      	uxtb	r2, r3
 8006096:	79fb      	ldrb	r3, [r7, #7]
 8006098:	4313      	orrs	r3, r2
 800609a:	b2db      	uxtb	r3, r3
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	4603      	mov	r3, r0
 80060b0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80060b6:	79fb      	ldrb	r3, [r7, #7]
 80060b8:	091b      	lsrs	r3, r3, #4
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	461a      	mov	r2, r3
 80060be:	4613      	mov	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4413      	add	r3, r2
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	79fb      	ldrb	r3, [r7, #7]
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	4413      	add	r3, r2
 80060d6:	b2db      	uxtb	r3, r3
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3714      	adds	r7, #20
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b087      	sub	sp, #28
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80060f0:	2300      	movs	r3, #0
 80060f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3350      	adds	r3, #80	@ 0x50
 80060fa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	4413      	add	r3, r2
 8006104:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	601a      	str	r2, [r3, #0]
}
 800610c:	bf00      	nop
 800610e:	371c      	adds	r7, #28
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e022      	b.n	8006170 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d105      	bne.n	8006142 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7fb f925 	bl	800138c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2203      	movs	r2, #3
 8006146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f814 	bl	8006178 <HAL_SD_InitCard>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e00a      	b.n	8006170 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800616e:	2300      	movs	r3, #0
}
 8006170:	4618      	mov	r0, r3
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006178:	b5b0      	push	{r4, r5, r7, lr}
 800617a:	b08e      	sub	sp, #56	@ 0x38
 800617c:	af04      	add	r7, sp, #16
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006184:	2300      	movs	r3, #0
 8006186:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006188:	2300      	movs	r3, #0
 800618a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800618c:	2300      	movs	r3, #0
 800618e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006190:	2300      	movs	r3, #0
 8006192:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006194:	2376      	movs	r3, #118	@ 0x76
 8006196:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681d      	ldr	r5, [r3, #0]
 800619c:	466c      	mov	r4, sp
 800619e:	f107 0318 	add.w	r3, r7, #24
 80061a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80061a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80061aa:	f107 030c 	add.w	r3, r7, #12
 80061ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061b0:	4628      	mov	r0, r5
 80061b2:	f002 ff8f 	bl	80090d4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80061b6:	4b2a      	ldr	r3, [pc, #168]	@ (8006260 <HAL_SD_InitCard+0xe8>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f002 ffd0 	bl	8009166 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80061c6:	4b26      	ldr	r3, [pc, #152]	@ (8006260 <HAL_SD_InitCard+0xe8>)
 80061c8:	2201      	movs	r2, #1
 80061ca:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80061cc:	2002      	movs	r0, #2
 80061ce:	f7fb fdb1 	bl	8001d34 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f001 fb7a 	bl	80078cc <SD_PowerON>
 80061d8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80061da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00b      	beq.n	80061f8 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ee:	431a      	orrs	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e02e      	b.n	8006256 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f001 fa99 	bl	8007730 <SD_InitCard>
 80061fe:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00b      	beq.n	800621e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006214:	431a      	orrs	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e01b      	b.n	8006256 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006226:	4618      	mov	r0, r3
 8006228:	f003 f82f 	bl	800928a <SDMMC_CmdBlockLength>
 800622c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00f      	beq.n	8006254 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a0a      	ldr	r2, [pc, #40]	@ (8006264 <HAL_SD_InitCard+0xec>)
 800623a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006242:	431a      	orrs	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e000      	b.n	8006256 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3728      	adds	r7, #40	@ 0x28
 800625a:	46bd      	mov	sp, r7
 800625c:	bdb0      	pop	{r4, r5, r7, pc}
 800625e:	bf00      	nop
 8006260:	422580a0 	.word	0x422580a0
 8006264:	004005ff 	.word	0x004005ff

08006268 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b092      	sub	sp, #72	@ 0x48
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
 8006274:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006276:	f7fb fd51 	bl	8001d1c <HAL_GetTick>
 800627a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d107      	bne.n	800629a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e1c5      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	f040 81b8 	bne.w	8006618 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80062ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	441a      	add	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d907      	bls.n	80062cc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e1ac      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2203      	movs	r2, #3
 80062d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2200      	movs	r2, #0
 80062da:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d002      	beq.n	80062ea <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80062e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e6:	025b      	lsls	r3, r3, #9
 80062e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80062ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062ee:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	025b      	lsls	r3, r3, #9
 80062f4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80062f6:	2390      	movs	r3, #144	@ 0x90
 80062f8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80062fa:	2302      	movs	r3, #2
 80062fc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80062fe:	2300      	movs	r3, #0
 8006300:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006302:	2301      	movs	r3, #1
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f107 0214 	add.w	r2, r7, #20
 800630e:	4611      	mov	r1, r2
 8006310:	4618      	mov	r0, r3
 8006312:	f002 ff8e 	bl	8009232 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d90a      	bls.n	8006332 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2202      	movs	r2, #2
 8006320:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006328:	4618      	mov	r0, r3
 800632a:	f002 fff2 	bl	8009312 <SDMMC_CmdReadMultiBlock>
 800632e:	6478      	str	r0, [r7, #68]	@ 0x44
 8006330:	e009      	b.n	8006346 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2201      	movs	r2, #1
 8006336:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800633e:	4618      	mov	r0, r3
 8006340:	f002 ffc5 	bl	80092ce <SDMMC_CmdReadSingleBlock>
 8006344:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006346:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006348:	2b00      	cmp	r3, #0
 800634a:	d012      	beq.n	8006372 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a7e      	ldr	r2, [pc, #504]	@ (800654c <HAL_SD_ReadBlocks+0x2e4>)
 8006352:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800635a:	431a      	orrs	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e159      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006376:	e061      	b.n	800643c <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800637e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d03c      	beq.n	8006400 <HAL_SD_ReadBlocks+0x198>
 8006386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006388:	2b00      	cmp	r3, #0
 800638a:	d039      	beq.n	8006400 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800638c:	2300      	movs	r3, #0
 800638e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006390:	e033      	b.n	80063fa <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f002 fec7 	bl	800912a <SDIO_ReadFIFO>
 800639c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800639e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a0:	b2da      	uxtb	r2, r3
 80063a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80063a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a8:	3301      	adds	r3, #1
 80063aa:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80063ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063ae:	3b01      	subs	r3, #1
 80063b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80063b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b4:	0a1b      	lsrs	r3, r3, #8
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ba:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80063bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063be:	3301      	adds	r3, #1
 80063c0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80063c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063c4:	3b01      	subs	r3, #1
 80063c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80063c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ca:	0c1b      	lsrs	r3, r3, #16
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80063d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d4:	3301      	adds	r3, #1
 80063d6:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80063d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063da:	3b01      	subs	r3, #1
 80063dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80063de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e0:	0e1b      	lsrs	r3, r3, #24
 80063e2:	b2da      	uxtb	r2, r3
 80063e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80063e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ea:	3301      	adds	r3, #1
 80063ec:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80063ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063f0:	3b01      	subs	r3, #1
 80063f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 80063f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063f6:	3301      	adds	r3, #1
 80063f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fc:	2b07      	cmp	r3, #7
 80063fe:	d9c8      	bls.n	8006392 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006400:	f7fb fc8c 	bl	8001d1c <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800640c:	429a      	cmp	r2, r3
 800640e:	d902      	bls.n	8006416 <HAL_SD_ReadBlocks+0x1ae>
 8006410:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006412:	2b00      	cmp	r3, #0
 8006414:	d112      	bne.n	800643c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a4c      	ldr	r2, [pc, #304]	@ (800654c <HAL_SD_ReadBlocks+0x2e4>)
 800641c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006422:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e0f4      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006442:	f240 332a 	movw	r3, #810	@ 0x32a
 8006446:	4013      	ands	r3, r2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d095      	beq.n	8006378 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006456:	2b00      	cmp	r3, #0
 8006458:	d022      	beq.n	80064a0 <HAL_SD_ReadBlocks+0x238>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d91f      	bls.n	80064a0 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006464:	2b03      	cmp	r3, #3
 8006466:	d01b      	beq.n	80064a0 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4618      	mov	r0, r3
 800646e:	f002 ffb7 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8006472:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006476:	2b00      	cmp	r3, #0
 8006478:	d012      	beq.n	80064a0 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a33      	ldr	r2, [pc, #204]	@ (800654c <HAL_SD_ReadBlocks+0x2e4>)
 8006480:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006486:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006488:	431a      	orrs	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e0c2      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064a6:	f003 0308 	and.w	r3, r3, #8
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d106      	bne.n	80064bc <HAL_SD_ReadBlocks+0x254>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d012      	beq.n	80064e2 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a22      	ldr	r2, [pc, #136]	@ (800654c <HAL_SD_ReadBlocks+0x2e4>)
 80064c2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c8:	f043 0208 	orr.w	r2, r3, #8
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e0a1      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d012      	beq.n	8006516 <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a15      	ldr	r2, [pc, #84]	@ (800654c <HAL_SD_ReadBlocks+0x2e4>)
 80064f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fc:	f043 0202 	orr.w	r2, r3, #2
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2200      	movs	r2, #0
 8006510:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e087      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800651c:	f003 0320 	and.w	r3, r3, #32
 8006520:	2b00      	cmp	r3, #0
 8006522:	d064      	beq.n	80065ee <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a08      	ldr	r2, [pc, #32]	@ (800654c <HAL_SD_ReadBlocks+0x2e4>)
 800652a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006530:	f043 0220 	orr.w	r2, r3, #32
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e06d      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
 800654a:	bf00      	nop
 800654c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4618      	mov	r0, r3
 8006556:	f002 fde8 	bl	800912a <SDIO_ReadFIFO>
 800655a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800655c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800655e:	b2da      	uxtb	r2, r3
 8006560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006562:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006566:	3301      	adds	r3, #1
 8006568:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800656a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800656c:	3b01      	subs	r3, #1
 800656e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006572:	0a1b      	lsrs	r3, r3, #8
 8006574:	b2da      	uxtb	r2, r3
 8006576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006578:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800657a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800657c:	3301      	adds	r3, #1
 800657e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006582:	3b01      	subs	r3, #1
 8006584:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006588:	0c1b      	lsrs	r3, r3, #16
 800658a:	b2da      	uxtb	r2, r3
 800658c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006592:	3301      	adds	r3, #1
 8006594:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006598:	3b01      	subs	r3, #1
 800659a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800659c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659e:	0e1b      	lsrs	r3, r3, #24
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065a4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80065a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065a8:	3301      	adds	r3, #1
 80065aa:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80065ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ae:	3b01      	subs	r3, #1
 80065b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80065b2:	f7fb fbb3 	bl	8001d1c <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80065be:	429a      	cmp	r2, r3
 80065c0:	d902      	bls.n	80065c8 <HAL_SD_ReadBlocks+0x360>
 80065c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d112      	bne.n	80065ee <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a18      	ldr	r2, [pc, #96]	@ (8006630 <HAL_SD_ReadBlocks+0x3c8>)
 80065ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e01b      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d002      	beq.n	8006602 <HAL_SD_ReadBlocks+0x39a>
 80065fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1a6      	bne.n	8006550 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f240 523a 	movw	r2, #1338	@ 0x53a
 800660a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8006614:	2300      	movs	r3, #0
 8006616:	e006      	b.n	8006626 <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
  }
}
 8006626:	4618      	mov	r0, r3
 8006628:	3748      	adds	r7, #72	@ 0x48
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	004005ff 	.word	0x004005ff

08006634 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b092      	sub	sp, #72	@ 0x48
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006642:	f7fb fb6b 	bl	8001d1c <HAL_GetTick>
 8006646:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d107      	bne.n	8006666 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e16d      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b01      	cmp	r3, #1
 8006670:	f040 8160 	bne.w	8006934 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800667a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	441a      	add	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006684:	429a      	cmp	r2, r3
 8006686:	d907      	bls.n	8006698 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e154      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2203      	movs	r2, #3
 800669c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2200      	movs	r2, #0
 80066a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d002      	beq.n	80066b6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80066b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b2:	025b      	lsls	r3, r3, #9
 80066b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80066b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80066ba:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	025b      	lsls	r3, r3, #9
 80066c0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80066c2:	2390      	movs	r3, #144	@ 0x90
 80066c4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80066c6:	2300      	movs	r3, #0
 80066c8:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80066ca:	2300      	movs	r3, #0
 80066cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80066ce:	2301      	movs	r3, #1
 80066d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f107 0218 	add.w	r2, r7, #24
 80066da:	4611      	mov	r1, r2
 80066dc:	4618      	mov	r0, r3
 80066de:	f002 fda8 	bl	8009232 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d90a      	bls.n	80066fe <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80066f4:	4618      	mov	r0, r3
 80066f6:	f002 fe50 	bl	800939a <SDMMC_CmdWriteMultiBlock>
 80066fa:	6478      	str	r0, [r7, #68]	@ 0x44
 80066fc:	e009      	b.n	8006712 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2210      	movs	r2, #16
 8006702:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800670a:	4618      	mov	r0, r3
 800670c:	f002 fe23 	bl	8009356 <SDMMC_CmdWriteSingleBlock>
 8006710:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006714:	2b00      	cmp	r3, #0
 8006716:	d012      	beq.n	800673e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a8b      	ldr	r2, [pc, #556]	@ (800694c <HAL_SD_WriteBlocks+0x318>)
 800671e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006726:	431a      	orrs	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e101      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006742:	e065      	b.n	8006810 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800674a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d040      	beq.n	80067d4 <HAL_SD_WriteBlocks+0x1a0>
 8006752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006754:	2b00      	cmp	r3, #0
 8006756:	d03d      	beq.n	80067d4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006758:	2300      	movs	r3, #0
 800675a:	643b      	str	r3, [r7, #64]	@ 0x40
 800675c:	e037      	b.n	80067ce <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800675e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006766:	3301      	adds	r3, #1
 8006768:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800676a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800676c:	3b01      	subs	r3, #1
 800676e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	021a      	lsls	r2, r3, #8
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800677c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677e:	3301      	adds	r3, #1
 8006780:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006784:	3b01      	subs	r3, #1
 8006786:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	041a      	lsls	r2, r3, #16
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	4313      	orrs	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006796:	3301      	adds	r3, #1
 8006798:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800679a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800679c:	3b01      	subs	r3, #1
 800679e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80067a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	061a      	lsls	r2, r3, #24
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80067ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067ae:	3301      	adds	r3, #1
 80067b0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80067b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067b4:	3b01      	subs	r3, #1
 80067b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f107 0214 	add.w	r2, r7, #20
 80067c0:	4611      	mov	r1, r2
 80067c2:	4618      	mov	r0, r3
 80067c4:	f002 fcbe 	bl	8009144 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80067c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ca:	3301      	adds	r3, #1
 80067cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80067ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d0:	2b07      	cmp	r3, #7
 80067d2:	d9c4      	bls.n	800675e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80067d4:	f7fb faa2 	bl	8001d1c <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d902      	bls.n	80067ea <HAL_SD_WriteBlocks+0x1b6>
 80067e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d112      	bne.n	8006810 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a57      	ldr	r2, [pc, #348]	@ (800694c <HAL_SD_WriteBlocks+0x318>)
 80067f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067f8:	431a      	orrs	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800680c:	2303      	movs	r3, #3
 800680e:	e098      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006816:	f240 331a 	movw	r3, #794	@ 0x31a
 800681a:	4013      	ands	r3, r2
 800681c:	2b00      	cmp	r3, #0
 800681e:	d091      	beq.n	8006744 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682a:	2b00      	cmp	r3, #0
 800682c:	d022      	beq.n	8006874 <HAL_SD_WriteBlocks+0x240>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d91f      	bls.n	8006874 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006838:	2b03      	cmp	r3, #3
 800683a:	d01b      	beq.n	8006874 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4618      	mov	r0, r3
 8006842:	f002 fdcd 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8006846:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006848:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800684a:	2b00      	cmp	r3, #0
 800684c:	d012      	beq.n	8006874 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a3e      	ldr	r2, [pc, #248]	@ (800694c <HAL_SD_WriteBlocks+0x318>)
 8006854:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800685a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800685c:	431a      	orrs	r2, r3
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2201      	movs	r2, #1
 8006866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e066      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800687a:	f003 0308 	and.w	r3, r3, #8
 800687e:	2b00      	cmp	r3, #0
 8006880:	d106      	bne.n	8006890 <HAL_SD_WriteBlocks+0x25c>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800688c:	2b00      	cmp	r3, #0
 800688e:	d012      	beq.n	80068b6 <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a2d      	ldr	r2, [pc, #180]	@ (800694c <HAL_SD_WriteBlocks+0x318>)
 8006896:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689c:	f043 0208 	orr.w	r2, r3, #8
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e045      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d012      	beq.n	80068ea <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a20      	ldr	r2, [pc, #128]	@ (800694c <HAL_SD_WriteBlocks+0x318>)
 80068ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d0:	f043 0202 	orr.w	r2, r3, #2
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2200      	movs	r2, #0
 80068e4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e02b      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f0:	f003 0310 	and.w	r3, r3, #16
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d012      	beq.n	800691e <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a13      	ldr	r2, [pc, #76]	@ (800694c <HAL_SD_WriteBlocks+0x318>)
 80068fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006904:	f043 0210 	orr.w	r2, r3, #16
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e011      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006926:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	e006      	b.n	8006942 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
  }
}
 8006942:	4618      	mov	r0, r3
 8006944:	3748      	adds	r7, #72	@ 0x48
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	004005ff 	.word	0x004005ff

08006950 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08c      	sub	sp, #48	@ 0x30
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
 800695c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d107      	bne.n	8006978 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800696c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e0c0      	b.n	8006afa <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800697e:	b2db      	uxtb	r3, r3
 8006980:	2b01      	cmp	r3, #1
 8006982:	f040 80b9 	bne.w	8006af8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800698c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	441a      	add	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006996:	429a      	cmp	r2, r3
 8006998:	d907      	bls.n	80069aa <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e0a7      	b.n	8006afa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2203      	movs	r2, #3
 80069ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2200      	movs	r2, #0
 80069b8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	6812      	ldr	r2, [r2, #0]
 80069c4:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80069c8:	f043 0302 	orr.w	r3, r3, #2
 80069cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d2:	4a4c      	ldr	r2, [pc, #304]	@ (8006b04 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80069d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069da:	4a4b      	ldr	r2, [pc, #300]	@ (8006b08 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80069dc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e2:	2200      	movs	r2, #0
 80069e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ea:	2200      	movs	r2, #0
 80069ec:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3380      	adds	r3, #128	@ 0x80
 8006a14:	4619      	mov	r1, r3
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	025b      	lsls	r3, r3, #9
 8006a1c:	089b      	lsrs	r3, r3, #2
 8006a1e:	f7fb fb6d 	bl	80020fc <HAL_DMA_Start_IT>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d017      	beq.n	8006a58 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006a36:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a33      	ldr	r2, [pc, #204]	@ (8006b0c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006a3e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a44:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e050      	b.n	8006afa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006a58:	4b2d      	ldr	r3, [pc, #180]	@ (8006b10 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d002      	beq.n	8006a6c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a68:	025b      	lsls	r3, r3, #9
 8006a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006a6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a70:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	025b      	lsls	r3, r3, #9
 8006a76:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006a78:	2390      	movs	r3, #144	@ 0x90
 8006a7a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006a7c:	2302      	movs	r3, #2
 8006a7e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006a80:	2300      	movs	r3, #0
 8006a82:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006a84:	2301      	movs	r3, #1
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f107 0210 	add.w	r2, r7, #16
 8006a90:	4611      	mov	r1, r2
 8006a92:	4618      	mov	r0, r3
 8006a94:	f002 fbcd 	bl	8009232 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	d90a      	bls.n	8006ab4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2282      	movs	r2, #130	@ 0x82
 8006aa2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f002 fc31 	bl	8009312 <SDMMC_CmdReadMultiBlock>
 8006ab0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006ab2:	e009      	b.n	8006ac8 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2281      	movs	r2, #129	@ 0x81
 8006ab8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f002 fc04 	bl	80092ce <SDMMC_CmdReadSingleBlock>
 8006ac6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d012      	beq.n	8006af4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8006b0c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006ad4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006adc:	431a      	orrs	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e002      	b.n	8006afa <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006af4:	2300      	movs	r3, #0
 8006af6:	e000      	b.n	8006afa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006af8:	2302      	movs	r3, #2
  }
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3730      	adds	r7, #48	@ 0x30
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	0800753f 	.word	0x0800753f
 8006b08:	080075b1 	.word	0x080075b1
 8006b0c:	004005ff 	.word	0x004005ff
 8006b10:	4225858c 	.word	0x4225858c

08006b14 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08c      	sub	sp, #48	@ 0x30
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
 8006b20:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d107      	bne.n	8006b3c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b30:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e0c5      	b.n	8006cc8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	f040 80be 	bne.w	8006cc6 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006b50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	441a      	add	r2, r3
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d907      	bls.n	8006b6e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e0ac      	b.n	8006cc8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2203      	movs	r2, #3
 8006b72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	6812      	ldr	r2, [r2, #0]
 8006b88:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006b8c:	f043 0302 	orr.w	r3, r3, #2
 8006b90:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b96:	4a4e      	ldr	r2, [pc, #312]	@ (8006cd0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006b98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b9e:	4a4d      	ldr	r2, [pc, #308]	@ (8006cd4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006ba0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d002      	beq.n	8006bb8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb4:	025b      	lsls	r3, r3, #9
 8006bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d90a      	bls.n	8006bd4 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	22a0      	movs	r2, #160	@ 0xa0
 8006bc2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f002 fbe5 	bl	800939a <SDMMC_CmdWriteMultiBlock>
 8006bd0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006bd2:	e009      	b.n	8006be8 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2290      	movs	r2, #144	@ 0x90
 8006bd8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006be0:	4618      	mov	r0, r3
 8006be2:	f002 fbb8 	bl	8009356 <SDMMC_CmdWriteSingleBlock>
 8006be6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d012      	beq.n	8006c14 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a39      	ldr	r2, [pc, #228]	@ (8006cd8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006bf4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfc:	431a      	orrs	r2, r3
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e059      	b.n	8006cc8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006c14:	4b31      	ldr	r3, [pc, #196]	@ (8006cdc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c1e:	2240      	movs	r2, #64	@ 0x40
 8006c20:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006c42:	68b9      	ldr	r1, [r7, #8]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	3380      	adds	r3, #128	@ 0x80
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	025b      	lsls	r3, r3, #9
 8006c50:	089b      	lsrs	r3, r3, #2
 8006c52:	f7fb fa53 	bl	80020fc <HAL_DMA_Start_IT>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d01c      	beq.n	8006c96 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	6812      	ldr	r2, [r2, #0]
 8006c66:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8006c6a:	f023 0302 	bic.w	r3, r3, #2
 8006c6e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a18      	ldr	r2, [pc, #96]	@ (8006cd8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006c76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e018      	b.n	8006cc8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006c96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c9a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	025b      	lsls	r3, r3, #9
 8006ca0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006ca2:	2390      	movs	r3, #144	@ 0x90
 8006ca4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f107 0210 	add.w	r2, r7, #16
 8006cba:	4611      	mov	r1, r2
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f002 fab8 	bl	8009232 <SDIO_ConfigData>

      return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e000      	b.n	8006cc8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006cc6:	2302      	movs	r3, #2
  }
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3730      	adds	r7, #48	@ 0x30
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	08007515 	.word	0x08007515
 8006cd4:	080075b1 	.word	0x080075b1
 8006cd8:	004005ff 	.word	0x004005ff
 8006cdc:	4225858c 	.word	0x4225858c

08006ce0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cec:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d008      	beq.n	8006d0e <HAL_SD_IRQHandler+0x2e>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f003 0308 	and.w	r3, r3, #8
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d003      	beq.n	8006d0e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f001 f806 	bl	8007d18 <SD_Read_IT>
 8006d0c:	e165      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 808f 	beq.w	8006e3c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d26:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8006d36:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006d3a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f022 0201 	bic.w	r2, r2, #1
 8006d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f003 0308 	and.w	r3, r3, #8
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d039      	beq.n	8006dca <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f003 0302 	and.w	r3, r3, #2
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d104      	bne.n	8006d6a <HAL_SD_IRQHandler+0x8a>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f003 0320 	and.w	r3, r3, #32
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d011      	beq.n	8006d8e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f002 fb36 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8006d74:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d008      	beq.n	8006d8e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 f92f 	bl	8006fec <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006d96:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d104      	bne.n	8006dba <HAL_SD_IRQHandler+0xda>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d003      	beq.n	8006dc2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f004 fb26 	bl	800b40c <HAL_SD_RxCpltCallback>
 8006dc0:	e10b      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f004 fb18 	bl	800b3f8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006dc8:	e107      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 8102 	beq.w	8006fda <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f003 0320 	and.w	r3, r3, #32
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d011      	beq.n	8006e04 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f002 fafb 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8006dea:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d008      	beq.n	8006e04 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	431a      	orrs	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f8f4 	bl	8006fec <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f040 80e5 	bne.w	8006fda <HAL_SD_IRQHandler+0x2fa>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f003 0302 	and.w	r3, r3, #2
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f040 80df 	bne.w	8006fda <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f022 0208 	bic.w	r2, r2, #8
 8006e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f004 fadf 	bl	800b3f8 <HAL_SD_TxCpltCallback>
}
 8006e3a:	e0ce      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d008      	beq.n	8006e5c <HAL_SD_IRQHandler+0x17c>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f003 0308 	and.w	r3, r3, #8
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f000 ffb0 	bl	8007dba <SD_Write_IT>
 8006e5a:	e0be      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e62:	f240 233a 	movw	r3, #570	@ 0x23a
 8006e66:	4013      	ands	r3, r2
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	f000 80b6 	beq.w	8006fda <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d005      	beq.n	8006e88 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e80:	f043 0202 	orr.w	r2, r3, #2
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8e:	f003 0308 	and.w	r3, r3, #8
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d005      	beq.n	8006ea2 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9a:	f043 0208 	orr.w	r2, r3, #8
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea8:	f003 0320 	and.w	r3, r3, #32
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d005      	beq.n	8006ebc <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb4:	f043 0220 	orr.w	r2, r3, #32
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ec2:	f003 0310 	and.w	r3, r3, #16
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d005      	beq.n	8006ed6 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ece:	f043 0210 	orr.w	r2, r3, #16
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006edc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee8:	f043 0208 	orr.w	r2, r3, #8
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f240 723a 	movw	r2, #1850	@ 0x73a
 8006ef8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6812      	ldr	r2, [r2, #0]
 8006f04:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8006f08:	f023 0302 	bic.w	r3, r3, #2
 8006f0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f002 fa64 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1e:	431a      	orrs	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00a      	beq.n	8006f44 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 f855 	bl	8006fec <HAL_SD_ErrorCallback>
}
 8006f42:	e04a      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d045      	beq.n	8006fda <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f003 0310 	and.w	r3, r3, #16
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d104      	bne.n	8006f62 <HAL_SD_IRQHandler+0x282>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d011      	beq.n	8006f86 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f66:	4a1f      	ldr	r2, [pc, #124]	@ (8006fe4 <HAL_SD_IRQHandler+0x304>)
 8006f68:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fb f98c 	bl	800228c <HAL_DMA_Abort_IT>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d02f      	beq.n	8006fda <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 fb68 	bl	8007654 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006f84:	e029      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d104      	bne.n	8006f9a <HAL_SD_IRQHandler+0x2ba>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d011      	beq.n	8006fbe <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9e:	4a12      	ldr	r2, [pc, #72]	@ (8006fe8 <HAL_SD_IRQHandler+0x308>)
 8006fa0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fb f970 	bl	800228c <HAL_DMA_Abort_IT>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d013      	beq.n	8006fda <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 fb83 	bl	80076c2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006fbc:	e00d      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f004 fa06 	bl	800b3e4 <HAL_SD_AbortCallback>
}
 8006fd8:	e7ff      	b.n	8006fda <HAL_SD_IRQHandler+0x2fa>
 8006fda:	bf00      	nop
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	08007655 	.word	0x08007655
 8006fe8:	080076c3 	.word	0x080076c3

08006fec <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800700e:	0f9b      	lsrs	r3, r3, #30
 8007010:	b2da      	uxtb	r2, r3
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800701a:	0e9b      	lsrs	r3, r3, #26
 800701c:	b2db      	uxtb	r3, r3
 800701e:	f003 030f 	and.w	r3, r3, #15
 8007022:	b2da      	uxtb	r2, r3
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800702c:	0e1b      	lsrs	r3, r3, #24
 800702e:	b2db      	uxtb	r3, r3
 8007030:	f003 0303 	and.w	r3, r3, #3
 8007034:	b2da      	uxtb	r2, r3
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800703e:	0c1b      	lsrs	r3, r3, #16
 8007040:	b2da      	uxtb	r2, r3
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800704a:	0a1b      	lsrs	r3, r3, #8
 800704c:	b2da      	uxtb	r2, r3
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007056:	b2da      	uxtb	r2, r3
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007060:	0d1b      	lsrs	r3, r3, #20
 8007062:	b29a      	uxth	r2, r3
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800706c:	0c1b      	lsrs	r3, r3, #16
 800706e:	b2db      	uxtb	r3, r3
 8007070:	f003 030f 	and.w	r3, r3, #15
 8007074:	b2da      	uxtb	r2, r3
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800707e:	0bdb      	lsrs	r3, r3, #15
 8007080:	b2db      	uxtb	r3, r3
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	b2da      	uxtb	r2, r3
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007090:	0b9b      	lsrs	r3, r3, #14
 8007092:	b2db      	uxtb	r3, r3
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	b2da      	uxtb	r2, r3
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070a2:	0b5b      	lsrs	r3, r3, #13
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070b4:	0b1b      	lsrs	r3, r3, #12
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	f003 0301 	and.w	r3, r3, #1
 80070bc:	b2da      	uxtb	r2, r3
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2200      	movs	r2, #0
 80070c6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d163      	bne.n	8007198 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070d4:	009a      	lsls	r2, r3, #2
 80070d6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80070da:	4013      	ands	r3, r2
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80070e0:	0f92      	lsrs	r2, r2, #30
 80070e2:	431a      	orrs	r2, r3
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070ec:	0edb      	lsrs	r3, r3, #27
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	f003 0307 	and.w	r3, r3, #7
 80070f4:	b2da      	uxtb	r2, r3
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070fe:	0e1b      	lsrs	r3, r3, #24
 8007100:	b2db      	uxtb	r3, r3
 8007102:	f003 0307 	and.w	r3, r3, #7
 8007106:	b2da      	uxtb	r2, r3
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007110:	0d5b      	lsrs	r3, r3, #21
 8007112:	b2db      	uxtb	r3, r3
 8007114:	f003 0307 	and.w	r3, r3, #7
 8007118:	b2da      	uxtb	r2, r3
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007122:	0c9b      	lsrs	r3, r3, #18
 8007124:	b2db      	uxtb	r3, r3
 8007126:	f003 0307 	and.w	r3, r3, #7
 800712a:	b2da      	uxtb	r2, r3
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007134:	0bdb      	lsrs	r3, r3, #15
 8007136:	b2db      	uxtb	r3, r3
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	b2da      	uxtb	r2, r3
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	1c5a      	adds	r2, r3, #1
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	7e1b      	ldrb	r3, [r3, #24]
 8007150:	b2db      	uxtb	r3, r3
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	3302      	adds	r3, #2
 8007158:	2201      	movs	r2, #1
 800715a:	fa02 f303 	lsl.w	r3, r2, r3
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007162:	fb03 f202 	mul.w	r2, r3, r2
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	7a1b      	ldrb	r3, [r3, #8]
 800716e:	b2db      	uxtb	r3, r3
 8007170:	f003 030f 	and.w	r3, r3, #15
 8007174:	2201      	movs	r2, #1
 8007176:	409a      	lsls	r2, r3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007184:	0a52      	lsrs	r2, r2, #9
 8007186:	fb03 f202 	mul.w	r2, r3, r2
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007194:	661a      	str	r2, [r3, #96]	@ 0x60
 8007196:	e031      	b.n	80071fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800719c:	2b01      	cmp	r3, #1
 800719e:	d11d      	bne.n	80071dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071a4:	041b      	lsls	r3, r3, #16
 80071a6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071ae:	0c1b      	lsrs	r3, r3, #16
 80071b0:	431a      	orrs	r2, r3
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	3301      	adds	r3, #1
 80071bc:	029a      	lsls	r2, r3, #10
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071d0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	661a      	str	r2, [r3, #96]	@ 0x60
 80071da:	e00f      	b.n	80071fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a58      	ldr	r2, [pc, #352]	@ (8007344 <HAL_SD_GetCardCSD+0x344>)
 80071e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e09d      	b.n	8007338 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007200:	0b9b      	lsrs	r3, r3, #14
 8007202:	b2db      	uxtb	r3, r3
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	b2da      	uxtb	r2, r3
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007212:	09db      	lsrs	r3, r3, #7
 8007214:	b2db      	uxtb	r3, r3
 8007216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800721a:	b2da      	uxtb	r2, r3
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007224:	b2db      	uxtb	r3, r3
 8007226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800722a:	b2da      	uxtb	r2, r3
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007234:	0fdb      	lsrs	r3, r3, #31
 8007236:	b2da      	uxtb	r2, r3
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007240:	0f5b      	lsrs	r3, r3, #29
 8007242:	b2db      	uxtb	r3, r3
 8007244:	f003 0303 	and.w	r3, r3, #3
 8007248:	b2da      	uxtb	r2, r3
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007252:	0e9b      	lsrs	r3, r3, #26
 8007254:	b2db      	uxtb	r3, r3
 8007256:	f003 0307 	and.w	r3, r3, #7
 800725a:	b2da      	uxtb	r2, r3
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007264:	0d9b      	lsrs	r3, r3, #22
 8007266:	b2db      	uxtb	r3, r3
 8007268:	f003 030f 	and.w	r3, r3, #15
 800726c:	b2da      	uxtb	r2, r3
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007276:	0d5b      	lsrs	r3, r3, #21
 8007278:	b2db      	uxtb	r3, r3
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	b2da      	uxtb	r2, r3
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007292:	0c1b      	lsrs	r3, r3, #16
 8007294:	b2db      	uxtb	r3, r3
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	b2da      	uxtb	r2, r3
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072a6:	0bdb      	lsrs	r3, r3, #15
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072ba:	0b9b      	lsrs	r3, r3, #14
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072ce:	0b5b      	lsrs	r3, r3, #13
 80072d0:	b2db      	uxtb	r3, r3
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	b2da      	uxtb	r2, r3
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072e2:	0b1b      	lsrs	r3, r3, #12
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072f6:	0a9b      	lsrs	r3, r3, #10
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	f003 0303 	and.w	r3, r3, #3
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800730a:	0a1b      	lsrs	r3, r3, #8
 800730c:	b2db      	uxtb	r3, r3
 800730e:	f003 0303 	and.w	r3, r3, #3
 8007312:	b2da      	uxtb	r2, r3
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800731e:	085b      	lsrs	r3, r3, #1
 8007320:	b2db      	uxtb	r3, r3
 8007322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007326:	b2da      	uxtb	r2, r3
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr
 8007344:	004005ff 	.word	0x004005ff

08007348 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80073a0:	b5b0      	push	{r4, r5, r7, lr}
 80073a2:	b08e      	sub	sp, #56	@ 0x38
 80073a4:	af04      	add	r7, sp, #16
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2203      	movs	r2, #3
 80073b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073bc:	2b03      	cmp	r3, #3
 80073be:	d02e      	beq.n	800741e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073c6:	d106      	bne.n	80073d6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80073d4:	e029      	b.n	800742a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073dc:	d10a      	bne.n	80073f4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f000 fb2a 	bl	8007a38 <SD_WideBus_Enable>
 80073e4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	431a      	orrs	r2, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80073f2:	e01a      	b.n	800742a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fb67 	bl	8007ace <SD_WideBus_Disable>
 8007400:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	639a      	str	r2, [r3, #56]	@ 0x38
 800740e:	e00c      	b.n	800742a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007414:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	639a      	str	r2, [r3, #56]	@ 0x38
 800741c:	e005      	b.n	800742a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007422:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00b      	beq.n	800744a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a26      	ldr	r2, [pc, #152]	@ (80074d0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007438:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007448:	e01f      	b.n	800748a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681d      	ldr	r5, [r3, #0]
 8007470:	466c      	mov	r4, sp
 8007472:	f107 0314 	add.w	r3, r7, #20
 8007476:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800747a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800747e:	f107 0308 	add.w	r3, r7, #8
 8007482:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007484:	4628      	mov	r0, r5
 8007486:	f001 fe25 	bl	80090d4 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007492:	4618      	mov	r0, r3
 8007494:	f001 fef9 	bl	800928a <SDMMC_CmdBlockLength>
 8007498:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800749a:	6a3b      	ldr	r3, [r7, #32]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00c      	beq.n	80074ba <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a0a      	ldr	r2, [pc, #40]	@ (80074d0 <HAL_SD_ConfigWideBusOperation+0x130>)
 80074a6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	431a      	orrs	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80074c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3728      	adds	r7, #40	@ 0x28
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bdb0      	pop	{r4, r5, r7, pc}
 80074ce:	bf00      	nop
 80074d0:	004005ff 	.word	0x004005ff

080074d4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b086      	sub	sp, #24
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80074dc:	2300      	movs	r3, #0
 80074de:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80074e0:	f107 030c 	add.w	r3, r7, #12
 80074e4:	4619      	mov	r1, r3
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fa7e 	bl	80079e8 <SD_SendStatus>
 80074ec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d005      	beq.n	8007500 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	0a5b      	lsrs	r3, r3, #9
 8007504:	f003 030f 	and.w	r3, r3, #15
 8007508:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800750a:	693b      	ldr	r3, [r7, #16]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3718      	adds	r7, #24
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007520:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007530:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8007532:	bf00      	nop
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr

0800753e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800753e:	b580      	push	{r7, lr}
 8007540:	b084      	sub	sp, #16
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007550:	2b82      	cmp	r3, #130	@ 0x82
 8007552:	d111      	bne.n	8007578 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4618      	mov	r0, r3
 800755a:	f001 ff41 	bl	80093e0 <SDMMC_CmdStopTransfer>
 800755e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d008      	beq.n	8007578 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	431a      	orrs	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f7ff fd3a 	bl	8006fec <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f022 0208 	bic.w	r2, r2, #8
 8007586:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007590:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f003 ff33 	bl	800b40c <HAL_SD_RxCpltCallback>
#endif
}
 80075a6:	bf00      	nop
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075bc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7fb f810 	bl	80025e4 <HAL_DMA_GetError>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d03e      	beq.n	8007648 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d002      	beq.n	80075e6 <SD_DMAError+0x36>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d12d      	bne.n	8007642 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a19      	ldr	r2, [pc, #100]	@ (8007650 <SD_DMAError+0xa0>)
 80075ec:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80075fc:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007602:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800760a:	6978      	ldr	r0, [r7, #20]
 800760c:	f7ff ff62 	bl	80074d4 <HAL_SD_GetCardState>
 8007610:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	2b06      	cmp	r3, #6
 8007616:	d002      	beq.n	800761e <SD_DMAError+0x6e>
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2b05      	cmp	r3, #5
 800761c:	d10a      	bne.n	8007634 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4618      	mov	r0, r3
 8007624:	f001 fedc 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8007628:	4602      	mov	r2, r0
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800762e:	431a      	orrs	r2, r3
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	2200      	movs	r2, #0
 8007640:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007642:	6978      	ldr	r0, [r7, #20]
 8007644:	f7ff fcd2 	bl	8006fec <HAL_SD_ErrorCallback>
#endif
  }
}
 8007648:	bf00      	nop
 800764a:	3718      	adds	r7, #24
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	004005ff 	.word	0x004005ff

08007654 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007660:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f240 523a 	movw	r2, #1338	@ 0x53a
 800766a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f7ff ff31 	bl	80074d4 <HAL_SD_GetCardState>
 8007672:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2200      	movs	r2, #0
 8007680:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	2b06      	cmp	r3, #6
 8007686:	d002      	beq.n	800768e <SD_DMATxAbort+0x3a>
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	2b05      	cmp	r3, #5
 800768c:	d10a      	bne.n	80076a4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4618      	mov	r0, r3
 8007694:	f001 fea4 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8007698:	4602      	mov	r2, r0
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800769e:	431a      	orrs	r2, r3
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d103      	bne.n	80076b4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f003 fe99 	bl	800b3e4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80076b2:	e002      	b.n	80076ba <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f7ff fc99 	bl	8006fec <HAL_SD_ErrorCallback>
}
 80076ba:	bf00      	nop
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ce:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80076d8:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f7ff fefa 	bl	80074d4 <HAL_SD_GetCardState>
 80076e0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2200      	movs	r2, #0
 80076ee:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2b06      	cmp	r3, #6
 80076f4:	d002      	beq.n	80076fc <SD_DMARxAbort+0x3a>
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	2b05      	cmp	r3, #5
 80076fa:	d10a      	bne.n	8007712 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4618      	mov	r0, r3
 8007702:	f001 fe6d 	bl	80093e0 <SDMMC_CmdStopTransfer>
 8007706:	4602      	mov	r2, r0
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770c:	431a      	orrs	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007716:	2b00      	cmp	r3, #0
 8007718:	d103      	bne.n	8007722 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f003 fe62 	bl	800b3e4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007720:	e002      	b.n	8007728 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f7ff fc62 	bl	8006fec <HAL_SD_ErrorCallback>
}
 8007728:	bf00      	nop
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007730:	b5b0      	push	{r4, r5, r7, lr}
 8007732:	b094      	sub	sp, #80	@ 0x50
 8007734:	af04      	add	r7, sp, #16
 8007736:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007738:	2301      	movs	r3, #1
 800773a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4618      	mov	r0, r3
 8007742:	f001 fd1e 	bl	8009182 <SDIO_GetPowerState>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d102      	bne.n	8007752 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800774c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007750:	e0b8      	b.n	80078c4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007756:	2b03      	cmp	r3, #3
 8007758:	d02f      	beq.n	80077ba <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4618      	mov	r0, r3
 8007760:	f001 ff48 	bl	80095f4 <SDMMC_CmdSendCID>
 8007764:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <SD_InitCard+0x40>
    {
      return errorstate;
 800776c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800776e:	e0a9      	b.n	80078c4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2100      	movs	r1, #0
 8007776:	4618      	mov	r0, r3
 8007778:	f001 fd48 	bl	800920c <SDIO_GetResponse>
 800777c:	4602      	mov	r2, r0
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2104      	movs	r1, #4
 8007788:	4618      	mov	r0, r3
 800778a:	f001 fd3f 	bl	800920c <SDIO_GetResponse>
 800778e:	4602      	mov	r2, r0
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2108      	movs	r1, #8
 800779a:	4618      	mov	r0, r3
 800779c:	f001 fd36 	bl	800920c <SDIO_GetResponse>
 80077a0:	4602      	mov	r2, r0
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	210c      	movs	r1, #12
 80077ac:	4618      	mov	r0, r3
 80077ae:	f001 fd2d 	bl	800920c <SDIO_GetResponse>
 80077b2:	4602      	mov	r2, r0
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077be:	2b03      	cmp	r3, #3
 80077c0:	d00d      	beq.n	80077de <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f107 020e 	add.w	r2, r7, #14
 80077ca:	4611      	mov	r1, r2
 80077cc:	4618      	mov	r0, r3
 80077ce:	f001 ff4e 	bl	800966e <SDMMC_CmdSetRelAdd>
 80077d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80077d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d001      	beq.n	80077de <SD_InitCard+0xae>
    {
      return errorstate;
 80077da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077dc:	e072      	b.n	80078c4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e2:	2b03      	cmp	r3, #3
 80077e4:	d036      	beq.n	8007854 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80077e6:	89fb      	ldrh	r3, [r7, #14]
 80077e8:	461a      	mov	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077f6:	041b      	lsls	r3, r3, #16
 80077f8:	4619      	mov	r1, r3
 80077fa:	4610      	mov	r0, r2
 80077fc:	f001 ff18 	bl	8009630 <SDMMC_CmdSendCSD>
 8007800:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800780a:	e05b      	b.n	80078c4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2100      	movs	r1, #0
 8007812:	4618      	mov	r0, r3
 8007814:	f001 fcfa 	bl	800920c <SDIO_GetResponse>
 8007818:	4602      	mov	r2, r0
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2104      	movs	r1, #4
 8007824:	4618      	mov	r0, r3
 8007826:	f001 fcf1 	bl	800920c <SDIO_GetResponse>
 800782a:	4602      	mov	r2, r0
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2108      	movs	r1, #8
 8007836:	4618      	mov	r0, r3
 8007838:	f001 fce8 	bl	800920c <SDIO_GetResponse>
 800783c:	4602      	mov	r2, r0
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	210c      	movs	r1, #12
 8007848:	4618      	mov	r0, r3
 800784a:	f001 fcdf 	bl	800920c <SDIO_GetResponse>
 800784e:	4602      	mov	r2, r0
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2104      	movs	r1, #4
 800785a:	4618      	mov	r0, r3
 800785c:	f001 fcd6 	bl	800920c <SDIO_GetResponse>
 8007860:	4603      	mov	r3, r0
 8007862:	0d1a      	lsrs	r2, r3, #20
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007868:	f107 0310 	add.w	r3, r7, #16
 800786c:	4619      	mov	r1, r3
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7ff fbc6 	bl	8007000 <HAL_SD_GetCardCSD>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d002      	beq.n	8007880 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800787a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800787e:	e021      	b.n	80078c4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6819      	ldr	r1, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007888:	041b      	lsls	r3, r3, #16
 800788a:	2200      	movs	r2, #0
 800788c:	461c      	mov	r4, r3
 800788e:	4615      	mov	r5, r2
 8007890:	4622      	mov	r2, r4
 8007892:	462b      	mov	r3, r5
 8007894:	4608      	mov	r0, r1
 8007896:	f001 fdc5 	bl	8009424 <SDMMC_CmdSelDesel>
 800789a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800789c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d001      	beq.n	80078a6 <SD_InitCard+0x176>
  {
    return errorstate;
 80078a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078a4:	e00e      	b.n	80078c4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681d      	ldr	r5, [r3, #0]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	466c      	mov	r4, sp
 80078ae:	f103 0210 	add.w	r2, r3, #16
 80078b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80078b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80078b8:	3304      	adds	r3, #4
 80078ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80078bc:	4628      	mov	r0, r5
 80078be:	f001 fc09 	bl	80090d4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3740      	adds	r7, #64	@ 0x40
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bdb0      	pop	{r4, r5, r7, pc}

080078cc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b086      	sub	sp, #24
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	617b      	str	r3, [r7, #20]
 80078dc:	2300      	movs	r3, #0
 80078de:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f001 fdc0 	bl	800946a <SDMMC_CmdGoIdleState>
 80078ea:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d001      	beq.n	80078f6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	e072      	b.n	80079dc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f001 fdd3 	bl	80094a6 <SDMMC_CmdOperCond>
 8007900:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00d      	beq.n	8007924 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4618      	mov	r0, r3
 8007914:	f001 fda9 	bl	800946a <SDMMC_CmdGoIdleState>
 8007918:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d004      	beq.n	800792a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	e05b      	b.n	80079dc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800792e:	2b01      	cmp	r3, #1
 8007930:	d137      	bne.n	80079a2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2100      	movs	r1, #0
 8007938:	4618      	mov	r0, r3
 800793a:	f001 fdd3 	bl	80094e4 <SDMMC_CmdAppCommand>
 800793e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d02d      	beq.n	80079a2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007946:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800794a:	e047      	b.n	80079dc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2100      	movs	r1, #0
 8007952:	4618      	mov	r0, r3
 8007954:	f001 fdc6 	bl	80094e4 <SDMMC_CmdAppCommand>
 8007958:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <SD_PowerON+0x98>
    {
      return errorstate;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	e03b      	b.n	80079dc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	491e      	ldr	r1, [pc, #120]	@ (80079e4 <SD_PowerON+0x118>)
 800796a:	4618      	mov	r0, r3
 800796c:	f001 fddc 	bl	8009528 <SDMMC_CmdAppOperCommand>
 8007970:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d002      	beq.n	800797e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007978:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800797c:	e02e      	b.n	80079dc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2100      	movs	r1, #0
 8007984:	4618      	mov	r0, r3
 8007986:	f001 fc41 	bl	800920c <SDIO_GetResponse>
 800798a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	0fdb      	lsrs	r3, r3, #31
 8007990:	2b01      	cmp	r3, #1
 8007992:	d101      	bne.n	8007998 <SD_PowerON+0xcc>
 8007994:	2301      	movs	r3, #1
 8007996:	e000      	b.n	800799a <SD_PowerON+0xce>
 8007998:	2300      	movs	r3, #0
 800799a:	613b      	str	r3, [r7, #16]

    count++;
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	3301      	adds	r3, #1
 80079a0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d802      	bhi.n	80079b2 <SD_PowerON+0xe6>
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d0cc      	beq.n	800794c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d902      	bls.n	80079c2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80079bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80079c0:	e00c      	b.n	80079dc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d003      	beq.n	80079d4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80079d2:	e002      	b.n	80079da <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3718      	adds	r7, #24
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	c1100000 	.word	0xc1100000

080079e8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d102      	bne.n	80079fe <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80079f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80079fc:	e018      	b.n	8007a30 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a06:	041b      	lsls	r3, r3, #16
 8007a08:	4619      	mov	r1, r3
 8007a0a:	4610      	mov	r0, r2
 8007a0c:	f001 fe50 	bl	80096b0 <SDMMC_CmdSendStatus>
 8007a10:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d001      	beq.n	8007a1c <SD_SendStatus+0x34>
  {
    return errorstate;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	e009      	b.n	8007a30 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2100      	movs	r1, #0
 8007a22:	4618      	mov	r0, r3
 8007a24:	f001 fbf2 	bl	800920c <SDIO_GetResponse>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3710      	adds	r7, #16
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007a40:	2300      	movs	r3, #0
 8007a42:	60fb      	str	r3, [r7, #12]
 8007a44:	2300      	movs	r3, #0
 8007a46:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f001 fbdc 	bl	800920c <SDIO_GetResponse>
 8007a54:	4603      	mov	r3, r0
 8007a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a5e:	d102      	bne.n	8007a66 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007a60:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007a64:	e02f      	b.n	8007ac6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007a66:	f107 030c 	add.w	r3, r7, #12
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f879 	bl	8007b64 <SD_FindSCR>
 8007a72:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	e023      	b.n	8007ac6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d01c      	beq.n	8007ac2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a90:	041b      	lsls	r3, r3, #16
 8007a92:	4619      	mov	r1, r3
 8007a94:	4610      	mov	r0, r2
 8007a96:	f001 fd25 	bl	80094e4 <SDMMC_CmdAppCommand>
 8007a9a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d001      	beq.n	8007aa6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	e00f      	b.n	8007ac6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	2102      	movs	r1, #2
 8007aac:	4618      	mov	r0, r3
 8007aae:	f001 fd5e 	bl	800956e <SDMMC_CmdBusWidth>
 8007ab2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d001      	beq.n	8007abe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	e003      	b.n	8007ac6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	e001      	b.n	8007ac6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007ac2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3718      	adds	r7, #24
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b086      	sub	sp, #24
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60fb      	str	r3, [r7, #12]
 8007ada:	2300      	movs	r3, #0
 8007adc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f001 fb91 	bl	800920c <SDIO_GetResponse>
 8007aea:	4603      	mov	r3, r0
 8007aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007af0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007af4:	d102      	bne.n	8007afc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007af6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007afa:	e02f      	b.n	8007b5c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007afc:	f107 030c 	add.w	r3, r7, #12
 8007b00:	4619      	mov	r1, r3
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 f82e 	bl	8007b64 <SD_FindSCR>
 8007b08:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d001      	beq.n	8007b14 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	e023      	b.n	8007b5c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d01c      	beq.n	8007b58 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b26:	041b      	lsls	r3, r3, #16
 8007b28:	4619      	mov	r1, r3
 8007b2a:	4610      	mov	r0, r2
 8007b2c:	f001 fcda 	bl	80094e4 <SDMMC_CmdAppCommand>
 8007b30:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d001      	beq.n	8007b3c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	e00f      	b.n	8007b5c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2100      	movs	r1, #0
 8007b42:	4618      	mov	r0, r3
 8007b44:	f001 fd13 	bl	800956e <SDMMC_CmdBusWidth>
 8007b48:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d001      	beq.n	8007b54 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	e003      	b.n	8007b5c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007b54:	2300      	movs	r3, #0
 8007b56:	e001      	b.n	8007b5c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007b58:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3718      	adds	r7, #24
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007b64:	b590      	push	{r4, r7, lr}
 8007b66:	b08f      	sub	sp, #60	@ 0x3c
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007b6e:	f7fa f8d5 	bl	8001d1c <HAL_GetTick>
 8007b72:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007b78:	2300      	movs	r3, #0
 8007b7a:	60bb      	str	r3, [r7, #8]
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	2108      	movs	r1, #8
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f001 fb7d 	bl	800928a <SDMMC_CmdBlockLength>
 8007b90:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <SD_FindSCR+0x38>
  {
    return errorstate;
 8007b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9a:	e0b9      	b.n	8007d10 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ba4:	041b      	lsls	r3, r3, #16
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	4610      	mov	r0, r2
 8007baa:	f001 fc9b 	bl	80094e4 <SDMMC_CmdAppCommand>
 8007bae:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d001      	beq.n	8007bba <SD_FindSCR+0x56>
  {
    return errorstate;
 8007bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb8:	e0aa      	b.n	8007d10 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007bba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007bbe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007bc0:	2308      	movs	r3, #8
 8007bc2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007bc4:	2330      	movs	r3, #48	@ 0x30
 8007bc6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007bc8:	2302      	movs	r3, #2
 8007bca:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f107 0210 	add.w	r2, r7, #16
 8007bdc:	4611      	mov	r1, r2
 8007bde:	4618      	mov	r0, r3
 8007be0:	f001 fb27 	bl	8009232 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f001 fce2 	bl	80095b2 <SDMMC_CmdSendSCR>
 8007bee:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d02a      	beq.n	8007c4c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf8:	e08a      	b.n	8007d10 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00f      	beq.n	8007c28 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6819      	ldr	r1, [r3, #0]
 8007c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	f107 0208 	add.w	r2, r7, #8
 8007c14:	18d4      	adds	r4, r2, r3
 8007c16:	4608      	mov	r0, r1
 8007c18:	f001 fa87 	bl	800912a <SDIO_ReadFIFO>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	6023      	str	r3, [r4, #0]
      index++;
 8007c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c22:	3301      	adds	r3, #1
 8007c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c26:	e006      	b.n	8007c36 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d012      	beq.n	8007c5c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007c36:	f7fa f871 	bl	8001d1c <HAL_GetTick>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	1ad3      	subs	r3, r2, r3
 8007c40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c44:	d102      	bne.n	8007c4c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007c46:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007c4a:	e061      	b.n	8007d10 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c52:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d0cf      	beq.n	8007bfa <SD_FindSCR+0x96>
 8007c5a:	e000      	b.n	8007c5e <SD_FindSCR+0xfa>
      break;
 8007c5c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c64:	f003 0308 	and.w	r3, r3, #8
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d106      	bne.n	8007c7a <SD_FindSCR+0x116>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d005      	beq.n	8007c86 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	2208      	movs	r2, #8
 8007c80:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007c82:	2308      	movs	r3, #8
 8007c84:	e044      	b.n	8007d10 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c8c:	f003 0302 	and.w	r3, r3, #2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d005      	beq.n	8007ca0 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2202      	movs	r2, #2
 8007c9a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007c9c:	2302      	movs	r3, #2
 8007c9e:	e037      	b.n	8007d10 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ca6:	f003 0320 	and.w	r3, r3, #32
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d005      	beq.n	8007cba <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007cb6:	2320      	movs	r3, #32
 8007cb8:	e02a      	b.n	8007d10 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007cc2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	061a      	lsls	r2, r3, #24
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	021b      	lsls	r3, r3, #8
 8007ccc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007cd0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	0a1b      	lsrs	r3, r3, #8
 8007cd6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007cda:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	0e1b      	lsrs	r3, r3, #24
 8007ce0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce4:	601a      	str	r2, [r3, #0]
    scr++;
 8007ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce8:	3304      	adds	r3, #4
 8007cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	061a      	lsls	r2, r3, #24
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	021b      	lsls	r3, r3, #8
 8007cf4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007cf8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	0a1b      	lsrs	r3, r3, #8
 8007cfe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d02:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	0e1b      	lsrs	r3, r3, #24
 8007d08:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d0c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	373c      	adds	r7, #60	@ 0x3c
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd90      	pop	{r4, r7, pc}

08007d18 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b086      	sub	sp, #24
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d24:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d2a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d03f      	beq.n	8007db2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007d32:	2300      	movs	r3, #0
 8007d34:	617b      	str	r3, [r7, #20]
 8007d36:	e033      	b.n	8007da0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f001 f9f4 	bl	800912a <SDIO_ReadFIFO>
 8007d42:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	3b01      	subs	r3, #1
 8007d56:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	0a1b      	lsrs	r3, r3, #8
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3301      	adds	r3, #1
 8007d66:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	0c1b      	lsrs	r3, r3, #16
 8007d72:	b2da      	uxtb	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	3b01      	subs	r3, #1
 8007d82:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	0e1b      	lsrs	r3, r3, #24
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	3301      	adds	r3, #1
 8007d92:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	3b01      	subs	r3, #1
 8007d98:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	2b07      	cmp	r3, #7
 8007da4:	d9c8      	bls.n	8007d38 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8007db2:	bf00      	nop
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b086      	sub	sp, #24
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dcc:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d043      	beq.n	8007e5c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	617b      	str	r3, [r7, #20]
 8007dd8:	e037      	b.n	8007e4a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	3301      	adds	r3, #1
 8007de4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	3b01      	subs	r3, #1
 8007dea:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	021a      	lsls	r2, r3, #8
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	041a      	lsls	r2, r3, #16
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	3301      	adds	r3, #1
 8007e14:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	061a      	lsls	r2, r3, #24
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	3b01      	subs	r3, #1
 8007e32:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f107 0208 	add.w	r2, r7, #8
 8007e3c:	4611      	mov	r1, r2
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f001 f980 	bl	8009144 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	3301      	adds	r3, #1
 8007e48:	617b      	str	r3, [r7, #20]
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b07      	cmp	r3, #7
 8007e4e:	d9c4      	bls.n	8007dda <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8007e5c:	bf00      	nop
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e07b      	b.n	8007f6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d108      	bne.n	8007e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e86:	d009      	beq.n	8007e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	61da      	str	r2, [r3, #28]
 8007e8e:	e005      	b.n	8007e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d106      	bne.n	8007ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7f9 fb90 	bl	80015dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ed2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007ee4:	431a      	orrs	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	f003 0302 	and.w	r3, r3, #2
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	431a      	orrs	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f0c:	431a      	orrs	r2, r3
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f16:	431a      	orrs	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a1b      	ldr	r3, [r3, #32]
 8007f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f20:	ea42 0103 	orr.w	r1, r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	430a      	orrs	r2, r1
 8007f32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	0c1b      	lsrs	r3, r3, #16
 8007f3a:	f003 0104 	and.w	r1, r3, #4
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f42:	f003 0210 	and.w	r2, r3, #16
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	69da      	ldr	r2, [r3, #28]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3708      	adds	r7, #8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b082      	sub	sp, #8
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d101      	bne.n	8007f88 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e042      	b.n	800800e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d106      	bne.n	8007fa2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7f9 fda1 	bl	8001ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2224      	movs	r2, #36	@ 0x24
 8007fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68da      	ldr	r2, [r3, #12]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007fb8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 fe16 	bl	8008bec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	691a      	ldr	r2, [r3, #16]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007fce:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	695a      	ldr	r2, [r3, #20]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007fde:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68da      	ldr	r2, [r3, #12]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007fee:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2220      	movs	r2, #32
 8008002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b08a      	sub	sp, #40	@ 0x28
 800801a:	af02      	add	r7, sp, #8
 800801c:	60f8      	str	r0, [r7, #12]
 800801e:	60b9      	str	r1, [r7, #8]
 8008020:	603b      	str	r3, [r7, #0]
 8008022:	4613      	mov	r3, r2
 8008024:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008026:	2300      	movs	r3, #0
 8008028:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b20      	cmp	r3, #32
 8008034:	d175      	bne.n	8008122 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d002      	beq.n	8008042 <HAL_UART_Transmit+0x2c>
 800803c:	88fb      	ldrh	r3, [r7, #6]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e06e      	b.n	8008124 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2221      	movs	r2, #33	@ 0x21
 8008050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008054:	f7f9 fe62 	bl	8001d1c <HAL_GetTick>
 8008058:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	88fa      	ldrh	r2, [r7, #6]
 800805e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	88fa      	ldrh	r2, [r7, #6]
 8008064:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800806e:	d108      	bne.n	8008082 <HAL_UART_Transmit+0x6c>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d104      	bne.n	8008082 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008078:	2300      	movs	r3, #0
 800807a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	61bb      	str	r3, [r7, #24]
 8008080:	e003      	b.n	800808a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008086:	2300      	movs	r3, #0
 8008088:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800808a:	e02e      	b.n	80080ea <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	2200      	movs	r2, #0
 8008094:	2180      	movs	r1, #128	@ 0x80
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f000 fbb4 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80080aa:	2303      	movs	r3, #3
 80080ac:	e03a      	b.n	8008124 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10b      	bne.n	80080cc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	461a      	mov	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080c2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	3302      	adds	r3, #2
 80080c8:	61bb      	str	r3, [r7, #24]
 80080ca:	e007      	b.n	80080dc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	781a      	ldrb	r2, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	3301      	adds	r3, #1
 80080da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	3b01      	subs	r3, #1
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1cb      	bne.n	800808c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	2200      	movs	r2, #0
 80080fc:	2140      	movs	r1, #64	@ 0x40
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 fb80 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d005      	beq.n	8008116 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2220      	movs	r2, #32
 800810e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e006      	b.n	8008124 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2220      	movs	r2, #32
 800811a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800811e:	2300      	movs	r3, #0
 8008120:	e000      	b.n	8008124 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008122:	2302      	movs	r3, #2
  }
}
 8008124:	4618      	mov	r0, r3
 8008126:	3720      	adds	r7, #32
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b08a      	sub	sp, #40	@ 0x28
 8008130:	af02      	add	r7, sp, #8
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	603b      	str	r3, [r7, #0]
 8008138:	4613      	mov	r3, r2
 800813a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800813c:	2300      	movs	r3, #0
 800813e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008146:	b2db      	uxtb	r3, r3
 8008148:	2b20      	cmp	r3, #32
 800814a:	f040 8081 	bne.w	8008250 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d002      	beq.n	800815a <HAL_UART_Receive+0x2e>
 8008154:	88fb      	ldrh	r3, [r7, #6]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e079      	b.n	8008252 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2200      	movs	r2, #0
 8008162:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2222      	movs	r2, #34	@ 0x22
 8008168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008172:	f7f9 fdd3 	bl	8001d1c <HAL_GetTick>
 8008176:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	88fa      	ldrh	r2, [r7, #6]
 800817c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	88fa      	ldrh	r2, [r7, #6]
 8008182:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800818c:	d108      	bne.n	80081a0 <HAL_UART_Receive+0x74>
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d104      	bne.n	80081a0 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008196:	2300      	movs	r3, #0
 8008198:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	61bb      	str	r3, [r7, #24]
 800819e:	e003      	b.n	80081a8 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081a4:	2300      	movs	r3, #0
 80081a6:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80081a8:	e047      	b.n	800823a <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	2200      	movs	r2, #0
 80081b2:	2120      	movs	r1, #32
 80081b4:	68f8      	ldr	r0, [r7, #12]
 80081b6:	f000 fb25 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 80081ba:	4603      	mov	r3, r0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d005      	beq.n	80081cc <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2220      	movs	r2, #32
 80081c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e042      	b.n	8008252 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10c      	bne.n	80081ec <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	b29b      	uxth	r3, r3
 80081da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081de:	b29a      	uxth	r2, r3
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	3302      	adds	r3, #2
 80081e8:	61bb      	str	r3, [r7, #24]
 80081ea:	e01f      	b.n	800822c <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081f4:	d007      	beq.n	8008206 <HAL_UART_Receive+0xda>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d10a      	bne.n	8008214 <HAL_UART_Receive+0xe8>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d106      	bne.n	8008214 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	b2da      	uxtb	r2, r3
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	701a      	strb	r2, [r3, #0]
 8008212:	e008      	b.n	8008226 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	b2db      	uxtb	r3, r3
 800821c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008220:	b2da      	uxtb	r2, r3
 8008222:	69fb      	ldr	r3, [r7, #28]
 8008224:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	3301      	adds	r3, #1
 800822a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008230:	b29b      	uxth	r3, r3
 8008232:	3b01      	subs	r3, #1
 8008234:	b29a      	uxth	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800823e:	b29b      	uxth	r3, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	d1b2      	bne.n	80081aa <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2220      	movs	r2, #32
 8008248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800824c:	2300      	movs	r3, #0
 800824e:	e000      	b.n	8008252 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008250:	2302      	movs	r3, #2
  }
}
 8008252:	4618      	mov	r0, r3
 8008254:	3720      	adds	r7, #32
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
	...

0800825c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b0ba      	sub	sp, #232	@ 0xe8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008282:	2300      	movs	r3, #0
 8008284:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008288:	2300      	movs	r3, #0
 800828a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800828e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008292:	f003 030f 	and.w	r3, r3, #15
 8008296:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800829a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10f      	bne.n	80082c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082a6:	f003 0320 	and.w	r3, r3, #32
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d009      	beq.n	80082c2 <HAL_UART_IRQHandler+0x66>
 80082ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b2:	f003 0320 	and.w	r3, r3, #32
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d003      	beq.n	80082c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fbd7 	bl	8008a6e <UART_Receive_IT>
      return;
 80082c0:	e273      	b.n	80087aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80082c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f000 80de 	beq.w	8008488 <HAL_UART_IRQHandler+0x22c>
 80082cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082d0:	f003 0301 	and.w	r3, r3, #1
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d106      	bne.n	80082e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80082d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 80d1 	beq.w	8008488 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80082e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00b      	beq.n	800830a <HAL_UART_IRQHandler+0xae>
 80082f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d005      	beq.n	800830a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008302:	f043 0201 	orr.w	r2, r3, #1
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800830a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800830e:	f003 0304 	and.w	r3, r3, #4
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00b      	beq.n	800832e <HAL_UART_IRQHandler+0xd2>
 8008316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	2b00      	cmp	r3, #0
 8008320:	d005      	beq.n	800832e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008326:	f043 0202 	orr.w	r2, r3, #2
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800832e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00b      	beq.n	8008352 <HAL_UART_IRQHandler+0xf6>
 800833a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d005      	beq.n	8008352 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800834a:	f043 0204 	orr.w	r2, r3, #4
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008356:	f003 0308 	and.w	r3, r3, #8
 800835a:	2b00      	cmp	r3, #0
 800835c:	d011      	beq.n	8008382 <HAL_UART_IRQHandler+0x126>
 800835e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008362:	f003 0320 	and.w	r3, r3, #32
 8008366:	2b00      	cmp	r3, #0
 8008368:	d105      	bne.n	8008376 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800836a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800836e:	f003 0301 	and.w	r3, r3, #1
 8008372:	2b00      	cmp	r3, #0
 8008374:	d005      	beq.n	8008382 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837a:	f043 0208 	orr.w	r2, r3, #8
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008386:	2b00      	cmp	r3, #0
 8008388:	f000 820a 	beq.w	80087a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800838c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008390:	f003 0320 	and.w	r3, r3, #32
 8008394:	2b00      	cmp	r3, #0
 8008396:	d008      	beq.n	80083aa <HAL_UART_IRQHandler+0x14e>
 8008398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800839c:	f003 0320 	and.w	r3, r3, #32
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d002      	beq.n	80083aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 fb62 	bl	8008a6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	695b      	ldr	r3, [r3, #20]
 80083b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b4:	2b40      	cmp	r3, #64	@ 0x40
 80083b6:	bf0c      	ite	eq
 80083b8:	2301      	moveq	r3, #1
 80083ba:	2300      	movne	r3, #0
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c6:	f003 0308 	and.w	r3, r3, #8
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d103      	bne.n	80083d6 <HAL_UART_IRQHandler+0x17a>
 80083ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d04f      	beq.n	8008476 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fa6d 	bl	80088b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083e6:	2b40      	cmp	r3, #64	@ 0x40
 80083e8:	d141      	bne.n	800846e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3314      	adds	r3, #20
 80083f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80083f8:	e853 3f00 	ldrex	r3, [r3]
 80083fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008400:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008404:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008408:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	3314      	adds	r3, #20
 8008412:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008416:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800841a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008422:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008426:	e841 2300 	strex	r3, r2, [r1]
 800842a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800842e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1d9      	bne.n	80083ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800843a:	2b00      	cmp	r3, #0
 800843c:	d013      	beq.n	8008466 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008442:	4a8a      	ldr	r2, [pc, #552]	@ (800866c <HAL_UART_IRQHandler+0x410>)
 8008444:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800844a:	4618      	mov	r0, r3
 800844c:	f7f9 ff1e 	bl	800228c <HAL_DMA_Abort_IT>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d016      	beq.n	8008484 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800845a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008460:	4610      	mov	r0, r2
 8008462:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008464:	e00e      	b.n	8008484 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 f9b6 	bl	80087d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800846c:	e00a      	b.n	8008484 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f9b2 	bl	80087d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008474:	e006      	b.n	8008484 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f9ae 	bl	80087d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008482:	e18d      	b.n	80087a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008484:	bf00      	nop
    return;
 8008486:	e18b      	b.n	80087a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800848c:	2b01      	cmp	r3, #1
 800848e:	f040 8167 	bne.w	8008760 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008496:	f003 0310 	and.w	r3, r3, #16
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 8160 	beq.w	8008760 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80084a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084a4:	f003 0310 	and.w	r3, r3, #16
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f000 8159 	beq.w	8008760 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084ae:	2300      	movs	r3, #0
 80084b0:	60bb      	str	r3, [r7, #8]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	60bb      	str	r3, [r7, #8]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	60bb      	str	r3, [r7, #8]
 80084c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	695b      	ldr	r3, [r3, #20]
 80084ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084ce:	2b40      	cmp	r3, #64	@ 0x40
 80084d0:	f040 80ce 	bne.w	8008670 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80084e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	f000 80a9 	beq.w	800863c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80084ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084f2:	429a      	cmp	r2, r3
 80084f4:	f080 80a2 	bcs.w	800863c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008504:	69db      	ldr	r3, [r3, #28]
 8008506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800850a:	f000 8088 	beq.w	800861e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	330c      	adds	r3, #12
 8008514:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008518:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800851c:	e853 3f00 	ldrex	r3, [r3]
 8008520:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008524:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800852c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	330c      	adds	r3, #12
 8008536:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800853a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800853e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008542:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008546:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800854a:	e841 2300 	strex	r3, r2, [r1]
 800854e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008552:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1d9      	bne.n	800850e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	3314      	adds	r3, #20
 8008560:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008564:	e853 3f00 	ldrex	r3, [r3]
 8008568:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800856a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800856c:	f023 0301 	bic.w	r3, r3, #1
 8008570:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3314      	adds	r3, #20
 800857a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800857e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008582:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008584:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008586:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800858a:	e841 2300 	strex	r3, r2, [r1]
 800858e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008590:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008592:	2b00      	cmp	r3, #0
 8008594:	d1e1      	bne.n	800855a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	3314      	adds	r3, #20
 800859c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085a0:	e853 3f00 	ldrex	r3, [r3]
 80085a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	3314      	adds	r3, #20
 80085b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80085ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80085bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80085c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80085c2:	e841 2300 	strex	r3, r2, [r1]
 80085c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80085c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d1e3      	bne.n	8008596 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2220      	movs	r2, #32
 80085d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	330c      	adds	r3, #12
 80085e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085e6:	e853 3f00 	ldrex	r3, [r3]
 80085ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80085ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085ee:	f023 0310 	bic.w	r3, r3, #16
 80085f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	330c      	adds	r3, #12
 80085fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008600:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008602:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008604:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008606:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008608:	e841 2300 	strex	r3, r2, [r1]
 800860c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800860e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e3      	bne.n	80085dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008618:	4618      	mov	r0, r3
 800861a:	f7f9 fdc7 	bl	80021ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2202      	movs	r2, #2
 8008622:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800862c:	b29b      	uxth	r3, r3
 800862e:	1ad3      	subs	r3, r2, r3
 8008630:	b29b      	uxth	r3, r3
 8008632:	4619      	mov	r1, r3
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 f8d9 	bl	80087ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800863a:	e0b3      	b.n	80087a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008640:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008644:	429a      	cmp	r2, r3
 8008646:	f040 80ad 	bne.w	80087a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800864e:	69db      	ldr	r3, [r3, #28]
 8008650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008654:	f040 80a6 	bne.w	80087a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2202      	movs	r2, #2
 800865c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008662:	4619      	mov	r1, r3
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f8c1 	bl	80087ec <HAL_UARTEx_RxEventCallback>
      return;
 800866a:	e09b      	b.n	80087a4 <HAL_UART_IRQHandler+0x548>
 800866c:	0800897d 	.word	0x0800897d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008678:	b29b      	uxth	r3, r3
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008684:	b29b      	uxth	r3, r3
 8008686:	2b00      	cmp	r3, #0
 8008688:	f000 808e 	beq.w	80087a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800868c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008690:	2b00      	cmp	r3, #0
 8008692:	f000 8089 	beq.w	80087a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	330c      	adds	r3, #12
 800869c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	330c      	adds	r3, #12
 80086b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80086ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80086bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086c2:	e841 2300 	strex	r3, r2, [r1]
 80086c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d1e3      	bne.n	8008696 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	3314      	adds	r3, #20
 80086d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	e853 3f00 	ldrex	r3, [r3]
 80086dc:	623b      	str	r3, [r7, #32]
   return(result);
 80086de:	6a3b      	ldr	r3, [r7, #32]
 80086e0:	f023 0301 	bic.w	r3, r3, #1
 80086e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	3314      	adds	r3, #20
 80086ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80086f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80086f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086fa:	e841 2300 	strex	r3, r2, [r1]
 80086fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1e3      	bne.n	80086ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2220      	movs	r2, #32
 800870a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	330c      	adds	r3, #12
 800871a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	e853 3f00 	ldrex	r3, [r3]
 8008722:	60fb      	str	r3, [r7, #12]
   return(result);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f023 0310 	bic.w	r3, r3, #16
 800872a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	330c      	adds	r3, #12
 8008734:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008738:	61fa      	str	r2, [r7, #28]
 800873a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873c:	69b9      	ldr	r1, [r7, #24]
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	e841 2300 	strex	r3, r2, [r1]
 8008744:	617b      	str	r3, [r7, #20]
   return(result);
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1e3      	bne.n	8008714 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2202      	movs	r2, #2
 8008750:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008752:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008756:	4619      	mov	r1, r3
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 f847 	bl	80087ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800875e:	e023      	b.n	80087a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008768:	2b00      	cmp	r3, #0
 800876a:	d009      	beq.n	8008780 <HAL_UART_IRQHandler+0x524>
 800876c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008774:	2b00      	cmp	r3, #0
 8008776:	d003      	beq.n	8008780 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 f910 	bl	800899e <UART_Transmit_IT>
    return;
 800877e:	e014      	b.n	80087aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00e      	beq.n	80087aa <HAL_UART_IRQHandler+0x54e>
 800878c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008794:	2b00      	cmp	r3, #0
 8008796:	d008      	beq.n	80087aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f000 f950 	bl	8008a3e <UART_EndTransmit_IT>
    return;
 800879e:	e004      	b.n	80087aa <HAL_UART_IRQHandler+0x54e>
    return;
 80087a0:	bf00      	nop
 80087a2:	e002      	b.n	80087aa <HAL_UART_IRQHandler+0x54e>
      return;
 80087a4:	bf00      	nop
 80087a6:	e000      	b.n	80087aa <HAL_UART_IRQHandler+0x54e>
      return;
 80087a8:	bf00      	nop
  }
}
 80087aa:	37e8      	adds	r7, #232	@ 0xe8
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80087cc:	bf00      	nop
 80087ce:	370c      	adds	r7, #12
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80087e0:	bf00      	nop
 80087e2:	370c      	adds	r7, #12
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	460b      	mov	r3, r1
 80087f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80087f8:	bf00      	nop
 80087fa:	370c      	adds	r7, #12
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	603b      	str	r3, [r7, #0]
 8008810:	4613      	mov	r3, r2
 8008812:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008814:	e03b      	b.n	800888e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008816:	6a3b      	ldr	r3, [r7, #32]
 8008818:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800881c:	d037      	beq.n	800888e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800881e:	f7f9 fa7d 	bl	8001d1c <HAL_GetTick>
 8008822:	4602      	mov	r2, r0
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	6a3a      	ldr	r2, [r7, #32]
 800882a:	429a      	cmp	r2, r3
 800882c:	d302      	bcc.n	8008834 <UART_WaitOnFlagUntilTimeout+0x30>
 800882e:	6a3b      	ldr	r3, [r7, #32]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d101      	bne.n	8008838 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e03a      	b.n	80088ae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	f003 0304 	and.w	r3, r3, #4
 8008842:	2b00      	cmp	r3, #0
 8008844:	d023      	beq.n	800888e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2b80      	cmp	r3, #128	@ 0x80
 800884a:	d020      	beq.n	800888e <UART_WaitOnFlagUntilTimeout+0x8a>
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	2b40      	cmp	r3, #64	@ 0x40
 8008850:	d01d      	beq.n	800888e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f003 0308 	and.w	r3, r3, #8
 800885c:	2b08      	cmp	r3, #8
 800885e:	d116      	bne.n	800888e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008860:	2300      	movs	r3, #0
 8008862:	617b      	str	r3, [r7, #20]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	617b      	str	r3, [r7, #20]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	617b      	str	r3, [r7, #20]
 8008874:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 f81d 	bl	80088b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2208      	movs	r2, #8
 8008880:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2200      	movs	r2, #0
 8008886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	e00f      	b.n	80088ae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	4013      	ands	r3, r2
 8008898:	68ba      	ldr	r2, [r7, #8]
 800889a:	429a      	cmp	r2, r3
 800889c:	bf0c      	ite	eq
 800889e:	2301      	moveq	r3, #1
 80088a0:	2300      	movne	r3, #0
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	461a      	mov	r2, r3
 80088a6:	79fb      	ldrb	r3, [r7, #7]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d0b4      	beq.n	8008816 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3718      	adds	r7, #24
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b095      	sub	sp, #84	@ 0x54
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	330c      	adds	r3, #12
 80088c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088c8:	e853 3f00 	ldrex	r3, [r3]
 80088cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	330c      	adds	r3, #12
 80088dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80088de:	643a      	str	r2, [r7, #64]	@ 0x40
 80088e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088e6:	e841 2300 	strex	r3, r2, [r1]
 80088ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1e5      	bne.n	80088be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	3314      	adds	r3, #20
 80088f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fa:	6a3b      	ldr	r3, [r7, #32]
 80088fc:	e853 3f00 	ldrex	r3, [r3]
 8008900:	61fb      	str	r3, [r7, #28]
   return(result);
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	f023 0301 	bic.w	r3, r3, #1
 8008908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	3314      	adds	r3, #20
 8008910:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008912:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008914:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008918:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e5      	bne.n	80088f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800892a:	2b01      	cmp	r3, #1
 800892c:	d119      	bne.n	8008962 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	330c      	adds	r3, #12
 8008934:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	60bb      	str	r3, [r7, #8]
   return(result);
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	f023 0310 	bic.w	r3, r3, #16
 8008944:	647b      	str	r3, [r7, #68]	@ 0x44
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	330c      	adds	r3, #12
 800894c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800894e:	61ba      	str	r2, [r7, #24]
 8008950:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	6979      	ldr	r1, [r7, #20]
 8008954:	69ba      	ldr	r2, [r7, #24]
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	613b      	str	r3, [r7, #16]
   return(result);
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e5      	bne.n	800892e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2220      	movs	r2, #32
 8008966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008970:	bf00      	nop
 8008972:	3754      	adds	r7, #84	@ 0x54
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008988:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f7ff ff21 	bl	80087d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008996:	bf00      	nop
 8008998:	3710      	adds	r7, #16
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800899e:	b480      	push	{r7}
 80089a0:	b085      	sub	sp, #20
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	2b21      	cmp	r3, #33	@ 0x21
 80089b0:	d13e      	bne.n	8008a30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089ba:	d114      	bne.n	80089e6 <UART_Transmit_IT+0x48>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d110      	bne.n	80089e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6a1b      	ldr	r3, [r3, #32]
 80089c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	461a      	mov	r2, r3
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a1b      	ldr	r3, [r3, #32]
 80089de:	1c9a      	adds	r2, r3, #2
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	621a      	str	r2, [r3, #32]
 80089e4:	e008      	b.n	80089f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6a1b      	ldr	r3, [r3, #32]
 80089ea:	1c59      	adds	r1, r3, #1
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	6211      	str	r1, [r2, #32]
 80089f0:	781a      	ldrb	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	3b01      	subs	r3, #1
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	4619      	mov	r1, r3
 8008a06:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10f      	bne.n	8008a2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68da      	ldr	r2, [r3, #12]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	68da      	ldr	r2, [r3, #12]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	e000      	b.n	8008a32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008a30:	2302      	movs	r3, #2
  }
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b082      	sub	sp, #8
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68da      	ldr	r2, [r3, #12]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2220      	movs	r2, #32
 8008a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f7ff fea6 	bl	80087b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3708      	adds	r7, #8
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}

08008a6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a6e:	b580      	push	{r7, lr}
 8008a70:	b08c      	sub	sp, #48	@ 0x30
 8008a72:	af00      	add	r7, sp, #0
 8008a74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008a76:	2300      	movs	r3, #0
 8008a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	2b22      	cmp	r3, #34	@ 0x22
 8008a88:	f040 80aa 	bne.w	8008be0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a94:	d115      	bne.n	8008ac2 <UART_Receive_IT+0x54>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d111      	bne.n	8008ac2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ab0:	b29a      	uxth	r2, r3
 8008ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	1c9a      	adds	r2, r3, #2
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	629a      	str	r2, [r3, #40]	@ 0x28
 8008ac0:	e024      	b.n	8008b0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad0:	d007      	beq.n	8008ae2 <UART_Receive_IT+0x74>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10a      	bne.n	8008af0 <UART_Receive_IT+0x82>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	691b      	ldr	r3, [r3, #16]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d106      	bne.n	8008af0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	685b      	ldr	r3, [r3, #4]
 8008ae8:	b2da      	uxtb	r2, r3
 8008aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aec:	701a      	strb	r2, [r3, #0]
 8008aee:	e008      	b.n	8008b02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008afc:	b2da      	uxtb	r2, r3
 8008afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b06:	1c5a      	adds	r2, r3, #1
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	3b01      	subs	r3, #1
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	4619      	mov	r1, r3
 8008b1a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d15d      	bne.n	8008bdc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	68da      	ldr	r2, [r3, #12]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f022 0220 	bic.w	r2, r2, #32
 8008b2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68da      	ldr	r2, [r3, #12]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	695a      	ldr	r2, [r3, #20]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f022 0201 	bic.w	r2, r2, #1
 8008b4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d135      	bne.n	8008bd2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	330c      	adds	r3, #12
 8008b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	e853 3f00 	ldrex	r3, [r3]
 8008b7a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	f023 0310 	bic.w	r3, r3, #16
 8008b82:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b8c:	623a      	str	r2, [r7, #32]
 8008b8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b90:	69f9      	ldr	r1, [r7, #28]
 8008b92:	6a3a      	ldr	r2, [r7, #32]
 8008b94:	e841 2300 	strex	r3, r2, [r1]
 8008b98:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1e5      	bne.n	8008b6c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 0310 	and.w	r3, r3, #16
 8008baa:	2b10      	cmp	r3, #16
 8008bac:	d10a      	bne.n	8008bc4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008bae:	2300      	movs	r3, #0
 8008bb0:	60fb      	str	r3, [r7, #12]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	60fb      	str	r3, [r7, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	60fb      	str	r3, [r7, #12]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008bc8:	4619      	mov	r1, r3
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f7ff fe0e 	bl	80087ec <HAL_UARTEx_RxEventCallback>
 8008bd0:	e002      	b.n	8008bd8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f7ff fdf6 	bl	80087c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	e002      	b.n	8008be2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	e000      	b.n	8008be2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008be0:	2302      	movs	r3, #2
  }
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3730      	adds	r7, #48	@ 0x30
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
	...

08008bec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bf0:	b0c0      	sub	sp, #256	@ 0x100
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	691b      	ldr	r3, [r3, #16]
 8008c00:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c08:	68d9      	ldr	r1, [r3, #12]
 8008c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	ea40 0301 	orr.w	r3, r0, r1
 8008c14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1a:	689a      	ldr	r2, [r3, #8]
 8008c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	431a      	orrs	r2, r3
 8008c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	431a      	orrs	r2, r3
 8008c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c30:	69db      	ldr	r3, [r3, #28]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008c44:	f021 010c 	bic.w	r1, r1, #12
 8008c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008c52:	430b      	orrs	r3, r1
 8008c54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c66:	6999      	ldr	r1, [r3, #24]
 8008c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	ea40 0301 	orr.w	r3, r0, r1
 8008c72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	4b8f      	ldr	r3, [pc, #572]	@ (8008eb8 <UART_SetConfig+0x2cc>)
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d005      	beq.n	8008c8c <UART_SetConfig+0xa0>
 8008c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	4b8d      	ldr	r3, [pc, #564]	@ (8008ebc <UART_SetConfig+0x2d0>)
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d104      	bne.n	8008c96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c8c:	f7fc fdba 	bl	8005804 <HAL_RCC_GetPCLK2Freq>
 8008c90:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008c94:	e003      	b.n	8008c9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c96:	f7fc fda1 	bl	80057dc <HAL_RCC_GetPCLK1Freq>
 8008c9a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ca2:	69db      	ldr	r3, [r3, #28]
 8008ca4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ca8:	f040 810c 	bne.w	8008ec4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008cac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008cb6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008cba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008cbe:	4622      	mov	r2, r4
 8008cc0:	462b      	mov	r3, r5
 8008cc2:	1891      	adds	r1, r2, r2
 8008cc4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008cc6:	415b      	adcs	r3, r3
 8008cc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008cca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008cce:	4621      	mov	r1, r4
 8008cd0:	eb12 0801 	adds.w	r8, r2, r1
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	eb43 0901 	adc.w	r9, r3, r1
 8008cda:	f04f 0200 	mov.w	r2, #0
 8008cde:	f04f 0300 	mov.w	r3, #0
 8008ce2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ce6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008cea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008cee:	4690      	mov	r8, r2
 8008cf0:	4699      	mov	r9, r3
 8008cf2:	4623      	mov	r3, r4
 8008cf4:	eb18 0303 	adds.w	r3, r8, r3
 8008cf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008cfc:	462b      	mov	r3, r5
 8008cfe:	eb49 0303 	adc.w	r3, r9, r3
 8008d02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008d12:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008d16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	18db      	adds	r3, r3, r3
 8008d1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d20:	4613      	mov	r3, r2
 8008d22:	eb42 0303 	adc.w	r3, r2, r3
 8008d26:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008d2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008d30:	f7f7 faae 	bl	8000290 <__aeabi_uldivmod>
 8008d34:	4602      	mov	r2, r0
 8008d36:	460b      	mov	r3, r1
 8008d38:	4b61      	ldr	r3, [pc, #388]	@ (8008ec0 <UART_SetConfig+0x2d4>)
 8008d3a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d3e:	095b      	lsrs	r3, r3, #5
 8008d40:	011c      	lsls	r4, r3, #4
 8008d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d46:	2200      	movs	r2, #0
 8008d48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d4c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008d50:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008d54:	4642      	mov	r2, r8
 8008d56:	464b      	mov	r3, r9
 8008d58:	1891      	adds	r1, r2, r2
 8008d5a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008d5c:	415b      	adcs	r3, r3
 8008d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008d64:	4641      	mov	r1, r8
 8008d66:	eb12 0a01 	adds.w	sl, r2, r1
 8008d6a:	4649      	mov	r1, r9
 8008d6c:	eb43 0b01 	adc.w	fp, r3, r1
 8008d70:	f04f 0200 	mov.w	r2, #0
 8008d74:	f04f 0300 	mov.w	r3, #0
 8008d78:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d7c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d84:	4692      	mov	sl, r2
 8008d86:	469b      	mov	fp, r3
 8008d88:	4643      	mov	r3, r8
 8008d8a:	eb1a 0303 	adds.w	r3, sl, r3
 8008d8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d92:	464b      	mov	r3, r9
 8008d94:	eb4b 0303 	adc.w	r3, fp, r3
 8008d98:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008da8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008dac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008db0:	460b      	mov	r3, r1
 8008db2:	18db      	adds	r3, r3, r3
 8008db4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008db6:	4613      	mov	r3, r2
 8008db8:	eb42 0303 	adc.w	r3, r2, r3
 8008dbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dbe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008dc2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008dc6:	f7f7 fa63 	bl	8000290 <__aeabi_uldivmod>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	460b      	mov	r3, r1
 8008dce:	4611      	mov	r1, r2
 8008dd0:	4b3b      	ldr	r3, [pc, #236]	@ (8008ec0 <UART_SetConfig+0x2d4>)
 8008dd2:	fba3 2301 	umull	r2, r3, r3, r1
 8008dd6:	095b      	lsrs	r3, r3, #5
 8008dd8:	2264      	movs	r2, #100	@ 0x64
 8008dda:	fb02 f303 	mul.w	r3, r2, r3
 8008dde:	1acb      	subs	r3, r1, r3
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008de6:	4b36      	ldr	r3, [pc, #216]	@ (8008ec0 <UART_SetConfig+0x2d4>)
 8008de8:	fba3 2302 	umull	r2, r3, r3, r2
 8008dec:	095b      	lsrs	r3, r3, #5
 8008dee:	005b      	lsls	r3, r3, #1
 8008df0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008df4:	441c      	add	r4, r3
 8008df6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008e00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008e04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008e08:	4642      	mov	r2, r8
 8008e0a:	464b      	mov	r3, r9
 8008e0c:	1891      	adds	r1, r2, r2
 8008e0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008e10:	415b      	adcs	r3, r3
 8008e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008e18:	4641      	mov	r1, r8
 8008e1a:	1851      	adds	r1, r2, r1
 8008e1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8008e1e:	4649      	mov	r1, r9
 8008e20:	414b      	adcs	r3, r1
 8008e22:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e24:	f04f 0200 	mov.w	r2, #0
 8008e28:	f04f 0300 	mov.w	r3, #0
 8008e2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008e30:	4659      	mov	r1, fp
 8008e32:	00cb      	lsls	r3, r1, #3
 8008e34:	4651      	mov	r1, sl
 8008e36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e3a:	4651      	mov	r1, sl
 8008e3c:	00ca      	lsls	r2, r1, #3
 8008e3e:	4610      	mov	r0, r2
 8008e40:	4619      	mov	r1, r3
 8008e42:	4603      	mov	r3, r0
 8008e44:	4642      	mov	r2, r8
 8008e46:	189b      	adds	r3, r3, r2
 8008e48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e4c:	464b      	mov	r3, r9
 8008e4e:	460a      	mov	r2, r1
 8008e50:	eb42 0303 	adc.w	r3, r2, r3
 8008e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008e64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008e68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	18db      	adds	r3, r3, r3
 8008e70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e72:	4613      	mov	r3, r2
 8008e74:	eb42 0303 	adc.w	r3, r2, r3
 8008e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008e7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008e82:	f7f7 fa05 	bl	8000290 <__aeabi_uldivmod>
 8008e86:	4602      	mov	r2, r0
 8008e88:	460b      	mov	r3, r1
 8008e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ec0 <UART_SetConfig+0x2d4>)
 8008e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e90:	095b      	lsrs	r3, r3, #5
 8008e92:	2164      	movs	r1, #100	@ 0x64
 8008e94:	fb01 f303 	mul.w	r3, r1, r3
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	3332      	adds	r3, #50	@ 0x32
 8008e9e:	4a08      	ldr	r2, [pc, #32]	@ (8008ec0 <UART_SetConfig+0x2d4>)
 8008ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ea4:	095b      	lsrs	r3, r3, #5
 8008ea6:	f003 0207 	and.w	r2, r3, #7
 8008eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4422      	add	r2, r4
 8008eb2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008eb4:	e106      	b.n	80090c4 <UART_SetConfig+0x4d8>
 8008eb6:	bf00      	nop
 8008eb8:	40011000 	.word	0x40011000
 8008ebc:	40011400 	.word	0x40011400
 8008ec0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ec4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ece:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008ed2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008ed6:	4642      	mov	r2, r8
 8008ed8:	464b      	mov	r3, r9
 8008eda:	1891      	adds	r1, r2, r2
 8008edc:	6239      	str	r1, [r7, #32]
 8008ede:	415b      	adcs	r3, r3
 8008ee0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ee2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008ee6:	4641      	mov	r1, r8
 8008ee8:	1854      	adds	r4, r2, r1
 8008eea:	4649      	mov	r1, r9
 8008eec:	eb43 0501 	adc.w	r5, r3, r1
 8008ef0:	f04f 0200 	mov.w	r2, #0
 8008ef4:	f04f 0300 	mov.w	r3, #0
 8008ef8:	00eb      	lsls	r3, r5, #3
 8008efa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008efe:	00e2      	lsls	r2, r4, #3
 8008f00:	4614      	mov	r4, r2
 8008f02:	461d      	mov	r5, r3
 8008f04:	4643      	mov	r3, r8
 8008f06:	18e3      	adds	r3, r4, r3
 8008f08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008f0c:	464b      	mov	r3, r9
 8008f0e:	eb45 0303 	adc.w	r3, r5, r3
 8008f12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008f26:	f04f 0200 	mov.w	r2, #0
 8008f2a:	f04f 0300 	mov.w	r3, #0
 8008f2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008f32:	4629      	mov	r1, r5
 8008f34:	008b      	lsls	r3, r1, #2
 8008f36:	4621      	mov	r1, r4
 8008f38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	008a      	lsls	r2, r1, #2
 8008f40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008f44:	f7f7 f9a4 	bl	8000290 <__aeabi_uldivmod>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	4b60      	ldr	r3, [pc, #384]	@ (80090d0 <UART_SetConfig+0x4e4>)
 8008f4e:	fba3 2302 	umull	r2, r3, r3, r2
 8008f52:	095b      	lsrs	r3, r3, #5
 8008f54:	011c      	lsls	r4, r3, #4
 8008f56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008f64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008f68:	4642      	mov	r2, r8
 8008f6a:	464b      	mov	r3, r9
 8008f6c:	1891      	adds	r1, r2, r2
 8008f6e:	61b9      	str	r1, [r7, #24]
 8008f70:	415b      	adcs	r3, r3
 8008f72:	61fb      	str	r3, [r7, #28]
 8008f74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f78:	4641      	mov	r1, r8
 8008f7a:	1851      	adds	r1, r2, r1
 8008f7c:	6139      	str	r1, [r7, #16]
 8008f7e:	4649      	mov	r1, r9
 8008f80:	414b      	adcs	r3, r1
 8008f82:	617b      	str	r3, [r7, #20]
 8008f84:	f04f 0200 	mov.w	r2, #0
 8008f88:	f04f 0300 	mov.w	r3, #0
 8008f8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f90:	4659      	mov	r1, fp
 8008f92:	00cb      	lsls	r3, r1, #3
 8008f94:	4651      	mov	r1, sl
 8008f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f9a:	4651      	mov	r1, sl
 8008f9c:	00ca      	lsls	r2, r1, #3
 8008f9e:	4610      	mov	r0, r2
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	4642      	mov	r2, r8
 8008fa6:	189b      	adds	r3, r3, r2
 8008fa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008fac:	464b      	mov	r3, r9
 8008fae:	460a      	mov	r2, r1
 8008fb0:	eb42 0303 	adc.w	r3, r2, r3
 8008fb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008fc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	f04f 0300 	mov.w	r3, #0
 8008fcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008fd0:	4649      	mov	r1, r9
 8008fd2:	008b      	lsls	r3, r1, #2
 8008fd4:	4641      	mov	r1, r8
 8008fd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008fda:	4641      	mov	r1, r8
 8008fdc:	008a      	lsls	r2, r1, #2
 8008fde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008fe2:	f7f7 f955 	bl	8000290 <__aeabi_uldivmod>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	460b      	mov	r3, r1
 8008fea:	4611      	mov	r1, r2
 8008fec:	4b38      	ldr	r3, [pc, #224]	@ (80090d0 <UART_SetConfig+0x4e4>)
 8008fee:	fba3 2301 	umull	r2, r3, r3, r1
 8008ff2:	095b      	lsrs	r3, r3, #5
 8008ff4:	2264      	movs	r2, #100	@ 0x64
 8008ff6:	fb02 f303 	mul.w	r3, r2, r3
 8008ffa:	1acb      	subs	r3, r1, r3
 8008ffc:	011b      	lsls	r3, r3, #4
 8008ffe:	3332      	adds	r3, #50	@ 0x32
 8009000:	4a33      	ldr	r2, [pc, #204]	@ (80090d0 <UART_SetConfig+0x4e4>)
 8009002:	fba2 2303 	umull	r2, r3, r2, r3
 8009006:	095b      	lsrs	r3, r3, #5
 8009008:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800900c:	441c      	add	r4, r3
 800900e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009012:	2200      	movs	r2, #0
 8009014:	673b      	str	r3, [r7, #112]	@ 0x70
 8009016:	677a      	str	r2, [r7, #116]	@ 0x74
 8009018:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800901c:	4642      	mov	r2, r8
 800901e:	464b      	mov	r3, r9
 8009020:	1891      	adds	r1, r2, r2
 8009022:	60b9      	str	r1, [r7, #8]
 8009024:	415b      	adcs	r3, r3
 8009026:	60fb      	str	r3, [r7, #12]
 8009028:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800902c:	4641      	mov	r1, r8
 800902e:	1851      	adds	r1, r2, r1
 8009030:	6039      	str	r1, [r7, #0]
 8009032:	4649      	mov	r1, r9
 8009034:	414b      	adcs	r3, r1
 8009036:	607b      	str	r3, [r7, #4]
 8009038:	f04f 0200 	mov.w	r2, #0
 800903c:	f04f 0300 	mov.w	r3, #0
 8009040:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009044:	4659      	mov	r1, fp
 8009046:	00cb      	lsls	r3, r1, #3
 8009048:	4651      	mov	r1, sl
 800904a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800904e:	4651      	mov	r1, sl
 8009050:	00ca      	lsls	r2, r1, #3
 8009052:	4610      	mov	r0, r2
 8009054:	4619      	mov	r1, r3
 8009056:	4603      	mov	r3, r0
 8009058:	4642      	mov	r2, r8
 800905a:	189b      	adds	r3, r3, r2
 800905c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800905e:	464b      	mov	r3, r9
 8009060:	460a      	mov	r2, r1
 8009062:	eb42 0303 	adc.w	r3, r2, r3
 8009066:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	663b      	str	r3, [r7, #96]	@ 0x60
 8009072:	667a      	str	r2, [r7, #100]	@ 0x64
 8009074:	f04f 0200 	mov.w	r2, #0
 8009078:	f04f 0300 	mov.w	r3, #0
 800907c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009080:	4649      	mov	r1, r9
 8009082:	008b      	lsls	r3, r1, #2
 8009084:	4641      	mov	r1, r8
 8009086:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800908a:	4641      	mov	r1, r8
 800908c:	008a      	lsls	r2, r1, #2
 800908e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009092:	f7f7 f8fd 	bl	8000290 <__aeabi_uldivmod>
 8009096:	4602      	mov	r2, r0
 8009098:	460b      	mov	r3, r1
 800909a:	4b0d      	ldr	r3, [pc, #52]	@ (80090d0 <UART_SetConfig+0x4e4>)
 800909c:	fba3 1302 	umull	r1, r3, r3, r2
 80090a0:	095b      	lsrs	r3, r3, #5
 80090a2:	2164      	movs	r1, #100	@ 0x64
 80090a4:	fb01 f303 	mul.w	r3, r1, r3
 80090a8:	1ad3      	subs	r3, r2, r3
 80090aa:	011b      	lsls	r3, r3, #4
 80090ac:	3332      	adds	r3, #50	@ 0x32
 80090ae:	4a08      	ldr	r2, [pc, #32]	@ (80090d0 <UART_SetConfig+0x4e4>)
 80090b0:	fba2 2303 	umull	r2, r3, r2, r3
 80090b4:	095b      	lsrs	r3, r3, #5
 80090b6:	f003 020f 	and.w	r2, r3, #15
 80090ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4422      	add	r2, r4
 80090c2:	609a      	str	r2, [r3, #8]
}
 80090c4:	bf00      	nop
 80090c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80090ca:	46bd      	mov	sp, r7
 80090cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090d0:	51eb851f 	.word	0x51eb851f

080090d4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80090d4:	b084      	sub	sp, #16
 80090d6:	b480      	push	{r7}
 80090d8:	b085      	sub	sp, #20
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
 80090de:	f107 001c 	add.w	r0, r7, #28
 80090e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80090e6:	2300      	movs	r3, #0
 80090e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80090ea:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80090ec:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80090ee:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80090f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80090f2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80090f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80090f6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80090f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80090fa:	431a      	orrs	r2, r3
             Init.ClockDiv
 80090fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80090fe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009100:	68fa      	ldr	r2, [r7, #12]
 8009102:	4313      	orrs	r3, r2
 8009104:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800910e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	431a      	orrs	r2, r3
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3714      	adds	r7, #20
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	b004      	add	sp, #16
 8009128:	4770      	bx	lr

0800912a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009138:	4618      	mov	r0, r3
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	370c      	adds	r7, #12
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr

08009166 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2203      	movs	r2, #3
 8009172:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009174:	2300      	movs	r3, #0
}
 8009176:	4618      	mov	r0, r3
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009182:	b480      	push	{r7}
 8009184:	b083      	sub	sp, #12
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f003 0303 	and.w	r3, r3, #3
}
 8009192:	4618      	mov	r0, r3
 8009194:	370c      	adds	r7, #12
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800919e:	b480      	push	{r7}
 80091a0:	b085      	sub	sp, #20
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
 80091a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80091a8:	2300      	movs	r3, #0
 80091aa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80091bc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80091c2:	431a      	orrs	r2, r3
                       Command->CPSM);
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80091c8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80091ca:	68fa      	ldr	r2, [r7, #12]
 80091cc:	4313      	orrs	r3, r2
 80091ce:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80091d8:	f023 030f 	bic.w	r3, r3, #15
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	431a      	orrs	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3714      	adds	r7, #20
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr

080091f2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80091f2:	b480      	push	{r7}
 80091f4:	b083      	sub	sp, #12
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	b2db      	uxtb	r3, r3
}
 8009200:	4618      	mov	r0, r3
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800920c:	b480      	push	{r7}
 800920e:	b085      	sub	sp, #20
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	3314      	adds	r3, #20
 800921a:	461a      	mov	r2, r3
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	4413      	add	r3, r2
 8009220:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
}  
 8009226:	4618      	mov	r0, r3
 8009228:	3714      	adds	r7, #20
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009232:	b480      	push	{r7}
 8009234:	b085      	sub	sp, #20
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800923c:	2300      	movs	r3, #0
 800923e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009258:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800925e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009264:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	4313      	orrs	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009270:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	431a      	orrs	r2, r3
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800927c:	2300      	movs	r3, #0

}
 800927e:	4618      	mov	r0, r3
 8009280:	3714      	adds	r7, #20
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr

0800928a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b088      	sub	sp, #32
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
 8009292:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009298:	2310      	movs	r3, #16
 800929a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800929c:	2340      	movs	r3, #64	@ 0x40
 800929e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80092a0:	2300      	movs	r3, #0
 80092a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80092a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80092aa:	f107 0308 	add.w	r3, r7, #8
 80092ae:	4619      	mov	r1, r3
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f7ff ff74 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80092b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ba:	2110      	movs	r1, #16
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fa19 	bl	80096f4 <SDMMC_GetCmdResp1>
 80092c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80092c4:	69fb      	ldr	r3, [r7, #28]
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3720      	adds	r7, #32
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b088      	sub	sp, #32
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
 80092d6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80092dc:	2311      	movs	r3, #17
 80092de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80092e0:	2340      	movs	r3, #64	@ 0x40
 80092e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80092e4:	2300      	movs	r3, #0
 80092e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80092e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80092ee:	f107 0308 	add.w	r3, r7, #8
 80092f2:	4619      	mov	r1, r3
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f7ff ff52 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80092fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092fe:	2111      	movs	r1, #17
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 f9f7 	bl	80096f4 <SDMMC_GetCmdResp1>
 8009306:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009308:	69fb      	ldr	r3, [r7, #28]
}
 800930a:	4618      	mov	r0, r3
 800930c:	3720      	adds	r7, #32
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}

08009312 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009312:	b580      	push	{r7, lr}
 8009314:	b088      	sub	sp, #32
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
 800931a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009320:	2312      	movs	r3, #18
 8009322:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009324:	2340      	movs	r3, #64	@ 0x40
 8009326:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009328:	2300      	movs	r3, #0
 800932a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800932c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009330:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009332:	f107 0308 	add.w	r3, r7, #8
 8009336:	4619      	mov	r1, r3
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f7ff ff30 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800933e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009342:	2112      	movs	r1, #18
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 f9d5 	bl	80096f4 <SDMMC_GetCmdResp1>
 800934a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800934c:	69fb      	ldr	r3, [r7, #28]
}
 800934e:	4618      	mov	r0, r3
 8009350:	3720      	adds	r7, #32
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b088      	sub	sp, #32
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009364:	2318      	movs	r3, #24
 8009366:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009368:	2340      	movs	r3, #64	@ 0x40
 800936a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800936c:	2300      	movs	r3, #0
 800936e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009370:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009374:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009376:	f107 0308 	add.w	r3, r7, #8
 800937a:	4619      	mov	r1, r3
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff ff0e 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009386:	2118      	movs	r1, #24
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 f9b3 	bl	80096f4 <SDMMC_GetCmdResp1>
 800938e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009390:	69fb      	ldr	r3, [r7, #28]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3720      	adds	r7, #32
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b088      	sub	sp, #32
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
 80093a2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80093a8:	2319      	movs	r3, #25
 80093aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093ac:	2340      	movs	r3, #64	@ 0x40
 80093ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093b0:	2300      	movs	r3, #0
 80093b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093ba:	f107 0308 	add.w	r3, r7, #8
 80093be:	4619      	mov	r1, r3
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f7ff feec 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80093c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093ca:	2119      	movs	r1, #25
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f991 	bl	80096f4 <SDMMC_GetCmdResp1>
 80093d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80093d4:	69fb      	ldr	r3, [r7, #28]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3720      	adds	r7, #32
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
	...

080093e0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b088      	sub	sp, #32
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80093e8:	2300      	movs	r3, #0
 80093ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80093ec:	230c      	movs	r3, #12
 80093ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093f0:	2340      	movs	r3, #64	@ 0x40
 80093f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093f4:	2300      	movs	r3, #0
 80093f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093fc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093fe:	f107 0308 	add.w	r3, r7, #8
 8009402:	4619      	mov	r1, r3
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7ff feca 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800940a:	4a05      	ldr	r2, [pc, #20]	@ (8009420 <SDMMC_CmdStopTransfer+0x40>)
 800940c:	210c      	movs	r1, #12
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 f970 	bl	80096f4 <SDMMC_GetCmdResp1>
 8009414:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009416:	69fb      	ldr	r3, [r7, #28]
}
 8009418:	4618      	mov	r0, r3
 800941a:	3720      	adds	r7, #32
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}
 8009420:	05f5e100 	.word	0x05f5e100

08009424 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b08a      	sub	sp, #40	@ 0x28
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009434:	2307      	movs	r3, #7
 8009436:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009438:	2340      	movs	r3, #64	@ 0x40
 800943a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800943c:	2300      	movs	r3, #0
 800943e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009444:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009446:	f107 0310 	add.w	r3, r7, #16
 800944a:	4619      	mov	r1, r3
 800944c:	68f8      	ldr	r0, [r7, #12]
 800944e:	f7ff fea6 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009456:	2107      	movs	r1, #7
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f000 f94b 	bl	80096f4 <SDMMC_GetCmdResp1>
 800945e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009462:	4618      	mov	r0, r3
 8009464:	3728      	adds	r7, #40	@ 0x28
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b088      	sub	sp, #32
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009472:	2300      	movs	r3, #0
 8009474:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009476:	2300      	movs	r3, #0
 8009478:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800947a:	2300      	movs	r3, #0
 800947c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800947e:	2300      	movs	r3, #0
 8009480:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009486:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009488:	f107 0308 	add.w	r3, r7, #8
 800948c:	4619      	mov	r1, r3
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f7ff fe85 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 fb65 	bl	8009b64 <SDMMC_GetCmdError>
 800949a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800949c:	69fb      	ldr	r3, [r7, #28]
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3720      	adds	r7, #32
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b088      	sub	sp, #32
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80094ae:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80094b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80094b4:	2308      	movs	r3, #8
 80094b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094b8:	2340      	movs	r3, #64	@ 0x40
 80094ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094bc:	2300      	movs	r3, #0
 80094be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094c6:	f107 0308 	add.w	r3, r7, #8
 80094ca:	4619      	mov	r1, r3
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f7ff fe66 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f000 faf8 	bl	8009ac8 <SDMMC_GetCmdResp7>
 80094d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094da:	69fb      	ldr	r3, [r7, #28]
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3720      	adds	r7, #32
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b088      	sub	sp, #32
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80094f2:	2337      	movs	r3, #55	@ 0x37
 80094f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094f6:	2340      	movs	r3, #64	@ 0x40
 80094f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094fa:	2300      	movs	r3, #0
 80094fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009502:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009504:	f107 0308 	add.w	r3, r7, #8
 8009508:	4619      	mov	r1, r3
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f7ff fe47 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009510:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009514:	2137      	movs	r1, #55	@ 0x37
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f000 f8ec 	bl	80096f4 <SDMMC_GetCmdResp1>
 800951c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800951e:	69fb      	ldr	r3, [r7, #28]
}
 8009520:	4618      	mov	r0, r3
 8009522:	3720      	adds	r7, #32
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}

08009528 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b088      	sub	sp, #32
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009538:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800953c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800953e:	2329      	movs	r3, #41	@ 0x29
 8009540:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009542:	2340      	movs	r3, #64	@ 0x40
 8009544:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009546:	2300      	movs	r3, #0
 8009548:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800954a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800954e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009550:	f107 0308 	add.w	r3, r7, #8
 8009554:	4619      	mov	r1, r3
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f7ff fe21 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 f9ff 	bl	8009960 <SDMMC_GetCmdResp3>
 8009562:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009564:	69fb      	ldr	r3, [r7, #28]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3720      	adds	r7, #32
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}

0800956e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b088      	sub	sp, #32
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
 8009576:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800957c:	2306      	movs	r3, #6
 800957e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009580:	2340      	movs	r3, #64	@ 0x40
 8009582:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009584:	2300      	movs	r3, #0
 8009586:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009588:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800958c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800958e:	f107 0308 	add.w	r3, r7, #8
 8009592:	4619      	mov	r1, r3
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f7ff fe02 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800959a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800959e:	2106      	movs	r1, #6
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 f8a7 	bl	80096f4 <SDMMC_GetCmdResp1>
 80095a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095a8:	69fb      	ldr	r3, [r7, #28]
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3720      	adds	r7, #32
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b088      	sub	sp, #32
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80095ba:	2300      	movs	r3, #0
 80095bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80095be:	2333      	movs	r3, #51	@ 0x33
 80095c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80095c2:	2340      	movs	r3, #64	@ 0x40
 80095c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095c6:	2300      	movs	r3, #0
 80095c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80095ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095d0:	f107 0308 	add.w	r3, r7, #8
 80095d4:	4619      	mov	r1, r3
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f7ff fde1 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80095dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095e0:	2133      	movs	r1, #51	@ 0x33
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 f886 	bl	80096f4 <SDMMC_GetCmdResp1>
 80095e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095ea:	69fb      	ldr	r3, [r7, #28]
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3720      	adds	r7, #32
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b088      	sub	sp, #32
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80095fc:	2300      	movs	r3, #0
 80095fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009600:	2302      	movs	r3, #2
 8009602:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009604:	23c0      	movs	r3, #192	@ 0xc0
 8009606:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009608:	2300      	movs	r3, #0
 800960a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800960c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009610:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009612:	f107 0308 	add.w	r3, r7, #8
 8009616:	4619      	mov	r1, r3
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f7ff fdc0 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f000 f956 	bl	80098d0 <SDMMC_GetCmdResp2>
 8009624:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009626:	69fb      	ldr	r3, [r7, #28]
}
 8009628:	4618      	mov	r0, r3
 800962a:	3720      	adds	r7, #32
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b088      	sub	sp, #32
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800963e:	2309      	movs	r3, #9
 8009640:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009642:	23c0      	movs	r3, #192	@ 0xc0
 8009644:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009646:	2300      	movs	r3, #0
 8009648:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800964a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800964e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009650:	f107 0308 	add.w	r3, r7, #8
 8009654:	4619      	mov	r1, r3
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f7ff fda1 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 f937 	bl	80098d0 <SDMMC_GetCmdResp2>
 8009662:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009664:	69fb      	ldr	r3, [r7, #28]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3720      	adds	r7, #32
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b088      	sub	sp, #32
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
 8009676:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009678:	2300      	movs	r3, #0
 800967a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800967c:	2303      	movs	r3, #3
 800967e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009680:	2340      	movs	r3, #64	@ 0x40
 8009682:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009684:	2300      	movs	r3, #0
 8009686:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009688:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800968c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800968e:	f107 0308 	add.w	r3, r7, #8
 8009692:	4619      	mov	r1, r3
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f7ff fd82 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800969a:	683a      	ldr	r2, [r7, #0]
 800969c:	2103      	movs	r1, #3
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 f99c 	bl	80099dc <SDMMC_GetCmdResp6>
 80096a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096a6:	69fb      	ldr	r3, [r7, #28]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3720      	adds	r7, #32
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b088      	sub	sp, #32
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80096be:	230d      	movs	r3, #13
 80096c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80096c2:	2340      	movs	r3, #64	@ 0x40
 80096c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096c6:	2300      	movs	r3, #0
 80096c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096d0:	f107 0308 	add.w	r3, r7, #8
 80096d4:	4619      	mov	r1, r3
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f7ff fd61 	bl	800919e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80096dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096e0:	210d      	movs	r1, #13
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f806 	bl	80096f4 <SDMMC_GetCmdResp1>
 80096e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096ea:	69fb      	ldr	r3, [r7, #28]
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3720      	adds	r7, #32
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b088      	sub	sp, #32
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	460b      	mov	r3, r1
 80096fe:	607a      	str	r2, [r7, #4]
 8009700:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009702:	4b70      	ldr	r3, [pc, #448]	@ (80098c4 <SDMMC_GetCmdResp1+0x1d0>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a70      	ldr	r2, [pc, #448]	@ (80098c8 <SDMMC_GetCmdResp1+0x1d4>)
 8009708:	fba2 2303 	umull	r2, r3, r2, r3
 800970c:	0a5a      	lsrs	r2, r3, #9
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	fb02 f303 	mul.w	r3, r2, r3
 8009714:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	1e5a      	subs	r2, r3, #1
 800971a:	61fa      	str	r2, [r7, #28]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d102      	bne.n	8009726 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009720:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009724:	e0c9      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800972a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009732:	2b00      	cmp	r3, #0
 8009734:	d0ef      	beq.n	8009716 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009736:	69bb      	ldr	r3, [r7, #24]
 8009738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1ea      	bne.n	8009716 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009744:	f003 0304 	and.w	r3, r3, #4
 8009748:	2b00      	cmp	r3, #0
 800974a:	d004      	beq.n	8009756 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2204      	movs	r2, #4
 8009750:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009752:	2304      	movs	r3, #4
 8009754:	e0b1      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800975a:	f003 0301 	and.w	r3, r3, #1
 800975e:	2b00      	cmp	r3, #0
 8009760:	d004      	beq.n	800976c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2201      	movs	r2, #1
 8009766:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009768:	2301      	movs	r3, #1
 800976a:	e0a6      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	22c5      	movs	r2, #197	@ 0xc5
 8009770:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f7ff fd3d 	bl	80091f2 <SDIO_GetCommandResponse>
 8009778:	4603      	mov	r3, r0
 800977a:	461a      	mov	r2, r3
 800977c:	7afb      	ldrb	r3, [r7, #11]
 800977e:	4293      	cmp	r3, r2
 8009780:	d001      	beq.n	8009786 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009782:	2301      	movs	r3, #1
 8009784:	e099      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009786:	2100      	movs	r1, #0
 8009788:	68f8      	ldr	r0, [r7, #12]
 800978a:	f7ff fd3f 	bl	800920c <SDIO_GetResponse>
 800978e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	4b4e      	ldr	r3, [pc, #312]	@ (80098cc <SDMMC_GetCmdResp1+0x1d8>)
 8009794:	4013      	ands	r3, r2
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800979a:	2300      	movs	r3, #0
 800979c:	e08d      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	da02      	bge.n	80097aa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80097a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80097a8:	e087      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d001      	beq.n	80097b8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80097b4:	2340      	movs	r3, #64	@ 0x40
 80097b6:	e080      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80097c2:	2380      	movs	r3, #128	@ 0x80
 80097c4:	e079      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80097d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80097d4:	e071      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d002      	beq.n	80097e6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80097e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097e4:	e069      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d002      	beq.n	80097f6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80097f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097f4:	e061      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d002      	beq.n	8009806 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009800:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009804:	e059      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800980c:	2b00      	cmp	r3, #0
 800980e:	d002      	beq.n	8009816 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009810:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009814:	e051      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d002      	beq.n	8009826 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009820:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009824:	e049      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800982c:	2b00      	cmp	r3, #0
 800982e:	d002      	beq.n	8009836 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009830:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009834:	e041      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009840:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009844:	e039      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800984c:	2b00      	cmp	r3, #0
 800984e:	d002      	beq.n	8009856 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009850:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009854:	e031      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800985c:	2b00      	cmp	r3, #0
 800985e:	d002      	beq.n	8009866 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009860:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009864:	e029      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800986c:	2b00      	cmp	r3, #0
 800986e:	d002      	beq.n	8009876 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009870:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009874:	e021      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800987c:	2b00      	cmp	r3, #0
 800987e:	d002      	beq.n	8009886 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009880:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009884:	e019      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800988c:	2b00      	cmp	r3, #0
 800988e:	d002      	beq.n	8009896 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009890:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009894:	e011      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800989c:	2b00      	cmp	r3, #0
 800989e:	d002      	beq.n	80098a6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80098a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80098a4:	e009      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	f003 0308 	and.w	r3, r3, #8
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d002      	beq.n	80098b6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80098b0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80098b4:	e001      	b.n	80098ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80098b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3720      	adds	r7, #32
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	20000000 	.word	0x20000000
 80098c8:	10624dd3 	.word	0x10624dd3
 80098cc:	fdffe008 	.word	0xfdffe008

080098d0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b085      	sub	sp, #20
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80098d8:	4b1f      	ldr	r3, [pc, #124]	@ (8009958 <SDMMC_GetCmdResp2+0x88>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a1f      	ldr	r2, [pc, #124]	@ (800995c <SDMMC_GetCmdResp2+0x8c>)
 80098de:	fba2 2303 	umull	r2, r3, r2, r3
 80098e2:	0a5b      	lsrs	r3, r3, #9
 80098e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098e8:	fb02 f303 	mul.w	r3, r2, r3
 80098ec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	1e5a      	subs	r2, r3, #1
 80098f2:	60fa      	str	r2, [r7, #12]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d102      	bne.n	80098fe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80098f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80098fc:	e026      	b.n	800994c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009902:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0ef      	beq.n	80098ee <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009914:	2b00      	cmp	r3, #0
 8009916:	d1ea      	bne.n	80098ee <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800991c:	f003 0304 	and.w	r3, r3, #4
 8009920:	2b00      	cmp	r3, #0
 8009922:	d004      	beq.n	800992e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2204      	movs	r2, #4
 8009928:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800992a:	2304      	movs	r3, #4
 800992c:	e00e      	b.n	800994c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009932:	f003 0301 	and.w	r3, r3, #1
 8009936:	2b00      	cmp	r3, #0
 8009938:	d004      	beq.n	8009944 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2201      	movs	r2, #1
 800993e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009940:	2301      	movs	r3, #1
 8009942:	e003      	b.n	800994c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	22c5      	movs	r2, #197	@ 0xc5
 8009948:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	20000000 	.word	0x20000000
 800995c:	10624dd3 	.word	0x10624dd3

08009960 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009960:	b480      	push	{r7}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009968:	4b1a      	ldr	r3, [pc, #104]	@ (80099d4 <SDMMC_GetCmdResp3+0x74>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a1a      	ldr	r2, [pc, #104]	@ (80099d8 <SDMMC_GetCmdResp3+0x78>)
 800996e:	fba2 2303 	umull	r2, r3, r2, r3
 8009972:	0a5b      	lsrs	r3, r3, #9
 8009974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009978:	fb02 f303 	mul.w	r3, r2, r3
 800997c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	1e5a      	subs	r2, r3, #1
 8009982:	60fa      	str	r2, [r7, #12]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d102      	bne.n	800998e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009988:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800998c:	e01b      	b.n	80099c6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009992:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800999a:	2b00      	cmp	r3, #0
 800999c:	d0ef      	beq.n	800997e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1ea      	bne.n	800997e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ac:	f003 0304 	and.w	r3, r3, #4
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d004      	beq.n	80099be <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2204      	movs	r2, #4
 80099b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80099ba:	2304      	movs	r3, #4
 80099bc:	e003      	b.n	80099c6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	22c5      	movs	r2, #197	@ 0xc5
 80099c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3714      	adds	r7, #20
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop
 80099d4:	20000000 	.word	0x20000000
 80099d8:	10624dd3 	.word	0x10624dd3

080099dc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b088      	sub	sp, #32
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	460b      	mov	r3, r1
 80099e6:	607a      	str	r2, [r7, #4]
 80099e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80099ea:	4b35      	ldr	r3, [pc, #212]	@ (8009ac0 <SDMMC_GetCmdResp6+0xe4>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4a35      	ldr	r2, [pc, #212]	@ (8009ac4 <SDMMC_GetCmdResp6+0xe8>)
 80099f0:	fba2 2303 	umull	r2, r3, r2, r3
 80099f4:	0a5b      	lsrs	r3, r3, #9
 80099f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099fa:	fb02 f303 	mul.w	r3, r2, r3
 80099fe:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	1e5a      	subs	r2, r3, #1
 8009a04:	61fa      	str	r2, [r7, #28]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d102      	bne.n	8009a10 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009a0a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009a0e:	e052      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a14:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d0ef      	beq.n	8009a00 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1ea      	bne.n	8009a00 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a2e:	f003 0304 	and.w	r3, r3, #4
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d004      	beq.n	8009a40 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2204      	movs	r2, #4
 8009a3a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009a3c:	2304      	movs	r3, #4
 8009a3e:	e03a      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a44:	f003 0301 	and.w	r3, r3, #1
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d004      	beq.n	8009a56 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e02f      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009a56:	68f8      	ldr	r0, [r7, #12]
 8009a58:	f7ff fbcb 	bl	80091f2 <SDIO_GetCommandResponse>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	461a      	mov	r2, r3
 8009a60:	7afb      	ldrb	r3, [r7, #11]
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d001      	beq.n	8009a6a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009a66:	2301      	movs	r3, #1
 8009a68:	e025      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	22c5      	movs	r2, #197	@ 0xc5
 8009a6e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009a70:	2100      	movs	r1, #0
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f7ff fbca 	bl	800920c <SDIO_GetResponse>
 8009a78:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d106      	bne.n	8009a92 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	0c1b      	lsrs	r3, r3, #16
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	e011      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d002      	beq.n	8009aa2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009a9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009aa0:	e009      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d002      	beq.n	8009ab2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009aac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009ab0:	e001      	b.n	8009ab6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009ab2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3720      	adds	r7, #32
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
 8009abe:	bf00      	nop
 8009ac0:	20000000 	.word	0x20000000
 8009ac4:	10624dd3 	.word	0x10624dd3

08009ac8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009ad0:	4b22      	ldr	r3, [pc, #136]	@ (8009b5c <SDMMC_GetCmdResp7+0x94>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a22      	ldr	r2, [pc, #136]	@ (8009b60 <SDMMC_GetCmdResp7+0x98>)
 8009ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8009ada:	0a5b      	lsrs	r3, r3, #9
 8009adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ae0:	fb02 f303 	mul.w	r3, r2, r3
 8009ae4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	1e5a      	subs	r2, r3, #1
 8009aea:	60fa      	str	r2, [r7, #12]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d102      	bne.n	8009af6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009af0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009af4:	e02c      	b.n	8009b50 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009afa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d0ef      	beq.n	8009ae6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1ea      	bne.n	8009ae6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b14:	f003 0304 	and.w	r3, r3, #4
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d004      	beq.n	8009b26 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2204      	movs	r2, #4
 8009b20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009b22:	2304      	movs	r3, #4
 8009b24:	e014      	b.n	8009b50 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b2a:	f003 0301 	and.w	r3, r3, #1
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d004      	beq.n	8009b3c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2201      	movs	r2, #1
 8009b36:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e009      	b.n	8009b50 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d002      	beq.n	8009b4e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2240      	movs	r2, #64	@ 0x40
 8009b4c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009b4e:	2300      	movs	r3, #0
  
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3714      	adds	r7, #20
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr
 8009b5c:	20000000 	.word	0x20000000
 8009b60:	10624dd3 	.word	0x10624dd3

08009b64 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b085      	sub	sp, #20
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009b6c:	4b11      	ldr	r3, [pc, #68]	@ (8009bb4 <SDMMC_GetCmdError+0x50>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a11      	ldr	r2, [pc, #68]	@ (8009bb8 <SDMMC_GetCmdError+0x54>)
 8009b72:	fba2 2303 	umull	r2, r3, r2, r3
 8009b76:	0a5b      	lsrs	r3, r3, #9
 8009b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b7c:	fb02 f303 	mul.w	r3, r2, r3
 8009b80:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	1e5a      	subs	r2, r3, #1
 8009b86:	60fa      	str	r2, [r7, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d102      	bne.n	8009b92 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b8c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009b90:	e009      	b.n	8009ba6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d0f1      	beq.n	8009b82 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	22c5      	movs	r2, #197	@ 0xc5
 8009ba2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3714      	adds	r7, #20
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	20000000 	.word	0x20000000
 8009bb8:	10624dd3 	.word	0x10624dd3

08009bbc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009bbc:	b084      	sub	sp, #16
 8009bbe:	b580      	push	{r7, lr}
 8009bc0:	b084      	sub	sp, #16
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
 8009bc6:	f107 001c 	add.w	r0, r7, #28
 8009bca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009bce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009bd2:	2b01      	cmp	r3, #1
 8009bd4:	d123      	bne.n	8009c1e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bda:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009bea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bee:	687a      	ldr	r2, [r7, #4]
 8009bf0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009bfe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d105      	bne.n	8009c12 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f001 fae8 	bl	800b1e8 <USB_CoreReset>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	73fb      	strb	r3, [r7, #15]
 8009c1c:	e01b      	b.n	8009c56 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	68db      	ldr	r3, [r3, #12]
 8009c22:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f001 fadc 	bl	800b1e8 <USB_CoreReset>
 8009c30:	4603      	mov	r3, r0
 8009c32:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009c34:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d106      	bne.n	8009c4a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c40:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c48:	e005      	b.n	8009c56 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c4e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009c56:	7fbb      	ldrb	r3, [r7, #30]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d10b      	bne.n	8009c74 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	f043 0206 	orr.w	r2, r3, #6
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f043 0220 	orr.w	r2, r3, #32
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c80:	b004      	add	sp, #16
 8009c82:	4770      	bx	lr

08009c84 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b087      	sub	sp, #28
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009c92:	79fb      	ldrb	r3, [r7, #7]
 8009c94:	2b02      	cmp	r3, #2
 8009c96:	d165      	bne.n	8009d64 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	4a41      	ldr	r2, [pc, #260]	@ (8009da0 <USB_SetTurnaroundTime+0x11c>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d906      	bls.n	8009cae <USB_SetTurnaroundTime+0x2a>
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	4a40      	ldr	r2, [pc, #256]	@ (8009da4 <USB_SetTurnaroundTime+0x120>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d202      	bcs.n	8009cae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009ca8:	230f      	movs	r3, #15
 8009caa:	617b      	str	r3, [r7, #20]
 8009cac:	e062      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	4a3c      	ldr	r2, [pc, #240]	@ (8009da4 <USB_SetTurnaroundTime+0x120>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d306      	bcc.n	8009cc4 <USB_SetTurnaroundTime+0x40>
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	4a3b      	ldr	r2, [pc, #236]	@ (8009da8 <USB_SetTurnaroundTime+0x124>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d202      	bcs.n	8009cc4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009cbe:	230e      	movs	r3, #14
 8009cc0:	617b      	str	r3, [r7, #20]
 8009cc2:	e057      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	4a38      	ldr	r2, [pc, #224]	@ (8009da8 <USB_SetTurnaroundTime+0x124>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d306      	bcc.n	8009cda <USB_SetTurnaroundTime+0x56>
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	4a37      	ldr	r2, [pc, #220]	@ (8009dac <USB_SetTurnaroundTime+0x128>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d202      	bcs.n	8009cda <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009cd4:	230d      	movs	r3, #13
 8009cd6:	617b      	str	r3, [r7, #20]
 8009cd8:	e04c      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	4a33      	ldr	r2, [pc, #204]	@ (8009dac <USB_SetTurnaroundTime+0x128>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d306      	bcc.n	8009cf0 <USB_SetTurnaroundTime+0x6c>
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	4a32      	ldr	r2, [pc, #200]	@ (8009db0 <USB_SetTurnaroundTime+0x12c>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d802      	bhi.n	8009cf0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009cea:	230c      	movs	r3, #12
 8009cec:	617b      	str	r3, [r7, #20]
 8009cee:	e041      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	4a2f      	ldr	r2, [pc, #188]	@ (8009db0 <USB_SetTurnaroundTime+0x12c>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d906      	bls.n	8009d06 <USB_SetTurnaroundTime+0x82>
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	4a2e      	ldr	r2, [pc, #184]	@ (8009db4 <USB_SetTurnaroundTime+0x130>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d802      	bhi.n	8009d06 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009d00:	230b      	movs	r3, #11
 8009d02:	617b      	str	r3, [r7, #20]
 8009d04:	e036      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	4a2a      	ldr	r2, [pc, #168]	@ (8009db4 <USB_SetTurnaroundTime+0x130>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d906      	bls.n	8009d1c <USB_SetTurnaroundTime+0x98>
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	4a29      	ldr	r2, [pc, #164]	@ (8009db8 <USB_SetTurnaroundTime+0x134>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d802      	bhi.n	8009d1c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009d16:	230a      	movs	r3, #10
 8009d18:	617b      	str	r3, [r7, #20]
 8009d1a:	e02b      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	4a26      	ldr	r2, [pc, #152]	@ (8009db8 <USB_SetTurnaroundTime+0x134>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d906      	bls.n	8009d32 <USB_SetTurnaroundTime+0xae>
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	4a25      	ldr	r2, [pc, #148]	@ (8009dbc <USB_SetTurnaroundTime+0x138>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d202      	bcs.n	8009d32 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009d2c:	2309      	movs	r3, #9
 8009d2e:	617b      	str	r3, [r7, #20]
 8009d30:	e020      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	4a21      	ldr	r2, [pc, #132]	@ (8009dbc <USB_SetTurnaroundTime+0x138>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d306      	bcc.n	8009d48 <USB_SetTurnaroundTime+0xc4>
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	4a20      	ldr	r2, [pc, #128]	@ (8009dc0 <USB_SetTurnaroundTime+0x13c>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d802      	bhi.n	8009d48 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009d42:	2308      	movs	r3, #8
 8009d44:	617b      	str	r3, [r7, #20]
 8009d46:	e015      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8009dc0 <USB_SetTurnaroundTime+0x13c>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d906      	bls.n	8009d5e <USB_SetTurnaroundTime+0xda>
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	4a1c      	ldr	r2, [pc, #112]	@ (8009dc4 <USB_SetTurnaroundTime+0x140>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d202      	bcs.n	8009d5e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009d58:	2307      	movs	r3, #7
 8009d5a:	617b      	str	r3, [r7, #20]
 8009d5c:	e00a      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009d5e:	2306      	movs	r3, #6
 8009d60:	617b      	str	r3, [r7, #20]
 8009d62:	e007      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009d64:	79fb      	ldrb	r3, [r7, #7]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d102      	bne.n	8009d70 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009d6a:	2309      	movs	r3, #9
 8009d6c:	617b      	str	r3, [r7, #20]
 8009d6e:	e001      	b.n	8009d74 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009d70:	2309      	movs	r3, #9
 8009d72:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	68da      	ldr	r2, [r3, #12]
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	029b      	lsls	r3, r3, #10
 8009d88:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009d8c:	431a      	orrs	r2, r3
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	371c      	adds	r7, #28
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	00d8acbf 	.word	0x00d8acbf
 8009da4:	00e4e1c0 	.word	0x00e4e1c0
 8009da8:	00f42400 	.word	0x00f42400
 8009dac:	01067380 	.word	0x01067380
 8009db0:	011a499f 	.word	0x011a499f
 8009db4:	01312cff 	.word	0x01312cff
 8009db8:	014ca43f 	.word	0x014ca43f
 8009dbc:	016e3600 	.word	0x016e3600
 8009dc0:	01a6ab1f 	.word	0x01a6ab1f
 8009dc4:	01e84800 	.word	0x01e84800

08009dc8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b083      	sub	sp, #12
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	f043 0201 	orr.w	r2, r3, #1
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ddc:	2300      	movs	r3, #0
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	370c      	adds	r7, #12
 8009de2:	46bd      	mov	sp, r7
 8009de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de8:	4770      	bx	lr

08009dea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009dea:	b480      	push	{r7}
 8009dec:	b083      	sub	sp, #12
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	f023 0201 	bic.w	r2, r3, #1
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	370c      	adds	r7, #12
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr

08009e0c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	460b      	mov	r3, r1
 8009e16:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d115      	bne.n	8009e5a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	68db      	ldr	r3, [r3, #12]
 8009e32:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009e3a:	200a      	movs	r0, #10
 8009e3c:	f7f7 ff7a 	bl	8001d34 <HAL_Delay>
      ms += 10U;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	330a      	adds	r3, #10
 8009e44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f001 f93f 	bl	800b0ca <USB_GetMode>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	2b01      	cmp	r3, #1
 8009e50:	d01e      	beq.n	8009e90 <USB_SetCurrentMode+0x84>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2bc7      	cmp	r3, #199	@ 0xc7
 8009e56:	d9f0      	bls.n	8009e3a <USB_SetCurrentMode+0x2e>
 8009e58:	e01a      	b.n	8009e90 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009e5a:	78fb      	ldrb	r3, [r7, #3]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d115      	bne.n	8009e8c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009e6c:	200a      	movs	r0, #10
 8009e6e:	f7f7 ff61 	bl	8001d34 <HAL_Delay>
      ms += 10U;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	330a      	adds	r3, #10
 8009e76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f001 f926 	bl	800b0ca <USB_GetMode>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d005      	beq.n	8009e90 <USB_SetCurrentMode+0x84>
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2bc7      	cmp	r3, #199	@ 0xc7
 8009e88:	d9f0      	bls.n	8009e6c <USB_SetCurrentMode+0x60>
 8009e8a:	e001      	b.n	8009e90 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e005      	b.n	8009e9c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	2bc8      	cmp	r3, #200	@ 0xc8
 8009e94:	d101      	bne.n	8009e9a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	e000      	b.n	8009e9c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009e9a:	2300      	movs	r3, #0
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3710      	adds	r7, #16
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b086      	sub	sp, #24
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009eb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	613b      	str	r3, [r7, #16]
 8009ec2:	e009      	b.n	8009ed8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	3340      	adds	r3, #64	@ 0x40
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	4413      	add	r3, r2
 8009ece:	2200      	movs	r2, #0
 8009ed0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	3301      	adds	r3, #1
 8009ed6:	613b      	str	r3, [r7, #16]
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	2b0e      	cmp	r3, #14
 8009edc:	d9f2      	bls.n	8009ec4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009ede:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d11c      	bne.n	8009f20 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	68fa      	ldr	r2, [r7, #12]
 8009ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ef4:	f043 0302 	orr.w	r3, r3, #2
 8009ef8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009efe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f0a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f16:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	639a      	str	r2, [r3, #56]	@ 0x38
 8009f1e:	e00b      	b.n	8009f38 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f24:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f30:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f3e:	461a      	mov	r2, r3
 8009f40:	2300      	movs	r3, #0
 8009f42:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f44:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d10d      	bne.n	8009f68 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d104      	bne.n	8009f5e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009f54:	2100      	movs	r1, #0
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f968 	bl	800a22c <USB_SetDevSpeed>
 8009f5c:	e008      	b.n	8009f70 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009f5e:	2101      	movs	r1, #1
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 f963 	bl	800a22c <USB_SetDevSpeed>
 8009f66:	e003      	b.n	8009f70 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009f68:	2103      	movs	r1, #3
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 f95e 	bl	800a22c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009f70:	2110      	movs	r1, #16
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 f8fa 	bl	800a16c <USB_FlushTxFifo>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d001      	beq.n	8009f82 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f924 	bl	800a1d0 <USB_FlushRxFifo>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d001      	beq.n	8009f92 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f98:	461a      	mov	r2, r3
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	613b      	str	r3, [r7, #16]
 8009fba:	e043      	b.n	800a044 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	015a      	lsls	r2, r3, #5
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fd2:	d118      	bne.n	800a006 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d10a      	bne.n	8009ff0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	015a      	lsls	r2, r3, #5
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	4413      	add	r3, r2
 8009fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009fec:	6013      	str	r3, [r2, #0]
 8009fee:	e013      	b.n	800a018 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	015a      	lsls	r2, r3, #5
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	4413      	add	r3, r2
 8009ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a002:	6013      	str	r3, [r2, #0]
 800a004:	e008      	b.n	800a018 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	015a      	lsls	r2, r3, #5
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	4413      	add	r3, r2
 800a00e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a012:	461a      	mov	r2, r3
 800a014:	2300      	movs	r3, #0
 800a016:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	015a      	lsls	r2, r3, #5
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	4413      	add	r3, r2
 800a020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a024:	461a      	mov	r2, r3
 800a026:	2300      	movs	r3, #0
 800a028:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	015a      	lsls	r2, r3, #5
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	4413      	add	r3, r2
 800a032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a036:	461a      	mov	r2, r3
 800a038:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a03c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	3301      	adds	r3, #1
 800a042:	613b      	str	r3, [r7, #16]
 800a044:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a048:	461a      	mov	r2, r3
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d3b5      	bcc.n	8009fbc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a050:	2300      	movs	r3, #0
 800a052:	613b      	str	r3, [r7, #16]
 800a054:	e043      	b.n	800a0de <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	015a      	lsls	r2, r3, #5
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	4413      	add	r3, r2
 800a05e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a068:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a06c:	d118      	bne.n	800a0a0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d10a      	bne.n	800a08a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	015a      	lsls	r2, r3, #5
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	4413      	add	r3, r2
 800a07c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a080:	461a      	mov	r2, r3
 800a082:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a086:	6013      	str	r3, [r2, #0]
 800a088:	e013      	b.n	800a0b2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	015a      	lsls	r2, r3, #5
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	4413      	add	r3, r2
 800a092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a096:	461a      	mov	r2, r3
 800a098:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a09c:	6013      	str	r3, [r2, #0]
 800a09e:	e008      	b.n	800a0b2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	015a      	lsls	r2, r3, #5
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	4413      	add	r3, r2
 800a0a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0ac:	461a      	mov	r2, r3
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	015a      	lsls	r2, r3, #5
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0be:	461a      	mov	r2, r3
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	015a      	lsls	r2, r3, #5
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	4413      	add	r3, r2
 800a0cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a0d6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	3301      	adds	r3, #1
 800a0dc:	613b      	str	r3, [r7, #16]
 800a0de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d3b5      	bcc.n	800a056 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0f0:	691b      	ldr	r3, [r3, #16]
 800a0f2:	68fa      	ldr	r2, [r7, #12]
 800a0f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0fc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a10a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a10c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a110:	2b00      	cmp	r3, #0
 800a112:	d105      	bne.n	800a120 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	699b      	ldr	r3, [r3, #24]
 800a118:	f043 0210 	orr.w	r2, r3, #16
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	699a      	ldr	r2, [r3, #24]
 800a124:	4b10      	ldr	r3, [pc, #64]	@ (800a168 <USB_DevInit+0x2c4>)
 800a126:	4313      	orrs	r3, r2
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a12c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a130:	2b00      	cmp	r3, #0
 800a132:	d005      	beq.n	800a140 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	699b      	ldr	r3, [r3, #24]
 800a138:	f043 0208 	orr.w	r2, r3, #8
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a140:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a144:	2b01      	cmp	r3, #1
 800a146:	d107      	bne.n	800a158 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	699b      	ldr	r3, [r3, #24]
 800a14c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a150:	f043 0304 	orr.w	r3, r3, #4
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a158:	7dfb      	ldrb	r3, [r7, #23]
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3718      	adds	r7, #24
 800a15e:	46bd      	mov	sp, r7
 800a160:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a164:	b004      	add	sp, #16
 800a166:	4770      	bx	lr
 800a168:	803c3800 	.word	0x803c3800

0800a16c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b085      	sub	sp, #20
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a176:	2300      	movs	r3, #0
 800a178:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	3301      	adds	r3, #1
 800a17e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a186:	d901      	bls.n	800a18c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a188:	2303      	movs	r3, #3
 800a18a:	e01b      	b.n	800a1c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	691b      	ldr	r3, [r3, #16]
 800a190:	2b00      	cmp	r3, #0
 800a192:	daf2      	bge.n	800a17a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a194:	2300      	movs	r3, #0
 800a196:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	019b      	lsls	r3, r3, #6
 800a19c:	f043 0220 	orr.w	r2, r3, #32
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	3301      	adds	r3, #1
 800a1a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1b0:	d901      	bls.n	800a1b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a1b2:	2303      	movs	r3, #3
 800a1b4:	e006      	b.n	800a1c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	691b      	ldr	r3, [r3, #16]
 800a1ba:	f003 0320 	and.w	r3, r3, #32
 800a1be:	2b20      	cmp	r3, #32
 800a1c0:	d0f0      	beq.n	800a1a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a1c2:	2300      	movs	r3, #0
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3714      	adds	r7, #20
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b085      	sub	sp, #20
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1e8:	d901      	bls.n	800a1ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e018      	b.n	800a220 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	691b      	ldr	r3, [r3, #16]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	daf2      	bge.n	800a1dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2210      	movs	r2, #16
 800a1fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	3301      	adds	r3, #1
 800a204:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a20c:	d901      	bls.n	800a212 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a20e:	2303      	movs	r3, #3
 800a210:	e006      	b.n	800a220 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	691b      	ldr	r3, [r3, #16]
 800a216:	f003 0310 	and.w	r3, r3, #16
 800a21a:	2b10      	cmp	r3, #16
 800a21c:	d0f0      	beq.n	800a200 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b085      	sub	sp, #20
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	460b      	mov	r3, r1
 800a236:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	78fb      	ldrb	r3, [r7, #3]
 800a246:	68f9      	ldr	r1, [r7, #12]
 800a248:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a24c:	4313      	orrs	r3, r2
 800a24e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a250:	2300      	movs	r3, #0
}
 800a252:	4618      	mov	r0, r3
 800a254:	3714      	adds	r7, #20
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr

0800a25e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a25e:	b480      	push	{r7}
 800a260:	b087      	sub	sp, #28
 800a262:	af00      	add	r7, sp, #0
 800a264:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	f003 0306 	and.w	r3, r3, #6
 800a276:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d102      	bne.n	800a284 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a27e:	2300      	movs	r3, #0
 800a280:	75fb      	strb	r3, [r7, #23]
 800a282:	e00a      	b.n	800a29a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2b02      	cmp	r3, #2
 800a288:	d002      	beq.n	800a290 <USB_GetDevSpeed+0x32>
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2b06      	cmp	r3, #6
 800a28e:	d102      	bne.n	800a296 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a290:	2302      	movs	r3, #2
 800a292:	75fb      	strb	r3, [r7, #23]
 800a294:	e001      	b.n	800a29a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a296:	230f      	movs	r3, #15
 800a298:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a29a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	371c      	adds	r7, #28
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr

0800a2a8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b085      	sub	sp, #20
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	785b      	ldrb	r3, [r3, #1]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d13a      	bne.n	800a33a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2ca:	69da      	ldr	r2, [r3, #28]
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	f003 030f 	and.w	r3, r3, #15
 800a2d4:	2101      	movs	r1, #1
 800a2d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	68f9      	ldr	r1, [r7, #12]
 800a2de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	015a      	lsls	r2, r3, #5
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d155      	bne.n	800a3a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	015a      	lsls	r2, r3, #5
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	4413      	add	r3, r2
 800a304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	791b      	ldrb	r3, [r3, #4]
 800a316:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a318:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	059b      	lsls	r3, r3, #22
 800a31e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a320:	4313      	orrs	r3, r2
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	0151      	lsls	r1, r2, #5
 800a326:	68fa      	ldr	r2, [r7, #12]
 800a328:	440a      	add	r2, r1
 800a32a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a32e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a332:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a336:	6013      	str	r3, [r2, #0]
 800a338:	e036      	b.n	800a3a8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a340:	69da      	ldr	r2, [r3, #28]
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	f003 030f 	and.w	r3, r3, #15
 800a34a:	2101      	movs	r1, #1
 800a34c:	fa01 f303 	lsl.w	r3, r1, r3
 800a350:	041b      	lsls	r3, r3, #16
 800a352:	68f9      	ldr	r1, [r7, #12]
 800a354:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a358:	4313      	orrs	r3, r2
 800a35a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	015a      	lsls	r2, r3, #5
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	4413      	add	r3, r2
 800a364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d11a      	bne.n	800a3a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	015a      	lsls	r2, r3, #5
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	4413      	add	r3, r2
 800a37a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	791b      	ldrb	r3, [r3, #4]
 800a38c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a38e:	430b      	orrs	r3, r1
 800a390:	4313      	orrs	r3, r2
 800a392:	68ba      	ldr	r2, [r7, #8]
 800a394:	0151      	lsls	r1, r2, #5
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	440a      	add	r2, r1
 800a39a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a39e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a3a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3a6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a3a8:	2300      	movs	r3, #0
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3714      	adds	r7, #20
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr
	...

0800a3b8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	785b      	ldrb	r3, [r3, #1]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d161      	bne.n	800a498 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	015a      	lsls	r2, r3, #5
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	4413      	add	r3, r2
 800a3dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3ea:	d11f      	bne.n	800a42c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	015a      	lsls	r2, r3, #5
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	68ba      	ldr	r2, [r7, #8]
 800a3fc:	0151      	lsls	r1, r2, #5
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	440a      	add	r2, r1
 800a402:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a406:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a40a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	015a      	lsls	r2, r3, #5
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	4413      	add	r3, r2
 800a414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	0151      	lsls	r1, r2, #5
 800a41e:	68fa      	ldr	r2, [r7, #12]
 800a420:	440a      	add	r2, r1
 800a422:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a426:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a42a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a432:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	f003 030f 	and.w	r3, r3, #15
 800a43c:	2101      	movs	r1, #1
 800a43e:	fa01 f303 	lsl.w	r3, r1, r3
 800a442:	b29b      	uxth	r3, r3
 800a444:	43db      	mvns	r3, r3
 800a446:	68f9      	ldr	r1, [r7, #12]
 800a448:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a44c:	4013      	ands	r3, r2
 800a44e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a456:	69da      	ldr	r2, [r3, #28]
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	f003 030f 	and.w	r3, r3, #15
 800a460:	2101      	movs	r1, #1
 800a462:	fa01 f303 	lsl.w	r3, r1, r3
 800a466:	b29b      	uxth	r3, r3
 800a468:	43db      	mvns	r3, r3
 800a46a:	68f9      	ldr	r1, [r7, #12]
 800a46c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a470:	4013      	ands	r3, r2
 800a472:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a480:	681a      	ldr	r2, [r3, #0]
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	0159      	lsls	r1, r3, #5
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	440b      	add	r3, r1
 800a48a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a48e:	4619      	mov	r1, r3
 800a490:	4b35      	ldr	r3, [pc, #212]	@ (800a568 <USB_DeactivateEndpoint+0x1b0>)
 800a492:	4013      	ands	r3, r2
 800a494:	600b      	str	r3, [r1, #0]
 800a496:	e060      	b.n	800a55a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	015a      	lsls	r2, r3, #5
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	4413      	add	r3, r2
 800a4a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4ae:	d11f      	bne.n	800a4f0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	015a      	lsls	r2, r3, #5
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	4413      	add	r3, r2
 800a4b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	68ba      	ldr	r2, [r7, #8]
 800a4c0:	0151      	lsls	r1, r2, #5
 800a4c2:	68fa      	ldr	r2, [r7, #12]
 800a4c4:	440a      	add	r2, r1
 800a4c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a4ce:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	015a      	lsls	r2, r3, #5
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68ba      	ldr	r2, [r7, #8]
 800a4e0:	0151      	lsls	r1, r2, #5
 800a4e2:	68fa      	ldr	r2, [r7, #12]
 800a4e4:	440a      	add	r2, r1
 800a4e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	f003 030f 	and.w	r3, r3, #15
 800a500:	2101      	movs	r1, #1
 800a502:	fa01 f303 	lsl.w	r3, r1, r3
 800a506:	041b      	lsls	r3, r3, #16
 800a508:	43db      	mvns	r3, r3
 800a50a:	68f9      	ldr	r1, [r7, #12]
 800a50c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a510:	4013      	ands	r3, r2
 800a512:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a51a:	69da      	ldr	r2, [r3, #28]
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	f003 030f 	and.w	r3, r3, #15
 800a524:	2101      	movs	r1, #1
 800a526:	fa01 f303 	lsl.w	r3, r1, r3
 800a52a:	041b      	lsls	r3, r3, #16
 800a52c:	43db      	mvns	r3, r3
 800a52e:	68f9      	ldr	r1, [r7, #12]
 800a530:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a534:	4013      	ands	r3, r2
 800a536:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	015a      	lsls	r2, r3, #5
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	4413      	add	r3, r2
 800a540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	0159      	lsls	r1, r3, #5
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	440b      	add	r3, r1
 800a54e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a552:	4619      	mov	r1, r3
 800a554:	4b05      	ldr	r3, [pc, #20]	@ (800a56c <USB_DeactivateEndpoint+0x1b4>)
 800a556:	4013      	ands	r3, r2
 800a558:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a55a:	2300      	movs	r3, #0
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3714      	adds	r7, #20
 800a560:	46bd      	mov	sp, r7
 800a562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a566:	4770      	bx	lr
 800a568:	ec337800 	.word	0xec337800
 800a56c:	eff37800 	.word	0xeff37800

0800a570 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b08a      	sub	sp, #40	@ 0x28
 800a574:	af02      	add	r7, sp, #8
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	4613      	mov	r3, r2
 800a57c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	785b      	ldrb	r3, [r3, #1]
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	f040 817f 	bne.w	800a890 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	691b      	ldr	r3, [r3, #16]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d132      	bne.n	800a600 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a59a:	69bb      	ldr	r3, [r7, #24]
 800a59c:	015a      	lsls	r2, r3, #5
 800a59e:	69fb      	ldr	r3, [r7, #28]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	69ba      	ldr	r2, [r7, #24]
 800a5aa:	0151      	lsls	r1, r2, #5
 800a5ac:	69fa      	ldr	r2, [r7, #28]
 800a5ae:	440a      	add	r2, r1
 800a5b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5b4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a5b8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a5bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	015a      	lsls	r2, r3, #5
 800a5c2:	69fb      	ldr	r3, [r7, #28]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	69ba      	ldr	r2, [r7, #24]
 800a5ce:	0151      	lsls	r1, r2, #5
 800a5d0:	69fa      	ldr	r2, [r7, #28]
 800a5d2:	440a      	add	r2, r1
 800a5d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a5dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	015a      	lsls	r2, r3, #5
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ea:	691b      	ldr	r3, [r3, #16]
 800a5ec:	69ba      	ldr	r2, [r7, #24]
 800a5ee:	0151      	lsls	r1, r2, #5
 800a5f0:	69fa      	ldr	r2, [r7, #28]
 800a5f2:	440a      	add	r2, r1
 800a5f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5f8:	0cdb      	lsrs	r3, r3, #19
 800a5fa:	04db      	lsls	r3, r3, #19
 800a5fc:	6113      	str	r3, [r2, #16]
 800a5fe:	e097      	b.n	800a730 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	015a      	lsls	r2, r3, #5
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	4413      	add	r3, r2
 800a608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a60c:	691b      	ldr	r3, [r3, #16]
 800a60e:	69ba      	ldr	r2, [r7, #24]
 800a610:	0151      	lsls	r1, r2, #5
 800a612:	69fa      	ldr	r2, [r7, #28]
 800a614:	440a      	add	r2, r1
 800a616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a61a:	0cdb      	lsrs	r3, r3, #19
 800a61c:	04db      	lsls	r3, r3, #19
 800a61e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	015a      	lsls	r2, r3, #5
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	4413      	add	r3, r2
 800a628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a62c:	691b      	ldr	r3, [r3, #16]
 800a62e:	69ba      	ldr	r2, [r7, #24]
 800a630:	0151      	lsls	r1, r2, #5
 800a632:	69fa      	ldr	r2, [r7, #28]
 800a634:	440a      	add	r2, r1
 800a636:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a63a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a63e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a642:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a644:	69bb      	ldr	r3, [r7, #24]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d11a      	bne.n	800a680 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	691a      	ldr	r2, [r3, #16]
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	689b      	ldr	r3, [r3, #8]
 800a652:	429a      	cmp	r2, r3
 800a654:	d903      	bls.n	800a65e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	689a      	ldr	r2, [r3, #8]
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	015a      	lsls	r2, r3, #5
 800a662:	69fb      	ldr	r3, [r7, #28]
 800a664:	4413      	add	r3, r2
 800a666:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a66a:	691b      	ldr	r3, [r3, #16]
 800a66c:	69ba      	ldr	r2, [r7, #24]
 800a66e:	0151      	lsls	r1, r2, #5
 800a670:	69fa      	ldr	r2, [r7, #28]
 800a672:	440a      	add	r2, r1
 800a674:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a678:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a67c:	6113      	str	r3, [r2, #16]
 800a67e:	e044      	b.n	800a70a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	691a      	ldr	r2, [r3, #16]
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	689b      	ldr	r3, [r3, #8]
 800a688:	4413      	add	r3, r2
 800a68a:	1e5a      	subs	r2, r3, #1
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	689b      	ldr	r3, [r3, #8]
 800a690:	fbb2 f3f3 	udiv	r3, r2, r3
 800a694:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800a696:	69bb      	ldr	r3, [r7, #24]
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	69fb      	ldr	r3, [r7, #28]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6a2:	691a      	ldr	r2, [r3, #16]
 800a6a4:	8afb      	ldrh	r3, [r7, #22]
 800a6a6:	04d9      	lsls	r1, r3, #19
 800a6a8:	4ba4      	ldr	r3, [pc, #656]	@ (800a93c <USB_EPStartXfer+0x3cc>)
 800a6aa:	400b      	ands	r3, r1
 800a6ac:	69b9      	ldr	r1, [r7, #24]
 800a6ae:	0148      	lsls	r0, r1, #5
 800a6b0:	69f9      	ldr	r1, [r7, #28]
 800a6b2:	4401      	add	r1, r0
 800a6b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	791b      	ldrb	r3, [r3, #4]
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d122      	bne.n	800a70a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a6c4:	69bb      	ldr	r3, [r7, #24]
 800a6c6:	015a      	lsls	r2, r3, #5
 800a6c8:	69fb      	ldr	r3, [r7, #28]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6d0:	691b      	ldr	r3, [r3, #16]
 800a6d2:	69ba      	ldr	r2, [r7, #24]
 800a6d4:	0151      	lsls	r1, r2, #5
 800a6d6:	69fa      	ldr	r2, [r7, #28]
 800a6d8:	440a      	add	r2, r1
 800a6da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6de:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a6e2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800a6e4:	69bb      	ldr	r3, [r7, #24]
 800a6e6:	015a      	lsls	r2, r3, #5
 800a6e8:	69fb      	ldr	r3, [r7, #28]
 800a6ea:	4413      	add	r3, r2
 800a6ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6f0:	691a      	ldr	r2, [r3, #16]
 800a6f2:	8afb      	ldrh	r3, [r7, #22]
 800a6f4:	075b      	lsls	r3, r3, #29
 800a6f6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a6fa:	69b9      	ldr	r1, [r7, #24]
 800a6fc:	0148      	lsls	r0, r1, #5
 800a6fe:	69f9      	ldr	r1, [r7, #28]
 800a700:	4401      	add	r1, r0
 800a702:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a706:	4313      	orrs	r3, r2
 800a708:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a70a:	69bb      	ldr	r3, [r7, #24]
 800a70c:	015a      	lsls	r2, r3, #5
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	4413      	add	r3, r2
 800a712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a716:	691a      	ldr	r2, [r3, #16]
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a720:	69b9      	ldr	r1, [r7, #24]
 800a722:	0148      	lsls	r0, r1, #5
 800a724:	69f9      	ldr	r1, [r7, #28]
 800a726:	4401      	add	r1, r0
 800a728:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a72c:	4313      	orrs	r3, r2
 800a72e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a730:	79fb      	ldrb	r3, [r7, #7]
 800a732:	2b01      	cmp	r3, #1
 800a734:	d14b      	bne.n	800a7ce <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	69db      	ldr	r3, [r3, #28]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d009      	beq.n	800a752 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a73e:	69bb      	ldr	r3, [r7, #24]
 800a740:	015a      	lsls	r2, r3, #5
 800a742:	69fb      	ldr	r3, [r7, #28]
 800a744:	4413      	add	r3, r2
 800a746:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a74a:	461a      	mov	r2, r3
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	69db      	ldr	r3, [r3, #28]
 800a750:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	791b      	ldrb	r3, [r3, #4]
 800a756:	2b01      	cmp	r3, #1
 800a758:	d128      	bne.n	800a7ac <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a75a:	69fb      	ldr	r3, [r7, #28]
 800a75c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a760:	689b      	ldr	r3, [r3, #8]
 800a762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a766:	2b00      	cmp	r3, #0
 800a768:	d110      	bne.n	800a78c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a76a:	69bb      	ldr	r3, [r7, #24]
 800a76c:	015a      	lsls	r2, r3, #5
 800a76e:	69fb      	ldr	r3, [r7, #28]
 800a770:	4413      	add	r3, r2
 800a772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	69ba      	ldr	r2, [r7, #24]
 800a77a:	0151      	lsls	r1, r2, #5
 800a77c:	69fa      	ldr	r2, [r7, #28]
 800a77e:	440a      	add	r2, r1
 800a780:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a784:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a788:	6013      	str	r3, [r2, #0]
 800a78a:	e00f      	b.n	800a7ac <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a78c:	69bb      	ldr	r3, [r7, #24]
 800a78e:	015a      	lsls	r2, r3, #5
 800a790:	69fb      	ldr	r3, [r7, #28]
 800a792:	4413      	add	r3, r2
 800a794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	69ba      	ldr	r2, [r7, #24]
 800a79c:	0151      	lsls	r1, r2, #5
 800a79e:	69fa      	ldr	r2, [r7, #28]
 800a7a0:	440a      	add	r2, r1
 800a7a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7aa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a7ac:	69bb      	ldr	r3, [r7, #24]
 800a7ae:	015a      	lsls	r2, r3, #5
 800a7b0:	69fb      	ldr	r3, [r7, #28]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	69ba      	ldr	r2, [r7, #24]
 800a7bc:	0151      	lsls	r1, r2, #5
 800a7be:	69fa      	ldr	r2, [r7, #28]
 800a7c0:	440a      	add	r2, r1
 800a7c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a7ca:	6013      	str	r3, [r2, #0]
 800a7cc:	e166      	b.n	800aa9c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	015a      	lsls	r2, r3, #5
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	69ba      	ldr	r2, [r7, #24]
 800a7de:	0151      	lsls	r1, r2, #5
 800a7e0:	69fa      	ldr	r2, [r7, #28]
 800a7e2:	440a      	add	r2, r1
 800a7e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7e8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a7ec:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	791b      	ldrb	r3, [r3, #4]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d015      	beq.n	800a822 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	f000 814e 	beq.w	800aa9c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a800:	69fb      	ldr	r3, [r7, #28]
 800a802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a806:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	f003 030f 	and.w	r3, r3, #15
 800a810:	2101      	movs	r1, #1
 800a812:	fa01 f303 	lsl.w	r3, r1, r3
 800a816:	69f9      	ldr	r1, [r7, #28]
 800a818:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a81c:	4313      	orrs	r3, r2
 800a81e:	634b      	str	r3, [r1, #52]	@ 0x34
 800a820:	e13c      	b.n	800aa9c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a822:	69fb      	ldr	r3, [r7, #28]
 800a824:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d110      	bne.n	800a854 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a832:	69bb      	ldr	r3, [r7, #24]
 800a834:	015a      	lsls	r2, r3, #5
 800a836:	69fb      	ldr	r3, [r7, #28]
 800a838:	4413      	add	r3, r2
 800a83a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	69ba      	ldr	r2, [r7, #24]
 800a842:	0151      	lsls	r1, r2, #5
 800a844:	69fa      	ldr	r2, [r7, #28]
 800a846:	440a      	add	r2, r1
 800a848:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a84c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a850:	6013      	str	r3, [r2, #0]
 800a852:	e00f      	b.n	800a874 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	015a      	lsls	r2, r3, #5
 800a858:	69fb      	ldr	r3, [r7, #28]
 800a85a:	4413      	add	r3, r2
 800a85c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	69ba      	ldr	r2, [r7, #24]
 800a864:	0151      	lsls	r1, r2, #5
 800a866:	69fa      	ldr	r2, [r7, #28]
 800a868:	440a      	add	r2, r1
 800a86a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a86e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a872:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	68d9      	ldr	r1, [r3, #12]
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	781a      	ldrb	r2, [r3, #0]
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	b298      	uxth	r0, r3
 800a882:	79fb      	ldrb	r3, [r7, #7]
 800a884:	9300      	str	r3, [sp, #0]
 800a886:	4603      	mov	r3, r0
 800a888:	68f8      	ldr	r0, [r7, #12]
 800a88a:	f000 f9b9 	bl	800ac00 <USB_WritePacket>
 800a88e:	e105      	b.n	800aa9c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a890:	69bb      	ldr	r3, [r7, #24]
 800a892:	015a      	lsls	r2, r3, #5
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	4413      	add	r3, r2
 800a898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a89c:	691b      	ldr	r3, [r3, #16]
 800a89e:	69ba      	ldr	r2, [r7, #24]
 800a8a0:	0151      	lsls	r1, r2, #5
 800a8a2:	69fa      	ldr	r2, [r7, #28]
 800a8a4:	440a      	add	r2, r1
 800a8a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8aa:	0cdb      	lsrs	r3, r3, #19
 800a8ac:	04db      	lsls	r3, r3, #19
 800a8ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	015a      	lsls	r2, r3, #5
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8bc:	691b      	ldr	r3, [r3, #16]
 800a8be:	69ba      	ldr	r2, [r7, #24]
 800a8c0:	0151      	lsls	r1, r2, #5
 800a8c2:	69fa      	ldr	r2, [r7, #28]
 800a8c4:	440a      	add	r2, r1
 800a8c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8ca:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a8ce:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a8d2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a8d4:	69bb      	ldr	r3, [r7, #24]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d132      	bne.n	800a940 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	691b      	ldr	r3, [r3, #16]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d003      	beq.n	800a8ea <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	689a      	ldr	r2, [r3, #8]
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	689a      	ldr	r2, [r3, #8]
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	015a      	lsls	r2, r3, #5
 800a8f6:	69fb      	ldr	r3, [r7, #28]
 800a8f8:	4413      	add	r3, r2
 800a8fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8fe:	691a      	ldr	r2, [r3, #16]
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	6a1b      	ldr	r3, [r3, #32]
 800a904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a908:	69b9      	ldr	r1, [r7, #24]
 800a90a:	0148      	lsls	r0, r1, #5
 800a90c:	69f9      	ldr	r1, [r7, #28]
 800a90e:	4401      	add	r1, r0
 800a910:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a914:	4313      	orrs	r3, r2
 800a916:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a918:	69bb      	ldr	r3, [r7, #24]
 800a91a:	015a      	lsls	r2, r3, #5
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	4413      	add	r3, r2
 800a920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	69ba      	ldr	r2, [r7, #24]
 800a928:	0151      	lsls	r1, r2, #5
 800a92a:	69fa      	ldr	r2, [r7, #28]
 800a92c:	440a      	add	r2, r1
 800a92e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a932:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a936:	6113      	str	r3, [r2, #16]
 800a938:	e062      	b.n	800aa00 <USB_EPStartXfer+0x490>
 800a93a:	bf00      	nop
 800a93c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	691b      	ldr	r3, [r3, #16]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d123      	bne.n	800a990 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a948:	69bb      	ldr	r3, [r7, #24]
 800a94a:	015a      	lsls	r2, r3, #5
 800a94c:	69fb      	ldr	r3, [r7, #28]
 800a94e:	4413      	add	r3, r2
 800a950:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a954:	691a      	ldr	r2, [r3, #16]
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	689b      	ldr	r3, [r3, #8]
 800a95a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a95e:	69b9      	ldr	r1, [r7, #24]
 800a960:	0148      	lsls	r0, r1, #5
 800a962:	69f9      	ldr	r1, [r7, #28]
 800a964:	4401      	add	r1, r0
 800a966:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a96a:	4313      	orrs	r3, r2
 800a96c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a96e:	69bb      	ldr	r3, [r7, #24]
 800a970:	015a      	lsls	r2, r3, #5
 800a972:	69fb      	ldr	r3, [r7, #28]
 800a974:	4413      	add	r3, r2
 800a976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a97a:	691b      	ldr	r3, [r3, #16]
 800a97c:	69ba      	ldr	r2, [r7, #24]
 800a97e:	0151      	lsls	r1, r2, #5
 800a980:	69fa      	ldr	r2, [r7, #28]
 800a982:	440a      	add	r2, r1
 800a984:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a988:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a98c:	6113      	str	r3, [r2, #16]
 800a98e:	e037      	b.n	800aa00 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	691a      	ldr	r2, [r3, #16]
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	689b      	ldr	r3, [r3, #8]
 800a998:	4413      	add	r3, r2
 800a99a:	1e5a      	subs	r2, r3, #1
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9a4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	8afa      	ldrh	r2, [r7, #22]
 800a9ac:	fb03 f202 	mul.w	r2, r3, r2
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	015a      	lsls	r2, r3, #5
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	4413      	add	r3, r2
 800a9bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9c0:	691a      	ldr	r2, [r3, #16]
 800a9c2:	8afb      	ldrh	r3, [r7, #22]
 800a9c4:	04d9      	lsls	r1, r3, #19
 800a9c6:	4b38      	ldr	r3, [pc, #224]	@ (800aaa8 <USB_EPStartXfer+0x538>)
 800a9c8:	400b      	ands	r3, r1
 800a9ca:	69b9      	ldr	r1, [r7, #24]
 800a9cc:	0148      	lsls	r0, r1, #5
 800a9ce:	69f9      	ldr	r1, [r7, #28]
 800a9d0:	4401      	add	r1, r0
 800a9d2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	015a      	lsls	r2, r3, #5
 800a9de:	69fb      	ldr	r3, [r7, #28]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9e6:	691a      	ldr	r2, [r3, #16]
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	6a1b      	ldr	r3, [r3, #32]
 800a9ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9f0:	69b9      	ldr	r1, [r7, #24]
 800a9f2:	0148      	lsls	r0, r1, #5
 800a9f4:	69f9      	ldr	r1, [r7, #28]
 800a9f6:	4401      	add	r1, r0
 800a9f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800aa00:	79fb      	ldrb	r3, [r7, #7]
 800aa02:	2b01      	cmp	r3, #1
 800aa04:	d10d      	bne.n	800aa22 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d009      	beq.n	800aa22 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	68d9      	ldr	r1, [r3, #12]
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	015a      	lsls	r2, r3, #5
 800aa16:	69fb      	ldr	r3, [r7, #28]
 800aa18:	4413      	add	r3, r2
 800aa1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa1e:	460a      	mov	r2, r1
 800aa20:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	791b      	ldrb	r3, [r3, #4]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d128      	bne.n	800aa7c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa2a:	69fb      	ldr	r3, [r7, #28]
 800aa2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa30:	689b      	ldr	r3, [r3, #8]
 800aa32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d110      	bne.n	800aa5c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800aa3a:	69bb      	ldr	r3, [r7, #24]
 800aa3c:	015a      	lsls	r2, r3, #5
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	4413      	add	r3, r2
 800aa42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	69ba      	ldr	r2, [r7, #24]
 800aa4a:	0151      	lsls	r1, r2, #5
 800aa4c:	69fa      	ldr	r2, [r7, #28]
 800aa4e:	440a      	add	r2, r1
 800aa50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aa58:	6013      	str	r3, [r2, #0]
 800aa5a:	e00f      	b.n	800aa7c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800aa5c:	69bb      	ldr	r3, [r7, #24]
 800aa5e:	015a      	lsls	r2, r3, #5
 800aa60:	69fb      	ldr	r3, [r7, #28]
 800aa62:	4413      	add	r3, r2
 800aa64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	69ba      	ldr	r2, [r7, #24]
 800aa6c:	0151      	lsls	r1, r2, #5
 800aa6e:	69fa      	ldr	r2, [r7, #28]
 800aa70:	440a      	add	r2, r1
 800aa72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa7a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aa7c:	69bb      	ldr	r3, [r7, #24]
 800aa7e:	015a      	lsls	r2, r3, #5
 800aa80:	69fb      	ldr	r3, [r7, #28]
 800aa82:	4413      	add	r3, r2
 800aa84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	69ba      	ldr	r2, [r7, #24]
 800aa8c:	0151      	lsls	r1, r2, #5
 800aa8e:	69fa      	ldr	r2, [r7, #28]
 800aa90:	440a      	add	r2, r1
 800aa92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa96:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aa9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aa9c:	2300      	movs	r3, #0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3720      	adds	r7, #32
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	1ff80000 	.word	0x1ff80000

0800aaac <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b087      	sub	sp, #28
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800aab6:	2300      	movs	r3, #0
 800aab8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	785b      	ldrb	r3, [r3, #1]
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d14a      	bne.n	800ab60 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	015a      	lsls	r2, r3, #5
 800aad0:	693b      	ldr	r3, [r7, #16]
 800aad2:	4413      	add	r3, r2
 800aad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aade:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aae2:	f040 8086 	bne.w	800abf2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	015a      	lsls	r2, r3, #5
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	4413      	add	r3, r2
 800aaf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	683a      	ldr	r2, [r7, #0]
 800aaf8:	7812      	ldrb	r2, [r2, #0]
 800aafa:	0151      	lsls	r1, r2, #5
 800aafc:	693a      	ldr	r2, [r7, #16]
 800aafe:	440a      	add	r2, r1
 800ab00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ab08:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	015a      	lsls	r2, r3, #5
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	4413      	add	r3, r2
 800ab14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	683a      	ldr	r2, [r7, #0]
 800ab1c:	7812      	ldrb	r2, [r2, #0]
 800ab1e:	0151      	lsls	r1, r2, #5
 800ab20:	693a      	ldr	r2, [r7, #16]
 800ab22:	440a      	add	r2, r1
 800ab24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ab2c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	3301      	adds	r3, #1
 800ab32:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d902      	bls.n	800ab44 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ab3e:	2301      	movs	r3, #1
 800ab40:	75fb      	strb	r3, [r7, #23]
          break;
 800ab42:	e056      	b.n	800abf2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	015a      	lsls	r2, r3, #5
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab5c:	d0e7      	beq.n	800ab2e <USB_EPStopXfer+0x82>
 800ab5e:	e048      	b.n	800abf2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	015a      	lsls	r2, r3, #5
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	4413      	add	r3, r2
 800ab6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab78:	d13b      	bne.n	800abf2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	015a      	lsls	r2, r3, #5
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	4413      	add	r3, r2
 800ab84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	683a      	ldr	r2, [r7, #0]
 800ab8c:	7812      	ldrb	r2, [r2, #0]
 800ab8e:	0151      	lsls	r1, r2, #5
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	440a      	add	r2, r1
 800ab94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ab9c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	015a      	lsls	r2, r3, #5
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	4413      	add	r3, r2
 800aba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	683a      	ldr	r2, [r7, #0]
 800abb0:	7812      	ldrb	r2, [r2, #0]
 800abb2:	0151      	lsls	r1, r2, #5
 800abb4:	693a      	ldr	r2, [r7, #16]
 800abb6:	440a      	add	r2, r1
 800abb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800abc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	3301      	adds	r3, #1
 800abc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f242 7210 	movw	r2, #10000	@ 0x2710
 800abce:	4293      	cmp	r3, r2
 800abd0:	d902      	bls.n	800abd8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	75fb      	strb	r3, [r7, #23]
          break;
 800abd6:	e00c      	b.n	800abf2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	015a      	lsls	r2, r3, #5
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	4413      	add	r3, r2
 800abe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800abec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800abf0:	d0e7      	beq.n	800abc2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800abf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	371c      	adds	r7, #28
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b089      	sub	sp, #36	@ 0x24
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	60b9      	str	r1, [r7, #8]
 800ac0a:	4611      	mov	r1, r2
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	460b      	mov	r3, r1
 800ac10:	71fb      	strb	r3, [r7, #7]
 800ac12:	4613      	mov	r3, r2
 800ac14:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ac1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d123      	bne.n	800ac6e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ac26:	88bb      	ldrh	r3, [r7, #4]
 800ac28:	3303      	adds	r3, #3
 800ac2a:	089b      	lsrs	r3, r3, #2
 800ac2c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ac2e:	2300      	movs	r3, #0
 800ac30:	61bb      	str	r3, [r7, #24]
 800ac32:	e018      	b.n	800ac66 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ac34:	79fb      	ldrb	r3, [r7, #7]
 800ac36:	031a      	lsls	r2, r3, #12
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	4413      	add	r3, r2
 800ac3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac40:	461a      	mov	r2, r3
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	3301      	adds	r3, #1
 800ac52:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	3301      	adds	r3, #1
 800ac58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	3301      	adds	r3, #1
 800ac64:	61bb      	str	r3, [r7, #24]
 800ac66:	69ba      	ldr	r2, [r7, #24]
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d3e2      	bcc.n	800ac34 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ac6e:	2300      	movs	r3, #0
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3724      	adds	r7, #36	@ 0x24
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr

0800ac7c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b08b      	sub	sp, #44	@ 0x2c
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	60f8      	str	r0, [r7, #12]
 800ac84:	60b9      	str	r1, [r7, #8]
 800ac86:	4613      	mov	r3, r2
 800ac88:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ac92:	88fb      	ldrh	r3, [r7, #6]
 800ac94:	089b      	lsrs	r3, r3, #2
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ac9a:	88fb      	ldrh	r3, [r7, #6]
 800ac9c:	f003 0303 	and.w	r3, r3, #3
 800aca0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800aca2:	2300      	movs	r3, #0
 800aca4:	623b      	str	r3, [r7, #32]
 800aca6:	e014      	b.n	800acd2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800acae:	681a      	ldr	r2, [r3, #0]
 800acb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb2:	601a      	str	r2, [r3, #0]
    pDest++;
 800acb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb6:	3301      	adds	r3, #1
 800acb8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800acba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acbc:	3301      	adds	r3, #1
 800acbe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800acc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc2:	3301      	adds	r3, #1
 800acc4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800acc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc8:	3301      	adds	r3, #1
 800acca:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800accc:	6a3b      	ldr	r3, [r7, #32]
 800acce:	3301      	adds	r3, #1
 800acd0:	623b      	str	r3, [r7, #32]
 800acd2:	6a3a      	ldr	r2, [r7, #32]
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d3e6      	bcc.n	800aca8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800acda:	8bfb      	ldrh	r3, [r7, #30]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d01e      	beq.n	800ad1e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ace0:	2300      	movs	r3, #0
 800ace2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ace4:	69bb      	ldr	r3, [r7, #24]
 800ace6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800acea:	461a      	mov	r2, r3
 800acec:	f107 0310 	add.w	r3, r7, #16
 800acf0:	6812      	ldr	r2, [r2, #0]
 800acf2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	6a3b      	ldr	r3, [r7, #32]
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	00db      	lsls	r3, r3, #3
 800acfc:	fa22 f303 	lsr.w	r3, r2, r3
 800ad00:	b2da      	uxtb	r2, r3
 800ad02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad04:	701a      	strb	r2, [r3, #0]
      i++;
 800ad06:	6a3b      	ldr	r3, [r7, #32]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	623b      	str	r3, [r7, #32]
      pDest++;
 800ad0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0e:	3301      	adds	r3, #1
 800ad10:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800ad12:	8bfb      	ldrh	r3, [r7, #30]
 800ad14:	3b01      	subs	r3, #1
 800ad16:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ad18:	8bfb      	ldrh	r3, [r7, #30]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d1ea      	bne.n	800acf4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ad1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	372c      	adds	r7, #44	@ 0x2c
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr

0800ad2c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b085      	sub	sp, #20
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
 800ad34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	785b      	ldrb	r3, [r3, #1]
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d12c      	bne.n	800ada2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	015a      	lsls	r2, r3, #5
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	4413      	add	r3, r2
 800ad50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	db12      	blt.n	800ad80 <USB_EPSetStall+0x54>
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d00f      	beq.n	800ad80 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	015a      	lsls	r2, r3, #5
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	4413      	add	r3, r2
 800ad68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	68ba      	ldr	r2, [r7, #8]
 800ad70:	0151      	lsls	r1, r2, #5
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	440a      	add	r2, r1
 800ad76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad7a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ad7e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	68ba      	ldr	r2, [r7, #8]
 800ad90:	0151      	lsls	r1, r2, #5
 800ad92:	68fa      	ldr	r2, [r7, #12]
 800ad94:	440a      	add	r2, r1
 800ad96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ad9e:	6013      	str	r3, [r2, #0]
 800ada0:	e02b      	b.n	800adfa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	015a      	lsls	r2, r3, #5
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	4413      	add	r3, r2
 800adaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	db12      	blt.n	800adda <USB_EPSetStall+0xae>
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00f      	beq.n	800adda <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	015a      	lsls	r2, r3, #5
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	4413      	add	r3, r2
 800adc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68ba      	ldr	r2, [r7, #8]
 800adca:	0151      	lsls	r1, r2, #5
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	440a      	add	r2, r1
 800add0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800add4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800add8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	015a      	lsls	r2, r3, #5
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	4413      	add	r3, r2
 800ade2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	68ba      	ldr	r2, [r7, #8]
 800adea:	0151      	lsls	r1, r2, #5
 800adec:	68fa      	ldr	r2, [r7, #12]
 800adee:	440a      	add	r2, r1
 800adf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adf4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800adf8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800adfa:	2300      	movs	r3, #0
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3714      	adds	r7, #20
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr

0800ae08 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b085      	sub	sp, #20
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	785b      	ldrb	r3, [r3, #1]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d128      	bne.n	800ae76 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	015a      	lsls	r2, r3, #5
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	4413      	add	r3, r2
 800ae2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	68ba      	ldr	r2, [r7, #8]
 800ae34:	0151      	lsls	r1, r2, #5
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	440a      	add	r2, r1
 800ae3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ae42:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	791b      	ldrb	r3, [r3, #4]
 800ae48:	2b03      	cmp	r3, #3
 800ae4a:	d003      	beq.n	800ae54 <USB_EPClearStall+0x4c>
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	791b      	ldrb	r3, [r3, #4]
 800ae50:	2b02      	cmp	r3, #2
 800ae52:	d138      	bne.n	800aec6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	015a      	lsls	r2, r3, #5
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	4413      	add	r3, r2
 800ae5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	68ba      	ldr	r2, [r7, #8]
 800ae64:	0151      	lsls	r1, r2, #5
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	440a      	add	r2, r1
 800ae6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae72:	6013      	str	r3, [r2, #0]
 800ae74:	e027      	b.n	800aec6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	015a      	lsls	r2, r3, #5
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	68ba      	ldr	r2, [r7, #8]
 800ae86:	0151      	lsls	r1, r2, #5
 800ae88:	68fa      	ldr	r2, [r7, #12]
 800ae8a:	440a      	add	r2, r1
 800ae8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae90:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ae94:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	791b      	ldrb	r3, [r3, #4]
 800ae9a:	2b03      	cmp	r3, #3
 800ae9c:	d003      	beq.n	800aea6 <USB_EPClearStall+0x9e>
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	791b      	ldrb	r3, [r3, #4]
 800aea2:	2b02      	cmp	r3, #2
 800aea4:	d10f      	bne.n	800aec6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	015a      	lsls	r2, r3, #5
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	4413      	add	r3, r2
 800aeae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	68ba      	ldr	r2, [r7, #8]
 800aeb6:	0151      	lsls	r1, r2, #5
 800aeb8:	68fa      	ldr	r2, [r7, #12]
 800aeba:	440a      	add	r2, r1
 800aebc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aec4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800aec6:	2300      	movs	r3, #0
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3714      	adds	r7, #20
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b085      	sub	sp, #20
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	460b      	mov	r3, r1
 800aede:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	68fa      	ldr	r2, [r7, #12]
 800aeee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aef2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aef6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	78fb      	ldrb	r3, [r7, #3]
 800af02:	011b      	lsls	r3, r3, #4
 800af04:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800af08:	68f9      	ldr	r1, [r7, #12]
 800af0a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af0e:	4313      	orrs	r3, r2
 800af10:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800af12:	2300      	movs	r3, #0
}
 800af14:	4618      	mov	r0, r3
 800af16:	3714      	adds	r7, #20
 800af18:	46bd      	mov	sp, r7
 800af1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1e:	4770      	bx	lr

0800af20 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800af20:	b480      	push	{r7}
 800af22:	b085      	sub	sp, #20
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	68fa      	ldr	r2, [r7, #12]
 800af36:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800af3a:	f023 0303 	bic.w	r3, r3, #3
 800af3e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800af4e:	f023 0302 	bic.w	r3, r3, #2
 800af52:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800af54:	2300      	movs	r3, #0
}
 800af56:	4618      	mov	r0, r3
 800af58:	3714      	adds	r7, #20
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr

0800af62 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800af62:	b480      	push	{r7}
 800af64:	b085      	sub	sp, #20
 800af66:	af00      	add	r7, sp, #0
 800af68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	68fa      	ldr	r2, [r7, #12]
 800af78:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800af7c:	f023 0303 	bic.w	r3, r3, #3
 800af80:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	68fa      	ldr	r2, [r7, #12]
 800af8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800af90:	f043 0302 	orr.w	r3, r3, #2
 800af94:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800af96:	2300      	movs	r3, #0
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3714      	adds	r7, #20
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b085      	sub	sp, #20
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	695b      	ldr	r3, [r3, #20]
 800afb0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	699b      	ldr	r3, [r3, #24]
 800afb6:	68fa      	ldr	r2, [r7, #12]
 800afb8:	4013      	ands	r3, r2
 800afba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800afbc:	68fb      	ldr	r3, [r7, #12]
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3714      	adds	r7, #20
 800afc2:	46bd      	mov	sp, r7
 800afc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc8:	4770      	bx	lr

0800afca <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800afca:	b480      	push	{r7}
 800afcc:	b085      	sub	sp, #20
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afdc:	699b      	ldr	r3, [r3, #24]
 800afde:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afe6:	69db      	ldr	r3, [r3, #28]
 800afe8:	68ba      	ldr	r2, [r7, #8]
 800afea:	4013      	ands	r3, r2
 800afec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	0c1b      	lsrs	r3, r3, #16
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3714      	adds	r7, #20
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800affe:	b480      	push	{r7}
 800b000:	b085      	sub	sp, #20
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b010:	699b      	ldr	r3, [r3, #24]
 800b012:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b01a:	69db      	ldr	r3, [r3, #28]
 800b01c:	68ba      	ldr	r2, [r7, #8]
 800b01e:	4013      	ands	r3, r2
 800b020:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	b29b      	uxth	r3, r3
}
 800b026:	4618      	mov	r0, r3
 800b028:	3714      	adds	r7, #20
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr

0800b032 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b032:	b480      	push	{r7}
 800b034:	b085      	sub	sp, #20
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
 800b03a:	460b      	mov	r3, r1
 800b03c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b042:	78fb      	ldrb	r3, [r7, #3]
 800b044:	015a      	lsls	r2, r3, #5
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	4413      	add	r3, r2
 800b04a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b04e:	689b      	ldr	r3, [r3, #8]
 800b050:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b058:	695b      	ldr	r3, [r3, #20]
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	4013      	ands	r3, r2
 800b05e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b060:	68bb      	ldr	r3, [r7, #8]
}
 800b062:	4618      	mov	r0, r3
 800b064:	3714      	adds	r7, #20
 800b066:	46bd      	mov	sp, r7
 800b068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06c:	4770      	bx	lr

0800b06e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b06e:	b480      	push	{r7}
 800b070:	b087      	sub	sp, #28
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	460b      	mov	r3, r1
 800b078:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b084:	691b      	ldr	r3, [r3, #16]
 800b086:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b08e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b090:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b092:	78fb      	ldrb	r3, [r7, #3]
 800b094:	f003 030f 	and.w	r3, r3, #15
 800b098:	68fa      	ldr	r2, [r7, #12]
 800b09a:	fa22 f303 	lsr.w	r3, r2, r3
 800b09e:	01db      	lsls	r3, r3, #7
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	693a      	ldr	r2, [r7, #16]
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b0a8:	78fb      	ldrb	r3, [r7, #3]
 800b0aa:	015a      	lsls	r2, r3, #5
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0b4:	689b      	ldr	r3, [r3, #8]
 800b0b6:	693a      	ldr	r2, [r7, #16]
 800b0b8:	4013      	ands	r3, r2
 800b0ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b0bc:	68bb      	ldr	r3, [r7, #8]
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	371c      	adds	r7, #28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr

0800b0ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b0ca:	b480      	push	{r7}
 800b0cc:	b083      	sub	sp, #12
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	695b      	ldr	r3, [r3, #20]
 800b0d6:	f003 0301 	and.w	r3, r3, #1
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	370c      	adds	r7, #12
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr

0800b0e6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b0e6:	b480      	push	{r7}
 800b0e8:	b085      	sub	sp, #20
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	68fa      	ldr	r2, [r7, #12]
 800b0fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b100:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b104:	f023 0307 	bic.w	r3, r3, #7
 800b108:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	68fa      	ldr	r2, [r7, #12]
 800b114:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b11c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b11e:	2300      	movs	r3, #0
}
 800b120:	4618      	mov	r0, r3
 800b122:	3714      	adds	r7, #20
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr

0800b12c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b087      	sub	sp, #28
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	460b      	mov	r3, r1
 800b136:	607a      	str	r2, [r7, #4]
 800b138:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	333c      	adds	r3, #60	@ 0x3c
 800b142:	3304      	adds	r3, #4
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	4a26      	ldr	r2, [pc, #152]	@ (800b1e4 <USB_EP0_OutStart+0xb8>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d90a      	bls.n	800b166 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b15c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b160:	d101      	bne.n	800b166 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b162:	2300      	movs	r3, #0
 800b164:	e037      	b.n	800b1d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b16c:	461a      	mov	r2, r3
 800b16e:	2300      	movs	r3, #0
 800b170:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b178:	691b      	ldr	r3, [r3, #16]
 800b17a:	697a      	ldr	r2, [r7, #20]
 800b17c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b180:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b184:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	697a      	ldr	r2, [r7, #20]
 800b190:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b194:	f043 0318 	orr.w	r3, r3, #24
 800b198:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1a0:	691b      	ldr	r3, [r3, #16]
 800b1a2:	697a      	ldr	r2, [r7, #20]
 800b1a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1a8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b1ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b1ae:	7afb      	ldrb	r3, [r7, #11]
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d10f      	bne.n	800b1d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	697a      	ldr	r2, [r7, #20]
 800b1ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1ce:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b1d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b1d4:	2300      	movs	r3, #0
}
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	371c      	adds	r7, #28
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	4f54300a 	.word	0x4f54300a

0800b1e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b200:	d901      	bls.n	800b206 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b202:	2303      	movs	r3, #3
 800b204:	e022      	b.n	800b24c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	691b      	ldr	r3, [r3, #16]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	daf2      	bge.n	800b1f4 <USB_CoreReset+0xc>

  count = 10U;
 800b20e:	230a      	movs	r3, #10
 800b210:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b212:	e002      	b.n	800b21a <USB_CoreReset+0x32>
  {
    count--;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	3b01      	subs	r3, #1
 800b218:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d1f9      	bne.n	800b214 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	691b      	ldr	r3, [r3, #16]
 800b224:	f043 0201 	orr.w	r2, r3, #1
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	3301      	adds	r3, #1
 800b230:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b238:	d901      	bls.n	800b23e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b23a:	2303      	movs	r3, #3
 800b23c:	e006      	b.n	800b24c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	691b      	ldr	r3, [r3, #16]
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b01      	cmp	r3, #1
 800b248:	d0f0      	beq.n	800b22c <USB_CoreReset+0x44>

  return HAL_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3714      	adds	r7, #20
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b25c:	4904      	ldr	r1, [pc, #16]	@ (800b270 <MX_FATFS_Init+0x18>)
 800b25e:	4805      	ldr	r0, [pc, #20]	@ (800b274 <MX_FATFS_Init+0x1c>)
 800b260:	f008 fdfa 	bl	8013e58 <FATFS_LinkDriver>
 800b264:	4603      	mov	r3, r0
 800b266:	461a      	mov	r2, r3
 800b268:	4b03      	ldr	r3, [pc, #12]	@ (800b278 <MX_FATFS_Init+0x20>)
 800b26a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b26c:	bf00      	nop
 800b26e:	bd80      	pop	{r7, pc}
 800b270:	200026f8 	.word	0x200026f8
 800b274:	0801a708 	.word	0x0801a708
 800b278:	200026f4 	.word	0x200026f4

0800b27c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  app_time_t t; 
  TimeService_GetNowLocal(&t, 0); // Already KST
 800b282:	463b      	mov	r3, r7
 800b284:	2100      	movs	r1, #0
 800b286:	4618      	mov	r0, r3
 800b288:	f7f6 fbc5 	bl	8001a16 <TimeService_GetNowLocal>

  unsigned long fattime = 0;
 800b28c:	2300      	movs	r3, #0
 800b28e:	60fb      	str	r3, [r7, #12]
  unsigned yr = (t.year >= 1980) ? (t.year - 1980) : 0;
 800b290:	883b      	ldrh	r3, [r7, #0]
 800b292:	f240 72bb 	movw	r2, #1979	@ 0x7bb
 800b296:	4293      	cmp	r3, r2
 800b298:	d903      	bls.n	800b2a2 <get_fattime+0x26>
 800b29a:	883b      	ldrh	r3, [r7, #0]
 800b29c:	f2a3 73bc 	subw	r3, r3, #1980	@ 0x7bc
 800b2a0:	e000      	b.n	800b2a4 <get_fattime+0x28>
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	60bb      	str	r3, [r7, #8]
  
  fattime |= (yr   << 25);
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	065b      	lsls	r3, r3, #25
 800b2aa:	68fa      	ldr	r2, [r7, #12]
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	60fb      	str	r3, [r7, #12]
  fattime |= (t.month << 21);
 800b2b0:	78bb      	ldrb	r3, [r7, #2]
 800b2b2:	055b      	lsls	r3, r3, #21
 800b2b4:	68fa      	ldr	r2, [r7, #12]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	60fb      	str	r3, [r7, #12]
  fattime |= (t.day   << 16);
 800b2ba:	78fb      	ldrb	r3, [r7, #3]
 800b2bc:	041b      	lsls	r3, r3, #16
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	60fb      	str	r3, [r7, #12]
  fattime |= (t.hour  << 11);
 800b2c4:	793b      	ldrb	r3, [r7, #4]
 800b2c6:	02db      	lsls	r3, r3, #11
 800b2c8:	68fa      	ldr	r2, [r7, #12]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	60fb      	str	r3, [r7, #12]
  fattime |= (t.min   << 5);
 800b2ce:	797b      	ldrb	r3, [r7, #5]
 800b2d0:	015b      	lsls	r3, r3, #5
 800b2d2:	68fa      	ldr	r2, [r7, #12]
 800b2d4:	4313      	orrs	r3, r2
 800b2d6:	60fb      	str	r3, [r7, #12]
  fattime |= ((t.sec/2) & 0x1F);
 800b2d8:	79bb      	ldrb	r3, [r7, #6]
 800b2da:	085b      	lsrs	r3, r3, #1
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	f003 031f 	and.w	r3, r3, #31
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	60fb      	str	r3, [r7, #12]
  
  return fattime;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END get_fattime */
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3710      	adds	r7, #16
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}
	...

0800b2f4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b2fe:	f000 f896 	bl	800b42e <BSP_SD_IsDetected>
 800b302:	4603      	mov	r3, r0
 800b304:	2b01      	cmp	r3, #1
 800b306:	d001      	beq.n	800b30c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b308:	2301      	movs	r3, #1
 800b30a:	e012      	b.n	800b332 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b30c:	480b      	ldr	r0, [pc, #44]	@ (800b33c <BSP_SD_Init+0x48>)
 800b30e:	f7fa ff03 	bl	8006118 <HAL_SD_Init>
 800b312:	4603      	mov	r3, r0
 800b314:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b316:	79fb      	ldrb	r3, [r7, #7]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d109      	bne.n	800b330 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b31c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b320:	4806      	ldr	r0, [pc, #24]	@ (800b33c <BSP_SD_Init+0x48>)
 800b322:	f7fc f83d 	bl	80073a0 <HAL_SD_ConfigWideBusOperation>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d001      	beq.n	800b330 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b330:	79fb      	ldrb	r3, [r7, #7]
}
 800b332:	4618      	mov	r0, r3
 800b334:	3708      	adds	r7, #8
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}
 800b33a:	bf00      	nop
 800b33c:	200024bc 	.word	0x200024bc

0800b340 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b086      	sub	sp, #24
 800b344:	af00      	add	r7, sp, #0
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	60b9      	str	r1, [r7, #8]
 800b34a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b34c:	2300      	movs	r3, #0
 800b34e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	68ba      	ldr	r2, [r7, #8]
 800b354:	68f9      	ldr	r1, [r7, #12]
 800b356:	4806      	ldr	r0, [pc, #24]	@ (800b370 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b358:	f7fb fafa 	bl	8006950 <HAL_SD_ReadBlocks_DMA>
 800b35c:	4603      	mov	r3, r0
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d001      	beq.n	800b366 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b362:	2301      	movs	r3, #1
 800b364:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b366:	7dfb      	ldrb	r3, [r7, #23]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3718      	adds	r7, #24
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	200024bc 	.word	0x200024bc

0800b374 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b086      	sub	sp, #24
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	60b9      	str	r1, [r7, #8]
 800b37e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	68f9      	ldr	r1, [r7, #12]
 800b38a:	4806      	ldr	r0, [pc, #24]	@ (800b3a4 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b38c:	f7fb fbc2 	bl	8006b14 <HAL_SD_WriteBlocks_DMA>
 800b390:	4603      	mov	r3, r0
 800b392:	2b00      	cmp	r3, #0
 800b394:	d001      	beq.n	800b39a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b396:	2301      	movs	r3, #1
 800b398:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b39a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3718      	adds	r7, #24
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	200024bc 	.word	0x200024bc

0800b3a8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b3ac:	4805      	ldr	r0, [pc, #20]	@ (800b3c4 <BSP_SD_GetCardState+0x1c>)
 800b3ae:	f7fc f891 	bl	80074d4 <HAL_SD_GetCardState>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	2b04      	cmp	r3, #4
 800b3b6:	bf14      	ite	ne
 800b3b8:	2301      	movne	r3, #1
 800b3ba:	2300      	moveq	r3, #0
 800b3bc:	b2db      	uxtb	r3, r3
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	200024bc 	.word	0x200024bc

0800b3c8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b3d0:	6879      	ldr	r1, [r7, #4]
 800b3d2:	4803      	ldr	r0, [pc, #12]	@ (800b3e0 <BSP_SD_GetCardInfo+0x18>)
 800b3d4:	f7fb ffb8 	bl	8007348 <HAL_SD_GetCardInfo>
}
 800b3d8:	bf00      	nop
 800b3da:	3708      	adds	r7, #8
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	200024bc 	.word	0x200024bc

0800b3e4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b082      	sub	sp, #8
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b3ec:	f000 f818 	bl	800b420 <BSP_SD_AbortCallback>
}
 800b3f0:	bf00      	nop
 800b3f2:	3708      	adds	r7, #8
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b400:	f000 f998 	bl	800b734 <BSP_SD_WriteCpltCallback>
}
 800b404:	bf00      	nop
 800b406:	3708      	adds	r7, #8
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b414:	f000 f9a0 	bl	800b758 <BSP_SD_ReadCpltCallback>
}
 800b418:	bf00      	nop
 800b41a:	3708      	adds	r7, #8
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b420:	b480      	push	{r7}
 800b422:	af00      	add	r7, sp, #0

}
 800b424:	bf00      	nop
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr

0800b42e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b42e:	b480      	push	{r7}
 800b430:	b083      	sub	sp, #12
 800b432:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b434:	2301      	movs	r3, #1
 800b436:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b438:	79fb      	ldrb	r3, [r7, #7]
 800b43a:	b2db      	uxtb	r3, r3
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	370c      	adds	r7, #12
 800b440:	46bd      	mov	sp, r7
 800b442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b446:	4770      	bx	lr

0800b448 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800b450:	f008 fec0 	bl	80141d4 <osKernelGetTickCount>
 800b454:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800b456:	e006      	b.n	800b466 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b458:	f7ff ffa6 	bl	800b3a8 <BSP_SD_GetCardState>
 800b45c:	4603      	mov	r3, r0
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d101      	bne.n	800b466 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b462:	2300      	movs	r3, #0
 800b464:	e009      	b.n	800b47a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800b466:	f008 feb5 	bl	80141d4 <osKernelGetTickCount>
 800b46a:	4602      	mov	r2, r0
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	1ad3      	subs	r3, r2, r3
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	429a      	cmp	r2, r3
 800b474:	d8f0      	bhi.n	800b458 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b476:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3710      	adds	r7, #16
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}
	...

0800b484 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	4603      	mov	r3, r0
 800b48c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b48e:	4b0b      	ldr	r3, [pc, #44]	@ (800b4bc <SD_CheckStatus+0x38>)
 800b490:	2201      	movs	r2, #1
 800b492:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b494:	f7ff ff88 	bl	800b3a8 <BSP_SD_GetCardState>
 800b498:	4603      	mov	r3, r0
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d107      	bne.n	800b4ae <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b49e:	4b07      	ldr	r3, [pc, #28]	@ (800b4bc <SD_CheckStatus+0x38>)
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	b2db      	uxtb	r3, r3
 800b4a4:	f023 0301 	bic.w	r3, r3, #1
 800b4a8:	b2da      	uxtb	r2, r3
 800b4aa:	4b04      	ldr	r3, [pc, #16]	@ (800b4bc <SD_CheckStatus+0x38>)
 800b4ac:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b4ae:	4b03      	ldr	r3, [pc, #12]	@ (800b4bc <SD_CheckStatus+0x38>)
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	b2db      	uxtb	r3, r3
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3708      	adds	r7, #8
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}
 800b4bc:	20000009 	.word	0x20000009

0800b4c0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b4ca:	4b1c      	ldr	r3, [pc, #112]	@ (800b53c <SD_initialize+0x7c>)
 800b4cc:	2201      	movs	r2, #1
 800b4ce:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800b4d0:	f008 fe38 	bl	8014144 <osKernelGetState>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	d129      	bne.n	800b52e <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800b4da:	f7ff ff0b 	bl	800b2f4 <BSP_SD_Init>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d107      	bne.n	800b4f4 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800b4e4:	79fb      	ldrb	r3, [r7, #7]
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f7ff ffcc 	bl	800b484 <SD_CheckStatus>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	461a      	mov	r2, r3
 800b4f0:	4b12      	ldr	r3, [pc, #72]	@ (800b53c <SD_initialize+0x7c>)
 800b4f2:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800b4f4:	4b11      	ldr	r3, [pc, #68]	@ (800b53c <SD_initialize+0x7c>)
 800b4f6:	781b      	ldrb	r3, [r3, #0]
 800b4f8:	b2db      	uxtb	r3, r3
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d017      	beq.n	800b52e <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800b4fe:	4b10      	ldr	r3, [pc, #64]	@ (800b540 <SD_initialize+0x80>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d107      	bne.n	800b516 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800b506:	2200      	movs	r2, #0
 800b508:	2102      	movs	r1, #2
 800b50a:	200a      	movs	r0, #10
 800b50c:	f009 f86e 	bl	80145ec <osMessageQueueNew>
 800b510:	4603      	mov	r3, r0
 800b512:	4a0b      	ldr	r2, [pc, #44]	@ (800b540 <SD_initialize+0x80>)
 800b514:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800b516:	4b0a      	ldr	r3, [pc, #40]	@ (800b540 <SD_initialize+0x80>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d107      	bne.n	800b52e <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800b51e:	4b07      	ldr	r3, [pc, #28]	@ (800b53c <SD_initialize+0x7c>)
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	b2db      	uxtb	r3, r3
 800b524:	f043 0301 	orr.w	r3, r3, #1
 800b528:	b2da      	uxtb	r2, r3
 800b52a:	4b04      	ldr	r3, [pc, #16]	@ (800b53c <SD_initialize+0x7c>)
 800b52c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800b52e:	4b03      	ldr	r3, [pc, #12]	@ (800b53c <SD_initialize+0x7c>)
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	b2db      	uxtb	r3, r3
}
 800b534:	4618      	mov	r0, r3
 800b536:	3708      	adds	r7, #8
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	20000009 	.word	0x20000009
 800b540:	20002938 	.word	0x20002938

0800b544 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	4603      	mov	r3, r0
 800b54c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b54e:	79fb      	ldrb	r3, [r7, #7]
 800b550:	4618      	mov	r0, r3
 800b552:	f7ff ff97 	bl	800b484 <SD_CheckStatus>
 800b556:	4603      	mov	r3, r0
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3708      	adds	r7, #8
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}

0800b560 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b088      	sub	sp, #32
 800b564:	af00      	add	r7, sp, #0
 800b566:	60b9      	str	r1, [r7, #8]
 800b568:	607a      	str	r2, [r7, #4]
 800b56a:	603b      	str	r3, [r7, #0]
 800b56c:	4603      	mov	r3, r0
 800b56e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800b570:	2301      	movs	r3, #1
 800b572:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b574:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b578:	f7ff ff66 	bl	800b448 <SD_CheckStatusWithTimeout>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	da01      	bge.n	800b586 <SD_read+0x26>
  {
    return res;
 800b582:	7ffb      	ldrb	r3, [r7, #31]
 800b584:	e02f      	b.n	800b5e6 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800b586:	683a      	ldr	r2, [r7, #0]
 800b588:	6879      	ldr	r1, [r7, #4]
 800b58a:	68b8      	ldr	r0, [r7, #8]
 800b58c:	f7ff fed8 	bl	800b340 <BSP_SD_ReadBlocks_DMA>
 800b590:	4603      	mov	r3, r0
 800b592:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800b594:	7fbb      	ldrb	r3, [r7, #30]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d124      	bne.n	800b5e4 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800b59a:	4b15      	ldr	r3, [pc, #84]	@ (800b5f0 <SD_read+0x90>)
 800b59c:	6818      	ldr	r0, [r3, #0]
 800b59e:	f107 0112 	add.w	r1, r7, #18
 800b5a2:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f009 f8f4 	bl	8014794 <osMessageQueueGet>
 800b5ac:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800b5ae:	69bb      	ldr	r3, [r7, #24]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d117      	bne.n	800b5e4 <SD_read+0x84>
 800b5b4:	8a7b      	ldrh	r3, [r7, #18]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d114      	bne.n	800b5e4 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800b5ba:	f008 fe0b 	bl	80141d4 <osKernelGetTickCount>
 800b5be:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800b5c0:	e007      	b.n	800b5d2 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b5c2:	f7ff fef1 	bl	800b3a8 <BSP_SD_GetCardState>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d102      	bne.n	800b5d2 <SD_read+0x72>
              {
                res = RES_OK;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800b5d0:	e008      	b.n	800b5e4 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800b5d2:	f008 fdff 	bl	80141d4 <osKernelGetTickCount>
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	697b      	ldr	r3, [r7, #20]
 800b5da:	1ad3      	subs	r3, r2, r3
 800b5dc:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d9ee      	bls.n	800b5c2 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800b5e4:	7ffb      	ldrb	r3, [r7, #31]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3720      	adds	r7, #32
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
 800b5ee:	bf00      	nop
 800b5f0:	20002938 	.word	0x20002938

0800b5f4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b088      	sub	sp, #32
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60b9      	str	r1, [r7, #8]
 800b5fc:	607a      	str	r2, [r7, #4]
 800b5fe:	603b      	str	r3, [r7, #0]
 800b600:	4603      	mov	r3, r0
 800b602:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b604:	2301      	movs	r3, #1
 800b606:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b608:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b60c:	f7ff ff1c 	bl	800b448 <SD_CheckStatusWithTimeout>
 800b610:	4603      	mov	r3, r0
 800b612:	2b00      	cmp	r3, #0
 800b614:	da01      	bge.n	800b61a <SD_write+0x26>
  {
    return res;
 800b616:	7ffb      	ldrb	r3, [r7, #31]
 800b618:	e02d      	b.n	800b676 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b61a:	683a      	ldr	r2, [r7, #0]
 800b61c:	6879      	ldr	r1, [r7, #4]
 800b61e:	68b8      	ldr	r0, [r7, #8]
 800b620:	f7ff fea8 	bl	800b374 <BSP_SD_WriteBlocks_DMA>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d124      	bne.n	800b674 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800b62a:	4b15      	ldr	r3, [pc, #84]	@ (800b680 <SD_write+0x8c>)
 800b62c:	6818      	ldr	r0, [r3, #0]
 800b62e:	f107 0112 	add.w	r1, r7, #18
 800b632:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b636:	2200      	movs	r2, #0
 800b638:	f009 f8ac 	bl	8014794 <osMessageQueueGet>
 800b63c:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800b63e:	69bb      	ldr	r3, [r7, #24]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d117      	bne.n	800b674 <SD_write+0x80>
 800b644:	8a7b      	ldrh	r3, [r7, #18]
 800b646:	2b02      	cmp	r3, #2
 800b648:	d114      	bne.n	800b674 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800b64a:	f008 fdc3 	bl	80141d4 <osKernelGetTickCount>
 800b64e:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800b650:	e007      	b.n	800b662 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b652:	f7ff fea9 	bl	800b3a8 <BSP_SD_GetCardState>
 800b656:	4603      	mov	r3, r0
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d102      	bne.n	800b662 <SD_write+0x6e>
          {
            res = RES_OK;
 800b65c:	2300      	movs	r3, #0
 800b65e:	77fb      	strb	r3, [r7, #31]
            break;
 800b660:	e008      	b.n	800b674 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800b662:	f008 fdb7 	bl	80141d4 <osKernelGetTickCount>
 800b666:	4602      	mov	r2, r0
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	1ad3      	subs	r3, r2, r3
 800b66c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b670:	4293      	cmp	r3, r2
 800b672:	d9ee      	bls.n	800b652 <SD_write+0x5e>
        res = RES_OK;
    }

#endif

  return res;
 800b674:	7ffb      	ldrb	r3, [r7, #31]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3720      	adds	r7, #32
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	20002938 	.word	0x20002938

0800b684 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b08c      	sub	sp, #48	@ 0x30
 800b688:	af00      	add	r7, sp, #0
 800b68a:	4603      	mov	r3, r0
 800b68c:	603a      	str	r2, [r7, #0]
 800b68e:	71fb      	strb	r3, [r7, #7]
 800b690:	460b      	mov	r3, r1
 800b692:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b694:	2301      	movs	r3, #1
 800b696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b69a:	4b25      	ldr	r3, [pc, #148]	@ (800b730 <SD_ioctl+0xac>)
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	f003 0301 	and.w	r3, r3, #1
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d001      	beq.n	800b6ac <SD_ioctl+0x28>
 800b6a8:	2303      	movs	r3, #3
 800b6aa:	e03c      	b.n	800b726 <SD_ioctl+0xa2>

  switch (cmd)
 800b6ac:	79bb      	ldrb	r3, [r7, #6]
 800b6ae:	2b03      	cmp	r3, #3
 800b6b0:	d834      	bhi.n	800b71c <SD_ioctl+0x98>
 800b6b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b6b8 <SD_ioctl+0x34>)
 800b6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6b8:	0800b6c9 	.word	0x0800b6c9
 800b6bc:	0800b6d1 	.word	0x0800b6d1
 800b6c0:	0800b6e9 	.word	0x0800b6e9
 800b6c4:	0800b703 	.word	0x0800b703
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b6ce:	e028      	b.n	800b722 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b6d0:	f107 030c 	add.w	r3, r7, #12
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f7ff fe77 	bl	800b3c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b6da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b6e6:	e01c      	b.n	800b722 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b6e8:	f107 030c 	add.w	r3, r7, #12
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	f7ff fe6b 	bl	800b3c8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b700:	e00f      	b.n	800b722 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b702:	f107 030c 	add.w	r3, r7, #12
 800b706:	4618      	mov	r0, r3
 800b708:	f7ff fe5e 	bl	800b3c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b70e:	0a5a      	lsrs	r2, r3, #9
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b714:	2300      	movs	r3, #0
 800b716:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b71a:	e002      	b.n	800b722 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b71c:	2304      	movs	r3, #4
 800b71e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800b722:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b726:	4618      	mov	r0, r3
 800b728:	3730      	adds	r7, #48	@ 0x30
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	20000009 	.word	0x20000009

0800b734 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b082      	sub	sp, #8
 800b738:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800b73a:	2302      	movs	r3, #2
 800b73c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800b73e:	4b05      	ldr	r3, [pc, #20]	@ (800b754 <BSP_SD_WriteCpltCallback+0x20>)
 800b740:	6818      	ldr	r0, [r3, #0]
 800b742:	1db9      	adds	r1, r7, #6
 800b744:	2300      	movs	r3, #0
 800b746:	2200      	movs	r2, #0
 800b748:	f008 ffc4 	bl	80146d4 <osMessageQueuePut>
#endif
}
 800b74c:	bf00      	nop
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	20002938 	.word	0x20002938

0800b758 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b082      	sub	sp, #8
 800b75c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800b75e:	2301      	movs	r3, #1
 800b760:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800b762:	4b05      	ldr	r3, [pc, #20]	@ (800b778 <BSP_SD_ReadCpltCallback+0x20>)
 800b764:	6818      	ldr	r0, [r3, #0]
 800b766:	1db9      	adds	r1, r7, #6
 800b768:	2300      	movs	r3, #0
 800b76a:	2200      	movs	r2, #0
 800b76c:	f008 ffb2 	bl	80146d4 <osMessageQueuePut>
#endif
}
 800b770:	bf00      	nop
 800b772:	3708      	adds	r7, #8
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}
 800b778:	20002938 	.word	0x20002938

0800b77c <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	460b      	mov	r3, r1
 800b786:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800b788:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800b78c:	f00c fe5e 	bl	801844c <USBD_static_malloc>
 800b790:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d109      	bne.n	800b7ac <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	32b0      	adds	r2, #176	@ 0xb0
 800b7a2:	2100      	movs	r1, #0
 800b7a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b7a8:	2302      	movs	r3, #2
 800b7aa:	e06e      	b.n	800b88a <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	32b0      	adds	r2, #176	@ 0xb0
 800b7b6:	68f9      	ldr	r1, [r7, #12]
 800b7b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	32b0      	adds	r2, #176	@ 0xb0
 800b7c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	7c1b      	ldrb	r3, [r3, #16]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d12b      	bne.n	800b830 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800b7d8:	4b2e      	ldr	r3, [pc, #184]	@ (800b894 <USBD_MSC_Init+0x118>)
 800b7da:	7819      	ldrb	r1, [r3, #0]
 800b7dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b7e0:	2202      	movs	r2, #2
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f00c fcef 	bl	80181c6 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800b7e8:	4b2a      	ldr	r3, [pc, #168]	@ (800b894 <USBD_MSC_Init+0x118>)
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	f003 020f 	and.w	r2, r3, #15
 800b7f0:	6879      	ldr	r1, [r7, #4]
 800b7f2:	4613      	mov	r3, r2
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	4413      	add	r3, r2
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	440b      	add	r3, r1
 800b7fc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b800:	2201      	movs	r2, #1
 800b802:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800b804:	4b24      	ldr	r3, [pc, #144]	@ (800b898 <USBD_MSC_Init+0x11c>)
 800b806:	7819      	ldrb	r1, [r3, #0]
 800b808:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b80c:	2202      	movs	r2, #2
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f00c fcd9 	bl	80181c6 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800b814:	4b20      	ldr	r3, [pc, #128]	@ (800b898 <USBD_MSC_Init+0x11c>)
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	f003 020f 	and.w	r2, r3, #15
 800b81c:	6879      	ldr	r1, [r7, #4]
 800b81e:	4613      	mov	r3, r2
 800b820:	009b      	lsls	r3, r3, #2
 800b822:	4413      	add	r3, r2
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	440b      	add	r3, r1
 800b828:	3323      	adds	r3, #35	@ 0x23
 800b82a:	2201      	movs	r2, #1
 800b82c:	701a      	strb	r2, [r3, #0]
 800b82e:	e028      	b.n	800b882 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800b830:	4b18      	ldr	r3, [pc, #96]	@ (800b894 <USBD_MSC_Init+0x118>)
 800b832:	7819      	ldrb	r1, [r3, #0]
 800b834:	2340      	movs	r3, #64	@ 0x40
 800b836:	2202      	movs	r2, #2
 800b838:	6878      	ldr	r0, [r7, #4]
 800b83a:	f00c fcc4 	bl	80181c6 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800b83e:	4b15      	ldr	r3, [pc, #84]	@ (800b894 <USBD_MSC_Init+0x118>)
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	f003 020f 	and.w	r2, r3, #15
 800b846:	6879      	ldr	r1, [r7, #4]
 800b848:	4613      	mov	r3, r2
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	4413      	add	r3, r2
 800b84e:	009b      	lsls	r3, r3, #2
 800b850:	440b      	add	r3, r1
 800b852:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b856:	2201      	movs	r2, #1
 800b858:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800b85a:	4b0f      	ldr	r3, [pc, #60]	@ (800b898 <USBD_MSC_Init+0x11c>)
 800b85c:	7819      	ldrb	r1, [r3, #0]
 800b85e:	2340      	movs	r3, #64	@ 0x40
 800b860:	2202      	movs	r2, #2
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f00c fcaf 	bl	80181c6 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800b868:	4b0b      	ldr	r3, [pc, #44]	@ (800b898 <USBD_MSC_Init+0x11c>)
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	f003 020f 	and.w	r2, r3, #15
 800b870:	6879      	ldr	r1, [r7, #4]
 800b872:	4613      	mov	r3, r2
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	4413      	add	r3, r2
 800b878:	009b      	lsls	r3, r3, #2
 800b87a:	440b      	add	r3, r1
 800b87c:	3323      	adds	r3, #35	@ 0x23
 800b87e:	2201      	movs	r2, #1
 800b880:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f000 fa30 	bl	800bce8 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800b888:	2300      	movs	r3, #0
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	2000006f 	.word	0x2000006f
 800b898:	2000006e 	.word	0x2000006e

0800b89c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b082      	sub	sp, #8
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800b8a8:	4b26      	ldr	r3, [pc, #152]	@ (800b944 <USBD_MSC_DeInit+0xa8>)
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f00c fcaf 	bl	8018212 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800b8b4:	4b23      	ldr	r3, [pc, #140]	@ (800b944 <USBD_MSC_DeInit+0xa8>)
 800b8b6:	781b      	ldrb	r3, [r3, #0]
 800b8b8:	f003 020f 	and.w	r2, r3, #15
 800b8bc:	6879      	ldr	r1, [r7, #4]
 800b8be:	4613      	mov	r3, r2
 800b8c0:	009b      	lsls	r3, r3, #2
 800b8c2:	4413      	add	r3, r2
 800b8c4:	009b      	lsls	r3, r3, #2
 800b8c6:	440b      	add	r3, r1
 800b8c8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800b8d0:	4b1d      	ldr	r3, [pc, #116]	@ (800b948 <USBD_MSC_DeInit+0xac>)
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	4619      	mov	r1, r3
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f00c fc9b 	bl	8018212 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800b8dc:	4b1a      	ldr	r3, [pc, #104]	@ (800b948 <USBD_MSC_DeInit+0xac>)
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	f003 020f 	and.w	r2, r3, #15
 800b8e4:	6879      	ldr	r1, [r7, #4]
 800b8e6:	4613      	mov	r3, r2
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	4413      	add	r3, r2
 800b8ec:	009b      	lsls	r3, r3, #2
 800b8ee:	440b      	add	r3, r1
 800b8f0:	3323      	adds	r3, #35	@ 0x23
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	32b0      	adds	r2, #176	@ 0xb0
 800b900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d018      	beq.n	800b93a <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 fa6b 	bl	800bde4 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	32b0      	adds	r2, #176	@ 0xb0
 800b918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b91c:	4618      	mov	r0, r3
 800b91e:	f00c fda3 	bl	8018468 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	32b0      	adds	r2, #176	@ 0xb0
 800b92c:	2100      	movs	r1, #0
 800b92e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2200      	movs	r2, #0
 800b936:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b93a:	2300      	movs	r3, #0
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3708      	adds	r7, #8
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}
 800b944:	2000006f 	.word	0x2000006f
 800b948:	2000006e 	.word	0x2000006e

0800b94c <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b086      	sub	sp, #24
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	32b0      	adds	r2, #176	@ 0xb0
 800b960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b964:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800b966:	2300      	movs	r3, #0
 800b968:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 800b96a:	2300      	movs	r3, #0
 800b96c:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d101      	bne.n	800b978 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800b974:	2303      	movs	r3, #3
 800b976:	e0e5      	b.n	800bb44 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b980:	2b00      	cmp	r3, #0
 800b982:	d058      	beq.n	800ba36 <USBD_MSC_Setup+0xea>
 800b984:	2b20      	cmp	r3, #32
 800b986:	f040 80d5 	bne.w	800bb34 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	785b      	ldrb	r3, [r3, #1]
 800b98e:	2bfe      	cmp	r3, #254	@ 0xfe
 800b990:	d002      	beq.n	800b998 <USBD_MSC_Setup+0x4c>
 800b992:	2bff      	cmp	r3, #255	@ 0xff
 800b994:	d02f      	beq.n	800b9f6 <USBD_MSC_Setup+0xaa>
 800b996:	e046      	b.n	800ba26 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	885b      	ldrh	r3, [r3, #2]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d123      	bne.n	800b9e8 <USBD_MSC_Setup+0x9c>
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	88db      	ldrh	r3, [r3, #6]
 800b9a4:	2b01      	cmp	r3, #1
 800b9a6:	d11f      	bne.n	800b9e8 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	781b      	ldrb	r3, [r3, #0]
 800b9ac:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	da1a      	bge.n	800b9e8 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	33b0      	adds	r3, #176	@ 0xb0
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	4413      	add	r3, r2
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	699b      	ldr	r3, [r3, #24]
 800b9c4:	4798      	blx	r3
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2b02      	cmp	r3, #2
 800b9ce:	bf28      	it	cs
 800b9d0:	2302      	movcs	r3, #2
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	693b      	ldr	r3, [r7, #16]
 800b9d6:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	4619      	mov	r1, r3
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f003 fa0a 	bl	800edf8 <USBD_CtlSendData>
 800b9e4:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b9e6:	e025      	b.n	800ba34 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800b9e8:	6839      	ldr	r1, [r7, #0]
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f003 f987 	bl	800ecfe <USBD_CtlError>
            ret = USBD_FAIL;
 800b9f0:	2303      	movs	r3, #3
 800b9f2:	75fb      	strb	r3, [r7, #23]
          break;
 800b9f4:	e01e      	b.n	800ba34 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	885b      	ldrh	r3, [r3, #2]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d10c      	bne.n	800ba18 <USBD_MSC_Setup+0xcc>
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	88db      	ldrh	r3, [r3, #6]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d108      	bne.n	800ba18 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	db03      	blt.n	800ba18 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f000 f9b3 	bl	800bd7c <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ba16:	e00d      	b.n	800ba34 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800ba18:	6839      	ldr	r1, [r7, #0]
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f003 f96f 	bl	800ecfe <USBD_CtlError>
            ret = USBD_FAIL;
 800ba20:	2303      	movs	r3, #3
 800ba22:	75fb      	strb	r3, [r7, #23]
          break;
 800ba24:	e006      	b.n	800ba34 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 800ba26:	6839      	ldr	r1, [r7, #0]
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f003 f968 	bl	800ecfe <USBD_CtlError>
          ret = USBD_FAIL;
 800ba2e:	2303      	movs	r3, #3
 800ba30:	75fb      	strb	r3, [r7, #23]
          break;
 800ba32:	bf00      	nop
      }
      break;
 800ba34:	e085      	b.n	800bb42 <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	785b      	ldrb	r3, [r3, #1]
 800ba3a:	2b0b      	cmp	r3, #11
 800ba3c:	d871      	bhi.n	800bb22 <USBD_MSC_Setup+0x1d6>
 800ba3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ba44 <USBD_MSC_Setup+0xf8>)
 800ba40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba44:	0800ba75 	.word	0x0800ba75
 800ba48:	0800baf1 	.word	0x0800baf1
 800ba4c:	0800bb23 	.word	0x0800bb23
 800ba50:	0800bb23 	.word	0x0800bb23
 800ba54:	0800bb23 	.word	0x0800bb23
 800ba58:	0800bb23 	.word	0x0800bb23
 800ba5c:	0800bb23 	.word	0x0800bb23
 800ba60:	0800bb23 	.word	0x0800bb23
 800ba64:	0800bb23 	.word	0x0800bb23
 800ba68:	0800bb23 	.word	0x0800bb23
 800ba6c:	0800ba9f 	.word	0x0800ba9f
 800ba70:	0800bac9 	.word	0x0800bac9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	2b03      	cmp	r3, #3
 800ba7e:	d107      	bne.n	800ba90 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ba80:	f107 030a 	add.w	r3, r7, #10
 800ba84:	2202      	movs	r2, #2
 800ba86:	4619      	mov	r1, r3
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f003 f9b5 	bl	800edf8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ba8e:	e050      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800ba90:	6839      	ldr	r1, [r7, #0]
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f003 f933 	bl	800ecfe <USBD_CtlError>
            ret = USBD_FAIL;
 800ba98:	2303      	movs	r3, #3
 800ba9a:	75fb      	strb	r3, [r7, #23]
          break;
 800ba9c:	e049      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	2b03      	cmp	r3, #3
 800baa8:	d107      	bne.n	800baba <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	3304      	adds	r3, #4
 800baae:	2201      	movs	r2, #1
 800bab0:	4619      	mov	r1, r3
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f003 f9a0 	bl	800edf8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bab8:	e03b      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800baba:	6839      	ldr	r1, [r7, #0]
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f003 f91e 	bl	800ecfe <USBD_CtlError>
            ret = USBD_FAIL;
 800bac2:	2303      	movs	r3, #3
 800bac4:	75fb      	strb	r3, [r7, #23]
          break;
 800bac6:	e034      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	2b03      	cmp	r3, #3
 800bad2:	d106      	bne.n	800bae2 <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	885b      	ldrh	r3, [r3, #2]
 800bad8:	b2db      	uxtb	r3, r3
 800bada:	461a      	mov	r2, r3
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bae0:	e027      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800bae2:	6839      	ldr	r1, [r7, #0]
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f003 f90a 	bl	800ecfe <USBD_CtlError>
            ret = USBD_FAIL;
 800baea:	2303      	movs	r3, #3
 800baec:	75fb      	strb	r3, [r7, #23]
          break;
 800baee:	e020      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	2b03      	cmp	r3, #3
 800bafa:	d119      	bne.n	800bb30 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	885b      	ldrh	r3, [r3, #2]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d115      	bne.n	800bb30 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	889b      	ldrh	r3, [r3, #4]
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f00c fb9f 	bl	8018250 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	889b      	ldrh	r3, [r3, #4]
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	4619      	mov	r1, r3
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 fb30 	bl	800c180 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800bb20:	e006      	b.n	800bb30 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 800bb22:	6839      	ldr	r1, [r7, #0]
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	f003 f8ea 	bl	800ecfe <USBD_CtlError>
          ret = USBD_FAIL;
 800bb2a:	2303      	movs	r3, #3
 800bb2c:	75fb      	strb	r3, [r7, #23]
          break;
 800bb2e:	e000      	b.n	800bb32 <USBD_MSC_Setup+0x1e6>
          break;
 800bb30:	bf00      	nop
      }
      break;
 800bb32:	e006      	b.n	800bb42 <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 800bb34:	6839      	ldr	r1, [r7, #0]
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f003 f8e1 	bl	800ecfe <USBD_CtlError>
      ret = USBD_FAIL;
 800bb3c:	2303      	movs	r3, #3
 800bb3e:	75fb      	strb	r3, [r7, #23]
      break;
 800bb40:	bf00      	nop
  }

  return (uint8_t)ret;
 800bb42:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	3718      	adds	r7, #24
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}

0800bb4c <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b082      	sub	sp, #8
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
 800bb54:	460b      	mov	r3, r1
 800bb56:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800bb58:	78fb      	ldrb	r3, [r7, #3]
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 f959 	bl	800be14 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	460b      	mov	r3, r1
 800bb76:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800bb78:	78fb      	ldrb	r3, [r7, #3]
 800bb7a:	4619      	mov	r1, r3
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f000 f983 	bl	800be88 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800bb82:	2300      	movs	r3, #0
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3708      	adds	r7, #8
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b084      	sub	sp, #16
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800bb94:	2181      	movs	r1, #129	@ 0x81
 800bb96:	4812      	ldr	r0, [pc, #72]	@ (800bbe0 <USBD_MSC_GetHSCfgDesc+0x54>)
 800bb98:	f002 fa79 	bl	800e08e <USBD_GetEpDesc>
 800bb9c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800bb9e:	2101      	movs	r1, #1
 800bba0:	480f      	ldr	r0, [pc, #60]	@ (800bbe0 <USBD_MSC_GetHSCfgDesc+0x54>)
 800bba2:	f002 fa74 	bl	800e08e <USBD_GetEpDesc>
 800bba6:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d006      	beq.n	800bbbc <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	711a      	strb	r2, [r3, #4]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	f042 0202 	orr.w	r2, r2, #2
 800bbba:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d006      	beq.n	800bbd0 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	711a      	strb	r2, [r3, #4]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	f042 0202 	orr.w	r2, r2, #2
 800bbce:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2220      	movs	r2, #32
 800bbd4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800bbd6:	4b02      	ldr	r3, [pc, #8]	@ (800bbe0 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3710      	adds	r7, #16
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	20000044 	.word	0x20000044

0800bbe4 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800bbec:	2181      	movs	r1, #129	@ 0x81
 800bbee:	4812      	ldr	r0, [pc, #72]	@ (800bc38 <USBD_MSC_GetFSCfgDesc+0x54>)
 800bbf0:	f002 fa4d 	bl	800e08e <USBD_GetEpDesc>
 800bbf4:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800bbf6:	2101      	movs	r1, #1
 800bbf8:	480f      	ldr	r0, [pc, #60]	@ (800bc38 <USBD_MSC_GetFSCfgDesc+0x54>)
 800bbfa:	f002 fa48 	bl	800e08e <USBD_GetEpDesc>
 800bbfe:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d006      	beq.n	800bc14 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc0e:	711a      	strb	r2, [r3, #4]
 800bc10:	2200      	movs	r2, #0
 800bc12:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d006      	beq.n	800bc28 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc22:	711a      	strb	r2, [r3, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2220      	movs	r2, #32
 800bc2c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800bc2e:	4b02      	ldr	r3, [pc, #8]	@ (800bc38 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3710      	adds	r7, #16
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}
 800bc38:	20000044 	.word	0x20000044

0800bc3c <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800bc44:	2181      	movs	r1, #129	@ 0x81
 800bc46:	4812      	ldr	r0, [pc, #72]	@ (800bc90 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800bc48:	f002 fa21 	bl	800e08e <USBD_GetEpDesc>
 800bc4c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800bc4e:	2101      	movs	r1, #1
 800bc50:	480f      	ldr	r0, [pc, #60]	@ (800bc90 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800bc52:	f002 fa1c 	bl	800e08e <USBD_GetEpDesc>
 800bc56:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d006      	beq.n	800bc6c <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	2200      	movs	r2, #0
 800bc62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc66:	711a      	strb	r2, [r3, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d006      	beq.n	800bc80 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	2200      	movs	r2, #0
 800bc76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc7a:	711a      	strb	r2, [r3, #4]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2220      	movs	r2, #32
 800bc84:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800bc86:	4b02      	ldr	r3, [pc, #8]	@ (800bc90 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	20000044 	.word	0x20000044

0800bc94 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bc94:	b480      	push	{r7}
 800bc96:	b083      	sub	sp, #12
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	220a      	movs	r2, #10
 800bca0:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800bca2:	4b03      	ldr	r3, [pc, #12]	@ (800bcb0 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	370c      	adds	r7, #12
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcae:	4770      	bx	lr
 800bcb0:	20000064 	.word	0x20000064

0800bcb4 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800bcb4:	b480      	push	{r7}
 800bcb6:	b083      	sub	sp, #12
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d101      	bne.n	800bcc8 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bcc4:	2303      	movs	r3, #3
 800bcc6:	e009      	b.n	800bcdc <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcce:	687a      	ldr	r2, [r7, #4]
 800bcd0:	33b0      	adds	r3, #176	@ 0xb0
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	4413      	add	r3, r2
 800bcd6:	683a      	ldr	r2, [r7, #0]
 800bcd8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bcda:	2300      	movs	r3, #0
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	370c      	adds	r7, #12
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr

0800bce8 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	32b0      	adds	r2, #176	@ 0xb0
 800bcfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcfe:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d032      	beq.n	800bd6c <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2200      	movs	r2, #0
 800bd16:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2200      	movs	r2, #0
 800bd26:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd30:	687a      	ldr	r2, [r7, #4]
 800bd32:	33b0      	adds	r3, #176	@ 0xb0
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	4413      	add	r3, r2
 800bd38:	685b      	ldr	r3, [r3, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2000      	movs	r0, #0
 800bd3e:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800bd40:	4b0c      	ldr	r3, [pc, #48]	@ (800bd74 <MSC_BOT_Init+0x8c>)
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	4619      	mov	r1, r3
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f00c fa82 	bl	8018250 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800bd4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd78 <MSC_BOT_Init+0x90>)
 800bd4e:	781b      	ldrb	r3, [r3, #0]
 800bd50:	4619      	mov	r1, r3
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f00c fa7c 	bl	8018250 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800bd58:	4b06      	ldr	r3, [pc, #24]	@ (800bd74 <MSC_BOT_Init+0x8c>)
 800bd5a:	7819      	ldrb	r1, [r3, #0]
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800bd62:	231f      	movs	r3, #31
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f00c fb3c 	bl	80183e2 <USBD_LL_PrepareReceive>
 800bd6a:	e000      	b.n	800bd6e <MSC_BOT_Init+0x86>
    return;
 800bd6c:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800bd6e:	3710      	adds	r7, #16
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}
 800bd74:	2000006f 	.word	0x2000006f
 800bd78:	2000006e 	.word	0x2000006e

0800bd7c <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	32b0      	adds	r2, #176	@ 0xb0
 800bd8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd92:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d01b      	beq.n	800bdd2 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2201      	movs	r2, #1
 800bda4:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800bda6:	4b0d      	ldr	r3, [pc, #52]	@ (800bddc <MSC_BOT_Reset+0x60>)
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	4619      	mov	r1, r3
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f00c fa8d 	bl	80182cc <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800bdb2:	4b0b      	ldr	r3, [pc, #44]	@ (800bde0 <MSC_BOT_Reset+0x64>)
 800bdb4:	781b      	ldrb	r3, [r3, #0]
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f00c fa87 	bl	80182cc <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800bdbe:	4b08      	ldr	r3, [pc, #32]	@ (800bde0 <MSC_BOT_Reset+0x64>)
 800bdc0:	7819      	ldrb	r1, [r3, #0]
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800bdc8:	231f      	movs	r3, #31
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f00c fb09 	bl	80183e2 <USBD_LL_PrepareReceive>
 800bdd0:	e000      	b.n	800bdd4 <MSC_BOT_Reset+0x58>
    return;
 800bdd2:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop
 800bddc:	2000006e 	.word	0x2000006e
 800bde0:	2000006f 	.word	0x2000006f

0800bde4 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800bde4:	b480      	push	{r7}
 800bde6:	b085      	sub	sp, #20
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	32b0      	adds	r2, #176	@ 0xb0
 800bdf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdfa:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d002      	beq.n	800be08 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2200      	movs	r2, #0
 800be06:	721a      	strb	r2, [r3, #8]
  }
}
 800be08:	bf00      	nop
 800be0a:	3714      	adds	r7, #20
 800be0c:	46bd      	mov	sp, r7
 800be0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be12:	4770      	bx	lr

0800be14 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	460b      	mov	r3, r1
 800be1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	32b0      	adds	r2, #176	@ 0xb0
 800be2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be2e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d020      	beq.n	800be78 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	7a1b      	ldrb	r3, [r3, #8]
 800be3a:	2b02      	cmp	r3, #2
 800be3c:	d005      	beq.n	800be4a <MSC_BOT_DataIn+0x36>
 800be3e:	2b02      	cmp	r3, #2
 800be40:	db1c      	blt.n	800be7c <MSC_BOT_DataIn+0x68>
 800be42:	3b03      	subs	r3, #3
 800be44:	2b01      	cmp	r3, #1
 800be46:	d819      	bhi.n	800be7c <MSC_BOT_DataIn+0x68>
 800be48:	e011      	b.n	800be6e <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800be56:	461a      	mov	r2, r3
 800be58:	6878      	ldr	r0, [r7, #4]
 800be5a:	f000 f9cb 	bl	800c1f4 <SCSI_ProcessCmd>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	da0d      	bge.n	800be80 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800be64:	2101      	movs	r1, #1
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f000 f90e 	bl	800c088 <MSC_BOT_SendCSW>
      }
      break;
 800be6c:	e008      	b.n	800be80 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800be6e:	2100      	movs	r1, #0
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 f909 	bl	800c088 <MSC_BOT_SendCSW>
      break;
 800be76:	e004      	b.n	800be82 <MSC_BOT_DataIn+0x6e>
    return;
 800be78:	bf00      	nop
 800be7a:	e002      	b.n	800be82 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800be7c:	bf00      	nop
 800be7e:	e000      	b.n	800be82 <MSC_BOT_DataIn+0x6e>
      break;
 800be80:	bf00      	nop
  }
}
 800be82:	3710      	adds	r7, #16
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b084      	sub	sp, #16
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
 800be90:	460b      	mov	r3, r1
 800be92:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	32b0      	adds	r2, #176	@ 0xb0
 800be9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bea2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d01c      	beq.n	800bee4 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	7a1b      	ldrb	r3, [r3, #8]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d002      	beq.n	800beb8 <MSC_BOT_DataOut+0x30>
 800beb2:	2b01      	cmp	r3, #1
 800beb4:	d004      	beq.n	800bec0 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800beb6:	e018      	b.n	800beea <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800beb8:	6878      	ldr	r0, [r7, #4]
 800beba:	f000 f819 	bl	800bef0 <MSC_BOT_CBW_Decode>
      break;
 800bebe:	e014      	b.n	800beea <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800becc:	461a      	mov	r2, r3
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f000 f990 	bl	800c1f4 <SCSI_ProcessCmd>
 800bed4:	4603      	mov	r3, r0
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	da06      	bge.n	800bee8 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800beda:	2101      	movs	r1, #1
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 f8d3 	bl	800c088 <MSC_BOT_SendCSW>
      break;
 800bee2:	e001      	b.n	800bee8 <MSC_BOT_DataOut+0x60>
    return;
 800bee4:	bf00      	nop
 800bee6:	e000      	b.n	800beea <MSC_BOT_DataOut+0x62>
      break;
 800bee8:	bf00      	nop
  }
}
 800beea:	3710      	adds	r7, #16
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}

0800bef0 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b084      	sub	sp, #16
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	32b0      	adds	r2, #176	@ 0xb0
 800bf02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf06:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d07c      	beq.n	800c008 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800bf26:	4b3b      	ldr	r3, [pc, #236]	@ (800c014 <MSC_BOT_CBW_Decode+0x124>)
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f00c fa79 	bl	8018424 <USBD_LL_GetRxDataSize>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b1f      	cmp	r3, #31
 800bf36:	d117      	bne.n	800bf68 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800bf3e:	4a36      	ldr	r2, [pc, #216]	@ (800c018 <MSC_BOT_CBW_Decode+0x128>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d111      	bne.n	800bf68 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800bf50:	429a      	cmp	r2, r3
 800bf52:	d809      	bhi.n	800bf68 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d004      	beq.n	800bf68 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800bf64:	2b10      	cmp	r3, #16
 800bf66:	d90e      	bls.n	800bf86 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800bf6e:	2320      	movs	r3, #32
 800bf70:	2205      	movs	r2, #5
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f000 fe85 	bl	800cc82 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2202      	movs	r2, #2
 800bf7c:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 f8bc 	bl	800c0fc <MSC_BOT_Abort>
 800bf84:	e043      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800bf92:	461a      	mov	r2, r3
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f000 f92d 	bl	800c1f4 <SCSI_ProcessCmd>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	da0c      	bge.n	800bfba <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	7a1b      	ldrb	r3, [r3, #8]
 800bfa4:	2b05      	cmp	r3, #5
 800bfa6:	d104      	bne.n	800bfb2 <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800bfa8:	2101      	movs	r1, #1
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f000 f86c 	bl	800c088 <MSC_BOT_SendCSW>
 800bfb0:	e02d      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f000 f8a2 	bl	800c0fc <MSC_BOT_Abort>
 800bfb8:	e029      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	7a1b      	ldrb	r3, [r3, #8]
 800bfbe:	2b02      	cmp	r3, #2
 800bfc0:	d024      	beq.n	800c00c <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d020      	beq.n	800c00c <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800bfce:	2b03      	cmp	r3, #3
 800bfd0:	d01c      	beq.n	800c00c <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	68db      	ldr	r3, [r3, #12]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d009      	beq.n	800bfee <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f103 0110 	add.w	r1, r3, #16
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	68db      	ldr	r3, [r3, #12]
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f000 f818 	bl	800c01c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800bfec:	e00f      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	68db      	ldr	r3, [r3, #12]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d104      	bne.n	800c000 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800bff6:	2100      	movs	r1, #0
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f000 f845 	bl	800c088 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800bffe:	e006      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f000 f87b 	bl	800c0fc <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800c006:	e002      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
    return;
 800c008:	bf00      	nop
 800c00a:	e000      	b.n	800c00e <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 800c00c:	bf00      	nop
    }
  }
}
 800c00e:	3710      	adds	r7, #16
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}
 800c014:	2000006f 	.word	0x2000006f
 800c018:	43425355 	.word	0x43425355

0800c01c <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b086      	sub	sp, #24
 800c020:	af00      	add	r7, sp, #0
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	32b0      	adds	r2, #176	@ 0xb0
 800c032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c036:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d01e      	beq.n	800c07c <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	4293      	cmp	r3, r2
 800c048:	bf28      	it	cs
 800c04a:	4613      	movcs	r3, r2
 800c04c:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	1ad2      	subs	r2, r2, r3
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	2200      	movs	r2, #0
 800c062:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	2204      	movs	r2, #4
 800c06a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800c06c:	4b05      	ldr	r3, [pc, #20]	@ (800c084 <MSC_BOT_SendData+0x68>)
 800c06e:	7819      	ldrb	r1, [r3, #0]
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	68ba      	ldr	r2, [r7, #8]
 800c074:	68f8      	ldr	r0, [r7, #12]
 800c076:	f00c f993 	bl	80183a0 <USBD_LL_Transmit>
 800c07a:	e000      	b.n	800c07e <MSC_BOT_SendData+0x62>
    return;
 800c07c:	bf00      	nop
}
 800c07e:	3718      	adds	r7, #24
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}
 800c084:	2000006e 	.word	0x2000006e

0800c088 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	460b      	mov	r3, r1
 800c092:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	32b0      	adds	r2, #176	@ 0xb0
 800c09e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0a2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d01d      	beq.n	800c0e6 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	4a10      	ldr	r2, [pc, #64]	@ (800c0f0 <MSC_BOT_SendCSW+0x68>)
 800c0ae:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	78fa      	ldrb	r2, [r7, #3]
 800c0b6:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	2200      	movs	r2, #0
 800c0be:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800c0c0:	4b0c      	ldr	r3, [pc, #48]	@ (800c0f4 <MSC_BOT_SendCSW+0x6c>)
 800c0c2:	7819      	ldrb	r1, [r3, #0]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800c0ca:	230d      	movs	r3, #13
 800c0cc:	6878      	ldr	r0, [r7, #4]
 800c0ce:	f00c f967 	bl	80183a0 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800c0d2:	4b09      	ldr	r3, [pc, #36]	@ (800c0f8 <MSC_BOT_SendCSW+0x70>)
 800c0d4:	7819      	ldrb	r1, [r3, #0]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800c0dc:	231f      	movs	r3, #31
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f00c f97f 	bl	80183e2 <USBD_LL_PrepareReceive>
 800c0e4:	e000      	b.n	800c0e8 <MSC_BOT_SendCSW+0x60>
    return;
 800c0e6:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	53425355 	.word	0x53425355
 800c0f4:	2000006e 	.word	0x2000006e
 800c0f8:	2000006f 	.word	0x2000006f

0800c0fc <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	32b0      	adds	r2, #176	@ 0xb0
 800c10e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c112:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d02a      	beq.n	800c170 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800c120:	2b00      	cmp	r3, #0
 800c122:	d10e      	bne.n	800c142 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d009      	beq.n	800c142 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800c132:	2b00      	cmp	r3, #0
 800c134:	d105      	bne.n	800c142 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c136:	4b10      	ldr	r3, [pc, #64]	@ (800c178 <MSC_BOT_Abort+0x7c>)
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	4619      	mov	r1, r3
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f00c f8a6 	bl	801828e <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c142:	4b0e      	ldr	r3, [pc, #56]	@ (800c17c <MSC_BOT_Abort+0x80>)
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	4619      	mov	r1, r3
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f00c f8a0 	bl	801828e <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	7a5b      	ldrb	r3, [r3, #9]
 800c152:	2b02      	cmp	r3, #2
 800c154:	d10d      	bne.n	800c172 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c156:	4b09      	ldr	r3, [pc, #36]	@ (800c17c <MSC_BOT_Abort+0x80>)
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	4619      	mov	r1, r3
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f00c f896 	bl	801828e <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c162:	4b05      	ldr	r3, [pc, #20]	@ (800c178 <MSC_BOT_Abort+0x7c>)
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	4619      	mov	r1, r3
 800c168:	6878      	ldr	r0, [r7, #4]
 800c16a:	f00c f890 	bl	801828e <USBD_LL_StallEP>
 800c16e:	e000      	b.n	800c172 <MSC_BOT_Abort+0x76>
    return;
 800c170:	bf00      	nop
  }
}
 800c172:	3710      	adds	r7, #16
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}
 800c178:	2000006f 	.word	0x2000006f
 800c17c:	2000006e 	.word	0x2000006e

0800c180 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b084      	sub	sp, #16
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
 800c188:	460b      	mov	r3, r1
 800c18a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	32b0      	adds	r2, #176	@ 0xb0
 800c196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c19a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d01d      	beq.n	800c1de <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	7a5b      	ldrb	r3, [r3, #9]
 800c1a6:	2b02      	cmp	r3, #2
 800c1a8:	d10c      	bne.n	800c1c4 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c1aa:	4b10      	ldr	r3, [pc, #64]	@ (800c1ec <MSC_BOT_CplClrFeature+0x6c>)
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	4619      	mov	r1, r3
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f00c f86c 	bl	801828e <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c1b6:	4b0e      	ldr	r3, [pc, #56]	@ (800c1f0 <MSC_BOT_CplClrFeature+0x70>)
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	6878      	ldr	r0, [r7, #4]
 800c1be:	f00c f866 	bl	801828e <USBD_LL_StallEP>
 800c1c2:	e00f      	b.n	800c1e4 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800c1c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	da0a      	bge.n	800c1e2 <MSC_BOT_CplClrFeature+0x62>
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	7a5b      	ldrb	r3, [r3, #9]
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d006      	beq.n	800c1e2 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c1d4:	2101      	movs	r1, #1
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f7ff ff56 	bl	800c088 <MSC_BOT_SendCSW>
 800c1dc:	e002      	b.n	800c1e4 <MSC_BOT_CplClrFeature+0x64>
    return;
 800c1de:	bf00      	nop
 800c1e0:	e000      	b.n	800c1e4 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800c1e2:	bf00      	nop
  }
}
 800c1e4:	3710      	adds	r7, #16
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	bf00      	nop
 800c1ec:	2000006e 	.word	0x2000006e
 800c1f0:	2000006f 	.word	0x2000006f

0800c1f4 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b086      	sub	sp, #24
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	607a      	str	r2, [r7, #4]
 800c200:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	32b0      	adds	r2, #176	@ 0xb0
 800c20c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c210:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d102      	bne.n	800c21e <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800c218:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c21c:	e18f      	b.n	800c53e <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	781b      	ldrb	r3, [r3, #0]
 800c222:	2b5a      	cmp	r3, #90	@ 0x5a
 800c224:	f300 80e0 	bgt.w	800c3e8 <SCSI_ProcessCmd+0x1f4>
 800c228:	2b00      	cmp	r3, #0
 800c22a:	da21      	bge.n	800c270 <SCSI_ProcessCmd+0x7c>
 800c22c:	e17c      	b.n	800c528 <SCSI_ProcessCmd+0x334>
 800c22e:	3b9e      	subs	r3, #158	@ 0x9e
 800c230:	2b0c      	cmp	r3, #12
 800c232:	f200 8179 	bhi.w	800c528 <SCSI_ProcessCmd+0x334>
 800c236:	a201      	add	r2, pc, #4	@ (adr r2, 800c23c <SCSI_ProcessCmd+0x48>)
 800c238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c23c:	0800c499 	.word	0x0800c499
 800c240:	0800c529 	.word	0x0800c529
 800c244:	0800c505 	.word	0x0800c505
 800c248:	0800c529 	.word	0x0800c529
 800c24c:	0800c529 	.word	0x0800c529
 800c250:	0800c529 	.word	0x0800c529
 800c254:	0800c529 	.word	0x0800c529
 800c258:	0800c529 	.word	0x0800c529
 800c25c:	0800c529 	.word	0x0800c529
 800c260:	0800c529 	.word	0x0800c529
 800c264:	0800c4bd 	.word	0x0800c4bd
 800c268:	0800c529 	.word	0x0800c529
 800c26c:	0800c4e1 	.word	0x0800c4e1
 800c270:	2b5a      	cmp	r3, #90	@ 0x5a
 800c272:	f200 8159 	bhi.w	800c528 <SCSI_ProcessCmd+0x334>
 800c276:	a201      	add	r2, pc, #4	@ (adr r2, 800c27c <SCSI_ProcessCmd+0x88>)
 800c278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c27c:	0800c3f7 	.word	0x0800c3f7
 800c280:	0800c529 	.word	0x0800c529
 800c284:	0800c529 	.word	0x0800c529
 800c288:	0800c409 	.word	0x0800c409
 800c28c:	0800c529 	.word	0x0800c529
 800c290:	0800c529 	.word	0x0800c529
 800c294:	0800c529 	.word	0x0800c529
 800c298:	0800c529 	.word	0x0800c529
 800c29c:	0800c529 	.word	0x0800c529
 800c2a0:	0800c529 	.word	0x0800c529
 800c2a4:	0800c529 	.word	0x0800c529
 800c2a8:	0800c529 	.word	0x0800c529
 800c2ac:	0800c529 	.word	0x0800c529
 800c2b0:	0800c529 	.word	0x0800c529
 800c2b4:	0800c529 	.word	0x0800c529
 800c2b8:	0800c529 	.word	0x0800c529
 800c2bc:	0800c529 	.word	0x0800c529
 800c2c0:	0800c529 	.word	0x0800c529
 800c2c4:	0800c41b 	.word	0x0800c41b
 800c2c8:	0800c529 	.word	0x0800c529
 800c2cc:	0800c529 	.word	0x0800c529
 800c2d0:	0800c529 	.word	0x0800c529
 800c2d4:	0800c529 	.word	0x0800c529
 800c2d8:	0800c529 	.word	0x0800c529
 800c2dc:	0800c529 	.word	0x0800c529
 800c2e0:	0800c529 	.word	0x0800c529
 800c2e4:	0800c451 	.word	0x0800c451
 800c2e8:	0800c42d 	.word	0x0800c42d
 800c2ec:	0800c517 	.word	0x0800c517
 800c2f0:	0800c529 	.word	0x0800c529
 800c2f4:	0800c43f 	.word	0x0800c43f
 800c2f8:	0800c529 	.word	0x0800c529
 800c2fc:	0800c529 	.word	0x0800c529
 800c300:	0800c529 	.word	0x0800c529
 800c304:	0800c529 	.word	0x0800c529
 800c308:	0800c475 	.word	0x0800c475
 800c30c:	0800c529 	.word	0x0800c529
 800c310:	0800c487 	.word	0x0800c487
 800c314:	0800c529 	.word	0x0800c529
 800c318:	0800c529 	.word	0x0800c529
 800c31c:	0800c4ab 	.word	0x0800c4ab
 800c320:	0800c529 	.word	0x0800c529
 800c324:	0800c4cf 	.word	0x0800c4cf
 800c328:	0800c529 	.word	0x0800c529
 800c32c:	0800c529 	.word	0x0800c529
 800c330:	0800c529 	.word	0x0800c529
 800c334:	0800c529 	.word	0x0800c529
 800c338:	0800c4f3 	.word	0x0800c4f3
 800c33c:	0800c529 	.word	0x0800c529
 800c340:	0800c529 	.word	0x0800c529
 800c344:	0800c529 	.word	0x0800c529
 800c348:	0800c529 	.word	0x0800c529
 800c34c:	0800c529 	.word	0x0800c529
 800c350:	0800c529 	.word	0x0800c529
 800c354:	0800c529 	.word	0x0800c529
 800c358:	0800c529 	.word	0x0800c529
 800c35c:	0800c529 	.word	0x0800c529
 800c360:	0800c529 	.word	0x0800c529
 800c364:	0800c529 	.word	0x0800c529
 800c368:	0800c529 	.word	0x0800c529
 800c36c:	0800c529 	.word	0x0800c529
 800c370:	0800c529 	.word	0x0800c529
 800c374:	0800c529 	.word	0x0800c529
 800c378:	0800c529 	.word	0x0800c529
 800c37c:	0800c529 	.word	0x0800c529
 800c380:	0800c529 	.word	0x0800c529
 800c384:	0800c529 	.word	0x0800c529
 800c388:	0800c529 	.word	0x0800c529
 800c38c:	0800c529 	.word	0x0800c529
 800c390:	0800c529 	.word	0x0800c529
 800c394:	0800c529 	.word	0x0800c529
 800c398:	0800c529 	.word	0x0800c529
 800c39c:	0800c529 	.word	0x0800c529
 800c3a0:	0800c529 	.word	0x0800c529
 800c3a4:	0800c529 	.word	0x0800c529
 800c3a8:	0800c529 	.word	0x0800c529
 800c3ac:	0800c529 	.word	0x0800c529
 800c3b0:	0800c529 	.word	0x0800c529
 800c3b4:	0800c529 	.word	0x0800c529
 800c3b8:	0800c529 	.word	0x0800c529
 800c3bc:	0800c529 	.word	0x0800c529
 800c3c0:	0800c529 	.word	0x0800c529
 800c3c4:	0800c529 	.word	0x0800c529
 800c3c8:	0800c529 	.word	0x0800c529
 800c3cc:	0800c529 	.word	0x0800c529
 800c3d0:	0800c529 	.word	0x0800c529
 800c3d4:	0800c529 	.word	0x0800c529
 800c3d8:	0800c529 	.word	0x0800c529
 800c3dc:	0800c529 	.word	0x0800c529
 800c3e0:	0800c529 	.word	0x0800c529
 800c3e4:	0800c463 	.word	0x0800c463
 800c3e8:	2baa      	cmp	r3, #170	@ 0xaa
 800c3ea:	f300 809d 	bgt.w	800c528 <SCSI_ProcessCmd+0x334>
 800c3ee:	2b9e      	cmp	r3, #158	@ 0x9e
 800c3f0:	f6bf af1d 	bge.w	800c22e <SCSI_ProcessCmd+0x3a>
 800c3f4:	e098      	b.n	800c528 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800c3f6:	7afb      	ldrb	r3, [r7, #11]
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	68f8      	ldr	r0, [r7, #12]
 800c3fe:	f000 f8a3 	bl	800c548 <SCSI_TestUnitReady>
 800c402:	4603      	mov	r3, r0
 800c404:	75fb      	strb	r3, [r7, #23]
      break;
 800c406:	e098      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800c408:	7afb      	ldrb	r3, [r7, #11]
 800c40a:	687a      	ldr	r2, [r7, #4]
 800c40c:	4619      	mov	r1, r3
 800c40e:	68f8      	ldr	r0, [r7, #12]
 800c410:	f000 fbb4 	bl	800cb7c <SCSI_RequestSense>
 800c414:	4603      	mov	r3, r0
 800c416:	75fb      	strb	r3, [r7, #23]
      break;
 800c418:	e08f      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800c41a:	7afb      	ldrb	r3, [r7, #11]
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	4619      	mov	r1, r3
 800c420:	68f8      	ldr	r0, [r7, #12]
 800c422:	f000 f8eb 	bl	800c5fc <SCSI_Inquiry>
 800c426:	4603      	mov	r3, r0
 800c428:	75fb      	strb	r3, [r7, #23]
      break;
 800c42a:	e086      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800c42c:	7afb      	ldrb	r3, [r7, #11]
 800c42e:	687a      	ldr	r2, [r7, #4]
 800c430:	4619      	mov	r1, r3
 800c432:	68f8      	ldr	r0, [r7, #12]
 800c434:	f000 fc70 	bl	800cd18 <SCSI_StartStopUnit>
 800c438:	4603      	mov	r3, r0
 800c43a:	75fb      	strb	r3, [r7, #23]
      break;
 800c43c:	e07d      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800c43e:	7afb      	ldrb	r3, [r7, #11]
 800c440:	687a      	ldr	r2, [r7, #4]
 800c442:	4619      	mov	r1, r3
 800c444:	68f8      	ldr	r0, [r7, #12]
 800c446:	f000 fcbc 	bl	800cdc2 <SCSI_AllowPreventRemovable>
 800c44a:	4603      	mov	r3, r0
 800c44c:	75fb      	strb	r3, [r7, #23]
      break;
 800c44e:	e074      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800c450:	7afb      	ldrb	r3, [r7, #11]
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	4619      	mov	r1, r3
 800c456:	68f8      	ldr	r0, [r7, #12]
 800c458:	f000 faf2 	bl	800ca40 <SCSI_ModeSense6>
 800c45c:	4603      	mov	r3, r0
 800c45e:	75fb      	strb	r3, [r7, #23]
      break;
 800c460:	e06b      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800c462:	7afb      	ldrb	r3, [r7, #11]
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	4619      	mov	r1, r3
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f000 fb39 	bl	800cae0 <SCSI_ModeSense10>
 800c46e:	4603      	mov	r3, r0
 800c470:	75fb      	strb	r3, [r7, #23]
      break;
 800c472:	e062      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800c474:	7afb      	ldrb	r3, [r7, #11]
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	4619      	mov	r1, r3
 800c47a:	68f8      	ldr	r0, [r7, #12]
 800c47c:	f000 fa64 	bl	800c948 <SCSI_ReadFormatCapacity>
 800c480:	4603      	mov	r3, r0
 800c482:	75fb      	strb	r3, [r7, #23]
      break;
 800c484:	e059      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800c486:	7afb      	ldrb	r3, [r7, #11]
 800c488:	687a      	ldr	r2, [r7, #4]
 800c48a:	4619      	mov	r1, r3
 800c48c:	68f8      	ldr	r0, [r7, #12]
 800c48e:	f000 f931 	bl	800c6f4 <SCSI_ReadCapacity10>
 800c492:	4603      	mov	r3, r0
 800c494:	75fb      	strb	r3, [r7, #23]
      break;
 800c496:	e050      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800c498:	7afb      	ldrb	r3, [r7, #11]
 800c49a:	687a      	ldr	r2, [r7, #4]
 800c49c:	4619      	mov	r1, r3
 800c49e:	68f8      	ldr	r0, [r7, #12]
 800c4a0:	f000 f9a2 	bl	800c7e8 <SCSI_ReadCapacity16>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	75fb      	strb	r3, [r7, #23]
      break;
 800c4a8:	e047      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800c4aa:	7afb      	ldrb	r3, [r7, #11]
 800c4ac:	687a      	ldr	r2, [r7, #4]
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f000 fcb3 	bl	800ce1c <SCSI_Read10>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	75fb      	strb	r3, [r7, #23]
      break;
 800c4ba:	e03e      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800c4bc:	7afb      	ldrb	r3, [r7, #11]
 800c4be:	687a      	ldr	r2, [r7, #4]
 800c4c0:	4619      	mov	r1, r3
 800c4c2:	68f8      	ldr	r0, [r7, #12]
 800c4c4:	f000 fd54 	bl	800cf70 <SCSI_Read12>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	75fb      	strb	r3, [r7, #23]
      break;
 800c4cc:	e035      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800c4ce:	7afb      	ldrb	r3, [r7, #11]
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f000 fe01 	bl	800d0dc <SCSI_Write10>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	75fb      	strb	r3, [r7, #23]
      break;
 800c4de:	e02c      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800c4e0:	7afb      	ldrb	r3, [r7, #11]
 800c4e2:	687a      	ldr	r2, [r7, #4]
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f000 fed0 	bl	800d28c <SCSI_Write12>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	75fb      	strb	r3, [r7, #23]
      break;
 800c4f0:	e023      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800c4f2:	7afb      	ldrb	r3, [r7, #11]
 800c4f4:	687a      	ldr	r2, [r7, #4]
 800c4f6:	4619      	mov	r1, r3
 800c4f8:	68f8      	ldr	r0, [r7, #12]
 800c4fa:	f000 ffaf 	bl	800d45c <SCSI_Verify10>
 800c4fe:	4603      	mov	r3, r0
 800c500:	75fb      	strb	r3, [r7, #23]
      break;
 800c502:	e01a      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 800c504:	7afb      	ldrb	r3, [r7, #11]
 800c506:	687a      	ldr	r2, [r7, #4]
 800c508:	4619      	mov	r1, r3
 800c50a:	68f8      	ldr	r0, [r7, #12]
 800c50c:	f000 ffe8 	bl	800d4e0 <SCSI_ReportLuns>
 800c510:	4603      	mov	r3, r0
 800c512:	75fb      	strb	r3, [r7, #23]
      break;
 800c514:	e011      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 800c516:	7afb      	ldrb	r3, [r7, #11]
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	4619      	mov	r1, r3
 800c51c:	68f8      	ldr	r0, [r7, #12]
 800c51e:	f001 f833 	bl	800d588 <SCSI_ReceiveDiagnosticResults>
 800c522:	4603      	mov	r3, r0
 800c524:	75fb      	strb	r3, [r7, #23]
      break;
 800c526:	e008      	b.n	800c53a <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800c528:	7af9      	ldrb	r1, [r7, #11]
 800c52a:	2320      	movs	r3, #32
 800c52c:	2205      	movs	r2, #5
 800c52e:	68f8      	ldr	r0, [r7, #12]
 800c530:	f000 fba7 	bl	800cc82 <SCSI_SenseCode>
      ret = -1;
 800c534:	23ff      	movs	r3, #255	@ 0xff
 800c536:	75fb      	strb	r3, [r7, #23]
      break;
 800c538:	bf00      	nop
  }

  return ret;
 800c53a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c53e:	4618      	mov	r0, r3
 800c540:	3718      	adds	r7, #24
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}
 800c546:	bf00      	nop

0800c548 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b086      	sub	sp, #24
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	60f8      	str	r0, [r7, #12]
 800c550:	460b      	mov	r3, r1
 800c552:	607a      	str	r2, [r7, #4]
 800c554:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	32b0      	adds	r2, #176	@ 0xb0
 800c560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c564:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d102      	bne.n	800c572 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800c56c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c570:	e03f      	b.n	800c5f2 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d00a      	beq.n	800c592 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c582:	2320      	movs	r3, #32
 800c584:	2205      	movs	r2, #5
 800c586:	68f8      	ldr	r0, [r7, #12]
 800c588:	f000 fb7b 	bl	800cc82 <SCSI_SenseCode>

    return -1;
 800c58c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c590:	e02f      	b.n	800c5f2 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c598:	2b02      	cmp	r3, #2
 800c59a:	d10b      	bne.n	800c5b4 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c59c:	7af9      	ldrb	r1, [r7, #11]
 800c59e:	233a      	movs	r3, #58	@ 0x3a
 800c5a0:	2202      	movs	r2, #2
 800c5a2:	68f8      	ldr	r0, [r7, #12]
 800c5a4:	f000 fb6d 	bl	800cc82 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c5a8:	697b      	ldr	r3, [r7, #20]
 800c5aa:	2205      	movs	r2, #5
 800c5ac:	721a      	strb	r2, [r3, #8]
    return -1;
 800c5ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c5b2:	e01e      	b.n	800c5f2 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c5ba:	68fa      	ldr	r2, [r7, #12]
 800c5bc:	33b0      	adds	r3, #176	@ 0xb0
 800c5be:	009b      	lsls	r3, r3, #2
 800c5c0:	4413      	add	r3, r2
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	689b      	ldr	r3, [r3, #8]
 800c5c6:	7afa      	ldrb	r2, [r7, #11]
 800c5c8:	4610      	mov	r0, r2
 800c5ca:	4798      	blx	r3
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d00b      	beq.n	800c5ea <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c5d2:	7af9      	ldrb	r1, [r7, #11]
 800c5d4:	233a      	movs	r3, #58	@ 0x3a
 800c5d6:	2202      	movs	r2, #2
 800c5d8:	68f8      	ldr	r0, [r7, #12]
 800c5da:	f000 fb52 	bl	800cc82 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	2205      	movs	r2, #5
 800c5e2:	721a      	strb	r2, [r3, #8]

    return -1;
 800c5e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c5e8:	e003      	b.n	800c5f2 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	60da      	str	r2, [r3, #12]

  return 0;
 800c5f0:	2300      	movs	r3, #0
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	3718      	adds	r7, #24
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bd80      	pop	{r7, pc}
	...

0800c5fc <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b088      	sub	sp, #32
 800c600:	af00      	add	r7, sp, #0
 800c602:	60f8      	str	r0, [r7, #12]
 800c604:	460b      	mov	r3, r1
 800c606:	607a      	str	r2, [r7, #4]
 800c608:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	32b0      	adds	r2, #176	@ 0xb0
 800c614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c618:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d102      	bne.n	800c626 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800c620:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c624:	e05e      	b.n	800c6e4 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800c626:	69bb      	ldr	r3, [r7, #24]
 800c628:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d10a      	bne.n	800c646 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c630:	69bb      	ldr	r3, [r7, #24]
 800c632:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c636:	2320      	movs	r3, #32
 800c638:	2205      	movs	r2, #5
 800c63a:	68f8      	ldr	r0, [r7, #12]
 800c63c:	f000 fb21 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800c640:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c644:	e04e      	b.n	800c6e4 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	3301      	adds	r3, #1
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	f003 0301 	and.w	r3, r3, #1
 800c650:	2b00      	cmp	r3, #0
 800c652:	d020      	beq.n	800c696 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	3302      	adds	r3, #2
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d105      	bne.n	800c66a <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800c65e:	2206      	movs	r2, #6
 800c660:	4922      	ldr	r1, [pc, #136]	@ (800c6ec <SCSI_Inquiry+0xf0>)
 800c662:	69b8      	ldr	r0, [r7, #24]
 800c664:	f001 f908 	bl	800d878 <SCSI_UpdateBotData>
 800c668:	e03b      	b.n	800c6e2 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	3302      	adds	r3, #2
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	2b80      	cmp	r3, #128	@ 0x80
 800c672:	d105      	bne.n	800c680 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800c674:	2208      	movs	r2, #8
 800c676:	491e      	ldr	r1, [pc, #120]	@ (800c6f0 <SCSI_Inquiry+0xf4>)
 800c678:	69b8      	ldr	r0, [r7, #24]
 800c67a:	f001 f8fd 	bl	800d878 <SCSI_UpdateBotData>
 800c67e:	e030      	b.n	800c6e2 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800c680:	69bb      	ldr	r3, [r7, #24]
 800c682:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c686:	2324      	movs	r3, #36	@ 0x24
 800c688:	2205      	movs	r2, #5
 800c68a:	68f8      	ldr	r0, [r7, #12]
 800c68c:	f000 faf9 	bl	800cc82 <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 800c690:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c694:	e026      	b.n	800c6e4 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c69c:	68fa      	ldr	r2, [r7, #12]
 800c69e:	33b0      	adds	r3, #176	@ 0xb0
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	4413      	add	r3, r2
 800c6a4:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800c6a6:	69d9      	ldr	r1, [r3, #28]
 800c6a8:	7afa      	ldrb	r2, [r7, #11]
 800c6aa:	4613      	mov	r3, r2
 800c6ac:	00db      	lsls	r3, r3, #3
 800c6ae:	4413      	add	r3, r2
 800c6b0:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800c6b2:	440b      	add	r3, r1
 800c6b4:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800c6b6:	697b      	ldr	r3, [r7, #20]
 800c6b8:	3304      	adds	r3, #4
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	3305      	adds	r3, #5
 800c6be:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	3304      	adds	r3, #4
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	8bfb      	ldrh	r3, [r7, #30]
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d303      	bcc.n	800c6d6 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	3304      	adds	r3, #4
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800c6d6:	8bfb      	ldrh	r3, [r7, #30]
 800c6d8:	461a      	mov	r2, r3
 800c6da:	6979      	ldr	r1, [r7, #20]
 800c6dc:	69b8      	ldr	r0, [r7, #24]
 800c6de:	f001 f8cb 	bl	800d878 <SCSI_UpdateBotData>
  }

  return 0;
 800c6e2:	2300      	movs	r3, #0
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3720      	adds	r7, #32
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}
 800c6ec:	20000070 	.word	0x20000070
 800c6f0:	20000078 	.word	0x20000078

0800c6f4 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b088      	sub	sp, #32
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	60f8      	str	r0, [r7, #12]
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	607a      	str	r2, [r7, #4]
 800c700:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	32b0      	adds	r2, #176	@ 0xb0
 800c70c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c710:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800c712:	7afb      	ldrb	r3, [r7, #11]
 800c714:	3326      	adds	r3, #38	@ 0x26
 800c716:	011b      	lsls	r3, r3, #4
 800c718:	69fa      	ldr	r2, [r7, #28]
 800c71a:	4413      	add	r3, r2
 800c71c:	3304      	adds	r3, #4
 800c71e:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c720:	69fb      	ldr	r3, [r7, #28]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d102      	bne.n	800c72c <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 800c726:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c72a:	e059      	b.n	800c7e0 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c732:	68fa      	ldr	r2, [r7, #12]
 800c734:	33b0      	adds	r3, #176	@ 0xb0
 800c736:	009b      	lsls	r3, r3, #2
 800c738:	4413      	add	r3, r2
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	685b      	ldr	r3, [r3, #4]
 800c73e:	69ba      	ldr	r2, [r7, #24]
 800c740:	1d11      	adds	r1, r2, #4
 800c742:	69ba      	ldr	r2, [r7, #24]
 800c744:	7af8      	ldrb	r0, [r7, #11]
 800c746:	4798      	blx	r3
 800c748:	4603      	mov	r3, r0
 800c74a:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c74c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d104      	bne.n	800c75e <SCSI_ReadCapacity10+0x6a>
 800c754:	69fb      	ldr	r3, [r7, #28]
 800c756:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c75a:	2b02      	cmp	r3, #2
 800c75c:	d108      	bne.n	800c770 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c75e:	7af9      	ldrb	r1, [r7, #11]
 800c760:	233a      	movs	r3, #58	@ 0x3a
 800c762:	2202      	movs	r2, #2
 800c764:	68f8      	ldr	r0, [r7, #12]
 800c766:	f000 fa8c 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800c76a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c76e:	e037      	b.n	800c7e0 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800c770:	69bb      	ldr	r3, [r7, #24]
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	3b01      	subs	r3, #1
 800c776:	0e1b      	lsrs	r3, r3, #24
 800c778:	b2da      	uxtb	r2, r3
 800c77a:	69fb      	ldr	r3, [r7, #28]
 800c77c:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800c77e:	69bb      	ldr	r3, [r7, #24]
 800c780:	685b      	ldr	r3, [r3, #4]
 800c782:	3b01      	subs	r3, #1
 800c784:	0c1b      	lsrs	r3, r3, #16
 800c786:	b2da      	uxtb	r2, r3
 800c788:	69fb      	ldr	r3, [r7, #28]
 800c78a:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	685b      	ldr	r3, [r3, #4]
 800c790:	3b01      	subs	r3, #1
 800c792:	0a1b      	lsrs	r3, r3, #8
 800c794:	b2da      	uxtb	r2, r3
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	685b      	ldr	r3, [r3, #4]
 800c79e:	b2db      	uxtb	r3, r3
 800c7a0:	3b01      	subs	r3, #1
 800c7a2:	b2da      	uxtb	r2, r3
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 800c7a8:	69bb      	ldr	r3, [r7, #24]
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	161b      	asrs	r3, r3, #24
 800c7ae:	b2da      	uxtb	r2, r3
 800c7b0:	69fb      	ldr	r3, [r7, #28]
 800c7b2:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 800c7b4:	69bb      	ldr	r3, [r7, #24]
 800c7b6:	881b      	ldrh	r3, [r3, #0]
 800c7b8:	141b      	asrs	r3, r3, #16
 800c7ba:	b2da      	uxtb	r2, r3
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800c7c0:	69bb      	ldr	r3, [r7, #24]
 800c7c2:	881b      	ldrh	r3, [r3, #0]
 800c7c4:	0a1b      	lsrs	r3, r3, #8
 800c7c6:	b29b      	uxth	r3, r3
 800c7c8:	b2da      	uxtb	r2, r3
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800c7ce:	69bb      	ldr	r3, [r7, #24]
 800c7d0:	881b      	ldrh	r3, [r3, #0]
 800c7d2:	b2da      	uxtb	r2, r3
 800c7d4:	69fb      	ldr	r3, [r7, #28]
 800c7d6:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800c7d8:	69fb      	ldr	r3, [r7, #28]
 800c7da:	2208      	movs	r2, #8
 800c7dc:	60da      	str	r2, [r3, #12]

  return 0;
 800c7de:	2300      	movs	r3, #0
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3720      	adds	r7, #32
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b088      	sub	sp, #32
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	460b      	mov	r3, r1
 800c7f2:	607a      	str	r2, [r7, #4]
 800c7f4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	32b0      	adds	r2, #176	@ 0xb0
 800c800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c804:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800c806:	7afb      	ldrb	r3, [r7, #11]
 800c808:	3326      	adds	r3, #38	@ 0x26
 800c80a:	011b      	lsls	r3, r3, #4
 800c80c:	69ba      	ldr	r2, [r7, #24]
 800c80e:	4413      	add	r3, r2
 800c810:	3304      	adds	r3, #4
 800c812:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d102      	bne.n	800c820 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 800c81a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c81e:	e08f      	b.n	800c940 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c826:	68fa      	ldr	r2, [r7, #12]
 800c828:	33b0      	adds	r3, #176	@ 0xb0
 800c82a:	009b      	lsls	r3, r3, #2
 800c82c:	4413      	add	r3, r2
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	685b      	ldr	r3, [r3, #4]
 800c832:	697a      	ldr	r2, [r7, #20]
 800c834:	1d11      	adds	r1, r2, #4
 800c836:	697a      	ldr	r2, [r7, #20]
 800c838:	7af8      	ldrb	r0, [r7, #11]
 800c83a:	4798      	blx	r3
 800c83c:	4603      	mov	r3, r0
 800c83e:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c840:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d104      	bne.n	800c852 <SCSI_ReadCapacity16+0x6a>
 800c848:	69bb      	ldr	r3, [r7, #24]
 800c84a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c84e:	2b02      	cmp	r3, #2
 800c850:	d108      	bne.n	800c864 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c852:	7af9      	ldrb	r1, [r7, #11]
 800c854:	233a      	movs	r3, #58	@ 0x3a
 800c856:	2202      	movs	r2, #2
 800c858:	68f8      	ldr	r0, [r7, #12]
 800c85a:	f000 fa12 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800c85e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c862:	e06d      	b.n	800c940 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	330a      	adds	r3, #10
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	330b      	adds	r3, #11
 800c870:	781b      	ldrb	r3, [r3, #0]
 800c872:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c874:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	330c      	adds	r3, #12
 800c87a:	781b      	ldrb	r3, [r3, #0]
 800c87c:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800c87e:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800c880:	687a      	ldr	r2, [r7, #4]
 800c882:	320d      	adds	r2, #13
 800c884:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800c886:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c888:	69bb      	ldr	r3, [r7, #24]
 800c88a:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800c88c:	2300      	movs	r3, #0
 800c88e:	61fb      	str	r3, [r7, #28]
 800c890:	e008      	b.n	800c8a4 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 800c892:	69ba      	ldr	r2, [r7, #24]
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	4413      	add	r3, r2
 800c898:	3310      	adds	r3, #16
 800c89a:	2200      	movs	r2, #0
 800c89c:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800c89e:	69fb      	ldr	r3, [r7, #28]
 800c8a0:	3301      	adds	r3, #1
 800c8a2:	61fb      	str	r3, [r7, #28]
 800c8a4:	69bb      	ldr	r3, [r7, #24]
 800c8a6:	68db      	ldr	r3, [r3, #12]
 800c8a8:	69fa      	ldr	r2, [r7, #28]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d3f1      	bcc.n	800c892 <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	0e1b      	lsrs	r3, r3, #24
 800c8b6:	b2da      	uxtb	r2, r3
 800c8b8:	69bb      	ldr	r3, [r7, #24]
 800c8ba:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	3b01      	subs	r3, #1
 800c8c2:	0c1b      	lsrs	r3, r3, #16
 800c8c4:	b2da      	uxtb	r2, r3
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	685b      	ldr	r3, [r3, #4]
 800c8ce:	3b01      	subs	r3, #1
 800c8d0:	0a1b      	lsrs	r3, r3, #8
 800c8d2:	b2da      	uxtb	r2, r3
 800c8d4:	69bb      	ldr	r3, [r7, #24]
 800c8d6:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	685b      	ldr	r3, [r3, #4]
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	3b01      	subs	r3, #1
 800c8e0:	b2da      	uxtb	r2, r3
 800c8e2:	69bb      	ldr	r3, [r7, #24]
 800c8e4:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	881b      	ldrh	r3, [r3, #0]
 800c8ea:	161b      	asrs	r3, r3, #24
 800c8ec:	b2da      	uxtb	r2, r3
 800c8ee:	69bb      	ldr	r3, [r7, #24]
 800c8f0:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	881b      	ldrh	r3, [r3, #0]
 800c8f6:	141b      	asrs	r3, r3, #16
 800c8f8:	b2da      	uxtb	r2, r3
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	881b      	ldrh	r3, [r3, #0]
 800c902:	0a1b      	lsrs	r3, r3, #8
 800c904:	b29b      	uxth	r3, r3
 800c906:	b2da      	uxtb	r2, r3
 800c908:	69bb      	ldr	r3, [r7, #24]
 800c90a:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	881b      	ldrh	r3, [r3, #0]
 800c910:	b2da      	uxtb	r2, r3
 800c912:	69bb      	ldr	r3, [r7, #24]
 800c914:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	330a      	adds	r3, #10
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	330b      	adds	r3, #11
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c926:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	330c      	adds	r3, #12
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800c930:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	320d      	adds	r2, #13
 800c936:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800c938:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c93a:	69bb      	ldr	r3, [r7, #24]
 800c93c:	60da      	str	r2, [r3, #12]

  return 0;
 800c93e:	2300      	movs	r3, #0
}
 800c940:	4618      	mov	r0, r3
 800c942:	3720      	adds	r7, #32
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b088      	sub	sp, #32
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	60f8      	str	r0, [r7, #12]
 800c950:	460b      	mov	r3, r1
 800c952:	607a      	str	r2, [r7, #4]
 800c954:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	32b0      	adds	r2, #176	@ 0xb0
 800c960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c964:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c966:	69bb      	ldr	r3, [r7, #24]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d102      	bne.n	800c972 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800c96c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c970:	e061      	b.n	800ca36 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	33b0      	adds	r3, #176	@ 0xb0
 800c97c:	009b      	lsls	r3, r3, #2
 800c97e:	4413      	add	r3, r2
 800c980:	685b      	ldr	r3, [r3, #4]
 800c982:	685b      	ldr	r3, [r3, #4]
 800c984:	f107 0214 	add.w	r2, r7, #20
 800c988:	f107 0110 	add.w	r1, r7, #16
 800c98c:	7af8      	ldrb	r0, [r7, #11]
 800c98e:	4798      	blx	r3
 800c990:	4603      	mov	r3, r0
 800c992:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c994:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d104      	bne.n	800c9a6 <SCSI_ReadFormatCapacity+0x5e>
 800c99c:	69bb      	ldr	r3, [r7, #24]
 800c99e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	d108      	bne.n	800c9b8 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c9a6:	7af9      	ldrb	r1, [r7, #11]
 800c9a8:	233a      	movs	r3, #58	@ 0x3a
 800c9aa:	2202      	movs	r2, #2
 800c9ac:	68f8      	ldr	r0, [r7, #12]
 800c9ae:	f000 f968 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800c9b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c9b6:	e03e      	b.n	800ca36 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	83fb      	strh	r3, [r7, #30]
 800c9bc:	e007      	b.n	800c9ce <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800c9be:	8bfb      	ldrh	r3, [r7, #30]
 800c9c0:	69ba      	ldr	r2, [r7, #24]
 800c9c2:	4413      	add	r3, r2
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800c9c8:	8bfb      	ldrh	r3, [r7, #30]
 800c9ca:	3301      	adds	r3, #1
 800c9cc:	83fb      	strh	r3, [r7, #30]
 800c9ce:	8bfb      	ldrh	r3, [r7, #30]
 800c9d0:	2b0b      	cmp	r3, #11
 800c9d2:	d9f4      	bls.n	800c9be <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800c9d4:	69bb      	ldr	r3, [r7, #24]
 800c9d6:	2208      	movs	r2, #8
 800c9d8:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800c9da:	693b      	ldr	r3, [r7, #16]
 800c9dc:	3b01      	subs	r3, #1
 800c9de:	0e1b      	lsrs	r3, r3, #24
 800c9e0:	b2da      	uxtb	r2, r3
 800c9e2:	69bb      	ldr	r3, [r7, #24]
 800c9e4:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	3b01      	subs	r3, #1
 800c9ea:	0c1b      	lsrs	r3, r3, #16
 800c9ec:	b2da      	uxtb	r2, r3
 800c9ee:	69bb      	ldr	r3, [r7, #24]
 800c9f0:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	3b01      	subs	r3, #1
 800c9f6:	0a1b      	lsrs	r3, r3, #8
 800c9f8:	b2da      	uxtb	r2, r3
 800c9fa:	69bb      	ldr	r3, [r7, #24]
 800c9fc:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	3b01      	subs	r3, #1
 800ca04:	b2da      	uxtb	r2, r3
 800ca06:	69bb      	ldr	r3, [r7, #24]
 800ca08:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800ca0a:	69bb      	ldr	r3, [r7, #24]
 800ca0c:	2202      	movs	r2, #2
 800ca0e:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800ca10:	8abb      	ldrh	r3, [r7, #20]
 800ca12:	141b      	asrs	r3, r3, #16
 800ca14:	b2da      	uxtb	r2, r3
 800ca16:	69bb      	ldr	r3, [r7, #24]
 800ca18:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800ca1a:	8abb      	ldrh	r3, [r7, #20]
 800ca1c:	0a1b      	lsrs	r3, r3, #8
 800ca1e:	b29b      	uxth	r3, r3
 800ca20:	b2da      	uxtb	r2, r3
 800ca22:	69bb      	ldr	r3, [r7, #24]
 800ca24:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800ca26:	8abb      	ldrh	r3, [r7, #20]
 800ca28:	b2da      	uxtb	r2, r3
 800ca2a:	69bb      	ldr	r3, [r7, #24]
 800ca2c:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800ca2e:	69bb      	ldr	r3, [r7, #24]
 800ca30:	220c      	movs	r2, #12
 800ca32:	60da      	str	r2, [r3, #12]

  return 0;
 800ca34:	2300      	movs	r3, #0
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3720      	adds	r7, #32
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
	...

0800ca40 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b086      	sub	sp, #24
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	60f8      	str	r0, [r7, #12]
 800ca48:	460b      	mov	r3, r1
 800ca4a:	607a      	str	r2, [r7, #4]
 800ca4c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	32b0      	adds	r2, #176	@ 0xb0
 800ca58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca5c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800ca5e:	2304      	movs	r3, #4
 800ca60:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d102      	bne.n	800ca6e <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800ca68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca6c:	e02f      	b.n	800cace <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ca74:	68fa      	ldr	r2, [r7, #12]
 800ca76:	33b0      	adds	r3, #176	@ 0xb0
 800ca78:	009b      	lsls	r3, r3, #2
 800ca7a:	4413      	add	r3, r2
 800ca7c:	685b      	ldr	r3, [r3, #4]
 800ca7e:	68db      	ldr	r3, [r3, #12]
 800ca80:	7afa      	ldrb	r2, [r7, #11]
 800ca82:	4610      	mov	r0, r2
 800ca84:	4798      	blx	r3
 800ca86:	4603      	mov	r3, r0
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d007      	beq.n	800ca9c <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800ca8c:	4b12      	ldr	r3, [pc, #72]	@ (800cad8 <SCSI_ModeSense6+0x98>)
 800ca8e:	789b      	ldrb	r3, [r3, #2]
 800ca90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	4b10      	ldr	r3, [pc, #64]	@ (800cad8 <SCSI_ModeSense6+0x98>)
 800ca98:	709a      	strb	r2, [r3, #2]
 800ca9a:	e006      	b.n	800caaa <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800ca9c:	4b0f      	ldr	r3, [pc, #60]	@ (800cadc <SCSI_ModeSense6+0x9c>)
 800ca9e:	789b      	ldrb	r3, [r3, #2]
 800caa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	4b0d      	ldr	r3, [pc, #52]	@ (800cadc <SCSI_ModeSense6+0x9c>)
 800caa8:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	3304      	adds	r3, #4
 800caae:	781b      	ldrb	r3, [r3, #0]
 800cab0:	461a      	mov	r2, r3
 800cab2:	8afb      	ldrh	r3, [r7, #22]
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d303      	bcc.n	800cac0 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	3304      	adds	r3, #4
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800cac0:	8afb      	ldrh	r3, [r7, #22]
 800cac2:	461a      	mov	r2, r3
 800cac4:	4904      	ldr	r1, [pc, #16]	@ (800cad8 <SCSI_ModeSense6+0x98>)
 800cac6:	6938      	ldr	r0, [r7, #16]
 800cac8:	f000 fed6 	bl	800d878 <SCSI_UpdateBotData>

  return 0;
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3718      	adds	r7, #24
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}
 800cad6:	bf00      	nop
 800cad8:	20000080 	.word	0x20000080
 800cadc:	20000084 	.word	0x20000084

0800cae0 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b086      	sub	sp, #24
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	60f8      	str	r0, [r7, #12]
 800cae8:	460b      	mov	r3, r1
 800caea:	607a      	str	r2, [r7, #4]
 800caec:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	32b0      	adds	r2, #176	@ 0xb0
 800caf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cafc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800cafe:	2308      	movs	r3, #8
 800cb00:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d102      	bne.n	800cb0e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800cb08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cb0c:	e02f      	b.n	800cb6e <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cb14:	68fa      	ldr	r2, [r7, #12]
 800cb16:	33b0      	adds	r3, #176	@ 0xb0
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	4413      	add	r3, r2
 800cb1c:	685b      	ldr	r3, [r3, #4]
 800cb1e:	68db      	ldr	r3, [r3, #12]
 800cb20:	7afa      	ldrb	r2, [r7, #11]
 800cb22:	4610      	mov	r0, r2
 800cb24:	4798      	blx	r3
 800cb26:	4603      	mov	r3, r0
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d007      	beq.n	800cb3c <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800cb2c:	4b12      	ldr	r3, [pc, #72]	@ (800cb78 <SCSI_ModeSense10+0x98>)
 800cb2e:	78db      	ldrb	r3, [r3, #3]
 800cb30:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cb34:	b2da      	uxtb	r2, r3
 800cb36:	4b10      	ldr	r3, [pc, #64]	@ (800cb78 <SCSI_ModeSense10+0x98>)
 800cb38:	70da      	strb	r2, [r3, #3]
 800cb3a:	e006      	b.n	800cb4a <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800cb3c:	4b0e      	ldr	r3, [pc, #56]	@ (800cb78 <SCSI_ModeSense10+0x98>)
 800cb3e:	78db      	ldrb	r3, [r3, #3]
 800cb40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb44:	b2da      	uxtb	r2, r3
 800cb46:	4b0c      	ldr	r3, [pc, #48]	@ (800cb78 <SCSI_ModeSense10+0x98>)
 800cb48:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	3308      	adds	r3, #8
 800cb4e:	781b      	ldrb	r3, [r3, #0]
 800cb50:	461a      	mov	r2, r3
 800cb52:	8afb      	ldrh	r3, [r7, #22]
 800cb54:	4293      	cmp	r3, r2
 800cb56:	d303      	bcc.n	800cb60 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	3308      	adds	r3, #8
 800cb5c:	781b      	ldrb	r3, [r3, #0]
 800cb5e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800cb60:	8afb      	ldrh	r3, [r7, #22]
 800cb62:	461a      	mov	r2, r3
 800cb64:	4904      	ldr	r1, [pc, #16]	@ (800cb78 <SCSI_ModeSense10+0x98>)
 800cb66:	6938      	ldr	r0, [r7, #16]
 800cb68:	f000 fe86 	bl	800d878 <SCSI_UpdateBotData>

  return 0;
 800cb6c:	2300      	movs	r3, #0
}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	3718      	adds	r7, #24
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}
 800cb76:	bf00      	nop
 800cb78:	20000084 	.word	0x20000084

0800cb7c <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b086      	sub	sp, #24
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	60f8      	str	r0, [r7, #12]
 800cb84:	460b      	mov	r3, r1
 800cb86:	607a      	str	r2, [r7, #4]
 800cb88:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	32b0      	adds	r2, #176	@ 0xb0
 800cb94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb98:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d102      	bne.n	800cba6 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800cba0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cba4:	e069      	b.n	800cc7a <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800cba6:	693b      	ldr	r3, [r7, #16]
 800cba8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d10a      	bne.n	800cbc6 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cbb0:	693b      	ldr	r3, [r7, #16]
 800cbb2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cbb6:	2320      	movs	r3, #32
 800cbb8:	2205      	movs	r2, #5
 800cbba:	68f8      	ldr	r0, [r7, #12]
 800cbbc:	f000 f861 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800cbc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cbc4:	e059      	b.n	800cc7a <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	75fb      	strb	r3, [r7, #23]
 800cbca:	e007      	b.n	800cbdc <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800cbcc:	7dfb      	ldrb	r3, [r7, #23]
 800cbce:	693a      	ldr	r2, [r7, #16]
 800cbd0:	4413      	add	r3, r2
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800cbd6:	7dfb      	ldrb	r3, [r7, #23]
 800cbd8:	3301      	adds	r3, #1
 800cbda:	75fb      	strb	r3, [r7, #23]
 800cbdc:	7dfb      	ldrb	r3, [r7, #23]
 800cbde:	2b11      	cmp	r3, #17
 800cbe0:	d9f4      	bls.n	800cbcc <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800cbe2:	693b      	ldr	r3, [r7, #16]
 800cbe4:	2270      	movs	r2, #112	@ 0x70
 800cbe6:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800cbe8:	693b      	ldr	r3, [r7, #16]
 800cbea:	220c      	movs	r2, #12
 800cbec:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	d02e      	beq.n	800cc5c <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800cbfe:	693b      	ldr	r3, [r7, #16]
 800cc00:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cc04:	461a      	mov	r2, r3
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	3248      	adds	r2, #72	@ 0x48
 800cc0a:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cc18:	693a      	ldr	r2, [r7, #16]
 800cc1a:	3348      	adds	r3, #72	@ 0x48
 800cc1c:	00db      	lsls	r3, r3, #3
 800cc1e:	4413      	add	r3, r2
 800cc20:	791a      	ldrb	r2, [r3, #4]
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800cc26:	693b      	ldr	r3, [r7, #16]
 800cc28:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cc2c:	693a      	ldr	r2, [r7, #16]
 800cc2e:	3348      	adds	r3, #72	@ 0x48
 800cc30:	00db      	lsls	r3, r3, #3
 800cc32:	4413      	add	r3, r2
 800cc34:	795a      	ldrb	r2, [r3, #5]
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cc40:	3301      	adds	r3, #1
 800cc42:	b2da      	uxtb	r2, r3
 800cc44:	693b      	ldr	r3, [r7, #16]
 800cc46:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800cc4a:	693b      	ldr	r3, [r7, #16]
 800cc4c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cc50:	2b04      	cmp	r3, #4
 800cc52:	d103      	bne.n	800cc5c <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	2200      	movs	r2, #0
 800cc58:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	2212      	movs	r2, #18
 800cc60:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	3304      	adds	r3, #4
 800cc66:	781b      	ldrb	r3, [r3, #0]
 800cc68:	2b12      	cmp	r3, #18
 800cc6a:	d805      	bhi.n	800cc78 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	3304      	adds	r3, #4
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	461a      	mov	r2, r3
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3718      	adds	r7, #24
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}

0800cc82 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800cc82:	b480      	push	{r7}
 800cc84:	b085      	sub	sp, #20
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	6078      	str	r0, [r7, #4]
 800cc8a:	4608      	mov	r0, r1
 800cc8c:	4611      	mov	r1, r2
 800cc8e:	461a      	mov	r2, r3
 800cc90:	4603      	mov	r3, r0
 800cc92:	70fb      	strb	r3, [r7, #3]
 800cc94:	460b      	mov	r3, r1
 800cc96:	70bb      	strb	r3, [r7, #2]
 800cc98:	4613      	mov	r3, r2
 800cc9a:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	32b0      	adds	r2, #176	@ 0xb0
 800cca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccaa:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d02c      	beq.n	800cd0c <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800ccb8:	461a      	mov	r2, r3
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	3248      	adds	r2, #72	@ 0x48
 800ccbe:	78b9      	ldrb	r1, [r7, #2]
 800ccc0:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800ccca:	68fa      	ldr	r2, [r7, #12]
 800cccc:	3348      	adds	r3, #72	@ 0x48
 800ccce:	00db      	lsls	r3, r3, #3
 800ccd0:	4413      	add	r3, r2
 800ccd2:	787a      	ldrb	r2, [r7, #1]
 800ccd4:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	3348      	adds	r3, #72	@ 0x48
 800cce0:	00db      	lsls	r3, r3, #3
 800cce2:	4413      	add	r3, r2
 800cce4:	2200      	movs	r2, #0
 800cce6:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800ccee:	3301      	adds	r3, #1
 800ccf0:	b2da      	uxtb	r2, r3
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800ccfe:	2b04      	cmp	r3, #4
 800cd00:	d105      	bne.n	800cd0e <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	2200      	movs	r2, #0
 800cd06:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800cd0a:	e000      	b.n	800cd0e <SCSI_SenseCode+0x8c>
    return;
 800cd0c:	bf00      	nop
  }
}
 800cd0e:	3714      	adds	r7, #20
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b086      	sub	sp, #24
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	60f8      	str	r0, [r7, #12]
 800cd20:	460b      	mov	r3, r1
 800cd22:	607a      	str	r2, [r7, #4]
 800cd24:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	32b0      	adds	r2, #176	@ 0xb0
 800cd30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd34:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d102      	bne.n	800cd42 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800cd3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cd40:	e03b      	b.n	800cdba <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800cd42:	697b      	ldr	r3, [r7, #20]
 800cd44:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d10f      	bne.n	800cd6c <SCSI_StartStopUnit+0x54>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	3304      	adds	r3, #4
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	f003 0303 	and.w	r3, r3, #3
 800cd56:	2b02      	cmp	r3, #2
 800cd58:	d108      	bne.n	800cd6c <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800cd5a:	7af9      	ldrb	r1, [r7, #11]
 800cd5c:	2324      	movs	r3, #36	@ 0x24
 800cd5e:	2205      	movs	r2, #5
 800cd60:	68f8      	ldr	r0, [r7, #12]
 800cd62:	f7ff ff8e 	bl	800cc82 <SCSI_SenseCode>

    return -1;
 800cd66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cd6a:	e026      	b.n	800cdba <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	3304      	adds	r3, #4
 800cd70:	781b      	ldrb	r3, [r3, #0]
 800cd72:	f003 0303 	and.w	r3, r3, #3
 800cd76:	2b01      	cmp	r3, #1
 800cd78:	d104      	bne.n	800cd84 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800cd82:	e016      	b.n	800cdb2 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	3304      	adds	r3, #4
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	f003 0303 	and.w	r3, r3, #3
 800cd8e:	2b02      	cmp	r3, #2
 800cd90:	d104      	bne.n	800cd9c <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	2202      	movs	r2, #2
 800cd96:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800cd9a:	e00a      	b.n	800cdb2 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	3304      	adds	r3, #4
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	f003 0303 	and.w	r3, r3, #3
 800cda6:	2b03      	cmp	r3, #3
 800cda8:	d103      	bne.n	800cdb2 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800cdaa:	697b      	ldr	r3, [r7, #20]
 800cdac:	2200      	movs	r2, #0
 800cdae:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	60da      	str	r2, [r3, #12]

  return 0;
 800cdb8:	2300      	movs	r3, #0
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3718      	adds	r7, #24
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}

0800cdc2 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cdc2:	b480      	push	{r7}
 800cdc4:	b087      	sub	sp, #28
 800cdc6:	af00      	add	r7, sp, #0
 800cdc8:	60f8      	str	r0, [r7, #12]
 800cdca:	460b      	mov	r3, r1
 800cdcc:	607a      	str	r2, [r7, #4]
 800cdce:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	32b0      	adds	r2, #176	@ 0xb0
 800cdda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdde:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d102      	bne.n	800cdec <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800cde6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cdea:	e011      	b.n	800ce10 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	3304      	adds	r3, #4
 800cdf0:	781b      	ldrb	r3, [r3, #0]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d104      	bne.n	800ce00 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800cdfe:	e003      	b.n	800ce08 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	60da      	str	r2, [r3, #12]

  return 0;
 800ce0e:	2300      	movs	r3, #0
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	371c      	adds	r7, #28
 800ce14:	46bd      	mov	sp, r7
 800ce16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1a:	4770      	bx	lr

0800ce1c <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b086      	sub	sp, #24
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	60f8      	str	r0, [r7, #12]
 800ce24:	460b      	mov	r3, r1
 800ce26:	607a      	str	r2, [r7, #4]
 800ce28:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	32b0      	adds	r2, #176	@ 0xb0
 800ce34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce38:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800ce3a:	7afb      	ldrb	r3, [r7, #11]
 800ce3c:	3326      	adds	r3, #38	@ 0x26
 800ce3e:	011b      	lsls	r3, r3, #4
 800ce40:	697a      	ldr	r2, [r7, #20]
 800ce42:	4413      	add	r3, r2
 800ce44:	3304      	adds	r3, #4
 800ce46:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d102      	bne.n	800ce54 <SCSI_Read10+0x38>
  {
    return -1;
 800ce4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ce52:	e089      	b.n	800cf68 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	7a1b      	ldrb	r3, [r3, #8]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d17b      	bne.n	800cf54 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800ce5c:	697b      	ldr	r3, [r7, #20]
 800ce5e:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800ce62:	b25b      	sxtb	r3, r3
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	db0a      	blt.n	800ce7e <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ce6e:	2320      	movs	r3, #32
 800ce70:	2205      	movs	r2, #5
 800ce72:	68f8      	ldr	r0, [r7, #12]
 800ce74:	f7ff ff05 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800ce78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ce7c:	e074      	b.n	800cf68 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ce7e:	697b      	ldr	r3, [r7, #20]
 800ce80:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d108      	bne.n	800ce9a <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ce88:	7af9      	ldrb	r1, [r7, #11]
 800ce8a:	233a      	movs	r3, #58	@ 0x3a
 800ce8c:	2202      	movs	r2, #2
 800ce8e:	68f8      	ldr	r0, [r7, #12]
 800ce90:	f7ff fef7 	bl	800cc82 <SCSI_SenseCode>

      return -1;
 800ce94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ce98:	e066      	b.n	800cf68 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cea0:	68fa      	ldr	r2, [r7, #12]
 800cea2:	33b0      	adds	r3, #176	@ 0xb0
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	4413      	add	r3, r2
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	689b      	ldr	r3, [r3, #8]
 800ceac:	7afa      	ldrb	r2, [r7, #11]
 800ceae:	4610      	mov	r0, r2
 800ceb0:	4798      	blx	r3
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d008      	beq.n	800ceca <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ceb8:	7af9      	ldrb	r1, [r7, #11]
 800ceba:	233a      	movs	r3, #58	@ 0x3a
 800cebc:	2202      	movs	r2, #2
 800cebe:	68f8      	ldr	r0, [r7, #12]
 800cec0:	f7ff fedf 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800cec4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cec8:	e04e      	b.n	800cf68 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	3302      	adds	r3, #2
 800cece:	781b      	ldrb	r3, [r3, #0]
 800ced0:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	3303      	adds	r3, #3
 800ced6:	781b      	ldrb	r3, [r3, #0]
 800ced8:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ceda:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	3304      	adds	r3, #4
 800cee0:	781b      	ldrb	r3, [r3, #0]
 800cee2:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800cee4:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800cee6:	687a      	ldr	r2, [r7, #4]
 800cee8:	3205      	adds	r2, #5
 800ceea:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800ceec:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	3307      	adds	r3, #7
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	021b      	lsls	r3, r3, #8
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	3208      	adds	r2, #8
 800cefe:	7812      	ldrb	r2, [r2, #0]
 800cf00:	431a      	orrs	r2, r3
 800cf02:	693b      	ldr	r3, [r7, #16]
 800cf04:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	689a      	ldr	r2, [r3, #8]
 800cf0a:	693b      	ldr	r3, [r7, #16]
 800cf0c:	68db      	ldr	r3, [r3, #12]
 800cf0e:	7af9      	ldrb	r1, [r7, #11]
 800cf10:	68f8      	ldr	r0, [r7, #12]
 800cf12:	f000 fb6d 	bl	800d5f0 <SCSI_CheckAddressRange>
 800cf16:	4603      	mov	r3, r0
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	da02      	bge.n	800cf22 <SCSI_Read10+0x106>
    {
      return -1; /* error */
 800cf1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf20:	e022      	b.n	800cf68 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800cf22:	697b      	ldr	r3, [r7, #20]
 800cf24:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	6939      	ldr	r1, [r7, #16]
 800cf2e:	8809      	ldrh	r1, [r1, #0]
 800cf30:	fb01 f303 	mul.w	r3, r1, r3
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d00a      	beq.n	800cf4e <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cf38:	697b      	ldr	r3, [r7, #20]
 800cf3a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cf3e:	2320      	movs	r3, #32
 800cf40:	2205      	movs	r2, #5
 800cf42:	68f8      	ldr	r0, [r7, #12]
 800cf44:	f7ff fe9d 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800cf48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf4c:	e00c      	b.n	800cf68 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	2202      	movs	r2, #2
 800cf52:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cf5a:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800cf5c:	7afb      	ldrb	r3, [r7, #11]
 800cf5e:	4619      	mov	r1, r3
 800cf60:	68f8      	ldr	r0, [r7, #12]
 800cf62:	f000 fb77 	bl	800d654 <SCSI_ProcessRead>
 800cf66:	4603      	mov	r3, r0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3718      	adds	r7, #24
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b086      	sub	sp, #24
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	60f8      	str	r0, [r7, #12]
 800cf78:	460b      	mov	r3, r1
 800cf7a:	607a      	str	r2, [r7, #4]
 800cf7c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	32b0      	adds	r2, #176	@ 0xb0
 800cf88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf8c:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800cf8e:	7afb      	ldrb	r3, [r7, #11]
 800cf90:	3326      	adds	r3, #38	@ 0x26
 800cf92:	011b      	lsls	r3, r3, #4
 800cf94:	697a      	ldr	r2, [r7, #20]
 800cf96:	4413      	add	r3, r2
 800cf98:	3304      	adds	r3, #4
 800cf9a:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d102      	bne.n	800cfa8 <SCSI_Read12+0x38>
  {
    return -1;
 800cfa2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cfa6:	e094      	b.n	800d0d2 <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	7a1b      	ldrb	r3, [r3, #8]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	f040 8086 	bne.w	800d0be <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800cfb8:	b25b      	sxtb	r3, r3
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	db0a      	blt.n	800cfd4 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cfc4:	2320      	movs	r3, #32
 800cfc6:	2205      	movs	r2, #5
 800cfc8:	68f8      	ldr	r0, [r7, #12]
 800cfca:	f7ff fe5a 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800cfce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cfd2:	e07e      	b.n	800d0d2 <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800cfda:	2b02      	cmp	r3, #2
 800cfdc:	d108      	bne.n	800cff0 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800cfde:	7af9      	ldrb	r1, [r7, #11]
 800cfe0:	233a      	movs	r3, #58	@ 0x3a
 800cfe2:	2202      	movs	r2, #2
 800cfe4:	68f8      	ldr	r0, [r7, #12]
 800cfe6:	f7ff fe4c 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800cfea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cfee:	e070      	b.n	800d0d2 <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cff6:	68fa      	ldr	r2, [r7, #12]
 800cff8:	33b0      	adds	r3, #176	@ 0xb0
 800cffa:	009b      	lsls	r3, r3, #2
 800cffc:	4413      	add	r3, r2
 800cffe:	685b      	ldr	r3, [r3, #4]
 800d000:	689b      	ldr	r3, [r3, #8]
 800d002:	7afa      	ldrb	r2, [r7, #11]
 800d004:	4610      	mov	r0, r2
 800d006:	4798      	blx	r3
 800d008:	4603      	mov	r3, r0
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d008      	beq.n	800d020 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d00e:	7af9      	ldrb	r1, [r7, #11]
 800d010:	233a      	movs	r3, #58	@ 0x3a
 800d012:	2202      	movs	r2, #2
 800d014:	68f8      	ldr	r0, [r7, #12]
 800d016:	f7ff fe34 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d01a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d01e:	e058      	b.n	800d0d2 <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	3302      	adds	r3, #2
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	3303      	adds	r3, #3
 800d02c:	781b      	ldrb	r3, [r3, #0]
 800d02e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d030:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	3304      	adds	r3, #4
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d03a:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d03c:	687a      	ldr	r2, [r7, #4]
 800d03e:	3205      	adds	r2, #5
 800d040:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800d042:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d044:	693b      	ldr	r3, [r7, #16]
 800d046:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	3306      	adds	r3, #6
 800d04c:	781b      	ldrb	r3, [r3, #0]
 800d04e:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	3307      	adds	r3, #7
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d058:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	3308      	adds	r3, #8
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800d062:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800d064:	687a      	ldr	r2, [r7, #4]
 800d066:	3209      	adds	r2, #9
 800d068:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800d06a:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	689a      	ldr	r2, [r3, #8]
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	7af9      	ldrb	r1, [r7, #11]
 800d07a:	68f8      	ldr	r0, [r7, #12]
 800d07c:	f000 fab8 	bl	800d5f0 <SCSI_CheckAddressRange>
 800d080:	4603      	mov	r3, r0
 800d082:	2b00      	cmp	r3, #0
 800d084:	da02      	bge.n	800d08c <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 800d086:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d08a:	e022      	b.n	800d0d2 <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	6939      	ldr	r1, [r7, #16]
 800d098:	8809      	ldrh	r1, [r1, #0]
 800d09a:	fb01 f303 	mul.w	r3, r1, r3
 800d09e:	429a      	cmp	r2, r3
 800d0a0:	d00a      	beq.n	800d0b8 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d0a8:	2320      	movs	r3, #32
 800d0aa:	2205      	movs	r2, #5
 800d0ac:	68f8      	ldr	r0, [r7, #12]
 800d0ae:	f7ff fde8 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d0b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d0b6:	e00c      	b.n	800d0d2 <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	2202      	movs	r2, #2
 800d0bc:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d0be:	697b      	ldr	r3, [r7, #20]
 800d0c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d0c4:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800d0c6:	7afb      	ldrb	r3, [r7, #11]
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	68f8      	ldr	r0, [r7, #12]
 800d0cc:	f000 fac2 	bl	800d654 <SCSI_ProcessRead>
 800d0d0:	4603      	mov	r3, r0
}
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	3718      	adds	r7, #24
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
	...

0800d0dc <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b088      	sub	sp, #32
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	60f8      	str	r0, [r7, #12]
 800d0e4:	460b      	mov	r3, r1
 800d0e6:	607a      	str	r2, [r7, #4]
 800d0e8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	32b0      	adds	r2, #176	@ 0xb0
 800d0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0f8:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d0fa:	7afb      	ldrb	r3, [r7, #11]
 800d0fc:	3326      	adds	r3, #38	@ 0x26
 800d0fe:	011b      	lsls	r3, r3, #4
 800d100:	69fa      	ldr	r2, [r7, #28]
 800d102:	4413      	add	r3, r2
 800d104:	3304      	adds	r3, #4
 800d106:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 800d108:	69fb      	ldr	r3, [r7, #28]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d102      	bne.n	800d114 <SCSI_Write10+0x38>
  {
    return -1;
 800d10e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d112:	e0b4      	b.n	800d27e <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d114:	69fb      	ldr	r3, [r7, #28]
 800d116:	7a1b      	ldrb	r3, [r3, #8]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f040 80aa 	bne.w	800d272 <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d11e:	69fb      	ldr	r3, [r7, #28]
 800d120:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d124:	2b00      	cmp	r3, #0
 800d126:	d10a      	bne.n	800d13e <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d128:	69fb      	ldr	r3, [r7, #28]
 800d12a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d12e:	2320      	movs	r3, #32
 800d130:	2205      	movs	r2, #5
 800d132:	68f8      	ldr	r0, [r7, #12]
 800d134:	f7ff fda5 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d13c:	e09f      	b.n	800d27e <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d13e:	69fb      	ldr	r3, [r7, #28]
 800d140:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d144:	b25b      	sxtb	r3, r3
 800d146:	2b00      	cmp	r3, #0
 800d148:	da0a      	bge.n	800d160 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d14a:	69fb      	ldr	r3, [r7, #28]
 800d14c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d150:	2320      	movs	r3, #32
 800d152:	2205      	movs	r2, #5
 800d154:	68f8      	ldr	r0, [r7, #12]
 800d156:	f7ff fd94 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d15a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d15e:	e08e      	b.n	800d27e <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d166:	68fa      	ldr	r2, [r7, #12]
 800d168:	33b0      	adds	r3, #176	@ 0xb0
 800d16a:	009b      	lsls	r3, r3, #2
 800d16c:	4413      	add	r3, r2
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	689b      	ldr	r3, [r3, #8]
 800d172:	7afa      	ldrb	r2, [r7, #11]
 800d174:	4610      	mov	r0, r2
 800d176:	4798      	blx	r3
 800d178:	4603      	mov	r3, r0
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d008      	beq.n	800d190 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d17e:	7af9      	ldrb	r1, [r7, #11]
 800d180:	233a      	movs	r3, #58	@ 0x3a
 800d182:	2202      	movs	r2, #2
 800d184:	68f8      	ldr	r0, [r7, #12]
 800d186:	f7ff fd7c 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d18a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d18e:	e076      	b.n	800d27e <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d196:	68fa      	ldr	r2, [r7, #12]
 800d198:	33b0      	adds	r3, #176	@ 0xb0
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4413      	add	r3, r2
 800d19e:	685b      	ldr	r3, [r3, #4]
 800d1a0:	68db      	ldr	r3, [r3, #12]
 800d1a2:	7afa      	ldrb	r2, [r7, #11]
 800d1a4:	4610      	mov	r0, r2
 800d1a6:	4798      	blx	r3
 800d1a8:	4603      	mov	r3, r0
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d008      	beq.n	800d1c0 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d1ae:	7af9      	ldrb	r1, [r7, #11]
 800d1b0:	2327      	movs	r3, #39	@ 0x27
 800d1b2:	2202      	movs	r2, #2
 800d1b4:	68f8      	ldr	r0, [r7, #12]
 800d1b6:	f7ff fd64 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d1ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d1be:	e05e      	b.n	800d27e <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	3302      	adds	r3, #2
 800d1c4:	781b      	ldrb	r3, [r3, #0]
 800d1c6:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	3303      	adds	r3, #3
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d1d0:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	3304      	adds	r3, #4
 800d1d6:	781b      	ldrb	r3, [r3, #0]
 800d1d8:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d1da:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d1dc:	687a      	ldr	r2, [r7, #4]
 800d1de:	3205      	adds	r2, #5
 800d1e0:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800d1e2:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d1e4:	69bb      	ldr	r3, [r7, #24]
 800d1e6:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	3307      	adds	r3, #7
 800d1ec:	781b      	ldrb	r3, [r3, #0]
 800d1ee:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 800d1f0:	687a      	ldr	r2, [r7, #4]
 800d1f2:	3208      	adds	r2, #8
 800d1f4:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800d1f6:	431a      	orrs	r2, r3
 800d1f8:	69bb      	ldr	r3, [r7, #24]
 800d1fa:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d1fc:	69bb      	ldr	r3, [r7, #24]
 800d1fe:	689a      	ldr	r2, [r3, #8]
 800d200:	69bb      	ldr	r3, [r7, #24]
 800d202:	68db      	ldr	r3, [r3, #12]
 800d204:	7af9      	ldrb	r1, [r7, #11]
 800d206:	68f8      	ldr	r0, [r7, #12]
 800d208:	f000 f9f2 	bl	800d5f0 <SCSI_CheckAddressRange>
 800d20c:	4603      	mov	r3, r0
 800d20e:	2b00      	cmp	r3, #0
 800d210:	da02      	bge.n	800d218 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 800d212:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d216:	e032      	b.n	800d27e <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 800d218:	69bb      	ldr	r3, [r7, #24]
 800d21a:	68db      	ldr	r3, [r3, #12]
 800d21c:	69ba      	ldr	r2, [r7, #24]
 800d21e:	8812      	ldrh	r2, [r2, #0]
 800d220:	fb02 f303 	mul.w	r3, r2, r3
 800d224:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d226:	69fb      	ldr	r3, [r7, #28]
 800d228:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d22c:	697a      	ldr	r2, [r7, #20]
 800d22e:	429a      	cmp	r2, r3
 800d230:	d00a      	beq.n	800d248 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d232:	69fb      	ldr	r3, [r7, #28]
 800d234:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d238:	2320      	movs	r3, #32
 800d23a:	2205      	movs	r2, #5
 800d23c:	68f8      	ldr	r0, [r7, #12]
 800d23e:	f7ff fd20 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d242:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d246:	e01a      	b.n	800d27e <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d248:	697b      	ldr	r3, [r7, #20]
 800d24a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d24e:	bf28      	it	cs
 800d250:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d254:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d256:	69fb      	ldr	r3, [r7, #28]
 800d258:	2201      	movs	r2, #1
 800d25a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800d25c:	4b0a      	ldr	r3, [pc, #40]	@ (800d288 <SCSI_Write10+0x1ac>)
 800d25e:	7819      	ldrb	r1, [r3, #0]
 800d260:	69fb      	ldr	r3, [r7, #28]
 800d262:	f103 0210 	add.w	r2, r3, #16
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	68f8      	ldr	r0, [r7, #12]
 800d26a:	f00b f8ba 	bl	80183e2 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800d26e:	2300      	movs	r3, #0
 800d270:	e005      	b.n	800d27e <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 800d272:	7afb      	ldrb	r3, [r7, #11]
 800d274:	4619      	mov	r1, r3
 800d276:	68f8      	ldr	r0, [r7, #12]
 800d278:	f000 fa6e 	bl	800d758 <SCSI_ProcessWrite>
 800d27c:	4603      	mov	r3, r0
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3720      	adds	r7, #32
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop
 800d288:	2000006f 	.word	0x2000006f

0800d28c <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b088      	sub	sp, #32
 800d290:	af00      	add	r7, sp, #0
 800d292:	60f8      	str	r0, [r7, #12]
 800d294:	460b      	mov	r3, r1
 800d296:	607a      	str	r2, [r7, #4]
 800d298:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	32b0      	adds	r2, #176	@ 0xb0
 800d2a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2a8:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d2aa:	7afb      	ldrb	r3, [r7, #11]
 800d2ac:	3326      	adds	r3, #38	@ 0x26
 800d2ae:	011b      	lsls	r3, r3, #4
 800d2b0:	69fa      	ldr	r2, [r7, #28]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	3304      	adds	r3, #4
 800d2b6:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 800d2b8:	69fb      	ldr	r3, [r7, #28]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d102      	bne.n	800d2c4 <SCSI_Write12+0x38>
  {
    return -1;
 800d2be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d2c2:	e0c4      	b.n	800d44e <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d2c4:	69fb      	ldr	r3, [r7, #28]
 800d2c6:	7a1b      	ldrb	r3, [r3, #8]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f040 80ba 	bne.w	800d442 <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d2ce:	69fb      	ldr	r3, [r7, #28]
 800d2d0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d10a      	bne.n	800d2ee <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d2d8:	69fb      	ldr	r3, [r7, #28]
 800d2da:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d2de:	2320      	movs	r3, #32
 800d2e0:	2205      	movs	r2, #5
 800d2e2:	68f8      	ldr	r0, [r7, #12]
 800d2e4:	f7ff fccd 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d2e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d2ec:	e0af      	b.n	800d44e <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d2ee:	69fb      	ldr	r3, [r7, #28]
 800d2f0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d2f4:	b25b      	sxtb	r3, r3
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	da0a      	bge.n	800d310 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d2fa:	69fb      	ldr	r3, [r7, #28]
 800d2fc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d300:	2320      	movs	r3, #32
 800d302:	2205      	movs	r2, #5
 800d304:	68f8      	ldr	r0, [r7, #12]
 800d306:	f7ff fcbc 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d30a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d30e:	e09e      	b.n	800d44e <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	33b0      	adds	r3, #176	@ 0xb0
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	4413      	add	r3, r2
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	689b      	ldr	r3, [r3, #8]
 800d322:	7afa      	ldrb	r2, [r7, #11]
 800d324:	4610      	mov	r0, r2
 800d326:	4798      	blx	r3
 800d328:	4603      	mov	r3, r0
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00b      	beq.n	800d346 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d32e:	7af9      	ldrb	r1, [r7, #11]
 800d330:	233a      	movs	r3, #58	@ 0x3a
 800d332:	2202      	movs	r2, #2
 800d334:	68f8      	ldr	r0, [r7, #12]
 800d336:	f7ff fca4 	bl	800cc82 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800d33a:	69fb      	ldr	r3, [r7, #28]
 800d33c:	2205      	movs	r2, #5
 800d33e:	721a      	strb	r2, [r3, #8]
      return -1;
 800d340:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d344:	e083      	b.n	800d44e <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d34c:	68fa      	ldr	r2, [r7, #12]
 800d34e:	33b0      	adds	r3, #176	@ 0xb0
 800d350:	009b      	lsls	r3, r3, #2
 800d352:	4413      	add	r3, r2
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	68db      	ldr	r3, [r3, #12]
 800d358:	7afa      	ldrb	r2, [r7, #11]
 800d35a:	4610      	mov	r0, r2
 800d35c:	4798      	blx	r3
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d00b      	beq.n	800d37c <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d364:	7af9      	ldrb	r1, [r7, #11]
 800d366:	2327      	movs	r3, #39	@ 0x27
 800d368:	2202      	movs	r2, #2
 800d36a:	68f8      	ldr	r0, [r7, #12]
 800d36c:	f7ff fc89 	bl	800cc82 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800d370:	69fb      	ldr	r3, [r7, #28]
 800d372:	2205      	movs	r2, #5
 800d374:	721a      	strb	r2, [r3, #8]
      return -1;
 800d376:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d37a:	e068      	b.n	800d44e <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	3302      	adds	r3, #2
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	3303      	adds	r3, #3
 800d388:	781b      	ldrb	r3, [r3, #0]
 800d38a:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d38c:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	3304      	adds	r3, #4
 800d392:	781b      	ldrb	r3, [r3, #0]
 800d394:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d396:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d398:	687a      	ldr	r2, [r7, #4]
 800d39a:	3205      	adds	r2, #5
 800d39c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800d39e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d3a0:	69bb      	ldr	r3, [r7, #24]
 800d3a2:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	3306      	adds	r3, #6
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	3307      	adds	r3, #7
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d3b4:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	3308      	adds	r3, #8
 800d3ba:	781b      	ldrb	r3, [r3, #0]
 800d3bc:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800d3be:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800d3c0:	687a      	ldr	r2, [r7, #4]
 800d3c2:	3209      	adds	r2, #9
 800d3c4:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800d3c6:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d3c8:	69bb      	ldr	r3, [r7, #24]
 800d3ca:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d3cc:	69bb      	ldr	r3, [r7, #24]
 800d3ce:	689a      	ldr	r2, [r3, #8]
 800d3d0:	69bb      	ldr	r3, [r7, #24]
 800d3d2:	68db      	ldr	r3, [r3, #12]
 800d3d4:	7af9      	ldrb	r1, [r7, #11]
 800d3d6:	68f8      	ldr	r0, [r7, #12]
 800d3d8:	f000 f90a 	bl	800d5f0 <SCSI_CheckAddressRange>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	da02      	bge.n	800d3e8 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 800d3e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d3e6:	e032      	b.n	800d44e <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 800d3e8:	69bb      	ldr	r3, [r7, #24]
 800d3ea:	68db      	ldr	r3, [r3, #12]
 800d3ec:	69ba      	ldr	r2, [r7, #24]
 800d3ee:	8812      	ldrh	r2, [r2, #0]
 800d3f0:	fb02 f303 	mul.w	r3, r2, r3
 800d3f4:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d3f6:	69fb      	ldr	r3, [r7, #28]
 800d3f8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d3fc:	697a      	ldr	r2, [r7, #20]
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d00a      	beq.n	800d418 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d402:	69fb      	ldr	r3, [r7, #28]
 800d404:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d408:	2320      	movs	r3, #32
 800d40a:	2205      	movs	r2, #5
 800d40c:	68f8      	ldr	r0, [r7, #12]
 800d40e:	f7ff fc38 	bl	800cc82 <SCSI_SenseCode>
      return -1;
 800d412:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d416:	e01a      	b.n	800d44e <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d41e:	bf28      	it	cs
 800d420:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d424:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d426:	69fb      	ldr	r3, [r7, #28]
 800d428:	2201      	movs	r2, #1
 800d42a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800d42c:	4b0a      	ldr	r3, [pc, #40]	@ (800d458 <SCSI_Write12+0x1cc>)
 800d42e:	7819      	ldrb	r1, [r3, #0]
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	f103 0210 	add.w	r2, r3, #16
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	68f8      	ldr	r0, [r7, #12]
 800d43a:	f00a ffd2 	bl	80183e2 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800d43e:	2300      	movs	r3, #0
 800d440:	e005      	b.n	800d44e <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 800d442:	7afb      	ldrb	r3, [r7, #11]
 800d444:	4619      	mov	r1, r3
 800d446:	68f8      	ldr	r0, [r7, #12]
 800d448:	f000 f986 	bl	800d758 <SCSI_ProcessWrite>
 800d44c:	4603      	mov	r3, r0
}
 800d44e:	4618      	mov	r0, r3
 800d450:	3720      	adds	r7, #32
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}
 800d456:	bf00      	nop
 800d458:	2000006f 	.word	0x2000006f

0800d45c <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b086      	sub	sp, #24
 800d460:	af00      	add	r7, sp, #0
 800d462:	60f8      	str	r0, [r7, #12]
 800d464:	460b      	mov	r3, r1
 800d466:	607a      	str	r2, [r7, #4]
 800d468:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	32b0      	adds	r2, #176	@ 0xb0
 800d474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d478:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d47a:	7afb      	ldrb	r3, [r7, #11]
 800d47c:	3326      	adds	r3, #38	@ 0x26
 800d47e:	011b      	lsls	r3, r3, #4
 800d480:	697a      	ldr	r2, [r7, #20]
 800d482:	4413      	add	r3, r2
 800d484:	3304      	adds	r3, #4
 800d486:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d102      	bne.n	800d494 <SCSI_Verify10+0x38>
  {
    return -1;
 800d48e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d492:	e021      	b.n	800d4d8 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	3301      	adds	r3, #1
 800d498:	781b      	ldrb	r3, [r3, #0]
 800d49a:	f003 0302 	and.w	r3, r3, #2
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d008      	beq.n	800d4b4 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800d4a2:	7af9      	ldrb	r1, [r7, #11]
 800d4a4:	2324      	movs	r3, #36	@ 0x24
 800d4a6:	2205      	movs	r2, #5
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f7ff fbea 	bl	800cc82 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800d4ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d4b2:	e011      	b.n	800d4d8 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	689a      	ldr	r2, [r3, #8]
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	68db      	ldr	r3, [r3, #12]
 800d4bc:	7af9      	ldrb	r1, [r7, #11]
 800d4be:	68f8      	ldr	r0, [r7, #12]
 800d4c0:	f000 f896 	bl	800d5f0 <SCSI_CheckAddressRange>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	da02      	bge.n	800d4d0 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 800d4ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d4ce:	e003      	b.n	800d4d8 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 800d4d0:	697b      	ldr	r3, [r7, #20]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	60da      	str	r2, [r3, #12]

  return 0;
 800d4d6:	2300      	movs	r3, #0
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3718      	adds	r7, #24
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b088      	sub	sp, #32
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	607a      	str	r2, [r7, #4]
 800d4ec:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	32b0      	adds	r2, #176	@ 0xb0
 800d4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4fc:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800d4fe:	69bb      	ldr	r3, [r7, #24]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d102      	bne.n	800d50a <SCSI_ReportLuns+0x2a>
  {
    return -1;
 800d504:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d508:	e038      	b.n	800d57c <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 800d50a:	2218      	movs	r2, #24
 800d50c:	2100      	movs	r1, #0
 800d50e:	481d      	ldr	r0, [pc, #116]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d510:	f00b f9ba 	bl	8018888 <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 800d514:	69bb      	ldr	r3, [r7, #24]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	3301      	adds	r3, #1
 800d51a:	00db      	lsls	r3, r3, #3
 800d51c:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 800d51e:	697b      	ldr	r3, [r7, #20]
 800d520:	0e1b      	lsrs	r3, r3, #24
 800d522:	b2da      	uxtb	r2, r3
 800d524:	4b17      	ldr	r3, [pc, #92]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d526:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 800d528:	697b      	ldr	r3, [r7, #20]
 800d52a:	0c1b      	lsrs	r3, r3, #16
 800d52c:	b2da      	uxtb	r2, r3
 800d52e:	4b15      	ldr	r3, [pc, #84]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d530:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 800d532:	697b      	ldr	r3, [r7, #20]
 800d534:	0a1b      	lsrs	r3, r3, #8
 800d536:	b2da      	uxtb	r2, r3
 800d538:	4b12      	ldr	r3, [pc, #72]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d53a:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 800d53c:	697b      	ldr	r3, [r7, #20]
 800d53e:	b2da      	uxtb	r2, r3
 800d540:	4b10      	ldr	r3, [pc, #64]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d542:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 800d544:	2300      	movs	r3, #0
 800d546:	77fb      	strb	r3, [r7, #31]
 800d548:	e008      	b.n	800d55c <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 800d54a:	7ffb      	ldrb	r3, [r7, #31]
 800d54c:	00db      	lsls	r3, r3, #3
 800d54e:	3309      	adds	r3, #9
 800d550:	490c      	ldr	r1, [pc, #48]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d552:	7ffa      	ldrb	r2, [r7, #31]
 800d554:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 800d556:	7ffb      	ldrb	r3, [r7, #31]
 800d558:	3301      	adds	r3, #1
 800d55a:	77fb      	strb	r3, [r7, #31]
 800d55c:	7ffa      	ldrb	r2, [r7, #31]
 800d55e:	69bb      	ldr	r3, [r7, #24]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	429a      	cmp	r2, r3
 800d564:	d9f1      	bls.n	800d54a <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 800d566:	697b      	ldr	r3, [r7, #20]
 800d568:	3308      	adds	r3, #8
 800d56a:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	b29b      	uxth	r3, r3
 800d570:	461a      	mov	r2, r3
 800d572:	4904      	ldr	r1, [pc, #16]	@ (800d584 <SCSI_ReportLuns+0xa4>)
 800d574:	69b8      	ldr	r0, [r7, #24]
 800d576:	f000 f97f 	bl	800d878 <SCSI_UpdateBotData>

  return 0;
 800d57a:	2300      	movs	r3, #0
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3720      	adds	r7, #32
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}
 800d584:	20002944 	.word	0x20002944

0800d588 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b086      	sub	sp, #24
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	60f8      	str	r0, [r7, #12]
 800d590:	460b      	mov	r3, r1
 800d592:	607a      	str	r2, [r7, #4]
 800d594:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	32b0      	adds	r2, #176	@ 0xb0
 800d5a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5a4:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	3303      	adds	r3, #3
 800d5aa:	781b      	ldrb	r3, [r3, #0]
 800d5ac:	b21b      	sxth	r3, r3
 800d5ae:	021b      	lsls	r3, r3, #8
 800d5b0:	b21a      	sxth	r2, r3
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	3304      	adds	r3, #4
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	b21b      	sxth	r3, r3
 800d5ba:	4313      	orrs	r3, r2
 800d5bc:	b21b      	sxth	r3, r3
 800d5be:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 800d5c0:	8afb      	ldrh	r3, [r7, #22]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d101      	bne.n	800d5ca <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	e00b      	b.n	800d5e2 <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 800d5ca:	8afb      	ldrh	r3, [r7, #22]
 800d5cc:	2b08      	cmp	r3, #8
 800d5ce:	d901      	bls.n	800d5d4 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 800d5d0:	2308      	movs	r3, #8
 800d5d2:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 800d5d4:	8afb      	ldrh	r3, [r7, #22]
 800d5d6:	461a      	mov	r2, r3
 800d5d8:	4904      	ldr	r1, [pc, #16]	@ (800d5ec <SCSI_ReceiveDiagnosticResults+0x64>)
 800d5da:	6938      	ldr	r0, [r7, #16]
 800d5dc:	f000 f94c 	bl	800d878 <SCSI_UpdateBotData>

  return 0;
 800d5e0:	2300      	movs	r3, #0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3718      	adds	r7, #24
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}
 800d5ea:	bf00      	nop
 800d5ec:	2000293c 	.word	0x2000293c

0800d5f0 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b086      	sub	sp, #24
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	60f8      	str	r0, [r7, #12]
 800d5f8:	607a      	str	r2, [r7, #4]
 800d5fa:	603b      	str	r3, [r7, #0]
 800d5fc:	460b      	mov	r3, r1
 800d5fe:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	32b0      	adds	r2, #176	@ 0xb0
 800d60a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d60e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d610:	7afb      	ldrb	r3, [r7, #11]
 800d612:	3326      	adds	r3, #38	@ 0x26
 800d614:	011b      	lsls	r3, r3, #4
 800d616:	697a      	ldr	r2, [r7, #20]
 800d618:	4413      	add	r3, r2
 800d61a:	3304      	adds	r3, #4
 800d61c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d61e:	697b      	ldr	r3, [r7, #20]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d102      	bne.n	800d62a <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 800d624:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d628:	e010      	b.n	800d64c <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 800d62a:	687a      	ldr	r2, [r7, #4]
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	441a      	add	r2, r3
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	429a      	cmp	r2, r3
 800d636:	d908      	bls.n	800d64a <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800d638:	7af9      	ldrb	r1, [r7, #11]
 800d63a:	2321      	movs	r3, #33	@ 0x21
 800d63c:	2205      	movs	r2, #5
 800d63e:	68f8      	ldr	r0, [r7, #12]
 800d640:	f7ff fb1f 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800d644:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d648:	e000      	b.n	800d64c <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 800d64a:	2300      	movs	r3, #0
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3718      	adds	r7, #24
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800d654:	b590      	push	{r4, r7, lr}
 800d656:	b087      	sub	sp, #28
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	460b      	mov	r3, r1
 800d65e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	32b0      	adds	r2, #176	@ 0xb0
 800d66a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d66e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d670:	78fb      	ldrb	r3, [r7, #3]
 800d672:	3326      	adds	r3, #38	@ 0x26
 800d674:	011b      	lsls	r3, r3, #4
 800d676:	697a      	ldr	r2, [r7, #20]
 800d678:	4413      	add	r3, r2
 800d67a:	3304      	adds	r3, #4
 800d67c:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d102      	bne.n	800d68a <SCSI_ProcessRead+0x36>
  {
    return -1;
 800d684:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d688:	e05f      	b.n	800d74a <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800d68a:	693b      	ldr	r3, [r7, #16]
 800d68c:	68db      	ldr	r3, [r3, #12]
 800d68e:	693a      	ldr	r2, [r7, #16]
 800d690:	8812      	ldrh	r2, [r2, #0]
 800d692:	fb02 f303 	mul.w	r3, r2, r3
 800d696:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d69e:	bf28      	it	cs
 800d6a0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d6a4:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d6ac:	687a      	ldr	r2, [r7, #4]
 800d6ae:	33b0      	adds	r3, #176	@ 0xb0
 800d6b0:	009b      	lsls	r3, r3, #2
 800d6b2:	4413      	add	r3, r2
 800d6b4:	685b      	ldr	r3, [r3, #4]
 800d6b6:	691c      	ldr	r4, [r3, #16]
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	f103 0110 	add.w	r1, r3, #16
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	881b      	ldrh	r3, [r3, #0]
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800d6ce:	b29b      	uxth	r3, r3
 800d6d0:	78f8      	ldrb	r0, [r7, #3]
 800d6d2:	47a0      	blx	r4
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	da08      	bge.n	800d6ec <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800d6da:	78f9      	ldrb	r1, [r7, #3]
 800d6dc:	2311      	movs	r3, #17
 800d6de:	2204      	movs	r2, #4
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f7ff face 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800d6e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d6ea:	e02e      	b.n	800d74a <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800d6ec:	4b19      	ldr	r3, [pc, #100]	@ (800d754 <SCSI_ProcessRead+0x100>)
 800d6ee:	7819      	ldrb	r1, [r3, #0]
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	f103 0210 	add.w	r2, r3, #16
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f00a fe51 	bl	80183a0 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800d6fe:	693b      	ldr	r3, [r7, #16]
 800d700:	689a      	ldr	r2, [r3, #8]
 800d702:	693b      	ldr	r3, [r7, #16]
 800d704:	881b      	ldrh	r3, [r3, #0]
 800d706:	4619      	mov	r1, r3
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d70e:	441a      	add	r2, r3
 800d710:	693b      	ldr	r3, [r7, #16]
 800d712:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800d714:	693b      	ldr	r3, [r7, #16]
 800d716:	68da      	ldr	r2, [r3, #12]
 800d718:	693b      	ldr	r3, [r7, #16]
 800d71a:	881b      	ldrh	r3, [r3, #0]
 800d71c:	4619      	mov	r1, r3
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	fbb3 f3f1 	udiv	r3, r3, r1
 800d724:	1ad2      	subs	r2, r2, r3
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	1ad2      	subs	r2, r2, r3
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800d73a:	693b      	ldr	r3, [r7, #16]
 800d73c:	68db      	ldr	r3, [r3, #12]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d102      	bne.n	800d748 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800d742:	697b      	ldr	r3, [r7, #20]
 800d744:	2203      	movs	r2, #3
 800d746:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800d748:	2300      	movs	r3, #0
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	371c      	adds	r7, #28
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd90      	pop	{r4, r7, pc}
 800d752:	bf00      	nop
 800d754:	2000006e 	.word	0x2000006e

0800d758 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800d758:	b590      	push	{r4, r7, lr}
 800d75a:	b087      	sub	sp, #28
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
 800d760:	460b      	mov	r3, r1
 800d762:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	32b0      	adds	r2, #176	@ 0xb0
 800d76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d772:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d774:	78fb      	ldrb	r3, [r7, #3]
 800d776:	3326      	adds	r3, #38	@ 0x26
 800d778:	011b      	lsls	r3, r3, #4
 800d77a:	697a      	ldr	r2, [r7, #20]
 800d77c:	4413      	add	r3, r2
 800d77e:	3304      	adds	r3, #4
 800d780:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d102      	bne.n	800d78e <SCSI_ProcessWrite+0x36>
  {
    return -1;
 800d788:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d78c:	e06d      	b.n	800d86a <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800d78e:	693b      	ldr	r3, [r7, #16]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	693a      	ldr	r2, [r7, #16]
 800d794:	8812      	ldrh	r2, [r2, #0]
 800d796:	fb02 f303 	mul.w	r3, r2, r3
 800d79a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7a2:	bf28      	it	cs
 800d7a4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d7a8:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	33b0      	adds	r3, #176	@ 0xb0
 800d7b4:	009b      	lsls	r3, r3, #2
 800d7b6:	4413      	add	r3, r2
 800d7b8:	685b      	ldr	r3, [r3, #4]
 800d7ba:	695c      	ldr	r4, [r3, #20]
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	f103 0110 	add.w	r1, r3, #16
 800d7c2:	693b      	ldr	r3, [r7, #16]
 800d7c4:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 800d7c6:	693b      	ldr	r3, [r7, #16]
 800d7c8:	881b      	ldrh	r3, [r3, #0]
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	78f8      	ldrb	r0, [r7, #3]
 800d7d6:	47a0      	blx	r4
 800d7d8:	4603      	mov	r3, r0
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	da08      	bge.n	800d7f0 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800d7de:	78f9      	ldrb	r1, [r7, #3]
 800d7e0:	2303      	movs	r3, #3
 800d7e2:	2204      	movs	r2, #4
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f7ff fa4c 	bl	800cc82 <SCSI_SenseCode>
    return -1;
 800d7ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d7ee:	e03c      	b.n	800d86a <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800d7f0:	693b      	ldr	r3, [r7, #16]
 800d7f2:	689a      	ldr	r2, [r3, #8]
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	881b      	ldrh	r3, [r3, #0]
 800d7f8:	4619      	mov	r1, r3
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	fbb3 f3f1 	udiv	r3, r3, r1
 800d800:	441a      	add	r2, r3
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800d806:	693b      	ldr	r3, [r7, #16]
 800d808:	68da      	ldr	r2, [r3, #12]
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	881b      	ldrh	r3, [r3, #0]
 800d80e:	4619      	mov	r1, r3
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	fbb3 f3f1 	udiv	r3, r3, r1
 800d816:	1ad2      	subs	r2, r2, r3
 800d818:	693b      	ldr	r3, [r7, #16]
 800d81a:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	1ad2      	subs	r2, r2, r3
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800d82c:	693b      	ldr	r3, [r7, #16]
 800d82e:	68db      	ldr	r3, [r3, #12]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d104      	bne.n	800d83e <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800d834:	2100      	movs	r1, #0
 800d836:	6878      	ldr	r0, [r7, #4]
 800d838:	f7fe fc26 	bl	800c088 <MSC_BOT_SendCSW>
 800d83c:	e014      	b.n	800d868 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 800d83e:	693b      	ldr	r3, [r7, #16]
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	693a      	ldr	r2, [r7, #16]
 800d844:	8812      	ldrh	r2, [r2, #0]
 800d846:	fb02 f303 	mul.w	r3, r2, r3
 800d84a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d84e:	bf28      	it	cs
 800d850:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d854:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800d856:	4b07      	ldr	r3, [pc, #28]	@ (800d874 <SCSI_ProcessWrite+0x11c>)
 800d858:	7819      	ldrb	r1, [r3, #0]
 800d85a:	697b      	ldr	r3, [r7, #20]
 800d85c:	f103 0210 	add.w	r2, r3, #16
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f00a fdbd 	bl	80183e2 <USBD_LL_PrepareReceive>
  }

  return 0;
 800d868:	2300      	movs	r3, #0
}
 800d86a:	4618      	mov	r0, r3
 800d86c:	371c      	adds	r7, #28
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd90      	pop	{r4, r7, pc}
 800d872:	bf00      	nop
 800d874:	2000006f 	.word	0x2000006f

0800d878 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800d878:	b480      	push	{r7}
 800d87a:	b087      	sub	sp, #28
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	60f8      	str	r0, [r7, #12]
 800d880:	60b9      	str	r1, [r7, #8]
 800d882:	4613      	mov	r3, r2
 800d884:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800d886:	88fb      	ldrh	r3, [r7, #6]
 800d888:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d102      	bne.n	800d896 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800d890:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d894:	e013      	b.n	800d8be <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800d896:	8afa      	ldrh	r2, [r7, #22]
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800d89c:	e00b      	b.n	800d8b6 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800d89e:	8afb      	ldrh	r3, [r7, #22]
 800d8a0:	3b01      	subs	r3, #1
 800d8a2:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800d8a4:	8afb      	ldrh	r3, [r7, #22]
 800d8a6:	68ba      	ldr	r2, [r7, #8]
 800d8a8:	441a      	add	r2, r3
 800d8aa:	8afb      	ldrh	r3, [r7, #22]
 800d8ac:	7811      	ldrb	r1, [r2, #0]
 800d8ae:	68fa      	ldr	r2, [r7, #12]
 800d8b0:	4413      	add	r3, r2
 800d8b2:	460a      	mov	r2, r1
 800d8b4:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800d8b6:	8afb      	ldrh	r3, [r7, #22]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d1f0      	bne.n	800d89e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800d8bc:	2300      	movs	r3, #0
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	371c      	adds	r7, #28
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c8:	4770      	bx	lr

0800d8ca <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d8ca:	b580      	push	{r7, lr}
 800d8cc:	b086      	sub	sp, #24
 800d8ce:	af00      	add	r7, sp, #0
 800d8d0:	60f8      	str	r0, [r7, #12]
 800d8d2:	60b9      	str	r1, [r7, #8]
 800d8d4:	4613      	mov	r3, r2
 800d8d6:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d101      	bne.n	800d8e2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d8de:	2303      	movs	r3, #3
 800d8e0:	e01f      	b.n	800d922 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d8fa:	68bb      	ldr	r3, [r7, #8]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d003      	beq.n	800d908 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	68ba      	ldr	r2, [r7, #8]
 800d904:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	2201      	movs	r2, #1
 800d90c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	79fa      	ldrb	r2, [r7, #7]
 800d914:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d916:	68f8      	ldr	r0, [r7, #12]
 800d918:	f00a fbee 	bl	80180f8 <USBD_LL_Init>
 800d91c:	4603      	mov	r3, r0
 800d91e:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d920:	7dfb      	ldrb	r3, [r7, #23]
}
 800d922:	4618      	mov	r0, r3
 800d924:	3718      	adds	r7, #24
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}

0800d92a <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d92a:	b580      	push	{r7, lr}
 800d92c:	b084      	sub	sp, #16
 800d92e:	af00      	add	r7, sp, #0
 800d930:	6078      	str	r0, [r7, #4]
 800d932:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d934:	2300      	movs	r3, #0
 800d936:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d101      	bne.n	800d942 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d93e:	2303      	movs	r3, #3
 800d940:	e025      	b.n	800d98e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	683a      	ldr	r2, [r7, #0]
 800d946:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	32ae      	adds	r2, #174	@ 0xae
 800d954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d00f      	beq.n	800d97e <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	32ae      	adds	r2, #174	@ 0xae
 800d968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d96c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d96e:	f107 020e 	add.w	r2, r7, #14
 800d972:	4610      	mov	r0, r2
 800d974:	4798      	blx	r3
 800d976:	4602      	mov	r2, r0
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d984:	1c5a      	adds	r2, r3, #1
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b082      	sub	sp, #8
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	f00a fbf6 	bl	8018190 <USBD_LL_Start>
 800d9a4:	4603      	mov	r3, r0
}
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	3708      	adds	r7, #8
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	bd80      	pop	{r7, pc}

0800d9ae <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d9ae:	b480      	push	{r7}
 800d9b0:	b083      	sub	sp, #12
 800d9b2:	af00      	add	r7, sp, #0
 800d9b4:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d9b6:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	370c      	adds	r7, #12
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b084      	sub	sp, #16
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
 800d9cc:	460b      	mov	r3, r1
 800d9ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d009      	beq.n	800d9f2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	78fa      	ldrb	r2, [r7, #3]
 800d9e8:	4611      	mov	r1, r2
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	4798      	blx	r3
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d9f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3710      	adds	r7, #16
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}

0800d9fc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d9fc:	b580      	push	{r7, lr}
 800d9fe:	b084      	sub	sp, #16
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
 800da04:	460b      	mov	r3, r1
 800da06:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800da08:	2300      	movs	r3, #0
 800da0a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	78fa      	ldrb	r2, [r7, #3]
 800da16:	4611      	mov	r1, r2
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	4798      	blx	r3
 800da1c:	4603      	mov	r3, r0
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d001      	beq.n	800da26 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800da22:	2303      	movs	r3, #3
 800da24:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800da26:	7bfb      	ldrb	r3, [r7, #15]
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3710      	adds	r7, #16
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b084      	sub	sp, #16
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
 800da38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800da40:	6839      	ldr	r1, [r7, #0]
 800da42:	4618      	mov	r0, r3
 800da44:	f001 f921 	bl	800ec8a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2201      	movs	r2, #1
 800da4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800da56:	461a      	mov	r2, r3
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800da64:	f003 031f 	and.w	r3, r3, #31
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d01a      	beq.n	800daa2 <USBD_LL_SetupStage+0x72>
 800da6c:	2b02      	cmp	r3, #2
 800da6e:	d822      	bhi.n	800dab6 <USBD_LL_SetupStage+0x86>
 800da70:	2b00      	cmp	r3, #0
 800da72:	d002      	beq.n	800da7a <USBD_LL_SetupStage+0x4a>
 800da74:	2b01      	cmp	r3, #1
 800da76:	d00a      	beq.n	800da8e <USBD_LL_SetupStage+0x5e>
 800da78:	e01d      	b.n	800dab6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800da80:	4619      	mov	r1, r3
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f000 fb76 	bl	800e174 <USBD_StdDevReq>
 800da88:	4603      	mov	r3, r0
 800da8a:	73fb      	strb	r3, [r7, #15]
      break;
 800da8c:	e020      	b.n	800dad0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800da94:	4619      	mov	r1, r3
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f000 fbde 	bl	800e258 <USBD_StdItfReq>
 800da9c:	4603      	mov	r3, r0
 800da9e:	73fb      	strb	r3, [r7, #15]
      break;
 800daa0:	e016      	b.n	800dad0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800daa8:	4619      	mov	r1, r3
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fc40 	bl	800e330 <USBD_StdEPReq>
 800dab0:	4603      	mov	r3, r0
 800dab2:	73fb      	strb	r3, [r7, #15]
      break;
 800dab4:	e00c      	b.n	800dad0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dabc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	4619      	mov	r1, r3
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f00a fbe2 	bl	801828e <USBD_LL_StallEP>
 800daca:	4603      	mov	r3, r0
 800dacc:	73fb      	strb	r3, [r7, #15]
      break;
 800dace:	bf00      	nop
  }

  return ret;
 800dad0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3710      	adds	r7, #16
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}

0800dada <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dada:	b580      	push	{r7, lr}
 800dadc:	b086      	sub	sp, #24
 800dade:	af00      	add	r7, sp, #0
 800dae0:	60f8      	str	r0, [r7, #12]
 800dae2:	460b      	mov	r3, r1
 800dae4:	607a      	str	r2, [r7, #4]
 800dae6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800dae8:	2300      	movs	r3, #0
 800daea:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800daec:	7afb      	ldrb	r3, [r7, #11]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d177      	bne.n	800dbe2 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800daf8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800db00:	2b03      	cmp	r3, #3
 800db02:	f040 80a1 	bne.w	800dc48 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	685b      	ldr	r3, [r3, #4]
 800db0a:	693a      	ldr	r2, [r7, #16]
 800db0c:	8992      	ldrh	r2, [r2, #12]
 800db0e:	4293      	cmp	r3, r2
 800db10:	d91c      	bls.n	800db4c <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800db12:	693b      	ldr	r3, [r7, #16]
 800db14:	685b      	ldr	r3, [r3, #4]
 800db16:	693a      	ldr	r2, [r7, #16]
 800db18:	8992      	ldrh	r2, [r2, #12]
 800db1a:	1a9a      	subs	r2, r3, r2
 800db1c:	693b      	ldr	r3, [r7, #16]
 800db1e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	691b      	ldr	r3, [r3, #16]
 800db24:	693a      	ldr	r2, [r7, #16]
 800db26:	8992      	ldrh	r2, [r2, #12]
 800db28:	441a      	add	r2, r3
 800db2a:	693b      	ldr	r3, [r7, #16]
 800db2c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800db2e:	693b      	ldr	r3, [r7, #16]
 800db30:	6919      	ldr	r1, [r3, #16]
 800db32:	693b      	ldr	r3, [r7, #16]
 800db34:	899b      	ldrh	r3, [r3, #12]
 800db36:	461a      	mov	r2, r3
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	685b      	ldr	r3, [r3, #4]
 800db3c:	4293      	cmp	r3, r2
 800db3e:	bf38      	it	cc
 800db40:	4613      	movcc	r3, r2
 800db42:	461a      	mov	r2, r3
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	f001 f986 	bl	800ee56 <USBD_CtlContinueRx>
 800db4a:	e07d      	b.n	800dc48 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800db52:	f003 031f 	and.w	r3, r3, #31
 800db56:	2b02      	cmp	r3, #2
 800db58:	d014      	beq.n	800db84 <USBD_LL_DataOutStage+0xaa>
 800db5a:	2b02      	cmp	r3, #2
 800db5c:	d81d      	bhi.n	800db9a <USBD_LL_DataOutStage+0xc0>
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d002      	beq.n	800db68 <USBD_LL_DataOutStage+0x8e>
 800db62:	2b01      	cmp	r3, #1
 800db64:	d003      	beq.n	800db6e <USBD_LL_DataOutStage+0x94>
 800db66:	e018      	b.n	800db9a <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800db68:	2300      	movs	r3, #0
 800db6a:	75bb      	strb	r3, [r7, #22]
            break;
 800db6c:	e018      	b.n	800dba0 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800db74:	b2db      	uxtb	r3, r3
 800db76:	4619      	mov	r1, r3
 800db78:	68f8      	ldr	r0, [r7, #12]
 800db7a:	f000 fa6e 	bl	800e05a <USBD_CoreFindIF>
 800db7e:	4603      	mov	r3, r0
 800db80:	75bb      	strb	r3, [r7, #22]
            break;
 800db82:	e00d      	b.n	800dba0 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800db8a:	b2db      	uxtb	r3, r3
 800db8c:	4619      	mov	r1, r3
 800db8e:	68f8      	ldr	r0, [r7, #12]
 800db90:	f000 fa70 	bl	800e074 <USBD_CoreFindEP>
 800db94:	4603      	mov	r3, r0
 800db96:	75bb      	strb	r3, [r7, #22]
            break;
 800db98:	e002      	b.n	800dba0 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800db9a:	2300      	movs	r3, #0
 800db9c:	75bb      	strb	r3, [r7, #22]
            break;
 800db9e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800dba0:	7dbb      	ldrb	r3, [r7, #22]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d119      	bne.n	800dbda <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	2b03      	cmp	r3, #3
 800dbb0:	d113      	bne.n	800dbda <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800dbb2:	7dba      	ldrb	r2, [r7, #22]
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	32ae      	adds	r2, #174	@ 0xae
 800dbb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbbc:	691b      	ldr	r3, [r3, #16]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d00b      	beq.n	800dbda <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800dbc2:	7dba      	ldrb	r2, [r7, #22]
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800dbca:	7dba      	ldrb	r2, [r7, #22]
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	32ae      	adds	r2, #174	@ 0xae
 800dbd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbd4:	691b      	ldr	r3, [r3, #16]
 800dbd6:	68f8      	ldr	r0, [r7, #12]
 800dbd8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dbda:	68f8      	ldr	r0, [r7, #12]
 800dbdc:	f001 f94c 	bl	800ee78 <USBD_CtlSendStatus>
 800dbe0:	e032      	b.n	800dc48 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800dbe2:	7afb      	ldrb	r3, [r7, #11]
 800dbe4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	4619      	mov	r1, r3
 800dbec:	68f8      	ldr	r0, [r7, #12]
 800dbee:	f000 fa41 	bl	800e074 <USBD_CoreFindEP>
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dbf6:	7dbb      	ldrb	r3, [r7, #22]
 800dbf8:	2bff      	cmp	r3, #255	@ 0xff
 800dbfa:	d025      	beq.n	800dc48 <USBD_LL_DataOutStage+0x16e>
 800dbfc:	7dbb      	ldrb	r3, [r7, #22]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d122      	bne.n	800dc48 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc08:	b2db      	uxtb	r3, r3
 800dc0a:	2b03      	cmp	r3, #3
 800dc0c:	d117      	bne.n	800dc3e <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800dc0e:	7dba      	ldrb	r2, [r7, #22]
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	32ae      	adds	r2, #174	@ 0xae
 800dc14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc18:	699b      	ldr	r3, [r3, #24]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d00f      	beq.n	800dc3e <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800dc1e:	7dba      	ldrb	r2, [r7, #22]
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800dc26:	7dba      	ldrb	r2, [r7, #22]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	32ae      	adds	r2, #174	@ 0xae
 800dc2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc30:	699b      	ldr	r3, [r3, #24]
 800dc32:	7afa      	ldrb	r2, [r7, #11]
 800dc34:	4611      	mov	r1, r2
 800dc36:	68f8      	ldr	r0, [r7, #12]
 800dc38:	4798      	blx	r3
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800dc3e:	7dfb      	ldrb	r3, [r7, #23]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d001      	beq.n	800dc48 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800dc44:	7dfb      	ldrb	r3, [r7, #23]
 800dc46:	e000      	b.n	800dc4a <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800dc48:	2300      	movs	r3, #0
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	3718      	adds	r7, #24
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}

0800dc52 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dc52:	b580      	push	{r7, lr}
 800dc54:	b086      	sub	sp, #24
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	60f8      	str	r0, [r7, #12]
 800dc5a:	460b      	mov	r3, r1
 800dc5c:	607a      	str	r2, [r7, #4]
 800dc5e:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800dc60:	7afb      	ldrb	r3, [r7, #11]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d178      	bne.n	800dd58 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	3314      	adds	r3, #20
 800dc6a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dc72:	2b02      	cmp	r3, #2
 800dc74:	d163      	bne.n	800dd3e <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800dc76:	693b      	ldr	r3, [r7, #16]
 800dc78:	685b      	ldr	r3, [r3, #4]
 800dc7a:	693a      	ldr	r2, [r7, #16]
 800dc7c:	8992      	ldrh	r2, [r2, #12]
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d91c      	bls.n	800dcbc <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	685b      	ldr	r3, [r3, #4]
 800dc86:	693a      	ldr	r2, [r7, #16]
 800dc88:	8992      	ldrh	r2, [r2, #12]
 800dc8a:	1a9a      	subs	r2, r3, r2
 800dc8c:	693b      	ldr	r3, [r7, #16]
 800dc8e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800dc90:	693b      	ldr	r3, [r7, #16]
 800dc92:	691b      	ldr	r3, [r3, #16]
 800dc94:	693a      	ldr	r2, [r7, #16]
 800dc96:	8992      	ldrh	r2, [r2, #12]
 800dc98:	441a      	add	r2, r3
 800dc9a:	693b      	ldr	r3, [r7, #16]
 800dc9c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800dc9e:	693b      	ldr	r3, [r7, #16]
 800dca0:	6919      	ldr	r1, [r3, #16]
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	685b      	ldr	r3, [r3, #4]
 800dca6:	461a      	mov	r2, r3
 800dca8:	68f8      	ldr	r0, [r7, #12]
 800dcaa:	f001 f8c3 	bl	800ee34 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dcae:	2300      	movs	r3, #0
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	2100      	movs	r1, #0
 800dcb4:	68f8      	ldr	r0, [r7, #12]
 800dcb6:	f00a fb94 	bl	80183e2 <USBD_LL_PrepareReceive>
 800dcba:	e040      	b.n	800dd3e <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	899b      	ldrh	r3, [r3, #12]
 800dcc0:	461a      	mov	r2, r3
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	685b      	ldr	r3, [r3, #4]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d11c      	bne.n	800dd04 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	693a      	ldr	r2, [r7, #16]
 800dcd0:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d316      	bcc.n	800dd04 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	681a      	ldr	r2, [r3, #0]
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dce0:	429a      	cmp	r2, r3
 800dce2:	d20f      	bcs.n	800dd04 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dce4:	2200      	movs	r2, #0
 800dce6:	2100      	movs	r1, #0
 800dce8:	68f8      	ldr	r0, [r7, #12]
 800dcea:	f001 f8a3 	bl	800ee34 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	2100      	movs	r1, #0
 800dcfc:	68f8      	ldr	r0, [r7, #12]
 800dcfe:	f00a fb70 	bl	80183e2 <USBD_LL_PrepareReceive>
 800dd02:	e01c      	b.n	800dd3e <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd0a:	b2db      	uxtb	r3, r3
 800dd0c:	2b03      	cmp	r3, #3
 800dd0e:	d10f      	bne.n	800dd30 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd16:	68db      	ldr	r3, [r3, #12]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d009      	beq.n	800dd30 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd2a:	68db      	ldr	r3, [r3, #12]
 800dd2c:	68f8      	ldr	r0, [r7, #12]
 800dd2e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd30:	2180      	movs	r1, #128	@ 0x80
 800dd32:	68f8      	ldr	r0, [r7, #12]
 800dd34:	f00a faab 	bl	801828e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f001 f8b0 	bl	800ee9e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d03a      	beq.n	800ddbe <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800dd48:	68f8      	ldr	r0, [r7, #12]
 800dd4a:	f7ff fe30 	bl	800d9ae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2200      	movs	r2, #0
 800dd52:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800dd56:	e032      	b.n	800ddbe <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800dd58:	7afb      	ldrb	r3, [r7, #11]
 800dd5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800dd5e:	b2db      	uxtb	r3, r3
 800dd60:	4619      	mov	r1, r3
 800dd62:	68f8      	ldr	r0, [r7, #12]
 800dd64:	f000 f986 	bl	800e074 <USBD_CoreFindEP>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dd6c:	7dfb      	ldrb	r3, [r7, #23]
 800dd6e:	2bff      	cmp	r3, #255	@ 0xff
 800dd70:	d025      	beq.n	800ddbe <USBD_LL_DataInStage+0x16c>
 800dd72:	7dfb      	ldrb	r3, [r7, #23]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d122      	bne.n	800ddbe <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	2b03      	cmp	r3, #3
 800dd82:	d11c      	bne.n	800ddbe <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800dd84:	7dfa      	ldrb	r2, [r7, #23]
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	32ae      	adds	r2, #174	@ 0xae
 800dd8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd8e:	695b      	ldr	r3, [r3, #20]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d014      	beq.n	800ddbe <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800dd94:	7dfa      	ldrb	r2, [r7, #23]
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800dd9c:	7dfa      	ldrb	r2, [r7, #23]
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	32ae      	adds	r2, #174	@ 0xae
 800dda2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dda6:	695b      	ldr	r3, [r3, #20]
 800dda8:	7afa      	ldrb	r2, [r7, #11]
 800ddaa:	4611      	mov	r1, r2
 800ddac:	68f8      	ldr	r0, [r7, #12]
 800ddae:	4798      	blx	r3
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ddb4:	7dbb      	ldrb	r3, [r7, #22]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d001      	beq.n	800ddbe <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ddba:	7dbb      	ldrb	r3, [r7, #22]
 800ddbc:	e000      	b.n	800ddc0 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ddbe:	2300      	movs	r3, #0
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3718      	adds	r7, #24
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd80      	pop	{r7, pc}

0800ddc8 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b084      	sub	sp, #16
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2201      	movs	r2, #1
 800ddd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2200      	movs	r2, #0
 800dde0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2200      	movs	r2, #0
 800dde8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2200      	movs	r2, #0
 800ddee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de00:	2b00      	cmp	r3, #0
 800de02:	d014      	beq.n	800de2e <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de0a:	685b      	ldr	r3, [r3, #4]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d00e      	beq.n	800de2e <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	687a      	ldr	r2, [r7, #4]
 800de1a:	6852      	ldr	r2, [r2, #4]
 800de1c:	b2d2      	uxtb	r2, r2
 800de1e:	4611      	mov	r1, r2
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	4798      	blx	r3
 800de24:	4603      	mov	r3, r0
 800de26:	2b00      	cmp	r3, #0
 800de28:	d001      	beq.n	800de2e <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800de2a:	2303      	movs	r3, #3
 800de2c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800de2e:	2340      	movs	r3, #64	@ 0x40
 800de30:	2200      	movs	r2, #0
 800de32:	2100      	movs	r1, #0
 800de34:	6878      	ldr	r0, [r7, #4]
 800de36:	f00a f9c6 	bl	80181c6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2201      	movs	r2, #1
 800de3e:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2240      	movs	r2, #64	@ 0x40
 800de46:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800de4a:	2340      	movs	r3, #64	@ 0x40
 800de4c:	2200      	movs	r2, #0
 800de4e:	2180      	movs	r1, #128	@ 0x80
 800de50:	6878      	ldr	r0, [r7, #4]
 800de52:	f00a f9b8 	bl	80181c6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	2201      	movs	r2, #1
 800de5a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2240      	movs	r2, #64	@ 0x40
 800de62:	841a      	strh	r2, [r3, #32]

  return ret;
 800de64:	7bfb      	ldrb	r3, [r7, #15]
}
 800de66:	4618      	mov	r0, r3
 800de68:	3710      	adds	r7, #16
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}

0800de6e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800de6e:	b480      	push	{r7}
 800de70:	b083      	sub	sp, #12
 800de72:	af00      	add	r7, sp, #0
 800de74:	6078      	str	r0, [r7, #4]
 800de76:	460b      	mov	r3, r1
 800de78:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	78fa      	ldrb	r2, [r7, #3]
 800de7e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800de80:	2300      	movs	r3, #0
}
 800de82:	4618      	mov	r0, r3
 800de84:	370c      	adds	r7, #12
 800de86:	46bd      	mov	sp, r7
 800de88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de8c:	4770      	bx	lr

0800de8e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800de8e:	b480      	push	{r7}
 800de90:	b083      	sub	sp, #12
 800de92:	af00      	add	r7, sp, #0
 800de94:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de9c:	b2db      	uxtb	r3, r3
 800de9e:	2b04      	cmp	r3, #4
 800dea0:	d006      	beq.n	800deb0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dea8:	b2da      	uxtb	r2, r3
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2204      	movs	r2, #4
 800deb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800deb8:	2300      	movs	r3, #0
}
 800deba:	4618      	mov	r0, r3
 800debc:	370c      	adds	r7, #12
 800debe:	46bd      	mov	sp, r7
 800dec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec4:	4770      	bx	lr

0800dec6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dec6:	b480      	push	{r7}
 800dec8:	b083      	sub	sp, #12
 800deca:	af00      	add	r7, sp, #0
 800decc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ded4:	b2db      	uxtb	r3, r3
 800ded6:	2b04      	cmp	r3, #4
 800ded8:	d106      	bne.n	800dee8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800dee0:	b2da      	uxtb	r2, r3
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800dee8:	2300      	movs	r3, #0
}
 800deea:	4618      	mov	r0, r3
 800deec:	370c      	adds	r7, #12
 800deee:	46bd      	mov	sp, r7
 800def0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def4:	4770      	bx	lr

0800def6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800def6:	b580      	push	{r7, lr}
 800def8:	b082      	sub	sp, #8
 800defa:	af00      	add	r7, sp, #0
 800defc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df04:	b2db      	uxtb	r3, r3
 800df06:	2b03      	cmp	r3, #3
 800df08:	d110      	bne.n	800df2c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df10:	2b00      	cmp	r3, #0
 800df12:	d00b      	beq.n	800df2c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df1a:	69db      	ldr	r3, [r3, #28]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d005      	beq.n	800df2c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df26:	69db      	ldr	r3, [r3, #28]
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800df2c:	2300      	movs	r3, #0
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3708      	adds	r7, #8
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}

0800df36 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800df36:	b580      	push	{r7, lr}
 800df38:	b082      	sub	sp, #8
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
 800df3e:	460b      	mov	r3, r1
 800df40:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	32ae      	adds	r2, #174	@ 0xae
 800df4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d101      	bne.n	800df58 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800df54:	2303      	movs	r3, #3
 800df56:	e01c      	b.n	800df92 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df5e:	b2db      	uxtb	r3, r3
 800df60:	2b03      	cmp	r3, #3
 800df62:	d115      	bne.n	800df90 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	32ae      	adds	r2, #174	@ 0xae
 800df6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df72:	6a1b      	ldr	r3, [r3, #32]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d00b      	beq.n	800df90 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	32ae      	adds	r2, #174	@ 0xae
 800df82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df86:	6a1b      	ldr	r3, [r3, #32]
 800df88:	78fa      	ldrb	r2, [r7, #3]
 800df8a:	4611      	mov	r1, r2
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800df90:	2300      	movs	r3, #0
}
 800df92:	4618      	mov	r0, r3
 800df94:	3708      	adds	r7, #8
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}

0800df9a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800df9a:	b580      	push	{r7, lr}
 800df9c:	b082      	sub	sp, #8
 800df9e:	af00      	add	r7, sp, #0
 800dfa0:	6078      	str	r0, [r7, #4]
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	32ae      	adds	r2, #174	@ 0xae
 800dfb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d101      	bne.n	800dfbc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800dfb8:	2303      	movs	r3, #3
 800dfba:	e01c      	b.n	800dff6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	2b03      	cmp	r3, #3
 800dfc6:	d115      	bne.n	800dff4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	32ae      	adds	r2, #174	@ 0xae
 800dfd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d00b      	beq.n	800dff4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	32ae      	adds	r2, #174	@ 0xae
 800dfe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfec:	78fa      	ldrb	r2, [r7, #3]
 800dfee:	4611      	mov	r1, r2
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dff4:	2300      	movs	r3, #0
}
 800dff6:	4618      	mov	r0, r3
 800dff8:	3708      	adds	r7, #8
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}

0800dffe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dffe:	b480      	push	{r7}
 800e000:	b083      	sub	sp, #12
 800e002:	af00      	add	r7, sp, #0
 800e004:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e006:	2300      	movs	r3, #0
}
 800e008:	4618      	mov	r0, r3
 800e00a:	370c      	adds	r7, #12
 800e00c:	46bd      	mov	sp, r7
 800e00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e012:	4770      	bx	lr

0800e014 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b084      	sub	sp, #16
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e01c:	2300      	movs	r3, #0
 800e01e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2201      	movs	r2, #1
 800e024:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d00e      	beq.n	800e050 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e038:	685b      	ldr	r3, [r3, #4]
 800e03a:	687a      	ldr	r2, [r7, #4]
 800e03c:	6852      	ldr	r2, [r2, #4]
 800e03e:	b2d2      	uxtb	r2, r2
 800e040:	4611      	mov	r1, r2
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	4798      	blx	r3
 800e046:	4603      	mov	r3, r0
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d001      	beq.n	800e050 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e04c:	2303      	movs	r3, #3
 800e04e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e050:	7bfb      	ldrb	r3, [r7, #15]
}
 800e052:	4618      	mov	r0, r3
 800e054:	3710      	adds	r7, #16
 800e056:	46bd      	mov	sp, r7
 800e058:	bd80      	pop	{r7, pc}

0800e05a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e05a:	b480      	push	{r7}
 800e05c:	b083      	sub	sp, #12
 800e05e:	af00      	add	r7, sp, #0
 800e060:	6078      	str	r0, [r7, #4]
 800e062:	460b      	mov	r3, r1
 800e064:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e066:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e068:	4618      	mov	r0, r3
 800e06a:	370c      	adds	r7, #12
 800e06c:	46bd      	mov	sp, r7
 800e06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e072:	4770      	bx	lr

0800e074 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e074:	b480      	push	{r7}
 800e076:	b083      	sub	sp, #12
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	460b      	mov	r3, r1
 800e07e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e080:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e082:	4618      	mov	r0, r3
 800e084:	370c      	adds	r7, #12
 800e086:	46bd      	mov	sp, r7
 800e088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08c:	4770      	bx	lr

0800e08e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e08e:	b580      	push	{r7, lr}
 800e090:	b086      	sub	sp, #24
 800e092:	af00      	add	r7, sp, #0
 800e094:	6078      	str	r0, [r7, #4]
 800e096:	460b      	mov	r3, r1
 800e098:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	885b      	ldrh	r3, [r3, #2]
 800e0aa:	b29b      	uxth	r3, r3
 800e0ac:	68fa      	ldr	r2, [r7, #12]
 800e0ae:	7812      	ldrb	r2, [r2, #0]
 800e0b0:	4293      	cmp	r3, r2
 800e0b2:	d91f      	bls.n	800e0f4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	781b      	ldrb	r3, [r3, #0]
 800e0b8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e0ba:	e013      	b.n	800e0e4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e0bc:	f107 030a 	add.w	r3, r7, #10
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	6978      	ldr	r0, [r7, #20]
 800e0c4:	f000 f81b 	bl	800e0fe <USBD_GetNextDesc>
 800e0c8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	785b      	ldrb	r3, [r3, #1]
 800e0ce:	2b05      	cmp	r3, #5
 800e0d0:	d108      	bne.n	800e0e4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800e0d2:	697b      	ldr	r3, [r7, #20]
 800e0d4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800e0d6:	693b      	ldr	r3, [r7, #16]
 800e0d8:	789b      	ldrb	r3, [r3, #2]
 800e0da:	78fa      	ldrb	r2, [r7, #3]
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d008      	beq.n	800e0f2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	885b      	ldrh	r3, [r3, #2]
 800e0e8:	b29a      	uxth	r2, r3
 800e0ea:	897b      	ldrh	r3, [r7, #10]
 800e0ec:	429a      	cmp	r2, r3
 800e0ee:	d8e5      	bhi.n	800e0bc <USBD_GetEpDesc+0x2e>
 800e0f0:	e000      	b.n	800e0f4 <USBD_GetEpDesc+0x66>
          break;
 800e0f2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800e0f4:	693b      	ldr	r3, [r7, #16]
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3718      	adds	r7, #24
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}

0800e0fe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e0fe:	b480      	push	{r7}
 800e100:	b085      	sub	sp, #20
 800e102:	af00      	add	r7, sp, #0
 800e104:	6078      	str	r0, [r7, #4]
 800e106:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	881b      	ldrh	r3, [r3, #0]
 800e110:	68fa      	ldr	r2, [r7, #12]
 800e112:	7812      	ldrb	r2, [r2, #0]
 800e114:	4413      	add	r3, r2
 800e116:	b29a      	uxth	r2, r3
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	781b      	ldrb	r3, [r3, #0]
 800e120:	461a      	mov	r2, r3
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	4413      	add	r3, r2
 800e126:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e128:	68fb      	ldr	r3, [r7, #12]
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3714      	adds	r7, #20
 800e12e:	46bd      	mov	sp, r7
 800e130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e134:	4770      	bx	lr

0800e136 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e136:	b480      	push	{r7}
 800e138:	b087      	sub	sp, #28
 800e13a:	af00      	add	r7, sp, #0
 800e13c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	781b      	ldrb	r3, [r3, #0]
 800e146:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	3301      	adds	r3, #1
 800e14c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	781b      	ldrb	r3, [r3, #0]
 800e152:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e154:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e158:	021b      	lsls	r3, r3, #8
 800e15a:	b21a      	sxth	r2, r3
 800e15c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e160:	4313      	orrs	r3, r2
 800e162:	b21b      	sxth	r3, r3
 800e164:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e166:	89fb      	ldrh	r3, [r7, #14]
}
 800e168:	4618      	mov	r0, r3
 800e16a:	371c      	adds	r7, #28
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr

0800e174 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b084      	sub	sp, #16
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
 800e17c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e17e:	2300      	movs	r3, #0
 800e180:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	781b      	ldrb	r3, [r3, #0]
 800e186:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e18a:	2b40      	cmp	r3, #64	@ 0x40
 800e18c:	d005      	beq.n	800e19a <USBD_StdDevReq+0x26>
 800e18e:	2b40      	cmp	r3, #64	@ 0x40
 800e190:	d857      	bhi.n	800e242 <USBD_StdDevReq+0xce>
 800e192:	2b00      	cmp	r3, #0
 800e194:	d00f      	beq.n	800e1b6 <USBD_StdDevReq+0x42>
 800e196:	2b20      	cmp	r3, #32
 800e198:	d153      	bne.n	800e242 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	32ae      	adds	r2, #174	@ 0xae
 800e1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1a8:	689b      	ldr	r3, [r3, #8]
 800e1aa:	6839      	ldr	r1, [r7, #0]
 800e1ac:	6878      	ldr	r0, [r7, #4]
 800e1ae:	4798      	blx	r3
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	73fb      	strb	r3, [r7, #15]
      break;
 800e1b4:	e04a      	b.n	800e24c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	785b      	ldrb	r3, [r3, #1]
 800e1ba:	2b09      	cmp	r3, #9
 800e1bc:	d83b      	bhi.n	800e236 <USBD_StdDevReq+0xc2>
 800e1be:	a201      	add	r2, pc, #4	@ (adr r2, 800e1c4 <USBD_StdDevReq+0x50>)
 800e1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1c4:	0800e219 	.word	0x0800e219
 800e1c8:	0800e22d 	.word	0x0800e22d
 800e1cc:	0800e237 	.word	0x0800e237
 800e1d0:	0800e223 	.word	0x0800e223
 800e1d4:	0800e237 	.word	0x0800e237
 800e1d8:	0800e1f7 	.word	0x0800e1f7
 800e1dc:	0800e1ed 	.word	0x0800e1ed
 800e1e0:	0800e237 	.word	0x0800e237
 800e1e4:	0800e20f 	.word	0x0800e20f
 800e1e8:	0800e201 	.word	0x0800e201
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e1ec:	6839      	ldr	r1, [r7, #0]
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f000 fa3e 	bl	800e670 <USBD_GetDescriptor>
          break;
 800e1f4:	e024      	b.n	800e240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e1f6:	6839      	ldr	r1, [r7, #0]
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f000 fba3 	bl	800e944 <USBD_SetAddress>
          break;
 800e1fe:	e01f      	b.n	800e240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e200:	6839      	ldr	r1, [r7, #0]
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f000 fbe2 	bl	800e9cc <USBD_SetConfig>
 800e208:	4603      	mov	r3, r0
 800e20a:	73fb      	strb	r3, [r7, #15]
          break;
 800e20c:	e018      	b.n	800e240 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e20e:	6839      	ldr	r1, [r7, #0]
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f000 fc85 	bl	800eb20 <USBD_GetConfig>
          break;
 800e216:	e013      	b.n	800e240 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e218:	6839      	ldr	r1, [r7, #0]
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f000 fcb6 	bl	800eb8c <USBD_GetStatus>
          break;
 800e220:	e00e      	b.n	800e240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e222:	6839      	ldr	r1, [r7, #0]
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f000 fce5 	bl	800ebf4 <USBD_SetFeature>
          break;
 800e22a:	e009      	b.n	800e240 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e22c:	6839      	ldr	r1, [r7, #0]
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	f000 fd09 	bl	800ec46 <USBD_ClrFeature>
          break;
 800e234:	e004      	b.n	800e240 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e236:	6839      	ldr	r1, [r7, #0]
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f000 fd60 	bl	800ecfe <USBD_CtlError>
          break;
 800e23e:	bf00      	nop
      }
      break;
 800e240:	e004      	b.n	800e24c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e242:	6839      	ldr	r1, [r7, #0]
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f000 fd5a 	bl	800ecfe <USBD_CtlError>
      break;
 800e24a:	bf00      	nop
  }

  return ret;
 800e24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3710      	adds	r7, #16
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop

0800e258 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b084      	sub	sp, #16
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
 800e260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e262:	2300      	movs	r3, #0
 800e264:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	781b      	ldrb	r3, [r3, #0]
 800e26a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e26e:	2b40      	cmp	r3, #64	@ 0x40
 800e270:	d005      	beq.n	800e27e <USBD_StdItfReq+0x26>
 800e272:	2b40      	cmp	r3, #64	@ 0x40
 800e274:	d852      	bhi.n	800e31c <USBD_StdItfReq+0xc4>
 800e276:	2b00      	cmp	r3, #0
 800e278:	d001      	beq.n	800e27e <USBD_StdItfReq+0x26>
 800e27a:	2b20      	cmp	r3, #32
 800e27c:	d14e      	bne.n	800e31c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e284:	b2db      	uxtb	r3, r3
 800e286:	3b01      	subs	r3, #1
 800e288:	2b02      	cmp	r3, #2
 800e28a:	d840      	bhi.n	800e30e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	889b      	ldrh	r3, [r3, #4]
 800e290:	b2db      	uxtb	r3, r3
 800e292:	2b01      	cmp	r3, #1
 800e294:	d836      	bhi.n	800e304 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	889b      	ldrh	r3, [r3, #4]
 800e29a:	b2db      	uxtb	r3, r3
 800e29c:	4619      	mov	r1, r3
 800e29e:	6878      	ldr	r0, [r7, #4]
 800e2a0:	f7ff fedb 	bl	800e05a <USBD_CoreFindIF>
 800e2a4:	4603      	mov	r3, r0
 800e2a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e2a8:	7bbb      	ldrb	r3, [r7, #14]
 800e2aa:	2bff      	cmp	r3, #255	@ 0xff
 800e2ac:	d01d      	beq.n	800e2ea <USBD_StdItfReq+0x92>
 800e2ae:	7bbb      	ldrb	r3, [r7, #14]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d11a      	bne.n	800e2ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e2b4:	7bba      	ldrb	r2, [r7, #14]
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	32ae      	adds	r2, #174	@ 0xae
 800e2ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2be:	689b      	ldr	r3, [r3, #8]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d00f      	beq.n	800e2e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e2c4:	7bba      	ldrb	r2, [r7, #14]
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e2cc:	7bba      	ldrb	r2, [r7, #14]
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	32ae      	adds	r2, #174	@ 0xae
 800e2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2d6:	689b      	ldr	r3, [r3, #8]
 800e2d8:	6839      	ldr	r1, [r7, #0]
 800e2da:	6878      	ldr	r0, [r7, #4]
 800e2dc:	4798      	blx	r3
 800e2de:	4603      	mov	r3, r0
 800e2e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e2e2:	e004      	b.n	800e2ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e2e4:	2303      	movs	r3, #3
 800e2e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e2e8:	e001      	b.n	800e2ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e2ea:	2303      	movs	r3, #3
 800e2ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	88db      	ldrh	r3, [r3, #6]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d110      	bne.n	800e318 <USBD_StdItfReq+0xc0>
 800e2f6:	7bfb      	ldrb	r3, [r7, #15]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d10d      	bne.n	800e318 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f000 fdbb 	bl	800ee78 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e302:	e009      	b.n	800e318 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e304:	6839      	ldr	r1, [r7, #0]
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f000 fcf9 	bl	800ecfe <USBD_CtlError>
          break;
 800e30c:	e004      	b.n	800e318 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e30e:	6839      	ldr	r1, [r7, #0]
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f000 fcf4 	bl	800ecfe <USBD_CtlError>
          break;
 800e316:	e000      	b.n	800e31a <USBD_StdItfReq+0xc2>
          break;
 800e318:	bf00      	nop
      }
      break;
 800e31a:	e004      	b.n	800e326 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e31c:	6839      	ldr	r1, [r7, #0]
 800e31e:	6878      	ldr	r0, [r7, #4]
 800e320:	f000 fced 	bl	800ecfe <USBD_CtlError>
      break;
 800e324:	bf00      	nop
  }

  return ret;
 800e326:	7bfb      	ldrb	r3, [r7, #15]
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3710      	adds	r7, #16
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b084      	sub	sp, #16
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
 800e338:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e33a:	2300      	movs	r3, #0
 800e33c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	889b      	ldrh	r3, [r3, #4]
 800e342:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	781b      	ldrb	r3, [r3, #0]
 800e348:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e34c:	2b40      	cmp	r3, #64	@ 0x40
 800e34e:	d007      	beq.n	800e360 <USBD_StdEPReq+0x30>
 800e350:	2b40      	cmp	r3, #64	@ 0x40
 800e352:	f200 8181 	bhi.w	800e658 <USBD_StdEPReq+0x328>
 800e356:	2b00      	cmp	r3, #0
 800e358:	d02a      	beq.n	800e3b0 <USBD_StdEPReq+0x80>
 800e35a:	2b20      	cmp	r3, #32
 800e35c:	f040 817c 	bne.w	800e658 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e360:	7bbb      	ldrb	r3, [r7, #14]
 800e362:	4619      	mov	r1, r3
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f7ff fe85 	bl	800e074 <USBD_CoreFindEP>
 800e36a:	4603      	mov	r3, r0
 800e36c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e36e:	7b7b      	ldrb	r3, [r7, #13]
 800e370:	2bff      	cmp	r3, #255	@ 0xff
 800e372:	f000 8176 	beq.w	800e662 <USBD_StdEPReq+0x332>
 800e376:	7b7b      	ldrb	r3, [r7, #13]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	f040 8172 	bne.w	800e662 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800e37e:	7b7a      	ldrb	r2, [r7, #13]
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e386:	7b7a      	ldrb	r2, [r7, #13]
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	32ae      	adds	r2, #174	@ 0xae
 800e38c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e390:	689b      	ldr	r3, [r3, #8]
 800e392:	2b00      	cmp	r3, #0
 800e394:	f000 8165 	beq.w	800e662 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e398:	7b7a      	ldrb	r2, [r7, #13]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	32ae      	adds	r2, #174	@ 0xae
 800e39e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3a2:	689b      	ldr	r3, [r3, #8]
 800e3a4:	6839      	ldr	r1, [r7, #0]
 800e3a6:	6878      	ldr	r0, [r7, #4]
 800e3a8:	4798      	blx	r3
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e3ae:	e158      	b.n	800e662 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	785b      	ldrb	r3, [r3, #1]
 800e3b4:	2b03      	cmp	r3, #3
 800e3b6:	d008      	beq.n	800e3ca <USBD_StdEPReq+0x9a>
 800e3b8:	2b03      	cmp	r3, #3
 800e3ba:	f300 8147 	bgt.w	800e64c <USBD_StdEPReq+0x31c>
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	f000 809b 	beq.w	800e4fa <USBD_StdEPReq+0x1ca>
 800e3c4:	2b01      	cmp	r3, #1
 800e3c6:	d03c      	beq.n	800e442 <USBD_StdEPReq+0x112>
 800e3c8:	e140      	b.n	800e64c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3d0:	b2db      	uxtb	r3, r3
 800e3d2:	2b02      	cmp	r3, #2
 800e3d4:	d002      	beq.n	800e3dc <USBD_StdEPReq+0xac>
 800e3d6:	2b03      	cmp	r3, #3
 800e3d8:	d016      	beq.n	800e408 <USBD_StdEPReq+0xd8>
 800e3da:	e02c      	b.n	800e436 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e3dc:	7bbb      	ldrb	r3, [r7, #14]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d00d      	beq.n	800e3fe <USBD_StdEPReq+0xce>
 800e3e2:	7bbb      	ldrb	r3, [r7, #14]
 800e3e4:	2b80      	cmp	r3, #128	@ 0x80
 800e3e6:	d00a      	beq.n	800e3fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e3e8:	7bbb      	ldrb	r3, [r7, #14]
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f009 ff4e 	bl	801828e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e3f2:	2180      	movs	r1, #128	@ 0x80
 800e3f4:	6878      	ldr	r0, [r7, #4]
 800e3f6:	f009 ff4a 	bl	801828e <USBD_LL_StallEP>
 800e3fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e3fc:	e020      	b.n	800e440 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e3fe:	6839      	ldr	r1, [r7, #0]
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f000 fc7c 	bl	800ecfe <USBD_CtlError>
              break;
 800e406:	e01b      	b.n	800e440 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e408:	683b      	ldr	r3, [r7, #0]
 800e40a:	885b      	ldrh	r3, [r3, #2]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d10e      	bne.n	800e42e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e410:	7bbb      	ldrb	r3, [r7, #14]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d00b      	beq.n	800e42e <USBD_StdEPReq+0xfe>
 800e416:	7bbb      	ldrb	r3, [r7, #14]
 800e418:	2b80      	cmp	r3, #128	@ 0x80
 800e41a:	d008      	beq.n	800e42e <USBD_StdEPReq+0xfe>
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	88db      	ldrh	r3, [r3, #6]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d104      	bne.n	800e42e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e424:	7bbb      	ldrb	r3, [r7, #14]
 800e426:	4619      	mov	r1, r3
 800e428:	6878      	ldr	r0, [r7, #4]
 800e42a:	f009 ff30 	bl	801828e <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f000 fd22 	bl	800ee78 <USBD_CtlSendStatus>

              break;
 800e434:	e004      	b.n	800e440 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e436:	6839      	ldr	r1, [r7, #0]
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 fc60 	bl	800ecfe <USBD_CtlError>
              break;
 800e43e:	bf00      	nop
          }
          break;
 800e440:	e109      	b.n	800e656 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e448:	b2db      	uxtb	r3, r3
 800e44a:	2b02      	cmp	r3, #2
 800e44c:	d002      	beq.n	800e454 <USBD_StdEPReq+0x124>
 800e44e:	2b03      	cmp	r3, #3
 800e450:	d016      	beq.n	800e480 <USBD_StdEPReq+0x150>
 800e452:	e04b      	b.n	800e4ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e454:	7bbb      	ldrb	r3, [r7, #14]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d00d      	beq.n	800e476 <USBD_StdEPReq+0x146>
 800e45a:	7bbb      	ldrb	r3, [r7, #14]
 800e45c:	2b80      	cmp	r3, #128	@ 0x80
 800e45e:	d00a      	beq.n	800e476 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e460:	7bbb      	ldrb	r3, [r7, #14]
 800e462:	4619      	mov	r1, r3
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f009 ff12 	bl	801828e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e46a:	2180      	movs	r1, #128	@ 0x80
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f009 ff0e 	bl	801828e <USBD_LL_StallEP>
 800e472:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e474:	e040      	b.n	800e4f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e476:	6839      	ldr	r1, [r7, #0]
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f000 fc40 	bl	800ecfe <USBD_CtlError>
              break;
 800e47e:	e03b      	b.n	800e4f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	885b      	ldrh	r3, [r3, #2]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d136      	bne.n	800e4f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e488:	7bbb      	ldrb	r3, [r7, #14]
 800e48a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d004      	beq.n	800e49c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e492:	7bbb      	ldrb	r3, [r7, #14]
 800e494:	4619      	mov	r1, r3
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f009 ff18 	bl	80182cc <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f000 fceb 	bl	800ee78 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e4a2:	7bbb      	ldrb	r3, [r7, #14]
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f7ff fde4 	bl	800e074 <USBD_CoreFindEP>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e4b0:	7b7b      	ldrb	r3, [r7, #13]
 800e4b2:	2bff      	cmp	r3, #255	@ 0xff
 800e4b4:	d01f      	beq.n	800e4f6 <USBD_StdEPReq+0x1c6>
 800e4b6:	7b7b      	ldrb	r3, [r7, #13]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d11c      	bne.n	800e4f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e4bc:	7b7a      	ldrb	r2, [r7, #13]
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e4c4:	7b7a      	ldrb	r2, [r7, #13]
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	32ae      	adds	r2, #174	@ 0xae
 800e4ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4ce:	689b      	ldr	r3, [r3, #8]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d010      	beq.n	800e4f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e4d4:	7b7a      	ldrb	r2, [r7, #13]
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	32ae      	adds	r2, #174	@ 0xae
 800e4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4de:	689b      	ldr	r3, [r3, #8]
 800e4e0:	6839      	ldr	r1, [r7, #0]
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	4798      	blx	r3
 800e4e6:	4603      	mov	r3, r0
 800e4e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e4ea:	e004      	b.n	800e4f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e4ec:	6839      	ldr	r1, [r7, #0]
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f000 fc05 	bl	800ecfe <USBD_CtlError>
              break;
 800e4f4:	e000      	b.n	800e4f8 <USBD_StdEPReq+0x1c8>
              break;
 800e4f6:	bf00      	nop
          }
          break;
 800e4f8:	e0ad      	b.n	800e656 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e500:	b2db      	uxtb	r3, r3
 800e502:	2b02      	cmp	r3, #2
 800e504:	d002      	beq.n	800e50c <USBD_StdEPReq+0x1dc>
 800e506:	2b03      	cmp	r3, #3
 800e508:	d033      	beq.n	800e572 <USBD_StdEPReq+0x242>
 800e50a:	e099      	b.n	800e640 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e50c:	7bbb      	ldrb	r3, [r7, #14]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d007      	beq.n	800e522 <USBD_StdEPReq+0x1f2>
 800e512:	7bbb      	ldrb	r3, [r7, #14]
 800e514:	2b80      	cmp	r3, #128	@ 0x80
 800e516:	d004      	beq.n	800e522 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e518:	6839      	ldr	r1, [r7, #0]
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f000 fbef 	bl	800ecfe <USBD_CtlError>
                break;
 800e520:	e093      	b.n	800e64a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e526:	2b00      	cmp	r3, #0
 800e528:	da0b      	bge.n	800e542 <USBD_StdEPReq+0x212>
 800e52a:	7bbb      	ldrb	r3, [r7, #14]
 800e52c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e530:	4613      	mov	r3, r2
 800e532:	009b      	lsls	r3, r3, #2
 800e534:	4413      	add	r3, r2
 800e536:	009b      	lsls	r3, r3, #2
 800e538:	3310      	adds	r3, #16
 800e53a:	687a      	ldr	r2, [r7, #4]
 800e53c:	4413      	add	r3, r2
 800e53e:	3304      	adds	r3, #4
 800e540:	e00b      	b.n	800e55a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e542:	7bbb      	ldrb	r3, [r7, #14]
 800e544:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e548:	4613      	mov	r3, r2
 800e54a:	009b      	lsls	r3, r3, #2
 800e54c:	4413      	add	r3, r2
 800e54e:	009b      	lsls	r3, r3, #2
 800e550:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e554:	687a      	ldr	r2, [r7, #4]
 800e556:	4413      	add	r3, r2
 800e558:	3304      	adds	r3, #4
 800e55a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	2200      	movs	r2, #0
 800e560:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	330e      	adds	r3, #14
 800e566:	2202      	movs	r2, #2
 800e568:	4619      	mov	r1, r3
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f000 fc44 	bl	800edf8 <USBD_CtlSendData>
              break;
 800e570:	e06b      	b.n	800e64a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e572:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e576:	2b00      	cmp	r3, #0
 800e578:	da11      	bge.n	800e59e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e57a:	7bbb      	ldrb	r3, [r7, #14]
 800e57c:	f003 020f 	and.w	r2, r3, #15
 800e580:	6879      	ldr	r1, [r7, #4]
 800e582:	4613      	mov	r3, r2
 800e584:	009b      	lsls	r3, r3, #2
 800e586:	4413      	add	r3, r2
 800e588:	009b      	lsls	r3, r3, #2
 800e58a:	440b      	add	r3, r1
 800e58c:	3323      	adds	r3, #35	@ 0x23
 800e58e:	781b      	ldrb	r3, [r3, #0]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d117      	bne.n	800e5c4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800e594:	6839      	ldr	r1, [r7, #0]
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f000 fbb1 	bl	800ecfe <USBD_CtlError>
                  break;
 800e59c:	e055      	b.n	800e64a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e59e:	7bbb      	ldrb	r3, [r7, #14]
 800e5a0:	f003 020f 	and.w	r2, r3, #15
 800e5a4:	6879      	ldr	r1, [r7, #4]
 800e5a6:	4613      	mov	r3, r2
 800e5a8:	009b      	lsls	r3, r3, #2
 800e5aa:	4413      	add	r3, r2
 800e5ac:	009b      	lsls	r3, r3, #2
 800e5ae:	440b      	add	r3, r1
 800e5b0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e5b4:	781b      	ldrb	r3, [r3, #0]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d104      	bne.n	800e5c4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800e5ba:	6839      	ldr	r1, [r7, #0]
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f000 fb9e 	bl	800ecfe <USBD_CtlError>
                  break;
 800e5c2:	e042      	b.n	800e64a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e5c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	da0b      	bge.n	800e5e4 <USBD_StdEPReq+0x2b4>
 800e5cc:	7bbb      	ldrb	r3, [r7, #14]
 800e5ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e5d2:	4613      	mov	r3, r2
 800e5d4:	009b      	lsls	r3, r3, #2
 800e5d6:	4413      	add	r3, r2
 800e5d8:	009b      	lsls	r3, r3, #2
 800e5da:	3310      	adds	r3, #16
 800e5dc:	687a      	ldr	r2, [r7, #4]
 800e5de:	4413      	add	r3, r2
 800e5e0:	3304      	adds	r3, #4
 800e5e2:	e00b      	b.n	800e5fc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e5e4:	7bbb      	ldrb	r3, [r7, #14]
 800e5e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e5ea:	4613      	mov	r3, r2
 800e5ec:	009b      	lsls	r3, r3, #2
 800e5ee:	4413      	add	r3, r2
 800e5f0:	009b      	lsls	r3, r3, #2
 800e5f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e5f6:	687a      	ldr	r2, [r7, #4]
 800e5f8:	4413      	add	r3, r2
 800e5fa:	3304      	adds	r3, #4
 800e5fc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e5fe:	7bbb      	ldrb	r3, [r7, #14]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d002      	beq.n	800e60a <USBD_StdEPReq+0x2da>
 800e604:	7bbb      	ldrb	r3, [r7, #14]
 800e606:	2b80      	cmp	r3, #128	@ 0x80
 800e608:	d103      	bne.n	800e612 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	2200      	movs	r2, #0
 800e60e:	739a      	strb	r2, [r3, #14]
 800e610:	e00e      	b.n	800e630 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e612:	7bbb      	ldrb	r3, [r7, #14]
 800e614:	4619      	mov	r1, r3
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f009 fe77 	bl	801830a <USBD_LL_IsStallEP>
 800e61c:	4603      	mov	r3, r0
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d003      	beq.n	800e62a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800e622:	68bb      	ldr	r3, [r7, #8]
 800e624:	2201      	movs	r2, #1
 800e626:	739a      	strb	r2, [r3, #14]
 800e628:	e002      	b.n	800e630 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	2200      	movs	r2, #0
 800e62e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	330e      	adds	r3, #14
 800e634:	2202      	movs	r2, #2
 800e636:	4619      	mov	r1, r3
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f000 fbdd 	bl	800edf8 <USBD_CtlSendData>
              break;
 800e63e:	e004      	b.n	800e64a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800e640:	6839      	ldr	r1, [r7, #0]
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f000 fb5b 	bl	800ecfe <USBD_CtlError>
              break;
 800e648:	bf00      	nop
          }
          break;
 800e64a:	e004      	b.n	800e656 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800e64c:	6839      	ldr	r1, [r7, #0]
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f000 fb55 	bl	800ecfe <USBD_CtlError>
          break;
 800e654:	bf00      	nop
      }
      break;
 800e656:	e005      	b.n	800e664 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800e658:	6839      	ldr	r1, [r7, #0]
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f000 fb4f 	bl	800ecfe <USBD_CtlError>
      break;
 800e660:	e000      	b.n	800e664 <USBD_StdEPReq+0x334>
      break;
 800e662:	bf00      	nop
  }

  return ret;
 800e664:	7bfb      	ldrb	r3, [r7, #15]
}
 800e666:	4618      	mov	r0, r3
 800e668:	3710      	adds	r7, #16
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
	...

0800e670 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b084      	sub	sp, #16
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
 800e678:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e67a:	2300      	movs	r3, #0
 800e67c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e67e:	2300      	movs	r3, #0
 800e680:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e682:	2300      	movs	r3, #0
 800e684:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	885b      	ldrh	r3, [r3, #2]
 800e68a:	0a1b      	lsrs	r3, r3, #8
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	3b01      	subs	r3, #1
 800e690:	2b06      	cmp	r3, #6
 800e692:	f200 8128 	bhi.w	800e8e6 <USBD_GetDescriptor+0x276>
 800e696:	a201      	add	r2, pc, #4	@ (adr r2, 800e69c <USBD_GetDescriptor+0x2c>)
 800e698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e69c:	0800e6b9 	.word	0x0800e6b9
 800e6a0:	0800e6d1 	.word	0x0800e6d1
 800e6a4:	0800e711 	.word	0x0800e711
 800e6a8:	0800e8e7 	.word	0x0800e8e7
 800e6ac:	0800e8e7 	.word	0x0800e8e7
 800e6b0:	0800e887 	.word	0x0800e887
 800e6b4:	0800e8b3 	.word	0x0800e8b3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	687a      	ldr	r2, [r7, #4]
 800e6c2:	7c12      	ldrb	r2, [r2, #16]
 800e6c4:	f107 0108 	add.w	r1, r7, #8
 800e6c8:	4610      	mov	r0, r2
 800e6ca:	4798      	blx	r3
 800e6cc:	60f8      	str	r0, [r7, #12]
      break;
 800e6ce:	e112      	b.n	800e8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	7c1b      	ldrb	r3, [r3, #16]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d10d      	bne.n	800e6f4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6e0:	f107 0208 	add.w	r2, r7, #8
 800e6e4:	4610      	mov	r0, r2
 800e6e6:	4798      	blx	r3
 800e6e8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	3301      	adds	r3, #1
 800e6ee:	2202      	movs	r2, #2
 800e6f0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e6f2:	e100      	b.n	800e8f6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6fc:	f107 0208 	add.w	r2, r7, #8
 800e700:	4610      	mov	r0, r2
 800e702:	4798      	blx	r3
 800e704:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	3301      	adds	r3, #1
 800e70a:	2202      	movs	r2, #2
 800e70c:	701a      	strb	r2, [r3, #0]
      break;
 800e70e:	e0f2      	b.n	800e8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e710:	683b      	ldr	r3, [r7, #0]
 800e712:	885b      	ldrh	r3, [r3, #2]
 800e714:	b2db      	uxtb	r3, r3
 800e716:	2b05      	cmp	r3, #5
 800e718:	f200 80ac 	bhi.w	800e874 <USBD_GetDescriptor+0x204>
 800e71c:	a201      	add	r2, pc, #4	@ (adr r2, 800e724 <USBD_GetDescriptor+0xb4>)
 800e71e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e722:	bf00      	nop
 800e724:	0800e73d 	.word	0x0800e73d
 800e728:	0800e771 	.word	0x0800e771
 800e72c:	0800e7a5 	.word	0x0800e7a5
 800e730:	0800e7d9 	.word	0x0800e7d9
 800e734:	0800e80d 	.word	0x0800e80d
 800e738:	0800e841 	.word	0x0800e841
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e742:	685b      	ldr	r3, [r3, #4]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d00b      	beq.n	800e760 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	687a      	ldr	r2, [r7, #4]
 800e752:	7c12      	ldrb	r2, [r2, #16]
 800e754:	f107 0108 	add.w	r1, r7, #8
 800e758:	4610      	mov	r0, r2
 800e75a:	4798      	blx	r3
 800e75c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e75e:	e091      	b.n	800e884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e760:	6839      	ldr	r1, [r7, #0]
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f000 facb 	bl	800ecfe <USBD_CtlError>
            err++;
 800e768:	7afb      	ldrb	r3, [r7, #11]
 800e76a:	3301      	adds	r3, #1
 800e76c:	72fb      	strb	r3, [r7, #11]
          break;
 800e76e:	e089      	b.n	800e884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e776:	689b      	ldr	r3, [r3, #8]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d00b      	beq.n	800e794 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e782:	689b      	ldr	r3, [r3, #8]
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	7c12      	ldrb	r2, [r2, #16]
 800e788:	f107 0108 	add.w	r1, r7, #8
 800e78c:	4610      	mov	r0, r2
 800e78e:	4798      	blx	r3
 800e790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e792:	e077      	b.n	800e884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e794:	6839      	ldr	r1, [r7, #0]
 800e796:	6878      	ldr	r0, [r7, #4]
 800e798:	f000 fab1 	bl	800ecfe <USBD_CtlError>
            err++;
 800e79c:	7afb      	ldrb	r3, [r7, #11]
 800e79e:	3301      	adds	r3, #1
 800e7a0:	72fb      	strb	r3, [r7, #11]
          break;
 800e7a2:	e06f      	b.n	800e884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7aa:	68db      	ldr	r3, [r3, #12]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d00b      	beq.n	800e7c8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7b6:	68db      	ldr	r3, [r3, #12]
 800e7b8:	687a      	ldr	r2, [r7, #4]
 800e7ba:	7c12      	ldrb	r2, [r2, #16]
 800e7bc:	f107 0108 	add.w	r1, r7, #8
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	4798      	blx	r3
 800e7c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e7c6:	e05d      	b.n	800e884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e7c8:	6839      	ldr	r1, [r7, #0]
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	f000 fa97 	bl	800ecfe <USBD_CtlError>
            err++;
 800e7d0:	7afb      	ldrb	r3, [r7, #11]
 800e7d2:	3301      	adds	r3, #1
 800e7d4:	72fb      	strb	r3, [r7, #11]
          break;
 800e7d6:	e055      	b.n	800e884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7de:	691b      	ldr	r3, [r3, #16]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d00b      	beq.n	800e7fc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7ea:	691b      	ldr	r3, [r3, #16]
 800e7ec:	687a      	ldr	r2, [r7, #4]
 800e7ee:	7c12      	ldrb	r2, [r2, #16]
 800e7f0:	f107 0108 	add.w	r1, r7, #8
 800e7f4:	4610      	mov	r0, r2
 800e7f6:	4798      	blx	r3
 800e7f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e7fa:	e043      	b.n	800e884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e7fc:	6839      	ldr	r1, [r7, #0]
 800e7fe:	6878      	ldr	r0, [r7, #4]
 800e800:	f000 fa7d 	bl	800ecfe <USBD_CtlError>
            err++;
 800e804:	7afb      	ldrb	r3, [r7, #11]
 800e806:	3301      	adds	r3, #1
 800e808:	72fb      	strb	r3, [r7, #11]
          break;
 800e80a:	e03b      	b.n	800e884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e812:	695b      	ldr	r3, [r3, #20]
 800e814:	2b00      	cmp	r3, #0
 800e816:	d00b      	beq.n	800e830 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e81e:	695b      	ldr	r3, [r3, #20]
 800e820:	687a      	ldr	r2, [r7, #4]
 800e822:	7c12      	ldrb	r2, [r2, #16]
 800e824:	f107 0108 	add.w	r1, r7, #8
 800e828:	4610      	mov	r0, r2
 800e82a:	4798      	blx	r3
 800e82c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e82e:	e029      	b.n	800e884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e830:	6839      	ldr	r1, [r7, #0]
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 fa63 	bl	800ecfe <USBD_CtlError>
            err++;
 800e838:	7afb      	ldrb	r3, [r7, #11]
 800e83a:	3301      	adds	r3, #1
 800e83c:	72fb      	strb	r3, [r7, #11]
          break;
 800e83e:	e021      	b.n	800e884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e846:	699b      	ldr	r3, [r3, #24]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d00b      	beq.n	800e864 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e852:	699b      	ldr	r3, [r3, #24]
 800e854:	687a      	ldr	r2, [r7, #4]
 800e856:	7c12      	ldrb	r2, [r2, #16]
 800e858:	f107 0108 	add.w	r1, r7, #8
 800e85c:	4610      	mov	r0, r2
 800e85e:	4798      	blx	r3
 800e860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e862:	e00f      	b.n	800e884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e864:	6839      	ldr	r1, [r7, #0]
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f000 fa49 	bl	800ecfe <USBD_CtlError>
            err++;
 800e86c:	7afb      	ldrb	r3, [r7, #11]
 800e86e:	3301      	adds	r3, #1
 800e870:	72fb      	strb	r3, [r7, #11]
          break;
 800e872:	e007      	b.n	800e884 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e874:	6839      	ldr	r1, [r7, #0]
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 fa41 	bl	800ecfe <USBD_CtlError>
          err++;
 800e87c:	7afb      	ldrb	r3, [r7, #11]
 800e87e:	3301      	adds	r3, #1
 800e880:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e882:	bf00      	nop
      }
      break;
 800e884:	e037      	b.n	800e8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	7c1b      	ldrb	r3, [r3, #16]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d109      	bne.n	800e8a2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e896:	f107 0208 	add.w	r2, r7, #8
 800e89a:	4610      	mov	r0, r2
 800e89c:	4798      	blx	r3
 800e89e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e8a0:	e029      	b.n	800e8f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e8a2:	6839      	ldr	r1, [r7, #0]
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f000 fa2a 	bl	800ecfe <USBD_CtlError>
        err++;
 800e8aa:	7afb      	ldrb	r3, [r7, #11]
 800e8ac:	3301      	adds	r3, #1
 800e8ae:	72fb      	strb	r3, [r7, #11]
      break;
 800e8b0:	e021      	b.n	800e8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	7c1b      	ldrb	r3, [r3, #16]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d10d      	bne.n	800e8d6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8c2:	f107 0208 	add.w	r2, r7, #8
 800e8c6:	4610      	mov	r0, r2
 800e8c8:	4798      	blx	r3
 800e8ca:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	2207      	movs	r2, #7
 800e8d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e8d4:	e00f      	b.n	800e8f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e8d6:	6839      	ldr	r1, [r7, #0]
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f000 fa10 	bl	800ecfe <USBD_CtlError>
        err++;
 800e8de:	7afb      	ldrb	r3, [r7, #11]
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	72fb      	strb	r3, [r7, #11]
      break;
 800e8e4:	e007      	b.n	800e8f6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e8e6:	6839      	ldr	r1, [r7, #0]
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f000 fa08 	bl	800ecfe <USBD_CtlError>
      err++;
 800e8ee:	7afb      	ldrb	r3, [r7, #11]
 800e8f0:	3301      	adds	r3, #1
 800e8f2:	72fb      	strb	r3, [r7, #11]
      break;
 800e8f4:	bf00      	nop
  }

  if (err != 0U)
 800e8f6:	7afb      	ldrb	r3, [r7, #11]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d11e      	bne.n	800e93a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	88db      	ldrh	r3, [r3, #6]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d016      	beq.n	800e932 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e904:	893b      	ldrh	r3, [r7, #8]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d00e      	beq.n	800e928 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	88da      	ldrh	r2, [r3, #6]
 800e90e:	893b      	ldrh	r3, [r7, #8]
 800e910:	4293      	cmp	r3, r2
 800e912:	bf28      	it	cs
 800e914:	4613      	movcs	r3, r2
 800e916:	b29b      	uxth	r3, r3
 800e918:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e91a:	893b      	ldrh	r3, [r7, #8]
 800e91c:	461a      	mov	r2, r3
 800e91e:	68f9      	ldr	r1, [r7, #12]
 800e920:	6878      	ldr	r0, [r7, #4]
 800e922:	f000 fa69 	bl	800edf8 <USBD_CtlSendData>
 800e926:	e009      	b.n	800e93c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e928:	6839      	ldr	r1, [r7, #0]
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f000 f9e7 	bl	800ecfe <USBD_CtlError>
 800e930:	e004      	b.n	800e93c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f000 faa0 	bl	800ee78 <USBD_CtlSendStatus>
 800e938:	e000      	b.n	800e93c <USBD_GetDescriptor+0x2cc>
    return;
 800e93a:	bf00      	nop
  }
}
 800e93c:	3710      	adds	r7, #16
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}
 800e942:	bf00      	nop

0800e944 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b084      	sub	sp, #16
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
 800e94c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	889b      	ldrh	r3, [r3, #4]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d131      	bne.n	800e9ba <USBD_SetAddress+0x76>
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	88db      	ldrh	r3, [r3, #6]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d12d      	bne.n	800e9ba <USBD_SetAddress+0x76>
 800e95e:	683b      	ldr	r3, [r7, #0]
 800e960:	885b      	ldrh	r3, [r3, #2]
 800e962:	2b7f      	cmp	r3, #127	@ 0x7f
 800e964:	d829      	bhi.n	800e9ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	885b      	ldrh	r3, [r3, #2]
 800e96a:	b2db      	uxtb	r3, r3
 800e96c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e970:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e978:	b2db      	uxtb	r3, r3
 800e97a:	2b03      	cmp	r3, #3
 800e97c:	d104      	bne.n	800e988 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e97e:	6839      	ldr	r1, [r7, #0]
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	f000 f9bc 	bl	800ecfe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e986:	e01d      	b.n	800e9c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	7bfa      	ldrb	r2, [r7, #15]
 800e98c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e990:	7bfb      	ldrb	r3, [r7, #15]
 800e992:	4619      	mov	r1, r3
 800e994:	6878      	ldr	r0, [r7, #4]
 800e996:	f009 fce4 	bl	8018362 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e99a:	6878      	ldr	r0, [r7, #4]
 800e99c:	f000 fa6c 	bl	800ee78 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e9a0:	7bfb      	ldrb	r3, [r7, #15]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d004      	beq.n	800e9b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	2202      	movs	r2, #2
 800e9aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e9ae:	e009      	b.n	800e9c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e9b8:	e004      	b.n	800e9c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e9ba:	6839      	ldr	r1, [r7, #0]
 800e9bc:	6878      	ldr	r0, [r7, #4]
 800e9be:	f000 f99e 	bl	800ecfe <USBD_CtlError>
  }
}
 800e9c2:	bf00      	nop
 800e9c4:	bf00      	nop
 800e9c6:	3710      	adds	r7, #16
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bd80      	pop	{r7, pc}

0800e9cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
 800e9d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	885b      	ldrh	r3, [r3, #2]
 800e9de:	b2da      	uxtb	r2, r3
 800e9e0:	4b4e      	ldr	r3, [pc, #312]	@ (800eb1c <USBD_SetConfig+0x150>)
 800e9e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e9e4:	4b4d      	ldr	r3, [pc, #308]	@ (800eb1c <USBD_SetConfig+0x150>)
 800e9e6:	781b      	ldrb	r3, [r3, #0]
 800e9e8:	2b01      	cmp	r3, #1
 800e9ea:	d905      	bls.n	800e9f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e9ec:	6839      	ldr	r1, [r7, #0]
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f000 f985 	bl	800ecfe <USBD_CtlError>
    return USBD_FAIL;
 800e9f4:	2303      	movs	r3, #3
 800e9f6:	e08c      	b.n	800eb12 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9fe:	b2db      	uxtb	r3, r3
 800ea00:	2b02      	cmp	r3, #2
 800ea02:	d002      	beq.n	800ea0a <USBD_SetConfig+0x3e>
 800ea04:	2b03      	cmp	r3, #3
 800ea06:	d029      	beq.n	800ea5c <USBD_SetConfig+0x90>
 800ea08:	e075      	b.n	800eaf6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ea0a:	4b44      	ldr	r3, [pc, #272]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea0c:	781b      	ldrb	r3, [r3, #0]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d020      	beq.n	800ea54 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ea12:	4b42      	ldr	r3, [pc, #264]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	461a      	mov	r2, r3
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ea1c:	4b3f      	ldr	r3, [pc, #252]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea1e:	781b      	ldrb	r3, [r3, #0]
 800ea20:	4619      	mov	r1, r3
 800ea22:	6878      	ldr	r0, [r7, #4]
 800ea24:	f7fe ffce 	bl	800d9c4 <USBD_SetClassConfig>
 800ea28:	4603      	mov	r3, r0
 800ea2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ea2c:	7bfb      	ldrb	r3, [r7, #15]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d008      	beq.n	800ea44 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ea32:	6839      	ldr	r1, [r7, #0]
 800ea34:	6878      	ldr	r0, [r7, #4]
 800ea36:	f000 f962 	bl	800ecfe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	2202      	movs	r2, #2
 800ea3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ea42:	e065      	b.n	800eb10 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ea44:	6878      	ldr	r0, [r7, #4]
 800ea46:	f000 fa17 	bl	800ee78 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	2203      	movs	r2, #3
 800ea4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ea52:	e05d      	b.n	800eb10 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f000 fa0f 	bl	800ee78 <USBD_CtlSendStatus>
      break;
 800ea5a:	e059      	b.n	800eb10 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ea5c:	4b2f      	ldr	r3, [pc, #188]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea5e:	781b      	ldrb	r3, [r3, #0]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d112      	bne.n	800ea8a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2202      	movs	r2, #2
 800ea68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ea6c:	4b2b      	ldr	r3, [pc, #172]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea6e:	781b      	ldrb	r3, [r3, #0]
 800ea70:	461a      	mov	r2, r3
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ea76:	4b29      	ldr	r3, [pc, #164]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea78:	781b      	ldrb	r3, [r3, #0]
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f7fe ffbd 	bl	800d9fc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ea82:	6878      	ldr	r0, [r7, #4]
 800ea84:	f000 f9f8 	bl	800ee78 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ea88:	e042      	b.n	800eb10 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ea8a:	4b24      	ldr	r3, [pc, #144]	@ (800eb1c <USBD_SetConfig+0x150>)
 800ea8c:	781b      	ldrb	r3, [r3, #0]
 800ea8e:	461a      	mov	r2, r3
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	685b      	ldr	r3, [r3, #4]
 800ea94:	429a      	cmp	r2, r3
 800ea96:	d02a      	beq.n	800eaee <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	685b      	ldr	r3, [r3, #4]
 800ea9c:	b2db      	uxtb	r3, r3
 800ea9e:	4619      	mov	r1, r3
 800eaa0:	6878      	ldr	r0, [r7, #4]
 800eaa2:	f7fe ffab 	bl	800d9fc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800eaa6:	4b1d      	ldr	r3, [pc, #116]	@ (800eb1c <USBD_SetConfig+0x150>)
 800eaa8:	781b      	ldrb	r3, [r3, #0]
 800eaaa:	461a      	mov	r2, r3
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eab0:	4b1a      	ldr	r3, [pc, #104]	@ (800eb1c <USBD_SetConfig+0x150>)
 800eab2:	781b      	ldrb	r3, [r3, #0]
 800eab4:	4619      	mov	r1, r3
 800eab6:	6878      	ldr	r0, [r7, #4]
 800eab8:	f7fe ff84 	bl	800d9c4 <USBD_SetClassConfig>
 800eabc:	4603      	mov	r3, r0
 800eabe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800eac0:	7bfb      	ldrb	r3, [r7, #15]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d00f      	beq.n	800eae6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800eac6:	6839      	ldr	r1, [r7, #0]
 800eac8:	6878      	ldr	r0, [r7, #4]
 800eaca:	f000 f918 	bl	800ecfe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	685b      	ldr	r3, [r3, #4]
 800ead2:	b2db      	uxtb	r3, r3
 800ead4:	4619      	mov	r1, r3
 800ead6:	6878      	ldr	r0, [r7, #4]
 800ead8:	f7fe ff90 	bl	800d9fc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	2202      	movs	r2, #2
 800eae0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800eae4:	e014      	b.n	800eb10 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eae6:	6878      	ldr	r0, [r7, #4]
 800eae8:	f000 f9c6 	bl	800ee78 <USBD_CtlSendStatus>
      break;
 800eaec:	e010      	b.n	800eb10 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800eaee:	6878      	ldr	r0, [r7, #4]
 800eaf0:	f000 f9c2 	bl	800ee78 <USBD_CtlSendStatus>
      break;
 800eaf4:	e00c      	b.n	800eb10 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800eaf6:	6839      	ldr	r1, [r7, #0]
 800eaf8:	6878      	ldr	r0, [r7, #4]
 800eafa:	f000 f900 	bl	800ecfe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800eafe:	4b07      	ldr	r3, [pc, #28]	@ (800eb1c <USBD_SetConfig+0x150>)
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	4619      	mov	r1, r3
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f7fe ff79 	bl	800d9fc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800eb0a:	2303      	movs	r3, #3
 800eb0c:	73fb      	strb	r3, [r7, #15]
      break;
 800eb0e:	bf00      	nop
  }

  return ret;
 800eb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3710      	adds	r7, #16
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}
 800eb1a:	bf00      	nop
 800eb1c:	2000295c 	.word	0x2000295c

0800eb20 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
 800eb28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	88db      	ldrh	r3, [r3, #6]
 800eb2e:	2b01      	cmp	r3, #1
 800eb30:	d004      	beq.n	800eb3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800eb32:	6839      	ldr	r1, [r7, #0]
 800eb34:	6878      	ldr	r0, [r7, #4]
 800eb36:	f000 f8e2 	bl	800ecfe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800eb3a:	e023      	b.n	800eb84 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb42:	b2db      	uxtb	r3, r3
 800eb44:	2b02      	cmp	r3, #2
 800eb46:	dc02      	bgt.n	800eb4e <USBD_GetConfig+0x2e>
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	dc03      	bgt.n	800eb54 <USBD_GetConfig+0x34>
 800eb4c:	e015      	b.n	800eb7a <USBD_GetConfig+0x5a>
 800eb4e:	2b03      	cmp	r3, #3
 800eb50:	d00b      	beq.n	800eb6a <USBD_GetConfig+0x4a>
 800eb52:	e012      	b.n	800eb7a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2200      	movs	r2, #0
 800eb58:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	3308      	adds	r3, #8
 800eb5e:	2201      	movs	r2, #1
 800eb60:	4619      	mov	r1, r3
 800eb62:	6878      	ldr	r0, [r7, #4]
 800eb64:	f000 f948 	bl	800edf8 <USBD_CtlSendData>
        break;
 800eb68:	e00c      	b.n	800eb84 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	3304      	adds	r3, #4
 800eb6e:	2201      	movs	r2, #1
 800eb70:	4619      	mov	r1, r3
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f000 f940 	bl	800edf8 <USBD_CtlSendData>
        break;
 800eb78:	e004      	b.n	800eb84 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800eb7a:	6839      	ldr	r1, [r7, #0]
 800eb7c:	6878      	ldr	r0, [r7, #4]
 800eb7e:	f000 f8be 	bl	800ecfe <USBD_CtlError>
        break;
 800eb82:	bf00      	nop
}
 800eb84:	bf00      	nop
 800eb86:	3708      	adds	r7, #8
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}

0800eb8c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b082      	sub	sp, #8
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
 800eb94:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb9c:	b2db      	uxtb	r3, r3
 800eb9e:	3b01      	subs	r3, #1
 800eba0:	2b02      	cmp	r3, #2
 800eba2:	d81e      	bhi.n	800ebe2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	88db      	ldrh	r3, [r3, #6]
 800eba8:	2b02      	cmp	r3, #2
 800ebaa:	d004      	beq.n	800ebb6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ebac:	6839      	ldr	r1, [r7, #0]
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f000 f8a5 	bl	800ecfe <USBD_CtlError>
        break;
 800ebb4:	e01a      	b.n	800ebec <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	2201      	movs	r2, #1
 800ebba:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d005      	beq.n	800ebd2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	68db      	ldr	r3, [r3, #12]
 800ebca:	f043 0202 	orr.w	r2, r3, #2
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	330c      	adds	r3, #12
 800ebd6:	2202      	movs	r2, #2
 800ebd8:	4619      	mov	r1, r3
 800ebda:	6878      	ldr	r0, [r7, #4]
 800ebdc:	f000 f90c 	bl	800edf8 <USBD_CtlSendData>
      break;
 800ebe0:	e004      	b.n	800ebec <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ebe2:	6839      	ldr	r1, [r7, #0]
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f000 f88a 	bl	800ecfe <USBD_CtlError>
      break;
 800ebea:	bf00      	nop
  }
}
 800ebec:	bf00      	nop
 800ebee:	3708      	adds	r7, #8
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}

0800ebf4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b082      	sub	sp, #8
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	885b      	ldrh	r3, [r3, #2]
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	d107      	bne.n	800ec16 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2201      	movs	r2, #1
 800ec0a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f000 f932 	bl	800ee78 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ec14:	e013      	b.n	800ec3e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	885b      	ldrh	r3, [r3, #2]
 800ec1a:	2b02      	cmp	r3, #2
 800ec1c:	d10b      	bne.n	800ec36 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ec1e:	683b      	ldr	r3, [r7, #0]
 800ec20:	889b      	ldrh	r3, [r3, #4]
 800ec22:	0a1b      	lsrs	r3, r3, #8
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	b2da      	uxtb	r2, r3
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f000 f922 	bl	800ee78 <USBD_CtlSendStatus>
}
 800ec34:	e003      	b.n	800ec3e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ec36:	6839      	ldr	r1, [r7, #0]
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f000 f860 	bl	800ecfe <USBD_CtlError>
}
 800ec3e:	bf00      	nop
 800ec40:	3708      	adds	r7, #8
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}

0800ec46 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec46:	b580      	push	{r7, lr}
 800ec48:	b082      	sub	sp, #8
 800ec4a:	af00      	add	r7, sp, #0
 800ec4c:	6078      	str	r0, [r7, #4]
 800ec4e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec56:	b2db      	uxtb	r3, r3
 800ec58:	3b01      	subs	r3, #1
 800ec5a:	2b02      	cmp	r3, #2
 800ec5c:	d80b      	bhi.n	800ec76 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	885b      	ldrh	r3, [r3, #2]
 800ec62:	2b01      	cmp	r3, #1
 800ec64:	d10c      	bne.n	800ec80 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2200      	movs	r2, #0
 800ec6a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 f902 	bl	800ee78 <USBD_CtlSendStatus>
      }
      break;
 800ec74:	e004      	b.n	800ec80 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ec76:	6839      	ldr	r1, [r7, #0]
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f000 f840 	bl	800ecfe <USBD_CtlError>
      break;
 800ec7e:	e000      	b.n	800ec82 <USBD_ClrFeature+0x3c>
      break;
 800ec80:	bf00      	nop
  }
}
 800ec82:	bf00      	nop
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b084      	sub	sp, #16
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	6078      	str	r0, [r7, #4]
 800ec92:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	781a      	ldrb	r2, [r3, #0]
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	3301      	adds	r3, #1
 800eca4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	781a      	ldrb	r2, [r3, #0]
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	3301      	adds	r3, #1
 800ecb2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ecb4:	68f8      	ldr	r0, [r7, #12]
 800ecb6:	f7ff fa3e 	bl	800e136 <SWAPBYTE>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	461a      	mov	r2, r3
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	3301      	adds	r3, #1
 800ecc6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	3301      	adds	r3, #1
 800eccc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ecce:	68f8      	ldr	r0, [r7, #12]
 800ecd0:	f7ff fa31 	bl	800e136 <SWAPBYTE>
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	3301      	adds	r3, #1
 800ece0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	3301      	adds	r3, #1
 800ece6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ece8:	68f8      	ldr	r0, [r7, #12]
 800ecea:	f7ff fa24 	bl	800e136 <SWAPBYTE>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	461a      	mov	r2, r3
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	80da      	strh	r2, [r3, #6]
}
 800ecf6:	bf00      	nop
 800ecf8:	3710      	adds	r7, #16
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}

0800ecfe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecfe:	b580      	push	{r7, lr}
 800ed00:	b082      	sub	sp, #8
 800ed02:	af00      	add	r7, sp, #0
 800ed04:	6078      	str	r0, [r7, #4]
 800ed06:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ed08:	2180      	movs	r1, #128	@ 0x80
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f009 fabf 	bl	801828e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ed10:	2100      	movs	r1, #0
 800ed12:	6878      	ldr	r0, [r7, #4]
 800ed14:	f009 fabb 	bl	801828e <USBD_LL_StallEP>
}
 800ed18:	bf00      	nop
 800ed1a:	3708      	adds	r7, #8
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd80      	pop	{r7, pc}

0800ed20 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b086      	sub	sp, #24
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	60f8      	str	r0, [r7, #12]
 800ed28:	60b9      	str	r1, [r7, #8]
 800ed2a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d042      	beq.n	800edbc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ed3a:	6938      	ldr	r0, [r7, #16]
 800ed3c:	f000 f842 	bl	800edc4 <USBD_GetLen>
 800ed40:	4603      	mov	r3, r0
 800ed42:	3301      	adds	r3, #1
 800ed44:	005b      	lsls	r3, r3, #1
 800ed46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed4a:	d808      	bhi.n	800ed5e <USBD_GetString+0x3e>
 800ed4c:	6938      	ldr	r0, [r7, #16]
 800ed4e:	f000 f839 	bl	800edc4 <USBD_GetLen>
 800ed52:	4603      	mov	r3, r0
 800ed54:	3301      	adds	r3, #1
 800ed56:	b29b      	uxth	r3, r3
 800ed58:	005b      	lsls	r3, r3, #1
 800ed5a:	b29a      	uxth	r2, r3
 800ed5c:	e001      	b.n	800ed62 <USBD_GetString+0x42>
 800ed5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ed66:	7dfb      	ldrb	r3, [r7, #23]
 800ed68:	68ba      	ldr	r2, [r7, #8]
 800ed6a:	4413      	add	r3, r2
 800ed6c:	687a      	ldr	r2, [r7, #4]
 800ed6e:	7812      	ldrb	r2, [r2, #0]
 800ed70:	701a      	strb	r2, [r3, #0]
  idx++;
 800ed72:	7dfb      	ldrb	r3, [r7, #23]
 800ed74:	3301      	adds	r3, #1
 800ed76:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ed78:	7dfb      	ldrb	r3, [r7, #23]
 800ed7a:	68ba      	ldr	r2, [r7, #8]
 800ed7c:	4413      	add	r3, r2
 800ed7e:	2203      	movs	r2, #3
 800ed80:	701a      	strb	r2, [r3, #0]
  idx++;
 800ed82:	7dfb      	ldrb	r3, [r7, #23]
 800ed84:	3301      	adds	r3, #1
 800ed86:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ed88:	e013      	b.n	800edb2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ed8a:	7dfb      	ldrb	r3, [r7, #23]
 800ed8c:	68ba      	ldr	r2, [r7, #8]
 800ed8e:	4413      	add	r3, r2
 800ed90:	693a      	ldr	r2, [r7, #16]
 800ed92:	7812      	ldrb	r2, [r2, #0]
 800ed94:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	3301      	adds	r3, #1
 800ed9a:	613b      	str	r3, [r7, #16]
    idx++;
 800ed9c:	7dfb      	ldrb	r3, [r7, #23]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800eda2:	7dfb      	ldrb	r3, [r7, #23]
 800eda4:	68ba      	ldr	r2, [r7, #8]
 800eda6:	4413      	add	r3, r2
 800eda8:	2200      	movs	r2, #0
 800edaa:	701a      	strb	r2, [r3, #0]
    idx++;
 800edac:	7dfb      	ldrb	r3, [r7, #23]
 800edae:	3301      	adds	r3, #1
 800edb0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800edb2:	693b      	ldr	r3, [r7, #16]
 800edb4:	781b      	ldrb	r3, [r3, #0]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d1e7      	bne.n	800ed8a <USBD_GetString+0x6a>
 800edba:	e000      	b.n	800edbe <USBD_GetString+0x9e>
    return;
 800edbc:	bf00      	nop
  }
}
 800edbe:	3718      	adds	r7, #24
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bd80      	pop	{r7, pc}

0800edc4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800edc4:	b480      	push	{r7}
 800edc6:	b085      	sub	sp, #20
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800edcc:	2300      	movs	r3, #0
 800edce:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800edd4:	e005      	b.n	800ede2 <USBD_GetLen+0x1e>
  {
    len++;
 800edd6:	7bfb      	ldrb	r3, [r7, #15]
 800edd8:	3301      	adds	r3, #1
 800edda:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	3301      	adds	r3, #1
 800ede0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ede2:	68bb      	ldr	r3, [r7, #8]
 800ede4:	781b      	ldrb	r3, [r3, #0]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d1f5      	bne.n	800edd6 <USBD_GetLen+0x12>
  }

  return len;
 800edea:	7bfb      	ldrb	r3, [r7, #15]
}
 800edec:	4618      	mov	r0, r3
 800edee:	3714      	adds	r7, #20
 800edf0:	46bd      	mov	sp, r7
 800edf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf6:	4770      	bx	lr

0800edf8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	b084      	sub	sp, #16
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	60f8      	str	r0, [r7, #12]
 800ee00:	60b9      	str	r1, [r7, #8]
 800ee02:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	2202      	movs	r2, #2
 800ee08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	687a      	ldr	r2, [r7, #4]
 800ee10:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	68ba      	ldr	r2, [r7, #8]
 800ee16:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	687a      	ldr	r2, [r7, #4]
 800ee1c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	68ba      	ldr	r2, [r7, #8]
 800ee22:	2100      	movs	r1, #0
 800ee24:	68f8      	ldr	r0, [r7, #12]
 800ee26:	f009 fabb 	bl	80183a0 <USBD_LL_Transmit>

  return USBD_OK;
 800ee2a:	2300      	movs	r3, #0
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3710      	adds	r7, #16
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}

0800ee34 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b084      	sub	sp, #16
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	60f8      	str	r0, [r7, #12]
 800ee3c:	60b9      	str	r1, [r7, #8]
 800ee3e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	68ba      	ldr	r2, [r7, #8]
 800ee44:	2100      	movs	r1, #0
 800ee46:	68f8      	ldr	r0, [r7, #12]
 800ee48:	f009 faaa 	bl	80183a0 <USBD_LL_Transmit>

  return USBD_OK;
 800ee4c:	2300      	movs	r3, #0
}
 800ee4e:	4618      	mov	r0, r3
 800ee50:	3710      	adds	r7, #16
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}

0800ee56 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ee56:	b580      	push	{r7, lr}
 800ee58:	b084      	sub	sp, #16
 800ee5a:	af00      	add	r7, sp, #0
 800ee5c:	60f8      	str	r0, [r7, #12]
 800ee5e:	60b9      	str	r1, [r7, #8]
 800ee60:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	68ba      	ldr	r2, [r7, #8]
 800ee66:	2100      	movs	r1, #0
 800ee68:	68f8      	ldr	r0, [r7, #12]
 800ee6a:	f009 faba 	bl	80183e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ee6e:	2300      	movs	r3, #0
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3710      	adds	r7, #16
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}

0800ee78 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b082      	sub	sp, #8
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2204      	movs	r2, #4
 800ee84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ee88:	2300      	movs	r3, #0
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	2100      	movs	r1, #0
 800ee8e:	6878      	ldr	r0, [r7, #4]
 800ee90:	f009 fa86 	bl	80183a0 <USBD_LL_Transmit>

  return USBD_OK;
 800ee94:	2300      	movs	r3, #0
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3708      	adds	r7, #8
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}

0800ee9e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ee9e:	b580      	push	{r7, lr}
 800eea0:	b082      	sub	sp, #8
 800eea2:	af00      	add	r7, sp, #0
 800eea4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2205      	movs	r2, #5
 800eeaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eeae:	2300      	movs	r3, #0
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	2100      	movs	r1, #0
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f009 fa94 	bl	80183e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eeba:	2300      	movs	r3, #0
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3708      	adds	r7, #8
 800eec0:	46bd      	mov	sp, r7
 800eec2:	bd80      	pop	{r7, pc}

0800eec4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b084      	sub	sp, #16
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	4603      	mov	r3, r0
 800eecc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800eece:	79fb      	ldrb	r3, [r7, #7]
 800eed0:	4a08      	ldr	r2, [pc, #32]	@ (800eef4 <disk_status+0x30>)
 800eed2:	009b      	lsls	r3, r3, #2
 800eed4:	4413      	add	r3, r2
 800eed6:	685b      	ldr	r3, [r3, #4]
 800eed8:	685b      	ldr	r3, [r3, #4]
 800eeda:	79fa      	ldrb	r2, [r7, #7]
 800eedc:	4905      	ldr	r1, [pc, #20]	@ (800eef4 <disk_status+0x30>)
 800eede:	440a      	add	r2, r1
 800eee0:	7a12      	ldrb	r2, [r2, #8]
 800eee2:	4610      	mov	r0, r2
 800eee4:	4798      	blx	r3
 800eee6:	4603      	mov	r3, r0
 800eee8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800eeea:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3710      	adds	r7, #16
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}
 800eef4:	20002988 	.word	0x20002988

0800eef8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b084      	sub	sp, #16
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	4603      	mov	r3, r0
 800ef00:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ef02:	2300      	movs	r3, #0
 800ef04:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ef06:	79fb      	ldrb	r3, [r7, #7]
 800ef08:	4a0e      	ldr	r2, [pc, #56]	@ (800ef44 <disk_initialize+0x4c>)
 800ef0a:	5cd3      	ldrb	r3, [r2, r3]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d114      	bne.n	800ef3a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ef10:	79fb      	ldrb	r3, [r7, #7]
 800ef12:	4a0c      	ldr	r2, [pc, #48]	@ (800ef44 <disk_initialize+0x4c>)
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	4413      	add	r3, r2
 800ef18:	685b      	ldr	r3, [r3, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	79fa      	ldrb	r2, [r7, #7]
 800ef1e:	4909      	ldr	r1, [pc, #36]	@ (800ef44 <disk_initialize+0x4c>)
 800ef20:	440a      	add	r2, r1
 800ef22:	7a12      	ldrb	r2, [r2, #8]
 800ef24:	4610      	mov	r0, r2
 800ef26:	4798      	blx	r3
 800ef28:	4603      	mov	r3, r0
 800ef2a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800ef2c:	7bfb      	ldrb	r3, [r7, #15]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d103      	bne.n	800ef3a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800ef32:	79fb      	ldrb	r3, [r7, #7]
 800ef34:	4a03      	ldr	r2, [pc, #12]	@ (800ef44 <disk_initialize+0x4c>)
 800ef36:	2101      	movs	r1, #1
 800ef38:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800ef3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	3710      	adds	r7, #16
 800ef40:	46bd      	mov	sp, r7
 800ef42:	bd80      	pop	{r7, pc}
 800ef44:	20002988 	.word	0x20002988

0800ef48 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ef48:	b590      	push	{r4, r7, lr}
 800ef4a:	b087      	sub	sp, #28
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	60b9      	str	r1, [r7, #8]
 800ef50:	607a      	str	r2, [r7, #4]
 800ef52:	603b      	str	r3, [r7, #0]
 800ef54:	4603      	mov	r3, r0
 800ef56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ef58:	7bfb      	ldrb	r3, [r7, #15]
 800ef5a:	4a0a      	ldr	r2, [pc, #40]	@ (800ef84 <disk_read+0x3c>)
 800ef5c:	009b      	lsls	r3, r3, #2
 800ef5e:	4413      	add	r3, r2
 800ef60:	685b      	ldr	r3, [r3, #4]
 800ef62:	689c      	ldr	r4, [r3, #8]
 800ef64:	7bfb      	ldrb	r3, [r7, #15]
 800ef66:	4a07      	ldr	r2, [pc, #28]	@ (800ef84 <disk_read+0x3c>)
 800ef68:	4413      	add	r3, r2
 800ef6a:	7a18      	ldrb	r0, [r3, #8]
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	687a      	ldr	r2, [r7, #4]
 800ef70:	68b9      	ldr	r1, [r7, #8]
 800ef72:	47a0      	blx	r4
 800ef74:	4603      	mov	r3, r0
 800ef76:	75fb      	strb	r3, [r7, #23]
  return res;
 800ef78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	371c      	adds	r7, #28
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd90      	pop	{r4, r7, pc}
 800ef82:	bf00      	nop
 800ef84:	20002988 	.word	0x20002988

0800ef88 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ef88:	b590      	push	{r4, r7, lr}
 800ef8a:	b087      	sub	sp, #28
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	60b9      	str	r1, [r7, #8]
 800ef90:	607a      	str	r2, [r7, #4]
 800ef92:	603b      	str	r3, [r7, #0]
 800ef94:	4603      	mov	r3, r0
 800ef96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ef98:	7bfb      	ldrb	r3, [r7, #15]
 800ef9a:	4a0a      	ldr	r2, [pc, #40]	@ (800efc4 <disk_write+0x3c>)
 800ef9c:	009b      	lsls	r3, r3, #2
 800ef9e:	4413      	add	r3, r2
 800efa0:	685b      	ldr	r3, [r3, #4]
 800efa2:	68dc      	ldr	r4, [r3, #12]
 800efa4:	7bfb      	ldrb	r3, [r7, #15]
 800efa6:	4a07      	ldr	r2, [pc, #28]	@ (800efc4 <disk_write+0x3c>)
 800efa8:	4413      	add	r3, r2
 800efaa:	7a18      	ldrb	r0, [r3, #8]
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	687a      	ldr	r2, [r7, #4]
 800efb0:	68b9      	ldr	r1, [r7, #8]
 800efb2:	47a0      	blx	r4
 800efb4:	4603      	mov	r3, r0
 800efb6:	75fb      	strb	r3, [r7, #23]
  return res;
 800efb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800efba:	4618      	mov	r0, r3
 800efbc:	371c      	adds	r7, #28
 800efbe:	46bd      	mov	sp, r7
 800efc0:	bd90      	pop	{r4, r7, pc}
 800efc2:	bf00      	nop
 800efc4:	20002988 	.word	0x20002988

0800efc8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b084      	sub	sp, #16
 800efcc:	af00      	add	r7, sp, #0
 800efce:	4603      	mov	r3, r0
 800efd0:	603a      	str	r2, [r7, #0]
 800efd2:	71fb      	strb	r3, [r7, #7]
 800efd4:	460b      	mov	r3, r1
 800efd6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800efd8:	79fb      	ldrb	r3, [r7, #7]
 800efda:	4a09      	ldr	r2, [pc, #36]	@ (800f000 <disk_ioctl+0x38>)
 800efdc:	009b      	lsls	r3, r3, #2
 800efde:	4413      	add	r3, r2
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	691b      	ldr	r3, [r3, #16]
 800efe4:	79fa      	ldrb	r2, [r7, #7]
 800efe6:	4906      	ldr	r1, [pc, #24]	@ (800f000 <disk_ioctl+0x38>)
 800efe8:	440a      	add	r2, r1
 800efea:	7a10      	ldrb	r0, [r2, #8]
 800efec:	79b9      	ldrb	r1, [r7, #6]
 800efee:	683a      	ldr	r2, [r7, #0]
 800eff0:	4798      	blx	r3
 800eff2:	4603      	mov	r3, r0
 800eff4:	73fb      	strb	r3, [r7, #15]
  return res;
 800eff6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3710      	adds	r7, #16
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}
 800f000:	20002988 	.word	0x20002988

0800f004 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f004:	b480      	push	{r7}
 800f006:	b085      	sub	sp, #20
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	3301      	adds	r3, #1
 800f010:	781b      	ldrb	r3, [r3, #0]
 800f012:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f014:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f018:	021b      	lsls	r3, r3, #8
 800f01a:	b21a      	sxth	r2, r3
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	781b      	ldrb	r3, [r3, #0]
 800f020:	b21b      	sxth	r3, r3
 800f022:	4313      	orrs	r3, r2
 800f024:	b21b      	sxth	r3, r3
 800f026:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f028:	89fb      	ldrh	r3, [r7, #14]
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	3714      	adds	r7, #20
 800f02e:	46bd      	mov	sp, r7
 800f030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f034:	4770      	bx	lr

0800f036 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f036:	b480      	push	{r7}
 800f038:	b085      	sub	sp, #20
 800f03a:	af00      	add	r7, sp, #0
 800f03c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	3303      	adds	r3, #3
 800f042:	781b      	ldrb	r3, [r3, #0]
 800f044:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	021b      	lsls	r3, r3, #8
 800f04a:	687a      	ldr	r2, [r7, #4]
 800f04c:	3202      	adds	r2, #2
 800f04e:	7812      	ldrb	r2, [r2, #0]
 800f050:	4313      	orrs	r3, r2
 800f052:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	021b      	lsls	r3, r3, #8
 800f058:	687a      	ldr	r2, [r7, #4]
 800f05a:	3201      	adds	r2, #1
 800f05c:	7812      	ldrb	r2, [r2, #0]
 800f05e:	4313      	orrs	r3, r2
 800f060:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	021b      	lsls	r3, r3, #8
 800f066:	687a      	ldr	r2, [r7, #4]
 800f068:	7812      	ldrb	r2, [r2, #0]
 800f06a:	4313      	orrs	r3, r2
 800f06c:	60fb      	str	r3, [r7, #12]
	return rv;
 800f06e:	68fb      	ldr	r3, [r7, #12]
}
 800f070:	4618      	mov	r0, r3
 800f072:	3714      	adds	r7, #20
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr

0800f07c <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800f07c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800f080:	b09d      	sub	sp, #116	@ 0x74
 800f082:	af00      	add	r7, sp, #0
 800f084:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 800f086:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f088:	3307      	adds	r3, #7
 800f08a:	781b      	ldrb	r3, [r3, #0]
 800f08c:	b2db      	uxtb	r3, r3
 800f08e:	2200      	movs	r2, #0
 800f090:	469a      	mov	sl, r3
 800f092:	4693      	mov	fp, r2
 800f094:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 800f098:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f09c:	f04f 0000 	mov.w	r0, #0
 800f0a0:	f04f 0100 	mov.w	r1, #0
 800f0a4:	0219      	lsls	r1, r3, #8
 800f0a6:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f0aa:	0210      	lsls	r0, r2, #8
 800f0ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f0ae:	3306      	adds	r3, #6
 800f0b0:	781b      	ldrb	r3, [r3, #0]
 800f0b2:	b2db      	uxtb	r3, r3
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	461c      	mov	r4, r3
 800f0b8:	4615      	mov	r5, r2
 800f0ba:	ea40 0804 	orr.w	r8, r0, r4
 800f0be:	ea41 0905 	orr.w	r9, r1, r5
 800f0c2:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 800f0c6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f0ca:	f04f 0000 	mov.w	r0, #0
 800f0ce:	f04f 0100 	mov.w	r1, #0
 800f0d2:	0219      	lsls	r1, r3, #8
 800f0d4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f0d8:	0210      	lsls	r0, r2, #8
 800f0da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f0dc:	3305      	adds	r3, #5
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	b2db      	uxtb	r3, r3
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f0e6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800f0e8:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800f0ec:	4623      	mov	r3, r4
 800f0ee:	4303      	orrs	r3, r0
 800f0f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f0f2:	462b      	mov	r3, r5
 800f0f4:	430b      	orrs	r3, r1
 800f0f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f0f8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800f0fc:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 800f100:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f104:	f04f 0000 	mov.w	r0, #0
 800f108:	f04f 0100 	mov.w	r1, #0
 800f10c:	0219      	lsls	r1, r3, #8
 800f10e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f112:	0210      	lsls	r0, r2, #8
 800f114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f116:	3304      	adds	r3, #4
 800f118:	781b      	ldrb	r3, [r3, #0]
 800f11a:	b2db      	uxtb	r3, r3
 800f11c:	2200      	movs	r2, #0
 800f11e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f120:	657a      	str	r2, [r7, #84]	@ 0x54
 800f122:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800f126:	4623      	mov	r3, r4
 800f128:	4303      	orrs	r3, r0
 800f12a:	623b      	str	r3, [r7, #32]
 800f12c:	462b      	mov	r3, r5
 800f12e:	430b      	orrs	r3, r1
 800f130:	627b      	str	r3, [r7, #36]	@ 0x24
 800f132:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800f136:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 800f13a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f13e:	f04f 0000 	mov.w	r0, #0
 800f142:	f04f 0100 	mov.w	r1, #0
 800f146:	0219      	lsls	r1, r3, #8
 800f148:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f14c:	0210      	lsls	r0, r2, #8
 800f14e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f150:	3303      	adds	r3, #3
 800f152:	781b      	ldrb	r3, [r3, #0]
 800f154:	b2db      	uxtb	r3, r3
 800f156:	2200      	movs	r2, #0
 800f158:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f15a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f15c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800f160:	4623      	mov	r3, r4
 800f162:	4303      	orrs	r3, r0
 800f164:	61bb      	str	r3, [r7, #24]
 800f166:	462b      	mov	r3, r5
 800f168:	430b      	orrs	r3, r1
 800f16a:	61fb      	str	r3, [r7, #28]
 800f16c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800f170:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 800f174:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f178:	f04f 0000 	mov.w	r0, #0
 800f17c:	f04f 0100 	mov.w	r1, #0
 800f180:	0219      	lsls	r1, r3, #8
 800f182:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f186:	0210      	lsls	r0, r2, #8
 800f188:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f18a:	3302      	adds	r3, #2
 800f18c:	781b      	ldrb	r3, [r3, #0]
 800f18e:	b2db      	uxtb	r3, r3
 800f190:	2200      	movs	r2, #0
 800f192:	643b      	str	r3, [r7, #64]	@ 0x40
 800f194:	647a      	str	r2, [r7, #68]	@ 0x44
 800f196:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800f19a:	4623      	mov	r3, r4
 800f19c:	4303      	orrs	r3, r0
 800f19e:	613b      	str	r3, [r7, #16]
 800f1a0:	462b      	mov	r3, r5
 800f1a2:	430b      	orrs	r3, r1
 800f1a4:	617b      	str	r3, [r7, #20]
 800f1a6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f1aa:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 800f1ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f1b2:	f04f 0200 	mov.w	r2, #0
 800f1b6:	f04f 0300 	mov.w	r3, #0
 800f1ba:	020b      	lsls	r3, r1, #8
 800f1bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f1c0:	0202      	lsls	r2, r0, #8
 800f1c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f1c4:	3101      	adds	r1, #1
 800f1c6:	7809      	ldrb	r1, [r1, #0]
 800f1c8:	b2c9      	uxtb	r1, r1
 800f1ca:	2000      	movs	r0, #0
 800f1cc:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f1ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800f1d0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800f1d4:	4621      	mov	r1, r4
 800f1d6:	4311      	orrs	r1, r2
 800f1d8:	60b9      	str	r1, [r7, #8]
 800f1da:	4629      	mov	r1, r5
 800f1dc:	4319      	orrs	r1, r3
 800f1de:	60f9      	str	r1, [r7, #12]
 800f1e0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f1e4:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 800f1e8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f1ec:	f04f 0200 	mov.w	r2, #0
 800f1f0:	f04f 0300 	mov.w	r3, #0
 800f1f4:	020b      	lsls	r3, r1, #8
 800f1f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f1fa:	0202      	lsls	r2, r0, #8
 800f1fc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f1fe:	7809      	ldrb	r1, [r1, #0]
 800f200:	b2c9      	uxtb	r1, r1
 800f202:	2000      	movs	r0, #0
 800f204:	6339      	str	r1, [r7, #48]	@ 0x30
 800f206:	6378      	str	r0, [r7, #52]	@ 0x34
 800f208:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f20c:	4621      	mov	r1, r4
 800f20e:	4311      	orrs	r1, r2
 800f210:	6039      	str	r1, [r7, #0]
 800f212:	4629      	mov	r1, r5
 800f214:	4319      	orrs	r1, r3
 800f216:	6079      	str	r1, [r7, #4]
 800f218:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f21c:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 800f220:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 800f224:	4610      	mov	r0, r2
 800f226:	4619      	mov	r1, r3
 800f228:	3774      	adds	r7, #116	@ 0x74
 800f22a:	46bd      	mov	sp, r7
 800f22c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800f230:	4770      	bx	lr

0800f232 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f232:	b480      	push	{r7}
 800f234:	b083      	sub	sp, #12
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
 800f23a:	460b      	mov	r3, r1
 800f23c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	1c5a      	adds	r2, r3, #1
 800f242:	607a      	str	r2, [r7, #4]
 800f244:	887a      	ldrh	r2, [r7, #2]
 800f246:	b2d2      	uxtb	r2, r2
 800f248:	701a      	strb	r2, [r3, #0]
 800f24a:	887b      	ldrh	r3, [r7, #2]
 800f24c:	0a1b      	lsrs	r3, r3, #8
 800f24e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	1c5a      	adds	r2, r3, #1
 800f254:	607a      	str	r2, [r7, #4]
 800f256:	887a      	ldrh	r2, [r7, #2]
 800f258:	b2d2      	uxtb	r2, r2
 800f25a:	701a      	strb	r2, [r3, #0]
}
 800f25c:	bf00      	nop
 800f25e:	370c      	adds	r7, #12
 800f260:	46bd      	mov	sp, r7
 800f262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f266:	4770      	bx	lr

0800f268 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f268:	b480      	push	{r7}
 800f26a:	b083      	sub	sp, #12
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
 800f270:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	1c5a      	adds	r2, r3, #1
 800f276:	607a      	str	r2, [r7, #4]
 800f278:	683a      	ldr	r2, [r7, #0]
 800f27a:	b2d2      	uxtb	r2, r2
 800f27c:	701a      	strb	r2, [r3, #0]
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	0a1b      	lsrs	r3, r3, #8
 800f282:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	1c5a      	adds	r2, r3, #1
 800f288:	607a      	str	r2, [r7, #4]
 800f28a:	683a      	ldr	r2, [r7, #0]
 800f28c:	b2d2      	uxtb	r2, r2
 800f28e:	701a      	strb	r2, [r3, #0]
 800f290:	683b      	ldr	r3, [r7, #0]
 800f292:	0a1b      	lsrs	r3, r3, #8
 800f294:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	1c5a      	adds	r2, r3, #1
 800f29a:	607a      	str	r2, [r7, #4]
 800f29c:	683a      	ldr	r2, [r7, #0]
 800f29e:	b2d2      	uxtb	r2, r2
 800f2a0:	701a      	strb	r2, [r3, #0]
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	0a1b      	lsrs	r3, r3, #8
 800f2a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	1c5a      	adds	r2, r3, #1
 800f2ac:	607a      	str	r2, [r7, #4]
 800f2ae:	683a      	ldr	r2, [r7, #0]
 800f2b0:	b2d2      	uxtb	r2, r2
 800f2b2:	701a      	strb	r2, [r3, #0]
}
 800f2b4:	bf00      	nop
 800f2b6:	370c      	adds	r7, #12
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2be:	4770      	bx	lr

0800f2c0 <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	b085      	sub	sp, #20
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	60f8      	str	r0, [r7, #12]
 800f2c8:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	1c5a      	adds	r2, r3, #1
 800f2d0:	60fa      	str	r2, [r7, #12]
 800f2d2:	783a      	ldrb	r2, [r7, #0]
 800f2d4:	701a      	strb	r2, [r3, #0]
 800f2d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f2da:	f04f 0200 	mov.w	r2, #0
 800f2de:	f04f 0300 	mov.w	r3, #0
 800f2e2:	0a02      	lsrs	r2, r0, #8
 800f2e4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f2e8:	0a0b      	lsrs	r3, r1, #8
 800f2ea:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	1c5a      	adds	r2, r3, #1
 800f2f2:	60fa      	str	r2, [r7, #12]
 800f2f4:	783a      	ldrb	r2, [r7, #0]
 800f2f6:	701a      	strb	r2, [r3, #0]
 800f2f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f2fc:	f04f 0200 	mov.w	r2, #0
 800f300:	f04f 0300 	mov.w	r3, #0
 800f304:	0a02      	lsrs	r2, r0, #8
 800f306:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f30a:	0a0b      	lsrs	r3, r1, #8
 800f30c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	1c5a      	adds	r2, r3, #1
 800f314:	60fa      	str	r2, [r7, #12]
 800f316:	783a      	ldrb	r2, [r7, #0]
 800f318:	701a      	strb	r2, [r3, #0]
 800f31a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f31e:	f04f 0200 	mov.w	r2, #0
 800f322:	f04f 0300 	mov.w	r3, #0
 800f326:	0a02      	lsrs	r2, r0, #8
 800f328:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f32c:	0a0b      	lsrs	r3, r1, #8
 800f32e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	1c5a      	adds	r2, r3, #1
 800f336:	60fa      	str	r2, [r7, #12]
 800f338:	783a      	ldrb	r2, [r7, #0]
 800f33a:	701a      	strb	r2, [r3, #0]
 800f33c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f340:	f04f 0200 	mov.w	r2, #0
 800f344:	f04f 0300 	mov.w	r3, #0
 800f348:	0a02      	lsrs	r2, r0, #8
 800f34a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f34e:	0a0b      	lsrs	r3, r1, #8
 800f350:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	1c5a      	adds	r2, r3, #1
 800f358:	60fa      	str	r2, [r7, #12]
 800f35a:	783a      	ldrb	r2, [r7, #0]
 800f35c:	701a      	strb	r2, [r3, #0]
 800f35e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f362:	f04f 0200 	mov.w	r2, #0
 800f366:	f04f 0300 	mov.w	r3, #0
 800f36a:	0a02      	lsrs	r2, r0, #8
 800f36c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f370:	0a0b      	lsrs	r3, r1, #8
 800f372:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	1c5a      	adds	r2, r3, #1
 800f37a:	60fa      	str	r2, [r7, #12]
 800f37c:	783a      	ldrb	r2, [r7, #0]
 800f37e:	701a      	strb	r2, [r3, #0]
 800f380:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f384:	f04f 0200 	mov.w	r2, #0
 800f388:	f04f 0300 	mov.w	r3, #0
 800f38c:	0a02      	lsrs	r2, r0, #8
 800f38e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f392:	0a0b      	lsrs	r3, r1, #8
 800f394:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	1c5a      	adds	r2, r3, #1
 800f39c:	60fa      	str	r2, [r7, #12]
 800f39e:	783a      	ldrb	r2, [r7, #0]
 800f3a0:	701a      	strb	r2, [r3, #0]
 800f3a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f3a6:	f04f 0200 	mov.w	r2, #0
 800f3aa:	f04f 0300 	mov.w	r3, #0
 800f3ae:	0a02      	lsrs	r2, r0, #8
 800f3b0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f3b4:	0a0b      	lsrs	r3, r1, #8
 800f3b6:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	1c5a      	adds	r2, r3, #1
 800f3be:	60fa      	str	r2, [r7, #12]
 800f3c0:	783a      	ldrb	r2, [r7, #0]
 800f3c2:	701a      	strb	r2, [r3, #0]
}
 800f3c4:	bf00      	nop
 800f3c6:	3714      	adds	r7, #20
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ce:	4770      	bx	lr

0800f3d0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f3d0:	b480      	push	{r7}
 800f3d2:	b087      	sub	sp, #28
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	60f8      	str	r0, [r7, #12]
 800f3d8:	60b9      	str	r1, [r7, #8]
 800f3da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d00d      	beq.n	800f406 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f3ea:	693a      	ldr	r2, [r7, #16]
 800f3ec:	1c53      	adds	r3, r2, #1
 800f3ee:	613b      	str	r3, [r7, #16]
 800f3f0:	697b      	ldr	r3, [r7, #20]
 800f3f2:	1c59      	adds	r1, r3, #1
 800f3f4:	6179      	str	r1, [r7, #20]
 800f3f6:	7812      	ldrb	r2, [r2, #0]
 800f3f8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	3b01      	subs	r3, #1
 800f3fe:	607b      	str	r3, [r7, #4]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d1f1      	bne.n	800f3ea <mem_cpy+0x1a>
	}
}
 800f406:	bf00      	nop
 800f408:	371c      	adds	r7, #28
 800f40a:	46bd      	mov	sp, r7
 800f40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f410:	4770      	bx	lr

0800f412 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f412:	b480      	push	{r7}
 800f414:	b087      	sub	sp, #28
 800f416:	af00      	add	r7, sp, #0
 800f418:	60f8      	str	r0, [r7, #12]
 800f41a:	60b9      	str	r1, [r7, #8]
 800f41c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f422:	697b      	ldr	r3, [r7, #20]
 800f424:	1c5a      	adds	r2, r3, #1
 800f426:	617a      	str	r2, [r7, #20]
 800f428:	68ba      	ldr	r2, [r7, #8]
 800f42a:	b2d2      	uxtb	r2, r2
 800f42c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	3b01      	subs	r3, #1
 800f432:	607b      	str	r3, [r7, #4]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d1f3      	bne.n	800f422 <mem_set+0x10>
}
 800f43a:	bf00      	nop
 800f43c:	bf00      	nop
 800f43e:	371c      	adds	r7, #28
 800f440:	46bd      	mov	sp, r7
 800f442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f446:	4770      	bx	lr

0800f448 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f448:	b480      	push	{r7}
 800f44a:	b089      	sub	sp, #36	@ 0x24
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	60f8      	str	r0, [r7, #12]
 800f450:	60b9      	str	r1, [r7, #8]
 800f452:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	61fb      	str	r3, [r7, #28]
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f45c:	2300      	movs	r3, #0
 800f45e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f460:	69fb      	ldr	r3, [r7, #28]
 800f462:	1c5a      	adds	r2, r3, #1
 800f464:	61fa      	str	r2, [r7, #28]
 800f466:	781b      	ldrb	r3, [r3, #0]
 800f468:	4619      	mov	r1, r3
 800f46a:	69bb      	ldr	r3, [r7, #24]
 800f46c:	1c5a      	adds	r2, r3, #1
 800f46e:	61ba      	str	r2, [r7, #24]
 800f470:	781b      	ldrb	r3, [r3, #0]
 800f472:	1acb      	subs	r3, r1, r3
 800f474:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	3b01      	subs	r3, #1
 800f47a:	607b      	str	r3, [r7, #4]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d002      	beq.n	800f488 <mem_cmp+0x40>
 800f482:	697b      	ldr	r3, [r7, #20]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d0eb      	beq.n	800f460 <mem_cmp+0x18>

	return r;
 800f488:	697b      	ldr	r3, [r7, #20]
}
 800f48a:	4618      	mov	r0, r3
 800f48c:	3724      	adds	r7, #36	@ 0x24
 800f48e:	46bd      	mov	sp, r7
 800f490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f494:	4770      	bx	lr

0800f496 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f496:	b480      	push	{r7}
 800f498:	b083      	sub	sp, #12
 800f49a:	af00      	add	r7, sp, #0
 800f49c:	6078      	str	r0, [r7, #4]
 800f49e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f4a0:	e002      	b.n	800f4a8 <chk_chr+0x12>
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	3301      	adds	r3, #1
 800f4a6:	607b      	str	r3, [r7, #4]
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	781b      	ldrb	r3, [r3, #0]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d005      	beq.n	800f4bc <chk_chr+0x26>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	781b      	ldrb	r3, [r3, #0]
 800f4b4:	461a      	mov	r2, r3
 800f4b6:	683b      	ldr	r3, [r7, #0]
 800f4b8:	4293      	cmp	r3, r2
 800f4ba:	d1f2      	bne.n	800f4a2 <chk_chr+0xc>
	return *str;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	781b      	ldrb	r3, [r3, #0]
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	370c      	adds	r7, #12
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ca:	4770      	bx	lr

0800f4cc <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b082      	sub	sp, #8
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d009      	beq.n	800f4ee <lock_fs+0x22>
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	695b      	ldr	r3, [r3, #20]
 800f4de:	4618      	mov	r0, r3
 800f4e0:	f004 fdb7 	bl	8014052 <ff_req_grant>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d001      	beq.n	800f4ee <lock_fs+0x22>
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	e000      	b.n	800f4f0 <lock_fs+0x24>
 800f4ee:	2300      	movs	r3, #0
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3708      	adds	r7, #8
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}

0800f4f8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b082      	sub	sp, #8
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
 800f500:	460b      	mov	r3, r1
 800f502:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d00d      	beq.n	800f526 <unlock_fs+0x2e>
 800f50a:	78fb      	ldrb	r3, [r7, #3]
 800f50c:	2b0c      	cmp	r3, #12
 800f50e:	d00a      	beq.n	800f526 <unlock_fs+0x2e>
 800f510:	78fb      	ldrb	r3, [r7, #3]
 800f512:	2b0b      	cmp	r3, #11
 800f514:	d007      	beq.n	800f526 <unlock_fs+0x2e>
 800f516:	78fb      	ldrb	r3, [r7, #3]
 800f518:	2b0f      	cmp	r3, #15
 800f51a:	d004      	beq.n	800f526 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	695b      	ldr	r3, [r3, #20]
 800f520:	4618      	mov	r0, r3
 800f522:	f004 fdab 	bl	801407c <ff_rel_grant>
	}
}
 800f526:	bf00      	nop
 800f528:	3708      	adds	r7, #8
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}
	...

0800f530 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f530:	b480      	push	{r7}
 800f532:	b085      	sub	sp, #20
 800f534:	af00      	add	r7, sp, #0
 800f536:	6078      	str	r0, [r7, #4]
 800f538:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f53a:	2300      	movs	r3, #0
 800f53c:	60bb      	str	r3, [r7, #8]
 800f53e:	68bb      	ldr	r3, [r7, #8]
 800f540:	60fb      	str	r3, [r7, #12]
 800f542:	e029      	b.n	800f598 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f544:	4a27      	ldr	r2, [pc, #156]	@ (800f5e4 <chk_lock+0xb4>)
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	011b      	lsls	r3, r3, #4
 800f54a:	4413      	add	r3, r2
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d01d      	beq.n	800f58e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f552:	4a24      	ldr	r2, [pc, #144]	@ (800f5e4 <chk_lock+0xb4>)
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	011b      	lsls	r3, r3, #4
 800f558:	4413      	add	r3, r2
 800f55a:	681a      	ldr	r2, [r3, #0]
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	429a      	cmp	r2, r3
 800f562:	d116      	bne.n	800f592 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f564:	4a1f      	ldr	r2, [pc, #124]	@ (800f5e4 <chk_lock+0xb4>)
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	011b      	lsls	r3, r3, #4
 800f56a:	4413      	add	r3, r2
 800f56c:	3304      	adds	r3, #4
 800f56e:	681a      	ldr	r2, [r3, #0]
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f574:	429a      	cmp	r2, r3
 800f576:	d10c      	bne.n	800f592 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f578:	4a1a      	ldr	r2, [pc, #104]	@ (800f5e4 <chk_lock+0xb4>)
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	011b      	lsls	r3, r3, #4
 800f57e:	4413      	add	r3, r2
 800f580:	3308      	adds	r3, #8
 800f582:	681a      	ldr	r2, [r3, #0]
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 800f588:	429a      	cmp	r2, r3
 800f58a:	d102      	bne.n	800f592 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f58c:	e007      	b.n	800f59e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f58e:	2301      	movs	r3, #1
 800f590:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	3301      	adds	r3, #1
 800f596:	60fb      	str	r3, [r7, #12]
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	2b01      	cmp	r3, #1
 800f59c:	d9d2      	bls.n	800f544 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	2b02      	cmp	r3, #2
 800f5a2:	d109      	bne.n	800f5b8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f5a4:	68bb      	ldr	r3, [r7, #8]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d102      	bne.n	800f5b0 <chk_lock+0x80>
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	2b02      	cmp	r3, #2
 800f5ae:	d101      	bne.n	800f5b4 <chk_lock+0x84>
 800f5b0:	2300      	movs	r3, #0
 800f5b2:	e010      	b.n	800f5d6 <chk_lock+0xa6>
 800f5b4:	2312      	movs	r3, #18
 800f5b6:	e00e      	b.n	800f5d6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f5b8:	683b      	ldr	r3, [r7, #0]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d108      	bne.n	800f5d0 <chk_lock+0xa0>
 800f5be:	4a09      	ldr	r2, [pc, #36]	@ (800f5e4 <chk_lock+0xb4>)
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	011b      	lsls	r3, r3, #4
 800f5c4:	4413      	add	r3, r2
 800f5c6:	330c      	adds	r3, #12
 800f5c8:	881b      	ldrh	r3, [r3, #0]
 800f5ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5ce:	d101      	bne.n	800f5d4 <chk_lock+0xa4>
 800f5d0:	2310      	movs	r3, #16
 800f5d2:	e000      	b.n	800f5d6 <chk_lock+0xa6>
 800f5d4:	2300      	movs	r3, #0
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3714      	adds	r7, #20
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	20002968 	.word	0x20002968

0800f5e8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	b083      	sub	sp, #12
 800f5ec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	607b      	str	r3, [r7, #4]
 800f5f2:	e002      	b.n	800f5fa <enq_lock+0x12>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	3301      	adds	r3, #1
 800f5f8:	607b      	str	r3, [r7, #4]
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2b01      	cmp	r3, #1
 800f5fe:	d806      	bhi.n	800f60e <enq_lock+0x26>
 800f600:	4a09      	ldr	r2, [pc, #36]	@ (800f628 <enq_lock+0x40>)
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	011b      	lsls	r3, r3, #4
 800f606:	4413      	add	r3, r2
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d1f2      	bne.n	800f5f4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2b02      	cmp	r3, #2
 800f612:	bf14      	ite	ne
 800f614:	2301      	movne	r3, #1
 800f616:	2300      	moveq	r3, #0
 800f618:	b2db      	uxtb	r3, r3
}
 800f61a:	4618      	mov	r0, r3
 800f61c:	370c      	adds	r7, #12
 800f61e:	46bd      	mov	sp, r7
 800f620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f624:	4770      	bx	lr
 800f626:	bf00      	nop
 800f628:	20002968 	.word	0x20002968

0800f62c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f62c:	b480      	push	{r7}
 800f62e:	b085      	sub	sp, #20
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
 800f634:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f636:	2300      	movs	r3, #0
 800f638:	60fb      	str	r3, [r7, #12]
 800f63a:	e01f      	b.n	800f67c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f63c:	4a41      	ldr	r2, [pc, #260]	@ (800f744 <inc_lock+0x118>)
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	011b      	lsls	r3, r3, #4
 800f642:	4413      	add	r3, r2
 800f644:	681a      	ldr	r2, [r3, #0]
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	429a      	cmp	r2, r3
 800f64c:	d113      	bne.n	800f676 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f64e:	4a3d      	ldr	r2, [pc, #244]	@ (800f744 <inc_lock+0x118>)
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	011b      	lsls	r3, r3, #4
 800f654:	4413      	add	r3, r2
 800f656:	3304      	adds	r3, #4
 800f658:	681a      	ldr	r2, [r3, #0]
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f65e:	429a      	cmp	r2, r3
 800f660:	d109      	bne.n	800f676 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f662:	4a38      	ldr	r2, [pc, #224]	@ (800f744 <inc_lock+0x118>)
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	011b      	lsls	r3, r3, #4
 800f668:	4413      	add	r3, r2
 800f66a:	3308      	adds	r3, #8
 800f66c:	681a      	ldr	r2, [r3, #0]
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 800f672:	429a      	cmp	r2, r3
 800f674:	d006      	beq.n	800f684 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	3301      	adds	r3, #1
 800f67a:	60fb      	str	r3, [r7, #12]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	2b01      	cmp	r3, #1
 800f680:	d9dc      	bls.n	800f63c <inc_lock+0x10>
 800f682:	e000      	b.n	800f686 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f684:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	2b02      	cmp	r3, #2
 800f68a:	d132      	bne.n	800f6f2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f68c:	2300      	movs	r3, #0
 800f68e:	60fb      	str	r3, [r7, #12]
 800f690:	e002      	b.n	800f698 <inc_lock+0x6c>
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	3301      	adds	r3, #1
 800f696:	60fb      	str	r3, [r7, #12]
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	2b01      	cmp	r3, #1
 800f69c:	d806      	bhi.n	800f6ac <inc_lock+0x80>
 800f69e:	4a29      	ldr	r2, [pc, #164]	@ (800f744 <inc_lock+0x118>)
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	011b      	lsls	r3, r3, #4
 800f6a4:	4413      	add	r3, r2
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d1f2      	bne.n	800f692 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	2b02      	cmp	r3, #2
 800f6b0:	d101      	bne.n	800f6b6 <inc_lock+0x8a>
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	e040      	b.n	800f738 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681a      	ldr	r2, [r3, #0]
 800f6ba:	4922      	ldr	r1, [pc, #136]	@ (800f744 <inc_lock+0x118>)
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	011b      	lsls	r3, r3, #4
 800f6c0:	440b      	add	r3, r1
 800f6c2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	689a      	ldr	r2, [r3, #8]
 800f6c8:	491e      	ldr	r1, [pc, #120]	@ (800f744 <inc_lock+0x118>)
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	011b      	lsls	r3, r3, #4
 800f6ce:	440b      	add	r3, r1
 800f6d0:	3304      	adds	r3, #4
 800f6d2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6d8:	491a      	ldr	r1, [pc, #104]	@ (800f744 <inc_lock+0x118>)
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	011b      	lsls	r3, r3, #4
 800f6de:	440b      	add	r3, r1
 800f6e0:	3308      	adds	r3, #8
 800f6e2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f6e4:	4a17      	ldr	r2, [pc, #92]	@ (800f744 <inc_lock+0x118>)
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	011b      	lsls	r3, r3, #4
 800f6ea:	4413      	add	r3, r2
 800f6ec:	330c      	adds	r3, #12
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d009      	beq.n	800f70c <inc_lock+0xe0>
 800f6f8:	4a12      	ldr	r2, [pc, #72]	@ (800f744 <inc_lock+0x118>)
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	011b      	lsls	r3, r3, #4
 800f6fe:	4413      	add	r3, r2
 800f700:	330c      	adds	r3, #12
 800f702:	881b      	ldrh	r3, [r3, #0]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d001      	beq.n	800f70c <inc_lock+0xe0>
 800f708:	2300      	movs	r3, #0
 800f70a:	e015      	b.n	800f738 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d108      	bne.n	800f724 <inc_lock+0xf8>
 800f712:	4a0c      	ldr	r2, [pc, #48]	@ (800f744 <inc_lock+0x118>)
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	011b      	lsls	r3, r3, #4
 800f718:	4413      	add	r3, r2
 800f71a:	330c      	adds	r3, #12
 800f71c:	881b      	ldrh	r3, [r3, #0]
 800f71e:	3301      	adds	r3, #1
 800f720:	b29a      	uxth	r2, r3
 800f722:	e001      	b.n	800f728 <inc_lock+0xfc>
 800f724:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f728:	4906      	ldr	r1, [pc, #24]	@ (800f744 <inc_lock+0x118>)
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	011b      	lsls	r3, r3, #4
 800f72e:	440b      	add	r3, r1
 800f730:	330c      	adds	r3, #12
 800f732:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	3301      	adds	r3, #1
}
 800f738:	4618      	mov	r0, r3
 800f73a:	3714      	adds	r7, #20
 800f73c:	46bd      	mov	sp, r7
 800f73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f742:	4770      	bx	lr
 800f744:	20002968 	.word	0x20002968

0800f748 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f748:	b480      	push	{r7}
 800f74a:	b085      	sub	sp, #20
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	3b01      	subs	r3, #1
 800f754:	607b      	str	r3, [r7, #4]
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2b01      	cmp	r3, #1
 800f75a:	d825      	bhi.n	800f7a8 <dec_lock+0x60>
		n = Files[i].ctr;
 800f75c:	4a17      	ldr	r2, [pc, #92]	@ (800f7bc <dec_lock+0x74>)
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	011b      	lsls	r3, r3, #4
 800f762:	4413      	add	r3, r2
 800f764:	330c      	adds	r3, #12
 800f766:	881b      	ldrh	r3, [r3, #0]
 800f768:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f76a:	89fb      	ldrh	r3, [r7, #14]
 800f76c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f770:	d101      	bne.n	800f776 <dec_lock+0x2e>
 800f772:	2300      	movs	r3, #0
 800f774:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f776:	89fb      	ldrh	r3, [r7, #14]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d002      	beq.n	800f782 <dec_lock+0x3a>
 800f77c:	89fb      	ldrh	r3, [r7, #14]
 800f77e:	3b01      	subs	r3, #1
 800f780:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f782:	4a0e      	ldr	r2, [pc, #56]	@ (800f7bc <dec_lock+0x74>)
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	011b      	lsls	r3, r3, #4
 800f788:	4413      	add	r3, r2
 800f78a:	330c      	adds	r3, #12
 800f78c:	89fa      	ldrh	r2, [r7, #14]
 800f78e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f790:	89fb      	ldrh	r3, [r7, #14]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d105      	bne.n	800f7a2 <dec_lock+0x5a>
 800f796:	4a09      	ldr	r2, [pc, #36]	@ (800f7bc <dec_lock+0x74>)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	011b      	lsls	r3, r3, #4
 800f79c:	4413      	add	r3, r2
 800f79e:	2200      	movs	r2, #0
 800f7a0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	737b      	strb	r3, [r7, #13]
 800f7a6:	e001      	b.n	800f7ac <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f7a8:	2302      	movs	r3, #2
 800f7aa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f7ac:	7b7b      	ldrb	r3, [r7, #13]
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3714      	adds	r7, #20
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b8:	4770      	bx	lr
 800f7ba:	bf00      	nop
 800f7bc:	20002968 	.word	0x20002968

0800f7c0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f7c0:	b480      	push	{r7}
 800f7c2:	b085      	sub	sp, #20
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	60fb      	str	r3, [r7, #12]
 800f7cc:	e010      	b.n	800f7f0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f7ce:	4a0d      	ldr	r2, [pc, #52]	@ (800f804 <clear_lock+0x44>)
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	011b      	lsls	r3, r3, #4
 800f7d4:	4413      	add	r3, r2
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	429a      	cmp	r2, r3
 800f7dc:	d105      	bne.n	800f7ea <clear_lock+0x2a>
 800f7de:	4a09      	ldr	r2, [pc, #36]	@ (800f804 <clear_lock+0x44>)
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	011b      	lsls	r3, r3, #4
 800f7e4:	4413      	add	r3, r2
 800f7e6:	2200      	movs	r2, #0
 800f7e8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	3301      	adds	r3, #1
 800f7ee:	60fb      	str	r3, [r7, #12]
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	2b01      	cmp	r3, #1
 800f7f4:	d9eb      	bls.n	800f7ce <clear_lock+0xe>
	}
}
 800f7f6:	bf00      	nop
 800f7f8:	bf00      	nop
 800f7fa:	3714      	adds	r7, #20
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f802:	4770      	bx	lr
 800f804:	20002968 	.word	0x20002968

0800f808 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b086      	sub	sp, #24
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f810:	2300      	movs	r3, #0
 800f812:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	78db      	ldrb	r3, [r3, #3]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d034      	beq.n	800f886 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f820:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	7858      	ldrb	r0, [r3, #1]
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f82c:	2301      	movs	r3, #1
 800f82e:	697a      	ldr	r2, [r7, #20]
 800f830:	f7ff fbaa 	bl	800ef88 <disk_write>
 800f834:	4603      	mov	r3, r0
 800f836:	2b00      	cmp	r3, #0
 800f838:	d002      	beq.n	800f840 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f83a:	2301      	movs	r3, #1
 800f83c:	73fb      	strb	r3, [r7, #15]
 800f83e:	e022      	b.n	800f886 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	2200      	movs	r2, #0
 800f844:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f84a:	697a      	ldr	r2, [r7, #20]
 800f84c:	1ad2      	subs	r2, r2, r3
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f852:	429a      	cmp	r2, r3
 800f854:	d217      	bcs.n	800f886 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	789b      	ldrb	r3, [r3, #2]
 800f85a:	613b      	str	r3, [r7, #16]
 800f85c:	e010      	b.n	800f880 <sync_window+0x78>
					wsect += fs->fsize;
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f862:	697a      	ldr	r2, [r7, #20]
 800f864:	4413      	add	r3, r2
 800f866:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	7858      	ldrb	r0, [r3, #1]
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f872:	2301      	movs	r3, #1
 800f874:	697a      	ldr	r2, [r7, #20]
 800f876:	f7ff fb87 	bl	800ef88 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f87a:	693b      	ldr	r3, [r7, #16]
 800f87c:	3b01      	subs	r3, #1
 800f87e:	613b      	str	r3, [r7, #16]
 800f880:	693b      	ldr	r3, [r7, #16]
 800f882:	2b01      	cmp	r3, #1
 800f884:	d8eb      	bhi.n	800f85e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f886:	7bfb      	ldrb	r3, [r7, #15]
}
 800f888:	4618      	mov	r0, r3
 800f88a:	3718      	adds	r7, #24
 800f88c:	46bd      	mov	sp, r7
 800f88e:	bd80      	pop	{r7, pc}

0800f890 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b084      	sub	sp, #16
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
 800f898:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f89a:	2300      	movs	r3, #0
 800f89c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8a2:	683a      	ldr	r2, [r7, #0]
 800f8a4:	429a      	cmp	r2, r3
 800f8a6:	d01b      	beq.n	800f8e0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f8a8:	6878      	ldr	r0, [r7, #4]
 800f8aa:	f7ff ffad 	bl	800f808 <sync_window>
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f8b2:	7bfb      	ldrb	r3, [r7, #15]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d113      	bne.n	800f8e0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	7858      	ldrb	r0, [r3, #1]
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f8c2:	2301      	movs	r3, #1
 800f8c4:	683a      	ldr	r2, [r7, #0]
 800f8c6:	f7ff fb3f 	bl	800ef48 <disk_read>
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d004      	beq.n	800f8da <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f8d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f8d4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f8d6:	2301      	movs	r3, #1
 800f8d8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	683a      	ldr	r2, [r7, #0]
 800f8de:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
	return res;
 800f8e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	3710      	adds	r7, #16
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	bd80      	pop	{r7, pc}
	...

0800f8ec <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	b084      	sub	sp, #16
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f8f4:	6878      	ldr	r0, [r7, #4]
 800f8f6:	f7ff ff87 	bl	800f808 <sync_window>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f8fe:	7bfb      	ldrb	r3, [r7, #15]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d158      	bne.n	800f9b6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	2b03      	cmp	r3, #3
 800f90a:	d148      	bne.n	800f99e <sync_fs+0xb2>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	791b      	ldrb	r3, [r3, #4]
 800f910:	2b01      	cmp	r3, #1
 800f912:	d144      	bne.n	800f99e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	333c      	adds	r3, #60	@ 0x3c
 800f918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f91c:	2100      	movs	r1, #0
 800f91e:	4618      	mov	r0, r3
 800f920:	f7ff fd77 	bl	800f412 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	333c      	adds	r3, #60	@ 0x3c
 800f928:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f92c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f930:	4618      	mov	r0, r3
 800f932:	f7ff fc7e 	bl	800f232 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	333c      	adds	r3, #60	@ 0x3c
 800f93a:	4921      	ldr	r1, [pc, #132]	@ (800f9c0 <sync_fs+0xd4>)
 800f93c:	4618      	mov	r0, r3
 800f93e:	f7ff fc93 	bl	800f268 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	333c      	adds	r3, #60	@ 0x3c
 800f946:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f94a:	491e      	ldr	r1, [pc, #120]	@ (800f9c4 <sync_fs+0xd8>)
 800f94c:	4618      	mov	r0, r3
 800f94e:	f7ff fc8b 	bl	800f268 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	333c      	adds	r3, #60	@ 0x3c
 800f956:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	69db      	ldr	r3, [r3, #28]
 800f95e:	4619      	mov	r1, r3
 800f960:	4610      	mov	r0, r2
 800f962:	f7ff fc81 	bl	800f268 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	333c      	adds	r3, #60	@ 0x3c
 800f96a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	699b      	ldr	r3, [r3, #24]
 800f972:	4619      	mov	r1, r3
 800f974:	4610      	mov	r0, r2
 800f976:	f7ff fc77 	bl	800f268 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f97e:	1c5a      	adds	r2, r3, #1
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	639a      	str	r2, [r3, #56]	@ 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	7858      	ldrb	r0, [r3, #1]
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f992:	2301      	movs	r3, #1
 800f994:	f7ff faf8 	bl	800ef88 <disk_write>
			fs->fsi_flag = 0;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2200      	movs	r2, #0
 800f99c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	785b      	ldrb	r3, [r3, #1]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	2100      	movs	r1, #0
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	f7ff fb0e 	bl	800efc8 <disk_ioctl>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d001      	beq.n	800f9b6 <sync_fs+0xca>
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	3710      	adds	r7, #16
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bd80      	pop	{r7, pc}
 800f9c0:	41615252 	.word	0x41615252
 800f9c4:	61417272 	.word	0x61417272

0800f9c8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f9d2:	683b      	ldr	r3, [r7, #0]
 800f9d4:	3b02      	subs	r3, #2
 800f9d6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	6a1b      	ldr	r3, [r3, #32]
 800f9dc:	3b02      	subs	r3, #2
 800f9de:	683a      	ldr	r2, [r7, #0]
 800f9e0:	429a      	cmp	r2, r3
 800f9e2:	d301      	bcc.n	800f9e8 <clust2sect+0x20>
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	e008      	b.n	800f9fa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	895b      	ldrh	r3, [r3, #10]
 800f9ec:	461a      	mov	r2, r3
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	fb03 f202 	mul.w	r2, r3, r2
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f9f8:	4413      	add	r3, r2
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	370c      	adds	r7, #12
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa04:	4770      	bx	lr
	...

0800fa08 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b088      	sub	sp, #32
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
 800fa10:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fa12:	6879      	ldr	r1, [r7, #4]
 800fa14:	6809      	ldr	r1, [r1, #0]
 800fa16:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fa18:	6839      	ldr	r1, [r7, #0]
 800fa1a:	2901      	cmp	r1, #1
 800fa1c:	d904      	bls.n	800fa28 <get_fat+0x20>
 800fa1e:	69b9      	ldr	r1, [r7, #24]
 800fa20:	6a09      	ldr	r1, [r1, #32]
 800fa22:	6838      	ldr	r0, [r7, #0]
 800fa24:	4288      	cmp	r0, r1
 800fa26:	d302      	bcc.n	800fa2e <get_fat+0x26>
		val = 1;	/* Internal error */
 800fa28:	2301      	movs	r3, #1
 800fa2a:	61fb      	str	r3, [r7, #28]
 800fa2c:	e100      	b.n	800fc30 <get_fat+0x228>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800fa2e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800fa32:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800fa34:	69b9      	ldr	r1, [r7, #24]
 800fa36:	7809      	ldrb	r1, [r1, #0]
 800fa38:	3901      	subs	r1, #1
 800fa3a:	2903      	cmp	r1, #3
 800fa3c:	f200 80ec 	bhi.w	800fc18 <get_fat+0x210>
 800fa40:	a001      	add	r0, pc, #4	@ (adr r0, 800fa48 <get_fat+0x40>)
 800fa42:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800fa46:	bf00      	nop
 800fa48:	0800fa59 	.word	0x0800fa59
 800fa4c:	0800fadf 	.word	0x0800fadf
 800fa50:	0800fb15 	.word	0x0800fb15
 800fa54:	0800fb4d 	.word	0x0800fb4d
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	60fb      	str	r3, [r7, #12]
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	085b      	lsrs	r3, r3, #1
 800fa60:	68fa      	ldr	r2, [r7, #12]
 800fa62:	4413      	add	r3, r2
 800fa64:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fa66:	69bb      	ldr	r3, [r7, #24]
 800fa68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	0a5b      	lsrs	r3, r3, #9
 800fa6e:	4413      	add	r3, r2
 800fa70:	4619      	mov	r1, r3
 800fa72:	69b8      	ldr	r0, [r7, #24]
 800fa74:	f7ff ff0c 	bl	800f890 <move_window>
 800fa78:	4603      	mov	r3, r0
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	f040 80cf 	bne.w	800fc1e <get_fat+0x216>
			wc = fs->win[bc++ % SS(fs)];
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	1c5a      	adds	r2, r3, #1
 800fa84:	60fa      	str	r2, [r7, #12]
 800fa86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fa8a:	69ba      	ldr	r2, [r7, #24]
 800fa8c:	4413      	add	r3, r2
 800fa8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fa92:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fa94:	69bb      	ldr	r3, [r7, #24]
 800fa96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	0a5b      	lsrs	r3, r3, #9
 800fa9c:	4413      	add	r3, r2
 800fa9e:	4619      	mov	r1, r3
 800faa0:	69b8      	ldr	r0, [r7, #24]
 800faa2:	f7ff fef5 	bl	800f890 <move_window>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	f040 80ba 	bne.w	800fc22 <get_fat+0x21a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fab4:	69ba      	ldr	r2, [r7, #24]
 800fab6:	4413      	add	r3, r2
 800fab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fabc:	021b      	lsls	r3, r3, #8
 800fabe:	68ba      	ldr	r2, [r7, #8]
 800fac0:	4313      	orrs	r3, r2
 800fac2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	f003 0301 	and.w	r3, r3, #1
 800faca:	2b00      	cmp	r3, #0
 800facc:	d002      	beq.n	800fad4 <get_fat+0xcc>
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	091b      	lsrs	r3, r3, #4
 800fad2:	e002      	b.n	800fada <get_fat+0xd2>
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fada:	61fb      	str	r3, [r7, #28]
			break;
 800fadc:	e0a8      	b.n	800fc30 <get_fat+0x228>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fade:	69bb      	ldr	r3, [r7, #24]
 800fae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fae2:	683b      	ldr	r3, [r7, #0]
 800fae4:	0a1b      	lsrs	r3, r3, #8
 800fae6:	4413      	add	r3, r2
 800fae8:	4619      	mov	r1, r3
 800faea:	69b8      	ldr	r0, [r7, #24]
 800faec:	f7ff fed0 	bl	800f890 <move_window>
 800faf0:	4603      	mov	r3, r0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	f040 8097 	bne.w	800fc26 <get_fat+0x21e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800faf8:	69bb      	ldr	r3, [r7, #24]
 800fafa:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	005b      	lsls	r3, r3, #1
 800fb02:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800fb06:	4413      	add	r3, r2
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f7ff fa7b 	bl	800f004 <ld_word>
 800fb0e:	4603      	mov	r3, r0
 800fb10:	61fb      	str	r3, [r7, #28]
			break;
 800fb12:	e08d      	b.n	800fc30 <get_fat+0x228>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fb14:	69bb      	ldr	r3, [r7, #24]
 800fb16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	09db      	lsrs	r3, r3, #7
 800fb1c:	4413      	add	r3, r2
 800fb1e:	4619      	mov	r1, r3
 800fb20:	69b8      	ldr	r0, [r7, #24]
 800fb22:	f7ff feb5 	bl	800f890 <move_window>
 800fb26:	4603      	mov	r3, r0
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d17e      	bne.n	800fc2a <get_fat+0x222>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fb2c:	69bb      	ldr	r3, [r7, #24]
 800fb2e:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	009b      	lsls	r3, r3, #2
 800fb36:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fb3a:	4413      	add	r3, r2
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f7ff fa7a 	bl	800f036 <ld_dword>
 800fb42:	4603      	mov	r3, r0
 800fb44:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800fb48:	61fb      	str	r3, [r7, #28]
			break;
 800fb4a:	e071      	b.n	800fc30 <get_fat+0x228>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 800fb4c:	6879      	ldr	r1, [r7, #4]
 800fb4e:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800fb52:	4301      	orrs	r1, r0
 800fb54:	d060      	beq.n	800fc18 <get_fat+0x210>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800fb56:	6879      	ldr	r1, [r7, #4]
 800fb58:	6889      	ldr	r1, [r1, #8]
 800fb5a:	6838      	ldr	r0, [r7, #0]
 800fb5c:	1a41      	subs	r1, r0, r1
 800fb5e:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 800fb60:	6879      	ldr	r1, [r7, #4]
 800fb62:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800fb66:	1e42      	subs	r2, r0, #1
 800fb68:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 800fb6c:	f04f 0000 	mov.w	r0, #0
 800fb70:	f04f 0100 	mov.w	r1, #0
 800fb74:	0a50      	lsrs	r0, r2, #9
 800fb76:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800fb7a:	0a59      	lsrs	r1, r3, #9
 800fb7c:	4602      	mov	r2, r0
 800fb7e:	69bb      	ldr	r3, [r7, #24]
 800fb80:	895b      	ldrh	r3, [r3, #10]
 800fb82:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb86:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	79db      	ldrb	r3, [r3, #7]
 800fb8c:	2b02      	cmp	r3, #2
 800fb8e:	d10e      	bne.n	800fbae <get_fat+0x1a6>
					if (cofs <= clen) {
 800fb90:	697a      	ldr	r2, [r7, #20]
 800fb92:	693b      	ldr	r3, [r7, #16]
 800fb94:	429a      	cmp	r2, r3
 800fb96:	d80a      	bhi.n	800fbae <get_fat+0x1a6>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 800fb98:	697a      	ldr	r2, [r7, #20]
 800fb9a:	693b      	ldr	r3, [r7, #16]
 800fb9c:	429a      	cmp	r2, r3
 800fb9e:	d002      	beq.n	800fba6 <get_fat+0x19e>
 800fba0:	683b      	ldr	r3, [r7, #0]
 800fba2:	3301      	adds	r3, #1
 800fba4:	e001      	b.n	800fbaa <get_fat+0x1a2>
 800fba6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800fbaa:	61fb      	str	r3, [r7, #28]
						break;
 800fbac:	e040      	b.n	800fc30 <get_fat+0x228>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	79db      	ldrb	r3, [r3, #7]
 800fbb2:	2b03      	cmp	r3, #3
 800fbb4:	d108      	bne.n	800fbc8 <get_fat+0x1c0>
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	699b      	ldr	r3, [r3, #24]
 800fbba:	697a      	ldr	r2, [r7, #20]
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d203      	bcs.n	800fbc8 <get_fat+0x1c0>
					val = clst + 1; 	/* Generate the value */
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	61fb      	str	r3, [r7, #28]
					break;
 800fbc6:	e033      	b.n	800fc30 <get_fat+0x228>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	79db      	ldrb	r3, [r3, #7]
 800fbcc:	2b02      	cmp	r3, #2
 800fbce:	d023      	beq.n	800fc18 <get_fat+0x210>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	69db      	ldr	r3, [r3, #28]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d003      	beq.n	800fbe0 <get_fat+0x1d8>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800fbd8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800fbdc:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800fbde:	e027      	b.n	800fc30 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fbe0:	69bb      	ldr	r3, [r7, #24]
 800fbe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbe4:	683b      	ldr	r3, [r7, #0]
 800fbe6:	09db      	lsrs	r3, r3, #7
 800fbe8:	4413      	add	r3, r2
 800fbea:	4619      	mov	r1, r3
 800fbec:	69b8      	ldr	r0, [r7, #24]
 800fbee:	f7ff fe4f 	bl	800f890 <move_window>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d11a      	bne.n	800fc2e <get_fat+0x226>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800fbf8:	69bb      	ldr	r3, [r7, #24]
 800fbfa:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	009b      	lsls	r3, r3, #2
 800fc02:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fc06:	4413      	add	r3, r2
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f7ff fa14 	bl	800f036 <ld_dword>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fc14:	61fb      	str	r3, [r7, #28]
					break;
 800fc16:	e00b      	b.n	800fc30 <get_fat+0x228>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fc18:	2301      	movs	r3, #1
 800fc1a:	61fb      	str	r3, [r7, #28]
 800fc1c:	e008      	b.n	800fc30 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fc1e:	bf00      	nop
 800fc20:	e006      	b.n	800fc30 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fc22:	bf00      	nop
 800fc24:	e004      	b.n	800fc30 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fc26:	bf00      	nop
 800fc28:	e002      	b.n	800fc30 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fc2a:	bf00      	nop
 800fc2c:	e000      	b.n	800fc30 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fc2e:	bf00      	nop
		}
	}

	return val;
 800fc30:	69fb      	ldr	r3, [r7, #28]
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	3720      	adds	r7, #32
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}
 800fc3a:	bf00      	nop

0800fc3c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fc3c:	b590      	push	{r4, r7, lr}
 800fc3e:	b089      	sub	sp, #36	@ 0x24
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	60f8      	str	r0, [r7, #12]
 800fc44:	60b9      	str	r1, [r7, #8]
 800fc46:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fc48:	2302      	movs	r3, #2
 800fc4a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	2b01      	cmp	r3, #1
 800fc50:	f240 80dd 	bls.w	800fe0e <put_fat+0x1d2>
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	6a1b      	ldr	r3, [r3, #32]
 800fc58:	68ba      	ldr	r2, [r7, #8]
 800fc5a:	429a      	cmp	r2, r3
 800fc5c:	f080 80d7 	bcs.w	800fe0e <put_fat+0x1d2>
		switch (fs->fs_type) {
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	781b      	ldrb	r3, [r3, #0]
 800fc64:	2b04      	cmp	r3, #4
 800fc66:	f300 80d2 	bgt.w	800fe0e <put_fat+0x1d2>
 800fc6a:	2b03      	cmp	r3, #3
 800fc6c:	f280 8093 	bge.w	800fd96 <put_fat+0x15a>
 800fc70:	2b01      	cmp	r3, #1
 800fc72:	d002      	beq.n	800fc7a <put_fat+0x3e>
 800fc74:	2b02      	cmp	r3, #2
 800fc76:	d06e      	beq.n	800fd56 <put_fat+0x11a>
 800fc78:	e0c9      	b.n	800fe0e <put_fat+0x1d2>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	61bb      	str	r3, [r7, #24]
 800fc7e:	69bb      	ldr	r3, [r7, #24]
 800fc80:	085b      	lsrs	r3, r3, #1
 800fc82:	69ba      	ldr	r2, [r7, #24]
 800fc84:	4413      	add	r3, r2
 800fc86:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc8c:	69bb      	ldr	r3, [r7, #24]
 800fc8e:	0a5b      	lsrs	r3, r3, #9
 800fc90:	4413      	add	r3, r2
 800fc92:	4619      	mov	r1, r3
 800fc94:	68f8      	ldr	r0, [r7, #12]
 800fc96:	f7ff fdfb 	bl	800f890 <move_window>
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fc9e:	7ffb      	ldrb	r3, [r7, #31]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	f040 80ad 	bne.w	800fe00 <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fcac:	69bb      	ldr	r3, [r7, #24]
 800fcae:	1c59      	adds	r1, r3, #1
 800fcb0:	61b9      	str	r1, [r7, #24]
 800fcb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fcb6:	4413      	add	r3, r2
 800fcb8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fcba:	68bb      	ldr	r3, [r7, #8]
 800fcbc:	f003 0301 	and.w	r3, r3, #1
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d00d      	beq.n	800fce0 <put_fat+0xa4>
 800fcc4:	697b      	ldr	r3, [r7, #20]
 800fcc6:	781b      	ldrb	r3, [r3, #0]
 800fcc8:	b25b      	sxtb	r3, r3
 800fcca:	f003 030f 	and.w	r3, r3, #15
 800fcce:	b25a      	sxtb	r2, r3
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	b25b      	sxtb	r3, r3
 800fcd4:	011b      	lsls	r3, r3, #4
 800fcd6:	b25b      	sxtb	r3, r3
 800fcd8:	4313      	orrs	r3, r2
 800fcda:	b25b      	sxtb	r3, r3
 800fcdc:	b2db      	uxtb	r3, r3
 800fcde:	e001      	b.n	800fce4 <put_fat+0xa8>
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	b2db      	uxtb	r3, r3
 800fce4:	697a      	ldr	r2, [r7, #20]
 800fce6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	2201      	movs	r2, #1
 800fcec:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcf2:	69bb      	ldr	r3, [r7, #24]
 800fcf4:	0a5b      	lsrs	r3, r3, #9
 800fcf6:	4413      	add	r3, r2
 800fcf8:	4619      	mov	r1, r3
 800fcfa:	68f8      	ldr	r0, [r7, #12]
 800fcfc:	f7ff fdc8 	bl	800f890 <move_window>
 800fd00:	4603      	mov	r3, r0
 800fd02:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fd04:	7ffb      	ldrb	r3, [r7, #31]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d17c      	bne.n	800fe04 <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fd10:	69bb      	ldr	r3, [r7, #24]
 800fd12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd16:	4413      	add	r3, r2
 800fd18:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	f003 0301 	and.w	r3, r3, #1
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d003      	beq.n	800fd2c <put_fat+0xf0>
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	091b      	lsrs	r3, r3, #4
 800fd28:	b2db      	uxtb	r3, r3
 800fd2a:	e00e      	b.n	800fd4a <put_fat+0x10e>
 800fd2c:	697b      	ldr	r3, [r7, #20]
 800fd2e:	781b      	ldrb	r3, [r3, #0]
 800fd30:	b25b      	sxtb	r3, r3
 800fd32:	f023 030f 	bic.w	r3, r3, #15
 800fd36:	b25a      	sxtb	r2, r3
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	0a1b      	lsrs	r3, r3, #8
 800fd3c:	b25b      	sxtb	r3, r3
 800fd3e:	f003 030f 	and.w	r3, r3, #15
 800fd42:	b25b      	sxtb	r3, r3
 800fd44:	4313      	orrs	r3, r2
 800fd46:	b25b      	sxtb	r3, r3
 800fd48:	b2db      	uxtb	r3, r3
 800fd4a:	697a      	ldr	r2, [r7, #20]
 800fd4c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	2201      	movs	r2, #1
 800fd52:	70da      	strb	r2, [r3, #3]
			break;
 800fd54:	e05b      	b.n	800fe0e <put_fat+0x1d2>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd5a:	68bb      	ldr	r3, [r7, #8]
 800fd5c:	0a1b      	lsrs	r3, r3, #8
 800fd5e:	4413      	add	r3, r2
 800fd60:	4619      	mov	r1, r3
 800fd62:	68f8      	ldr	r0, [r7, #12]
 800fd64:	f7ff fd94 	bl	800f890 <move_window>
 800fd68:	4603      	mov	r3, r0
 800fd6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fd6c:	7ffb      	ldrb	r3, [r7, #31]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d14a      	bne.n	800fe08 <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fd78:	68bb      	ldr	r3, [r7, #8]
 800fd7a:	005b      	lsls	r3, r3, #1
 800fd7c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800fd80:	4413      	add	r3, r2
 800fd82:	687a      	ldr	r2, [r7, #4]
 800fd84:	b292      	uxth	r2, r2
 800fd86:	4611      	mov	r1, r2
 800fd88:	4618      	mov	r0, r3
 800fd8a:	f7ff fa52 	bl	800f232 <st_word>
			fs->wflag = 1;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	2201      	movs	r2, #1
 800fd92:	70da      	strb	r2, [r3, #3]
			break;
 800fd94:	e03b      	b.n	800fe0e <put_fat+0x1d2>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd9a:	68bb      	ldr	r3, [r7, #8]
 800fd9c:	09db      	lsrs	r3, r3, #7
 800fd9e:	4413      	add	r3, r2
 800fda0:	4619      	mov	r1, r3
 800fda2:	68f8      	ldr	r0, [r7, #12]
 800fda4:	f7ff fd74 	bl	800f890 <move_window>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fdac:	7ffb      	ldrb	r3, [r7, #31]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d12c      	bne.n	800fe0c <put_fat+0x1d0>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	781b      	ldrb	r3, [r3, #0]
 800fdb6:	2b04      	cmp	r3, #4
 800fdb8:	d012      	beq.n	800fde0 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fdc6:	68bb      	ldr	r3, [r7, #8]
 800fdc8:	009b      	lsls	r3, r3, #2
 800fdca:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fdce:	4413      	add	r3, r2
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f7ff f930 	bl	800f036 <ld_dword>
 800fdd6:	4603      	mov	r3, r0
 800fdd8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800fddc:	4323      	orrs	r3, r4
 800fdde:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fde6:	68bb      	ldr	r3, [r7, #8]
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fdee:	4413      	add	r3, r2
 800fdf0:	6879      	ldr	r1, [r7, #4]
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	f7ff fa38 	bl	800f268 <st_dword>
			fs->wflag = 1;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	2201      	movs	r2, #1
 800fdfc:	70da      	strb	r2, [r3, #3]
			break;
 800fdfe:	e006      	b.n	800fe0e <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fe00:	bf00      	nop
 800fe02:	e004      	b.n	800fe0e <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fe04:	bf00      	nop
 800fe06:	e002      	b.n	800fe0e <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fe08:	bf00      	nop
 800fe0a:	e000      	b.n	800fe0e <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fe0c:	bf00      	nop
		}
	}
	return res;
 800fe0e:	7ffb      	ldrb	r3, [r7, #31]
}
 800fe10:	4618      	mov	r0, r3
 800fe12:	3724      	adds	r7, #36	@ 0x24
 800fe14:	46bd      	mov	sp, r7
 800fe16:	bd90      	pop	{r4, r7, pc}

0800fe18 <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b08a      	sub	sp, #40	@ 0x28
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	60f8      	str	r0, [r7, #12]
 800fe20:	60b9      	str	r1, [r7, #8]
 800fe22:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	3b02      	subs	r3, #2
 800fe28:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	6a1b      	ldr	r3, [r3, #32]
 800fe2e:	3b02      	subs	r3, #2
 800fe30:	68ba      	ldr	r2, [r7, #8]
 800fe32:	429a      	cmp	r2, r3
 800fe34:	d301      	bcc.n	800fe3a <find_bitmap+0x22>
 800fe36:	2300      	movs	r3, #0
 800fe38:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	61fb      	str	r3, [r7, #28]
 800fe3e:	69fb      	ldr	r3, [r7, #28]
 800fe40:	61bb      	str	r3, [r7, #24]
 800fe42:	2300      	movs	r3, #0
 800fe44:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe4a:	69fb      	ldr	r3, [r7, #28]
 800fe4c:	0b1b      	lsrs	r3, r3, #12
 800fe4e:	4413      	add	r3, r2
 800fe50:	4619      	mov	r1, r3
 800fe52:	68f8      	ldr	r0, [r7, #12]
 800fe54:	f7ff fd1c 	bl	800f890 <move_window>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d002      	beq.n	800fe64 <find_bitmap+0x4c>
 800fe5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fe62:	e051      	b.n	800ff08 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800fe64:	69fb      	ldr	r3, [r7, #28]
 800fe66:	08db      	lsrs	r3, r3, #3
 800fe68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe6c:	623b      	str	r3, [r7, #32]
 800fe6e:	69fb      	ldr	r3, [r7, #28]
 800fe70:	f003 0307 	and.w	r3, r3, #7
 800fe74:	2201      	movs	r2, #1
 800fe76:	fa02 f303 	lsl.w	r3, r2, r3
 800fe7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800fe7e:	68fa      	ldr	r2, [r7, #12]
 800fe80:	6a3b      	ldr	r3, [r7, #32]
 800fe82:	4413      	add	r3, r2
 800fe84:	333c      	adds	r3, #60	@ 0x3c
 800fe86:	781a      	ldrb	r2, [r3, #0]
 800fe88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe8c:	4013      	ands	r3, r2
 800fe8e:	74fb      	strb	r3, [r7, #19]
 800fe90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe94:	005b      	lsls	r3, r3, #1
 800fe96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800fe9a:	69fb      	ldr	r3, [r7, #28]
 800fe9c:	3301      	adds	r3, #1
 800fe9e:	61fb      	str	r3, [r7, #28]
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	6a1b      	ldr	r3, [r3, #32]
 800fea4:	3b02      	subs	r3, #2
 800fea6:	69fa      	ldr	r2, [r7, #28]
 800fea8:	429a      	cmp	r2, r3
 800feaa:	d307      	bcc.n	800febc <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800feac:	2300      	movs	r3, #0
 800feae:	61fb      	str	r3, [r7, #28]
 800feb0:	2300      	movs	r3, #0
 800feb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800feb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800feba:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 800febc:	7cfb      	ldrb	r3, [r7, #19]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d109      	bne.n	800fed6 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	3301      	adds	r3, #1
 800fec6:	617b      	str	r3, [r7, #20]
 800fec8:	697a      	ldr	r2, [r7, #20]
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	429a      	cmp	r2, r3
 800fece:	d106      	bne.n	800fede <find_bitmap+0xc6>
 800fed0:	69bb      	ldr	r3, [r7, #24]
 800fed2:	3302      	adds	r3, #2
 800fed4:	e018      	b.n	800ff08 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800fed6:	69fb      	ldr	r3, [r7, #28]
 800fed8:	61bb      	str	r3, [r7, #24]
 800feda:	2300      	movs	r3, #0
 800fedc:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800fede:	69fa      	ldr	r2, [r7, #28]
 800fee0:	68bb      	ldr	r3, [r7, #8]
 800fee2:	429a      	cmp	r2, r3
 800fee4:	d101      	bne.n	800feea <find_bitmap+0xd2>
 800fee6:	2300      	movs	r3, #0
 800fee8:	e00e      	b.n	800ff08 <find_bitmap+0xf0>
			} while (bm);
 800feea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d1c5      	bne.n	800fe7e <find_bitmap+0x66>
			bm = 1;
 800fef2:	2301      	movs	r3, #1
 800fef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800fef8:	6a3b      	ldr	r3, [r7, #32]
 800fefa:	3301      	adds	r3, #1
 800fefc:	623b      	str	r3, [r7, #32]
 800fefe:	6a3b      	ldr	r3, [r7, #32]
 800ff00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff04:	d3bb      	bcc.n	800fe7e <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800ff06:	e79e      	b.n	800fe46 <find_bitmap+0x2e>
	}
}
 800ff08:	4618      	mov	r0, r3
 800ff0a:	3728      	adds	r7, #40	@ 0x28
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}

0800ff10 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b088      	sub	sp, #32
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	60f8      	str	r0, [r7, #12]
 800ff18:	60b9      	str	r1, [r7, #8]
 800ff1a:	607a      	str	r2, [r7, #4]
 800ff1c:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800ff1e:	68bb      	ldr	r3, [r7, #8]
 800ff20:	3b02      	subs	r3, #2
 800ff22:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ff28:	68bb      	ldr	r3, [r7, #8]
 800ff2a:	0b1b      	lsrs	r3, r3, #12
 800ff2c:	4413      	add	r3, r2
 800ff2e:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 800ff30:	68bb      	ldr	r3, [r7, #8]
 800ff32:	08db      	lsrs	r3, r3, #3
 800ff34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff38:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800ff3a:	68bb      	ldr	r3, [r7, #8]
 800ff3c:	f003 0307 	and.w	r3, r3, #7
 800ff40:	2201      	movs	r2, #1
 800ff42:	fa02 f303 	lsl.w	r3, r2, r3
 800ff46:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	1c5a      	adds	r2, r3, #1
 800ff4c:	617a      	str	r2, [r7, #20]
 800ff4e:	4619      	mov	r1, r3
 800ff50:	68f8      	ldr	r0, [r7, #12]
 800ff52:	f7ff fc9d 	bl	800f890 <move_window>
 800ff56:	4603      	mov	r3, r0
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d001      	beq.n	800ff60 <change_bitmap+0x50>
 800ff5c:	2301      	movs	r3, #1
 800ff5e:	e03d      	b.n	800ffdc <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800ff60:	68fa      	ldr	r2, [r7, #12]
 800ff62:	69bb      	ldr	r3, [r7, #24]
 800ff64:	4413      	add	r3, r2
 800ff66:	333c      	adds	r3, #60	@ 0x3c
 800ff68:	781a      	ldrb	r2, [r3, #0]
 800ff6a:	7ffb      	ldrb	r3, [r7, #31]
 800ff6c:	4013      	ands	r3, r2
 800ff6e:	b2db      	uxtb	r3, r3
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	bf14      	ite	ne
 800ff74:	2301      	movne	r3, #1
 800ff76:	2300      	moveq	r3, #0
 800ff78:	b2db      	uxtb	r3, r3
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	4293      	cmp	r3, r2
 800ff80:	d101      	bne.n	800ff86 <change_bitmap+0x76>
 800ff82:	2302      	movs	r3, #2
 800ff84:	e02a      	b.n	800ffdc <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800ff86:	68fa      	ldr	r2, [r7, #12]
 800ff88:	69bb      	ldr	r3, [r7, #24]
 800ff8a:	4413      	add	r3, r2
 800ff8c:	333c      	adds	r3, #60	@ 0x3c
 800ff8e:	781a      	ldrb	r2, [r3, #0]
 800ff90:	7ffb      	ldrb	r3, [r7, #31]
 800ff92:	4053      	eors	r3, r2
 800ff94:	b2d9      	uxtb	r1, r3
 800ff96:	68fa      	ldr	r2, [r7, #12]
 800ff98:	69bb      	ldr	r3, [r7, #24]
 800ff9a:	4413      	add	r3, r2
 800ff9c:	333c      	adds	r3, #60	@ 0x3c
 800ff9e:	460a      	mov	r2, r1
 800ffa0:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2201      	movs	r2, #1
 800ffa6:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	3b01      	subs	r3, #1
 800ffac:	607b      	str	r3, [r7, #4]
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d101      	bne.n	800ffb8 <change_bitmap+0xa8>
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	e011      	b.n	800ffdc <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 800ffb8:	7ffb      	ldrb	r3, [r7, #31]
 800ffba:	005b      	lsls	r3, r3, #1
 800ffbc:	77fb      	strb	r3, [r7, #31]
 800ffbe:	7ffb      	ldrb	r3, [r7, #31]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d1cd      	bne.n	800ff60 <change_bitmap+0x50>
			bm = 1;
 800ffc4:	2301      	movs	r3, #1
 800ffc6:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800ffc8:	69bb      	ldr	r3, [r7, #24]
 800ffca:	3301      	adds	r3, #1
 800ffcc:	61bb      	str	r3, [r7, #24]
 800ffce:	69bb      	ldr	r3, [r7, #24]
 800ffd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffd4:	d3c4      	bcc.n	800ff60 <change_bitmap+0x50>
		i = 0;
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800ffda:	e7b5      	b.n	800ff48 <change_bitmap+0x38>
	}
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3720      	adds	r7, #32
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}

0800ffe4 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b086      	sub	sp, #24
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	79db      	ldrb	r3, [r3, #7]
 800fff0:	2b03      	cmp	r3, #3
 800fff2:	d121      	bne.n	8010038 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	689b      	ldr	r3, [r3, #8]
 800fff8:	617b      	str	r3, [r7, #20]
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	699b      	ldr	r3, [r3, #24]
 800fffe:	613b      	str	r3, [r7, #16]
 8010000:	e014      	b.n	801002c <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6818      	ldr	r0, [r3, #0]
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	3301      	adds	r3, #1
 801000a:	461a      	mov	r2, r3
 801000c:	6979      	ldr	r1, [r7, #20]
 801000e:	f7ff fe15 	bl	800fc3c <put_fat>
 8010012:	4603      	mov	r3, r0
 8010014:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 8010016:	7bfb      	ldrb	r3, [r7, #15]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d001      	beq.n	8010020 <fill_first_frag+0x3c>
 801001c:	7bfb      	ldrb	r3, [r7, #15]
 801001e:	e00c      	b.n	801003a <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8010020:	697b      	ldr	r3, [r7, #20]
 8010022:	3301      	adds	r3, #1
 8010024:	617b      	str	r3, [r7, #20]
 8010026:	693b      	ldr	r3, [r7, #16]
 8010028:	3b01      	subs	r3, #1
 801002a:	613b      	str	r3, [r7, #16]
 801002c:	693b      	ldr	r3, [r7, #16]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d1e7      	bne.n	8010002 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	2200      	movs	r2, #0
 8010036:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 8010038:	2300      	movs	r3, #0
}
 801003a:	4618      	mov	r0, r3
 801003c:	3718      	adds	r7, #24
 801003e:	46bd      	mov	sp, r7
 8010040:	bd80      	pop	{r7, pc}

08010042 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 8010042:	b580      	push	{r7, lr}
 8010044:	b086      	sub	sp, #24
 8010046:	af00      	add	r7, sp, #0
 8010048:	60f8      	str	r0, [r7, #12]
 801004a:	60b9      	str	r1, [r7, #8]
 801004c:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 801004e:	e020      	b.n	8010092 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	6818      	ldr	r0, [r3, #0]
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	69db      	ldr	r3, [r3, #28]
 8010058:	68ba      	ldr	r2, [r7, #8]
 801005a:	1ad3      	subs	r3, r2, r3
 801005c:	1c59      	adds	r1, r3, #1
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	69db      	ldr	r3, [r3, #28]
 8010062:	2b01      	cmp	r3, #1
 8010064:	d905      	bls.n	8010072 <fill_last_frag+0x30>
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	69db      	ldr	r3, [r3, #28]
 801006a:	68ba      	ldr	r2, [r7, #8]
 801006c:	1ad3      	subs	r3, r2, r3
 801006e:	3302      	adds	r3, #2
 8010070:	e000      	b.n	8010074 <fill_last_frag+0x32>
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	461a      	mov	r2, r3
 8010076:	f7ff fde1 	bl	800fc3c <put_fat>
 801007a:	4603      	mov	r3, r0
 801007c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 801007e:	7dfb      	ldrb	r3, [r7, #23]
 8010080:	2b00      	cmp	r3, #0
 8010082:	d001      	beq.n	8010088 <fill_last_frag+0x46>
 8010084:	7dfb      	ldrb	r3, [r7, #23]
 8010086:	e009      	b.n	801009c <fill_last_frag+0x5a>
		obj->n_frag--;
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	69db      	ldr	r3, [r3, #28]
 801008c:	1e5a      	subs	r2, r3, #1
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	69db      	ldr	r3, [r3, #28]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d1da      	bne.n	8010050 <fill_last_frag+0xe>
	}
	return FR_OK;
 801009a:	2300      	movs	r3, #0
}
 801009c:	4618      	mov	r0, r3
 801009e:	3718      	adds	r7, #24
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}

080100a4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b08a      	sub	sp, #40	@ 0x28
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	60f8      	str	r0, [r7, #12]
 80100ac:	60b9      	str	r1, [r7, #8]
 80100ae:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80100b0:	2300      	movs	r3, #0
 80100b2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80100be:	68bb      	ldr	r3, [r7, #8]
 80100c0:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80100c2:	68bb      	ldr	r3, [r7, #8]
 80100c4:	2b01      	cmp	r3, #1
 80100c6:	d904      	bls.n	80100d2 <remove_chain+0x2e>
 80100c8:	69bb      	ldr	r3, [r7, #24]
 80100ca:	6a1b      	ldr	r3, [r3, #32]
 80100cc:	68ba      	ldr	r2, [r7, #8]
 80100ce:	429a      	cmp	r2, r3
 80100d0:	d301      	bcc.n	80100d6 <remove_chain+0x32>
 80100d2:	2302      	movs	r3, #2
 80100d4:	e096      	b.n	8010204 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d014      	beq.n	8010106 <remove_chain+0x62>
 80100dc:	69bb      	ldr	r3, [r7, #24]
 80100de:	781b      	ldrb	r3, [r3, #0]
 80100e0:	2b04      	cmp	r3, #4
 80100e2:	d103      	bne.n	80100ec <remove_chain+0x48>
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	79db      	ldrb	r3, [r3, #7]
 80100e8:	2b02      	cmp	r3, #2
 80100ea:	d00c      	beq.n	8010106 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80100ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80100f0:	6879      	ldr	r1, [r7, #4]
 80100f2:	69b8      	ldr	r0, [r7, #24]
 80100f4:	f7ff fda2 	bl	800fc3c <put_fat>
 80100f8:	4603      	mov	r3, r0
 80100fa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80100fc:	7ffb      	ldrb	r3, [r7, #31]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d001      	beq.n	8010106 <remove_chain+0x62>
 8010102:	7ffb      	ldrb	r3, [r7, #31]
 8010104:	e07e      	b.n	8010204 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8010106:	68b9      	ldr	r1, [r7, #8]
 8010108:	68f8      	ldr	r0, [r7, #12]
 801010a:	f7ff fc7d 	bl	800fa08 <get_fat>
 801010e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010110:	697b      	ldr	r3, [r7, #20]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d055      	beq.n	80101c2 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8010116:	697b      	ldr	r3, [r7, #20]
 8010118:	2b01      	cmp	r3, #1
 801011a:	d101      	bne.n	8010120 <remove_chain+0x7c>
 801011c:	2302      	movs	r3, #2
 801011e:	e071      	b.n	8010204 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8010120:	697b      	ldr	r3, [r7, #20]
 8010122:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010126:	d101      	bne.n	801012c <remove_chain+0x88>
 8010128:	2301      	movs	r3, #1
 801012a:	e06b      	b.n	8010204 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 801012c:	69bb      	ldr	r3, [r7, #24]
 801012e:	781b      	ldrb	r3, [r3, #0]
 8010130:	2b04      	cmp	r3, #4
 8010132:	d00b      	beq.n	801014c <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8010134:	2200      	movs	r2, #0
 8010136:	68b9      	ldr	r1, [r7, #8]
 8010138:	69b8      	ldr	r0, [r7, #24]
 801013a:	f7ff fd7f 	bl	800fc3c <put_fat>
 801013e:	4603      	mov	r3, r0
 8010140:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8010142:	7ffb      	ldrb	r3, [r7, #31]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d001      	beq.n	801014c <remove_chain+0xa8>
 8010148:	7ffb      	ldrb	r3, [r7, #31]
 801014a:	e05b      	b.n	8010204 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801014c:	69bb      	ldr	r3, [r7, #24]
 801014e:	69da      	ldr	r2, [r3, #28]
 8010150:	69bb      	ldr	r3, [r7, #24]
 8010152:	6a1b      	ldr	r3, [r3, #32]
 8010154:	3b02      	subs	r3, #2
 8010156:	429a      	cmp	r2, r3
 8010158:	d20b      	bcs.n	8010172 <remove_chain+0xce>
			fs->free_clst++;
 801015a:	69bb      	ldr	r3, [r7, #24]
 801015c:	69db      	ldr	r3, [r3, #28]
 801015e:	1c5a      	adds	r2, r3, #1
 8010160:	69bb      	ldr	r3, [r7, #24]
 8010162:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8010164:	69bb      	ldr	r3, [r7, #24]
 8010166:	791b      	ldrb	r3, [r3, #4]
 8010168:	f043 0301 	orr.w	r3, r3, #1
 801016c:	b2da      	uxtb	r2, r3
 801016e:	69bb      	ldr	r3, [r7, #24]
 8010170:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8010172:	6a3b      	ldr	r3, [r7, #32]
 8010174:	3301      	adds	r3, #1
 8010176:	697a      	ldr	r2, [r7, #20]
 8010178:	429a      	cmp	r2, r3
 801017a:	d102      	bne.n	8010182 <remove_chain+0xde>
			ecl = nxt;
 801017c:	697b      	ldr	r3, [r7, #20]
 801017e:	623b      	str	r3, [r7, #32]
 8010180:	e017      	b.n	80101b2 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8010182:	69bb      	ldr	r3, [r7, #24]
 8010184:	781b      	ldrb	r3, [r3, #0]
 8010186:	2b04      	cmp	r3, #4
 8010188:	d10f      	bne.n	80101aa <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 801018a:	6a3a      	ldr	r2, [r7, #32]
 801018c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801018e:	1ad3      	subs	r3, r2, r3
 8010190:	1c5a      	adds	r2, r3, #1
 8010192:	2300      	movs	r3, #0
 8010194:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010196:	69b8      	ldr	r0, [r7, #24]
 8010198:	f7ff feba 	bl	800ff10 <change_bitmap>
 801019c:	4603      	mov	r3, r0
 801019e:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 80101a0:	7ffb      	ldrb	r3, [r7, #31]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d001      	beq.n	80101aa <remove_chain+0x106>
 80101a6:	7ffb      	ldrb	r3, [r7, #31]
 80101a8:	e02c      	b.n	8010204 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 80101aa:	697b      	ldr	r3, [r7, #20]
 80101ac:	623b      	str	r3, [r7, #32]
 80101ae:	6a3b      	ldr	r3, [r7, #32]
 80101b0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 80101b2:	697b      	ldr	r3, [r7, #20]
 80101b4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80101b6:	69bb      	ldr	r3, [r7, #24]
 80101b8:	6a1b      	ldr	r3, [r3, #32]
 80101ba:	68ba      	ldr	r2, [r7, #8]
 80101bc:	429a      	cmp	r2, r3
 80101be:	d3a2      	bcc.n	8010106 <remove_chain+0x62>
 80101c0:	e000      	b.n	80101c4 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 80101c2:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 80101c4:	69bb      	ldr	r3, [r7, #24]
 80101c6:	781b      	ldrb	r3, [r3, #0]
 80101c8:	2b04      	cmp	r3, #4
 80101ca:	d11a      	bne.n	8010202 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d103      	bne.n	80101da <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	2200      	movs	r2, #0
 80101d6:	71da      	strb	r2, [r3, #7]
 80101d8:	e013      	b.n	8010202 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	79db      	ldrb	r3, [r3, #7]
 80101de:	2b03      	cmp	r3, #3
 80101e0:	d10f      	bne.n	8010202 <remove_chain+0x15e>
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	689b      	ldr	r3, [r3, #8]
 80101e6:	687a      	ldr	r2, [r7, #4]
 80101e8:	429a      	cmp	r2, r3
 80101ea:	d30a      	bcc.n	8010202 <remove_chain+0x15e>
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	689a      	ldr	r2, [r3, #8]
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	699b      	ldr	r3, [r3, #24]
 80101f4:	4413      	add	r3, r2
 80101f6:	687a      	ldr	r2, [r7, #4]
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d802      	bhi.n	8010202 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	2202      	movs	r2, #2
 8010200:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 8010202:	2300      	movs	r3, #0
}
 8010204:	4618      	mov	r0, r3
 8010206:	3728      	adds	r7, #40	@ 0x28
 8010208:	46bd      	mov	sp, r7
 801020a:	bd80      	pop	{r7, pc}

0801020c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	b088      	sub	sp, #32
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
 8010214:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d10d      	bne.n	801023e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8010222:	693b      	ldr	r3, [r7, #16]
 8010224:	699b      	ldr	r3, [r3, #24]
 8010226:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8010228:	69bb      	ldr	r3, [r7, #24]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d004      	beq.n	8010238 <create_chain+0x2c>
 801022e:	693b      	ldr	r3, [r7, #16]
 8010230:	6a1b      	ldr	r3, [r3, #32]
 8010232:	69ba      	ldr	r2, [r7, #24]
 8010234:	429a      	cmp	r2, r3
 8010236:	d31b      	bcc.n	8010270 <create_chain+0x64>
 8010238:	2301      	movs	r3, #1
 801023a:	61bb      	str	r3, [r7, #24]
 801023c:	e018      	b.n	8010270 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801023e:	6839      	ldr	r1, [r7, #0]
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f7ff fbe1 	bl	800fa08 <get_fat>
 8010246:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	2b01      	cmp	r3, #1
 801024c:	d801      	bhi.n	8010252 <create_chain+0x46>
 801024e:	2301      	movs	r3, #1
 8010250:	e0d9      	b.n	8010406 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010258:	d101      	bne.n	801025e <create_chain+0x52>
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	e0d3      	b.n	8010406 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801025e:	693b      	ldr	r3, [r7, #16]
 8010260:	6a1b      	ldr	r3, [r3, #32]
 8010262:	68fa      	ldr	r2, [r7, #12]
 8010264:	429a      	cmp	r2, r3
 8010266:	d201      	bcs.n	801026c <create_chain+0x60>
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	e0cc      	b.n	8010406 <create_chain+0x1fa>
		scl = clst;
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8010270:	693b      	ldr	r3, [r7, #16]
 8010272:	781b      	ldrb	r3, [r3, #0]
 8010274:	2b04      	cmp	r3, #4
 8010276:	d164      	bne.n	8010342 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8010278:	2201      	movs	r2, #1
 801027a:	69b9      	ldr	r1, [r7, #24]
 801027c:	6938      	ldr	r0, [r7, #16]
 801027e:	f7ff fdcb 	bl	800fe18 <find_bitmap>
 8010282:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 8010284:	69fb      	ldr	r3, [r7, #28]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d003      	beq.n	8010292 <create_chain+0x86>
 801028a:	69fb      	ldr	r3, [r7, #28]
 801028c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010290:	d101      	bne.n	8010296 <create_chain+0x8a>
 8010292:	69fb      	ldr	r3, [r7, #28]
 8010294:	e0b7      	b.n	8010406 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 8010296:	2301      	movs	r3, #1
 8010298:	2201      	movs	r2, #1
 801029a:	69f9      	ldr	r1, [r7, #28]
 801029c:	6938      	ldr	r0, [r7, #16]
 801029e:	f7ff fe37 	bl	800ff10 <change_bitmap>
 80102a2:	4603      	mov	r3, r0
 80102a4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 80102a6:	7dfb      	ldrb	r3, [r7, #23]
 80102a8:	2b02      	cmp	r3, #2
 80102aa:	d101      	bne.n	80102b0 <create_chain+0xa4>
 80102ac:	2301      	movs	r3, #1
 80102ae:	e0aa      	b.n	8010406 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 80102b0:	7dfb      	ldrb	r3, [r7, #23]
 80102b2:	2b01      	cmp	r3, #1
 80102b4:	d102      	bne.n	80102bc <create_chain+0xb0>
 80102b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80102ba:	e0a4      	b.n	8010406 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d103      	bne.n	80102ca <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	2202      	movs	r2, #2
 80102c6:	71da      	strb	r2, [r3, #7]
 80102c8:	e011      	b.n	80102ee <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	79db      	ldrb	r3, [r3, #7]
 80102ce:	2b02      	cmp	r3, #2
 80102d0:	d10d      	bne.n	80102ee <create_chain+0xe2>
 80102d2:	69bb      	ldr	r3, [r7, #24]
 80102d4:	3301      	adds	r3, #1
 80102d6:	69fa      	ldr	r2, [r7, #28]
 80102d8:	429a      	cmp	r2, r3
 80102da:	d008      	beq.n	80102ee <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	689b      	ldr	r3, [r3, #8]
 80102e0:	69ba      	ldr	r2, [r7, #24]
 80102e2:	1ad2      	subs	r2, r2, r3
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	2203      	movs	r2, #3
 80102ec:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	79db      	ldrb	r3, [r3, #7]
 80102f2:	2b02      	cmp	r3, #2
 80102f4:	d064      	beq.n	80103c0 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 80102f6:	683b      	ldr	r3, [r7, #0]
 80102f8:	3301      	adds	r3, #1
 80102fa:	69fa      	ldr	r2, [r7, #28]
 80102fc:	429a      	cmp	r2, r3
 80102fe:	d10b      	bne.n	8010318 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	69db      	ldr	r3, [r3, #28]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d003      	beq.n	8010310 <create_chain+0x104>
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	69db      	ldr	r3, [r3, #28]
 801030c:	3301      	adds	r3, #1
 801030e:	e000      	b.n	8010312 <create_chain+0x106>
 8010310:	2302      	movs	r3, #2
 8010312:	687a      	ldr	r2, [r7, #4]
 8010314:	61d3      	str	r3, [r2, #28]
 8010316:	e053      	b.n	80103c0 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	69db      	ldr	r3, [r3, #28]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d102      	bne.n	8010326 <create_chain+0x11a>
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	2201      	movs	r2, #1
 8010324:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 8010326:	69fa      	ldr	r2, [r7, #28]
 8010328:	6839      	ldr	r1, [r7, #0]
 801032a:	6878      	ldr	r0, [r7, #4]
 801032c:	f7ff fe89 	bl	8010042 <fill_last_frag>
 8010330:	4603      	mov	r3, r0
 8010332:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 8010334:	7dfb      	ldrb	r3, [r7, #23]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d142      	bne.n	80103c0 <create_chain+0x1b4>
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2201      	movs	r2, #1
 801033e:	61da      	str	r2, [r3, #28]
 8010340:	e03e      	b.n	80103c0 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8010342:	69bb      	ldr	r3, [r7, #24]
 8010344:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010346:	69fb      	ldr	r3, [r7, #28]
 8010348:	3301      	adds	r3, #1
 801034a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801034c:	693b      	ldr	r3, [r7, #16]
 801034e:	6a1b      	ldr	r3, [r3, #32]
 8010350:	69fa      	ldr	r2, [r7, #28]
 8010352:	429a      	cmp	r2, r3
 8010354:	d307      	bcc.n	8010366 <create_chain+0x15a>
				ncl = 2;
 8010356:	2302      	movs	r3, #2
 8010358:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801035a:	69fa      	ldr	r2, [r7, #28]
 801035c:	69bb      	ldr	r3, [r7, #24]
 801035e:	429a      	cmp	r2, r3
 8010360:	d901      	bls.n	8010366 <create_chain+0x15a>
 8010362:	2300      	movs	r3, #0
 8010364:	e04f      	b.n	8010406 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010366:	69f9      	ldr	r1, [r7, #28]
 8010368:	6878      	ldr	r0, [r7, #4]
 801036a:	f7ff fb4d 	bl	800fa08 <get_fat>
 801036e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d00e      	beq.n	8010394 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	2b01      	cmp	r3, #1
 801037a:	d003      	beq.n	8010384 <create_chain+0x178>
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010382:	d101      	bne.n	8010388 <create_chain+0x17c>
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	e03e      	b.n	8010406 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 8010388:	69fa      	ldr	r2, [r7, #28]
 801038a:	69bb      	ldr	r3, [r7, #24]
 801038c:	429a      	cmp	r2, r3
 801038e:	d1da      	bne.n	8010346 <create_chain+0x13a>
 8010390:	2300      	movs	r3, #0
 8010392:	e038      	b.n	8010406 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 8010394:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010396:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801039a:	69f9      	ldr	r1, [r7, #28]
 801039c:	6938      	ldr	r0, [r7, #16]
 801039e:	f7ff fc4d 	bl	800fc3c <put_fat>
 80103a2:	4603      	mov	r3, r0
 80103a4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80103a6:	7dfb      	ldrb	r3, [r7, #23]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d109      	bne.n	80103c0 <create_chain+0x1b4>
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d006      	beq.n	80103c0 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80103b2:	69fa      	ldr	r2, [r7, #28]
 80103b4:	6839      	ldr	r1, [r7, #0]
 80103b6:	6938      	ldr	r0, [r7, #16]
 80103b8:	f7ff fc40 	bl	800fc3c <put_fat>
 80103bc:	4603      	mov	r3, r0
 80103be:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80103c0:	7dfb      	ldrb	r3, [r7, #23]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d116      	bne.n	80103f4 <create_chain+0x1e8>
		fs->last_clst = ncl;
 80103c6:	693b      	ldr	r3, [r7, #16]
 80103c8:	69fa      	ldr	r2, [r7, #28]
 80103ca:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80103cc:	693b      	ldr	r3, [r7, #16]
 80103ce:	69da      	ldr	r2, [r3, #28]
 80103d0:	693b      	ldr	r3, [r7, #16]
 80103d2:	6a1b      	ldr	r3, [r3, #32]
 80103d4:	3b02      	subs	r3, #2
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d804      	bhi.n	80103e4 <create_chain+0x1d8>
 80103da:	693b      	ldr	r3, [r7, #16]
 80103dc:	69db      	ldr	r3, [r3, #28]
 80103de:	1e5a      	subs	r2, r3, #1
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 80103e4:	693b      	ldr	r3, [r7, #16]
 80103e6:	791b      	ldrb	r3, [r3, #4]
 80103e8:	f043 0301 	orr.w	r3, r3, #1
 80103ec:	b2da      	uxtb	r2, r3
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	711a      	strb	r2, [r3, #4]
 80103f2:	e007      	b.n	8010404 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80103f4:	7dfb      	ldrb	r3, [r7, #23]
 80103f6:	2b01      	cmp	r3, #1
 80103f8:	d102      	bne.n	8010400 <create_chain+0x1f4>
 80103fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80103fe:	e000      	b.n	8010402 <create_chain+0x1f6>
 8010400:	2301      	movs	r3, #1
 8010402:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010404:	69fb      	ldr	r3, [r7, #28]
}
 8010406:	4618      	mov	r0, r3
 8010408:	3720      	adds	r7, #32
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}

0801040e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801040e:	b5b0      	push	{r4, r5, r7, lr}
 8010410:	b088      	sub	sp, #32
 8010412:	af00      	add	r7, sp, #0
 8010414:	60f8      	str	r0, [r7, #12]
 8010416:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010424:	3304      	adds	r3, #4
 8010426:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010428:	e9d7 2300 	ldrd	r2, r3, [r7]
 801042c:	f04f 0000 	mov.w	r0, #0
 8010430:	f04f 0100 	mov.w	r1, #0
 8010434:	0a50      	lsrs	r0, r2, #9
 8010436:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 801043a:	0a59      	lsrs	r1, r3, #9
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	895b      	ldrh	r3, [r3, #10]
 8010440:	b29b      	uxth	r3, r3
 8010442:	2200      	movs	r2, #0
 8010444:	461c      	mov	r4, r3
 8010446:	4615      	mov	r5, r2
 8010448:	4622      	mov	r2, r4
 801044a:	462b      	mov	r3, r5
 801044c:	f7ef ff20 	bl	8000290 <__aeabi_uldivmod>
 8010450:	4602      	mov	r2, r0
 8010452:	460b      	mov	r3, r1
 8010454:	4613      	mov	r3, r2
 8010456:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010458:	69bb      	ldr	r3, [r7, #24]
 801045a:	1d1a      	adds	r2, r3, #4
 801045c:	61ba      	str	r2, [r7, #24]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010462:	693b      	ldr	r3, [r7, #16]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d101      	bne.n	801046c <clmt_clust+0x5e>
 8010468:	2300      	movs	r3, #0
 801046a:	e010      	b.n	801048e <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 801046c:	69fa      	ldr	r2, [r7, #28]
 801046e:	693b      	ldr	r3, [r7, #16]
 8010470:	429a      	cmp	r2, r3
 8010472:	d307      	bcc.n	8010484 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 8010474:	69fa      	ldr	r2, [r7, #28]
 8010476:	693b      	ldr	r3, [r7, #16]
 8010478:	1ad3      	subs	r3, r2, r3
 801047a:	61fb      	str	r3, [r7, #28]
 801047c:	69bb      	ldr	r3, [r7, #24]
 801047e:	3304      	adds	r3, #4
 8010480:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010482:	e7e9      	b.n	8010458 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 8010484:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010486:	69bb      	ldr	r3, [r7, #24]
 8010488:	681a      	ldr	r2, [r3, #0]
 801048a:	69fb      	ldr	r3, [r7, #28]
 801048c:	4413      	add	r3, r2
}
 801048e:	4618      	mov	r0, r3
 8010490:	3720      	adds	r7, #32
 8010492:	46bd      	mov	sp, r7
 8010494:	bdb0      	pop	{r4, r5, r7, pc}

08010496 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010496:	b580      	push	{r7, lr}
 8010498:	b086      	sub	sp, #24
 801049a:	af00      	add	r7, sp, #0
 801049c:	6078      	str	r0, [r7, #4]
 801049e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80104a6:	693b      	ldr	r3, [r7, #16]
 80104a8:	781b      	ldrb	r3, [r3, #0]
 80104aa:	2b04      	cmp	r3, #4
 80104ac:	d102      	bne.n	80104b4 <dir_sdi+0x1e>
 80104ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104b2:	e001      	b.n	80104b8 <dir_sdi+0x22>
 80104b4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	429a      	cmp	r2, r3
 80104bc:	d904      	bls.n	80104c8 <dir_sdi+0x32>
 80104be:	683b      	ldr	r3, [r7, #0]
 80104c0:	f003 031f 	and.w	r3, r3, #31
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d001      	beq.n	80104cc <dir_sdi+0x36>
		return FR_INT_ERR;
 80104c8:	2302      	movs	r3, #2
 80104ca:	e066      	b.n	801059a <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	683a      	ldr	r2, [r7, #0]
 80104d0:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	689b      	ldr	r3, [r3, #8]
 80104d6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80104d8:	697b      	ldr	r3, [r7, #20]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d109      	bne.n	80104f2 <dir_sdi+0x5c>
 80104de:	693b      	ldr	r3, [r7, #16]
 80104e0:	781b      	ldrb	r3, [r3, #0]
 80104e2:	2b02      	cmp	r3, #2
 80104e4:	d905      	bls.n	80104f2 <dir_sdi+0x5c>
		clst = fs->dirbase;
 80104e6:	693b      	ldr	r3, [r7, #16]
 80104e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104ea:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	2200      	movs	r2, #0
 80104f0:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80104f2:	697b      	ldr	r3, [r7, #20]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d10c      	bne.n	8010512 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80104f8:	683b      	ldr	r3, [r7, #0]
 80104fa:	095b      	lsrs	r3, r3, #5
 80104fc:	693a      	ldr	r2, [r7, #16]
 80104fe:	8912      	ldrh	r2, [r2, #8]
 8010500:	4293      	cmp	r3, r2
 8010502:	d301      	bcc.n	8010508 <dir_sdi+0x72>
 8010504:	2302      	movs	r3, #2
 8010506:	e048      	b.n	801059a <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 8010508:	693b      	ldr	r3, [r7, #16]
 801050a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	639a      	str	r2, [r3, #56]	@ 0x38
 8010510:	e029      	b.n	8010566 <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010512:	693b      	ldr	r3, [r7, #16]
 8010514:	895b      	ldrh	r3, [r3, #10]
 8010516:	025b      	lsls	r3, r3, #9
 8010518:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801051a:	e019      	b.n	8010550 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	6979      	ldr	r1, [r7, #20]
 8010520:	4618      	mov	r0, r3
 8010522:	f7ff fa71 	bl	800fa08 <get_fat>
 8010526:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010528:	697b      	ldr	r3, [r7, #20]
 801052a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801052e:	d101      	bne.n	8010534 <dir_sdi+0x9e>
 8010530:	2301      	movs	r3, #1
 8010532:	e032      	b.n	801059a <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8010534:	697b      	ldr	r3, [r7, #20]
 8010536:	2b01      	cmp	r3, #1
 8010538:	d904      	bls.n	8010544 <dir_sdi+0xae>
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	6a1b      	ldr	r3, [r3, #32]
 801053e:	697a      	ldr	r2, [r7, #20]
 8010540:	429a      	cmp	r2, r3
 8010542:	d301      	bcc.n	8010548 <dir_sdi+0xb2>
 8010544:	2302      	movs	r3, #2
 8010546:	e028      	b.n	801059a <dir_sdi+0x104>
			ofs -= csz;
 8010548:	683a      	ldr	r2, [r7, #0]
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	1ad3      	subs	r3, r2, r3
 801054e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010550:	683a      	ldr	r2, [r7, #0]
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	429a      	cmp	r2, r3
 8010556:	d2e1      	bcs.n	801051c <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 8010558:	6979      	ldr	r1, [r7, #20]
 801055a:	6938      	ldr	r0, [r7, #16]
 801055c:	f7ff fa34 	bl	800f9c8 <clust2sect>
 8010560:	4602      	mov	r2, r0
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	697a      	ldr	r2, [r7, #20]
 801056a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010570:	2b00      	cmp	r3, #0
 8010572:	d101      	bne.n	8010578 <dir_sdi+0xe2>
 8010574:	2302      	movs	r3, #2
 8010576:	e010      	b.n	801059a <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	0a5b      	lsrs	r3, r3, #9
 8010580:	441a      	add	r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010586:	693b      	ldr	r3, [r7, #16]
 8010588:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010592:	441a      	add	r2, r3
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8010598:	2300      	movs	r3, #0
}
 801059a:	4618      	mov	r0, r3
 801059c:	3718      	adds	r7, #24
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}

080105a2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80105a2:	b580      	push	{r7, lr}
 80105a4:	b086      	sub	sp, #24
 80105a6:	af00      	add	r7, sp, #0
 80105a8:	6078      	str	r0, [r7, #4]
 80105aa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105b6:	3320      	adds	r3, #32
 80105b8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d00b      	beq.n	80105da <dir_next+0x38>
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	781b      	ldrb	r3, [r3, #0]
 80105c6:	2b04      	cmp	r3, #4
 80105c8:	d102      	bne.n	80105d0 <dir_next+0x2e>
 80105ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105ce:	e001      	b.n	80105d4 <dir_next+0x32>
 80105d0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	429a      	cmp	r2, r3
 80105d8:	d801      	bhi.n	80105de <dir_next+0x3c>
 80105da:	2304      	movs	r3, #4
 80105dc:	e0b2      	b.n	8010744 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80105de:	68bb      	ldr	r3, [r7, #8]
 80105e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	f040 80a0 	bne.w	801072a <dir_next+0x188>
		dp->sect++;				/* Next sector */
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105ee:	1c5a      	adds	r2, r3, #1
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d10b      	bne.n	8010614 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80105fc:	68bb      	ldr	r3, [r7, #8]
 80105fe:	095b      	lsrs	r3, r3, #5
 8010600:	68fa      	ldr	r2, [r7, #12]
 8010602:	8912      	ldrh	r2, [r2, #8]
 8010604:	4293      	cmp	r3, r2
 8010606:	f0c0 8090 	bcc.w	801072a <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2200      	movs	r2, #0
 801060e:	639a      	str	r2, [r3, #56]	@ 0x38
 8010610:	2304      	movs	r3, #4
 8010612:	e097      	b.n	8010744 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	0a5b      	lsrs	r3, r3, #9
 8010618:	68fa      	ldr	r2, [r7, #12]
 801061a:	8952      	ldrh	r2, [r2, #10]
 801061c:	3a01      	subs	r2, #1
 801061e:	4013      	ands	r3, r2
 8010620:	2b00      	cmp	r3, #0
 8010622:	f040 8082 	bne.w	801072a <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010626:	687a      	ldr	r2, [r7, #4]
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801062c:	4619      	mov	r1, r3
 801062e:	4610      	mov	r0, r2
 8010630:	f7ff f9ea 	bl	800fa08 <get_fat>
 8010634:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010636:	697b      	ldr	r3, [r7, #20]
 8010638:	2b01      	cmp	r3, #1
 801063a:	d801      	bhi.n	8010640 <dir_next+0x9e>
 801063c:	2302      	movs	r3, #2
 801063e:	e081      	b.n	8010744 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010640:	697b      	ldr	r3, [r7, #20]
 8010642:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010646:	d101      	bne.n	801064c <dir_next+0xaa>
 8010648:	2301      	movs	r3, #1
 801064a:	e07b      	b.n	8010744 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	6a1b      	ldr	r3, [r3, #32]
 8010650:	697a      	ldr	r2, [r7, #20]
 8010652:	429a      	cmp	r2, r3
 8010654:	d35f      	bcc.n	8010716 <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d104      	bne.n	8010666 <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2200      	movs	r2, #0
 8010660:	639a      	str	r2, [r3, #56]	@ 0x38
 8010662:	2304      	movs	r3, #4
 8010664:	e06e      	b.n	8010744 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8010666:	687a      	ldr	r2, [r7, #4]
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801066c:	4619      	mov	r1, r3
 801066e:	4610      	mov	r0, r2
 8010670:	f7ff fdcc 	bl	801020c <create_chain>
 8010674:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010676:	697b      	ldr	r3, [r7, #20]
 8010678:	2b00      	cmp	r3, #0
 801067a:	d101      	bne.n	8010680 <dir_next+0xde>
 801067c:	2307      	movs	r3, #7
 801067e:	e061      	b.n	8010744 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8010680:	697b      	ldr	r3, [r7, #20]
 8010682:	2b01      	cmp	r3, #1
 8010684:	d101      	bne.n	801068a <dir_next+0xe8>
 8010686:	2302      	movs	r3, #2
 8010688:	e05c      	b.n	8010744 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801068a:	697b      	ldr	r3, [r7, #20]
 801068c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010690:	d101      	bne.n	8010696 <dir_next+0xf4>
 8010692:	2301      	movs	r3, #1
 8010694:	e056      	b.n	8010744 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	79db      	ldrb	r3, [r3, #7]
 801069a:	f043 0304 	orr.w	r3, r3, #4
 801069e:	b2da      	uxtb	r2, r3
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80106a4:	68f8      	ldr	r0, [r7, #12]
 80106a6:	f7ff f8af 	bl	800f808 <sync_window>
 80106aa:	4603      	mov	r3, r0
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d001      	beq.n	80106b4 <dir_next+0x112>
 80106b0:	2301      	movs	r3, #1
 80106b2:	e047      	b.n	8010744 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	333c      	adds	r3, #60	@ 0x3c
 80106b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80106bc:	2100      	movs	r1, #0
 80106be:	4618      	mov	r0, r3
 80106c0:	f7fe fea7 	bl	800f412 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80106c4:	2300      	movs	r3, #0
 80106c6:	613b      	str	r3, [r7, #16]
 80106c8:	6979      	ldr	r1, [r7, #20]
 80106ca:	68f8      	ldr	r0, [r7, #12]
 80106cc:	f7ff f97c 	bl	800f9c8 <clust2sect>
 80106d0:	4602      	mov	r2, r0
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80106d6:	e012      	b.n	80106fe <dir_next+0x15c>
						fs->wflag = 1;
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	2201      	movs	r2, #1
 80106dc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80106de:	68f8      	ldr	r0, [r7, #12]
 80106e0:	f7ff f892 	bl	800f808 <sync_window>
 80106e4:	4603      	mov	r3, r0
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d001      	beq.n	80106ee <dir_next+0x14c>
 80106ea:	2301      	movs	r3, #1
 80106ec:	e02a      	b.n	8010744 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80106ee:	693b      	ldr	r3, [r7, #16]
 80106f0:	3301      	adds	r3, #1
 80106f2:	613b      	str	r3, [r7, #16]
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106f8:	1c5a      	adds	r2, r3, #1
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	895b      	ldrh	r3, [r3, #10]
 8010702:	461a      	mov	r2, r3
 8010704:	693b      	ldr	r3, [r7, #16]
 8010706:	4293      	cmp	r3, r2
 8010708:	d3e6      	bcc.n	80106d8 <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801070e:	693b      	ldr	r3, [r7, #16]
 8010710:	1ad2      	subs	r2, r2, r3
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	639a      	str	r2, [r3, #56]	@ 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	697a      	ldr	r2, [r7, #20]
 801071a:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 801071c:	6979      	ldr	r1, [r7, #20]
 801071e:	68f8      	ldr	r0, [r7, #12]
 8010720:	f7ff f952 	bl	800f9c8 <clust2sect>
 8010724:	4602      	mov	r2, r0
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	68ba      	ldr	r2, [r7, #8]
 801072e:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8010736:	68bb      	ldr	r3, [r7, #8]
 8010738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801073c:	441a      	add	r2, r3
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8010742:	2300      	movs	r3, #0
}
 8010744:	4618      	mov	r0, r3
 8010746:	3718      	adds	r7, #24
 8010748:	46bd      	mov	sp, r7
 801074a:	bd80      	pop	{r7, pc}

0801074c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b086      	sub	sp, #24
 8010750:	af00      	add	r7, sp, #0
 8010752:	6078      	str	r0, [r7, #4]
 8010754:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801075c:	2100      	movs	r1, #0
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7ff fe99 	bl	8010496 <dir_sdi>
 8010764:	4603      	mov	r3, r0
 8010766:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010768:	7dfb      	ldrb	r3, [r7, #23]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d140      	bne.n	80107f0 <dir_alloc+0xa4>
		n = 0;
 801076e:	2300      	movs	r3, #0
 8010770:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010776:	4619      	mov	r1, r3
 8010778:	68f8      	ldr	r0, [r7, #12]
 801077a:	f7ff f889 	bl	800f890 <move_window>
 801077e:	4603      	mov	r3, r0
 8010780:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010782:	7dfb      	ldrb	r3, [r7, #23]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d132      	bne.n	80107ee <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	781b      	ldrb	r3, [r3, #0]
 801078c:	2b04      	cmp	r3, #4
 801078e:	d108      	bne.n	80107a2 <dir_alloc+0x56>
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010794:	781b      	ldrb	r3, [r3, #0]
 8010796:	b25b      	sxtb	r3, r3
 8010798:	43db      	mvns	r3, r3
 801079a:	b2db      	uxtb	r3, r3
 801079c:	09db      	lsrs	r3, r3, #7
 801079e:	b2db      	uxtb	r3, r3
 80107a0:	e00f      	b.n	80107c2 <dir_alloc+0x76>
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107a6:	781b      	ldrb	r3, [r3, #0]
 80107a8:	2be5      	cmp	r3, #229	@ 0xe5
 80107aa:	d004      	beq.n	80107b6 <dir_alloc+0x6a>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d101      	bne.n	80107ba <dir_alloc+0x6e>
 80107b6:	2301      	movs	r3, #1
 80107b8:	e000      	b.n	80107bc <dir_alloc+0x70>
 80107ba:	2300      	movs	r3, #0
 80107bc:	f003 0301 	and.w	r3, r3, #1
 80107c0:	b2db      	uxtb	r3, r3
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d007      	beq.n	80107d6 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80107c6:	693b      	ldr	r3, [r7, #16]
 80107c8:	3301      	adds	r3, #1
 80107ca:	613b      	str	r3, [r7, #16]
 80107cc:	693a      	ldr	r2, [r7, #16]
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	429a      	cmp	r2, r3
 80107d2:	d102      	bne.n	80107da <dir_alloc+0x8e>
 80107d4:	e00c      	b.n	80107f0 <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80107d6:	2300      	movs	r3, #0
 80107d8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80107da:	2101      	movs	r1, #1
 80107dc:	6878      	ldr	r0, [r7, #4]
 80107de:	f7ff fee0 	bl	80105a2 <dir_next>
 80107e2:	4603      	mov	r3, r0
 80107e4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80107e6:	7dfb      	ldrb	r3, [r7, #23]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d0c2      	beq.n	8010772 <dir_alloc+0x26>
 80107ec:	e000      	b.n	80107f0 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 80107ee:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80107f0:	7dfb      	ldrb	r3, [r7, #23]
 80107f2:	2b04      	cmp	r3, #4
 80107f4:	d101      	bne.n	80107fa <dir_alloc+0xae>
 80107f6:	2307      	movs	r3, #7
 80107f8:	75fb      	strb	r3, [r7, #23]
	return res;
 80107fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80107fc:	4618      	mov	r0, r3
 80107fe:	3718      	adds	r7, #24
 8010800:	46bd      	mov	sp, r7
 8010802:	bd80      	pop	{r7, pc}

08010804 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010804:	b580      	push	{r7, lr}
 8010806:	b084      	sub	sp, #16
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
 801080c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801080e:	683b      	ldr	r3, [r7, #0]
 8010810:	331a      	adds	r3, #26
 8010812:	4618      	mov	r0, r3
 8010814:	f7fe fbf6 	bl	800f004 <ld_word>
 8010818:	4603      	mov	r3, r0
 801081a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	781b      	ldrb	r3, [r3, #0]
 8010820:	2b03      	cmp	r3, #3
 8010822:	d109      	bne.n	8010838 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010824:	683b      	ldr	r3, [r7, #0]
 8010826:	3314      	adds	r3, #20
 8010828:	4618      	mov	r0, r3
 801082a:	f7fe fbeb 	bl	800f004 <ld_word>
 801082e:	4603      	mov	r3, r0
 8010830:	041b      	lsls	r3, r3, #16
 8010832:	68fa      	ldr	r2, [r7, #12]
 8010834:	4313      	orrs	r3, r2
 8010836:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010838:	68fb      	ldr	r3, [r7, #12]
}
 801083a:	4618      	mov	r0, r3
 801083c:	3710      	adds	r7, #16
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}

08010842 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	b084      	sub	sp, #16
 8010846:	af00      	add	r7, sp, #0
 8010848:	60f8      	str	r0, [r7, #12]
 801084a:	60b9      	str	r1, [r7, #8]
 801084c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801084e:	68bb      	ldr	r3, [r7, #8]
 8010850:	331a      	adds	r3, #26
 8010852:	687a      	ldr	r2, [r7, #4]
 8010854:	b292      	uxth	r2, r2
 8010856:	4611      	mov	r1, r2
 8010858:	4618      	mov	r0, r3
 801085a:	f7fe fcea 	bl	800f232 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	781b      	ldrb	r3, [r3, #0]
 8010862:	2b03      	cmp	r3, #3
 8010864:	d109      	bne.n	801087a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010866:	68bb      	ldr	r3, [r7, #8]
 8010868:	f103 0214 	add.w	r2, r3, #20
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	0c1b      	lsrs	r3, r3, #16
 8010870:	b29b      	uxth	r3, r3
 8010872:	4619      	mov	r1, r3
 8010874:	4610      	mov	r0, r2
 8010876:	f7fe fcdc 	bl	800f232 <st_word>
	}
}
 801087a:	bf00      	nop
 801087c:	3710      	adds	r7, #16
 801087e:	46bd      	mov	sp, r7
 8010880:	bd80      	pop	{r7, pc}
	...

08010884 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8010884:	b590      	push	{r4, r7, lr}
 8010886:	b087      	sub	sp, #28
 8010888:	af00      	add	r7, sp, #0
 801088a:	6078      	str	r0, [r7, #4]
 801088c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	331a      	adds	r3, #26
 8010892:	4618      	mov	r0, r3
 8010894:	f7fe fbb6 	bl	800f004 <ld_word>
 8010898:	4603      	mov	r3, r0
 801089a:	2b00      	cmp	r3, #0
 801089c:	d001      	beq.n	80108a2 <cmp_lfn+0x1e>
 801089e:	2300      	movs	r3, #0
 80108a0:	e059      	b.n	8010956 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80108a2:	683b      	ldr	r3, [r7, #0]
 80108a4:	781b      	ldrb	r3, [r3, #0]
 80108a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80108aa:	1e5a      	subs	r2, r3, #1
 80108ac:	4613      	mov	r3, r2
 80108ae:	005b      	lsls	r3, r3, #1
 80108b0:	4413      	add	r3, r2
 80108b2:	009b      	lsls	r3, r3, #2
 80108b4:	4413      	add	r3, r2
 80108b6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80108b8:	2301      	movs	r3, #1
 80108ba:	81fb      	strh	r3, [r7, #14]
 80108bc:	2300      	movs	r3, #0
 80108be:	613b      	str	r3, [r7, #16]
 80108c0:	e033      	b.n	801092a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80108c2:	4a27      	ldr	r2, [pc, #156]	@ (8010960 <cmp_lfn+0xdc>)
 80108c4:	693b      	ldr	r3, [r7, #16]
 80108c6:	4413      	add	r3, r2
 80108c8:	781b      	ldrb	r3, [r3, #0]
 80108ca:	461a      	mov	r2, r3
 80108cc:	683b      	ldr	r3, [r7, #0]
 80108ce:	4413      	add	r3, r2
 80108d0:	4618      	mov	r0, r3
 80108d2:	f7fe fb97 	bl	800f004 <ld_word>
 80108d6:	4603      	mov	r3, r0
 80108d8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80108da:	89fb      	ldrh	r3, [r7, #14]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d01a      	beq.n	8010916 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	2bfe      	cmp	r3, #254	@ 0xfe
 80108e4:	d812      	bhi.n	801090c <cmp_lfn+0x88>
 80108e6:	89bb      	ldrh	r3, [r7, #12]
 80108e8:	4618      	mov	r0, r3
 80108ea:	f003 fb01 	bl	8013ef0 <ff_wtoupper>
 80108ee:	4603      	mov	r3, r0
 80108f0:	461c      	mov	r4, r3
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	1c5a      	adds	r2, r3, #1
 80108f6:	617a      	str	r2, [r7, #20]
 80108f8:	005b      	lsls	r3, r3, #1
 80108fa:	687a      	ldr	r2, [r7, #4]
 80108fc:	4413      	add	r3, r2
 80108fe:	881b      	ldrh	r3, [r3, #0]
 8010900:	4618      	mov	r0, r3
 8010902:	f003 faf5 	bl	8013ef0 <ff_wtoupper>
 8010906:	4603      	mov	r3, r0
 8010908:	429c      	cmp	r4, r3
 801090a:	d001      	beq.n	8010910 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801090c:	2300      	movs	r3, #0
 801090e:	e022      	b.n	8010956 <cmp_lfn+0xd2>
			}
			wc = uc;
 8010910:	89bb      	ldrh	r3, [r7, #12]
 8010912:	81fb      	strh	r3, [r7, #14]
 8010914:	e006      	b.n	8010924 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8010916:	89bb      	ldrh	r3, [r7, #12]
 8010918:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801091c:	4293      	cmp	r3, r2
 801091e:	d001      	beq.n	8010924 <cmp_lfn+0xa0>
 8010920:	2300      	movs	r3, #0
 8010922:	e018      	b.n	8010956 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010924:	693b      	ldr	r3, [r7, #16]
 8010926:	3301      	adds	r3, #1
 8010928:	613b      	str	r3, [r7, #16]
 801092a:	693b      	ldr	r3, [r7, #16]
 801092c:	2b0c      	cmp	r3, #12
 801092e:	d9c8      	bls.n	80108c2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	781b      	ldrb	r3, [r3, #0]
 8010934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010938:	2b00      	cmp	r3, #0
 801093a:	d00b      	beq.n	8010954 <cmp_lfn+0xd0>
 801093c:	89fb      	ldrh	r3, [r7, #14]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d008      	beq.n	8010954 <cmp_lfn+0xd0>
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	005b      	lsls	r3, r3, #1
 8010946:	687a      	ldr	r2, [r7, #4]
 8010948:	4413      	add	r3, r2
 801094a:	881b      	ldrh	r3, [r3, #0]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d001      	beq.n	8010954 <cmp_lfn+0xd0>
 8010950:	2300      	movs	r3, #0
 8010952:	e000      	b.n	8010956 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8010954:	2301      	movs	r3, #1
}
 8010956:	4618      	mov	r0, r3
 8010958:	371c      	adds	r7, #28
 801095a:	46bd      	mov	sp, r7
 801095c:	bd90      	pop	{r4, r7, pc}
 801095e:	bf00      	nop
 8010960:	0801a79c 	.word	0x0801a79c

08010964 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b086      	sub	sp, #24
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
 801096c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 801096e:	683b      	ldr	r3, [r7, #0]
 8010970:	331a      	adds	r3, #26
 8010972:	4618      	mov	r0, r3
 8010974:	f7fe fb46 	bl	800f004 <ld_word>
 8010978:	4603      	mov	r3, r0
 801097a:	2b00      	cmp	r3, #0
 801097c:	d001      	beq.n	8010982 <pick_lfn+0x1e>
 801097e:	2300      	movs	r3, #0
 8010980:	e04d      	b.n	8010a1e <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	781b      	ldrb	r3, [r3, #0]
 8010986:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801098a:	1e5a      	subs	r2, r3, #1
 801098c:	4613      	mov	r3, r2
 801098e:	005b      	lsls	r3, r3, #1
 8010990:	4413      	add	r3, r2
 8010992:	009b      	lsls	r3, r3, #2
 8010994:	4413      	add	r3, r2
 8010996:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010998:	2301      	movs	r3, #1
 801099a:	81fb      	strh	r3, [r7, #14]
 801099c:	2300      	movs	r3, #0
 801099e:	613b      	str	r3, [r7, #16]
 80109a0:	e028      	b.n	80109f4 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80109a2:	4a21      	ldr	r2, [pc, #132]	@ (8010a28 <pick_lfn+0xc4>)
 80109a4:	693b      	ldr	r3, [r7, #16]
 80109a6:	4413      	add	r3, r2
 80109a8:	781b      	ldrb	r3, [r3, #0]
 80109aa:	461a      	mov	r2, r3
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	4413      	add	r3, r2
 80109b0:	4618      	mov	r0, r3
 80109b2:	f7fe fb27 	bl	800f004 <ld_word>
 80109b6:	4603      	mov	r3, r0
 80109b8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80109ba:	89fb      	ldrh	r3, [r7, #14]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d00f      	beq.n	80109e0 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 80109c0:	697b      	ldr	r3, [r7, #20]
 80109c2:	2bfe      	cmp	r3, #254	@ 0xfe
 80109c4:	d901      	bls.n	80109ca <pick_lfn+0x66>
 80109c6:	2300      	movs	r3, #0
 80109c8:	e029      	b.n	8010a1e <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 80109ca:	89bb      	ldrh	r3, [r7, #12]
 80109cc:	81fb      	strh	r3, [r7, #14]
 80109ce:	697b      	ldr	r3, [r7, #20]
 80109d0:	1c5a      	adds	r2, r3, #1
 80109d2:	617a      	str	r2, [r7, #20]
 80109d4:	005b      	lsls	r3, r3, #1
 80109d6:	687a      	ldr	r2, [r7, #4]
 80109d8:	4413      	add	r3, r2
 80109da:	89fa      	ldrh	r2, [r7, #14]
 80109dc:	801a      	strh	r2, [r3, #0]
 80109de:	e006      	b.n	80109ee <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80109e0:	89bb      	ldrh	r3, [r7, #12]
 80109e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80109e6:	4293      	cmp	r3, r2
 80109e8:	d001      	beq.n	80109ee <pick_lfn+0x8a>
 80109ea:	2300      	movs	r3, #0
 80109ec:	e017      	b.n	8010a1e <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80109ee:	693b      	ldr	r3, [r7, #16]
 80109f0:	3301      	adds	r3, #1
 80109f2:	613b      	str	r3, [r7, #16]
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	2b0c      	cmp	r3, #12
 80109f8:	d9d3      	bls.n	80109a2 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	781b      	ldrb	r3, [r3, #0]
 80109fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d00a      	beq.n	8010a1c <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8010a06:	697b      	ldr	r3, [r7, #20]
 8010a08:	2bfe      	cmp	r3, #254	@ 0xfe
 8010a0a:	d901      	bls.n	8010a10 <pick_lfn+0xac>
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	e006      	b.n	8010a1e <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8010a10:	697b      	ldr	r3, [r7, #20]
 8010a12:	005b      	lsls	r3, r3, #1
 8010a14:	687a      	ldr	r2, [r7, #4]
 8010a16:	4413      	add	r3, r2
 8010a18:	2200      	movs	r2, #0
 8010a1a:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8010a1c:	2301      	movs	r3, #1
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3718      	adds	r7, #24
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}
 8010a26:	bf00      	nop
 8010a28:	0801a79c 	.word	0x0801a79c

08010a2c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b088      	sub	sp, #32
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	60f8      	str	r0, [r7, #12]
 8010a34:	60b9      	str	r1, [r7, #8]
 8010a36:	4611      	mov	r1, r2
 8010a38:	461a      	mov	r2, r3
 8010a3a:	460b      	mov	r3, r1
 8010a3c:	71fb      	strb	r3, [r7, #7]
 8010a3e:	4613      	mov	r3, r2
 8010a40:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	330d      	adds	r3, #13
 8010a46:	79ba      	ldrb	r2, [r7, #6]
 8010a48:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8010a4a:	68bb      	ldr	r3, [r7, #8]
 8010a4c:	330b      	adds	r3, #11
 8010a4e:	220f      	movs	r2, #15
 8010a50:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	330c      	adds	r3, #12
 8010a56:	2200      	movs	r2, #0
 8010a58:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8010a5a:	68bb      	ldr	r3, [r7, #8]
 8010a5c:	331a      	adds	r3, #26
 8010a5e:	2100      	movs	r1, #0
 8010a60:	4618      	mov	r0, r3
 8010a62:	f7fe fbe6 	bl	800f232 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8010a66:	79fb      	ldrb	r3, [r7, #7]
 8010a68:	1e5a      	subs	r2, r3, #1
 8010a6a:	4613      	mov	r3, r2
 8010a6c:	005b      	lsls	r3, r3, #1
 8010a6e:	4413      	add	r3, r2
 8010a70:	009b      	lsls	r3, r3, #2
 8010a72:	4413      	add	r3, r2
 8010a74:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8010a76:	2300      	movs	r3, #0
 8010a78:	82fb      	strh	r3, [r7, #22]
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8010a7e:	8afb      	ldrh	r3, [r7, #22]
 8010a80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010a84:	4293      	cmp	r3, r2
 8010a86:	d007      	beq.n	8010a98 <put_lfn+0x6c>
 8010a88:	69fb      	ldr	r3, [r7, #28]
 8010a8a:	1c5a      	adds	r2, r3, #1
 8010a8c:	61fa      	str	r2, [r7, #28]
 8010a8e:	005b      	lsls	r3, r3, #1
 8010a90:	68fa      	ldr	r2, [r7, #12]
 8010a92:	4413      	add	r3, r2
 8010a94:	881b      	ldrh	r3, [r3, #0]
 8010a96:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8010a98:	4a17      	ldr	r2, [pc, #92]	@ (8010af8 <put_lfn+0xcc>)
 8010a9a:	69bb      	ldr	r3, [r7, #24]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	781b      	ldrb	r3, [r3, #0]
 8010aa0:	461a      	mov	r2, r3
 8010aa2:	68bb      	ldr	r3, [r7, #8]
 8010aa4:	4413      	add	r3, r2
 8010aa6:	8afa      	ldrh	r2, [r7, #22]
 8010aa8:	4611      	mov	r1, r2
 8010aaa:	4618      	mov	r0, r3
 8010aac:	f7fe fbc1 	bl	800f232 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8010ab0:	8afb      	ldrh	r3, [r7, #22]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d102      	bne.n	8010abc <put_lfn+0x90>
 8010ab6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010aba:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8010abc:	69bb      	ldr	r3, [r7, #24]
 8010abe:	3301      	adds	r3, #1
 8010ac0:	61bb      	str	r3, [r7, #24]
 8010ac2:	69bb      	ldr	r3, [r7, #24]
 8010ac4:	2b0c      	cmp	r3, #12
 8010ac6:	d9da      	bls.n	8010a7e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8010ac8:	8afb      	ldrh	r3, [r7, #22]
 8010aca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d006      	beq.n	8010ae0 <put_lfn+0xb4>
 8010ad2:	69fb      	ldr	r3, [r7, #28]
 8010ad4:	005b      	lsls	r3, r3, #1
 8010ad6:	68fa      	ldr	r2, [r7, #12]
 8010ad8:	4413      	add	r3, r2
 8010ada:	881b      	ldrh	r3, [r3, #0]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d103      	bne.n	8010ae8 <put_lfn+0xbc>
 8010ae0:	79fb      	ldrb	r3, [r7, #7]
 8010ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ae6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	79fa      	ldrb	r2, [r7, #7]
 8010aec:	701a      	strb	r2, [r3, #0]
}
 8010aee:	bf00      	nop
 8010af0:	3720      	adds	r7, #32
 8010af2:	46bd      	mov	sp, r7
 8010af4:	bd80      	pop	{r7, pc}
 8010af6:	bf00      	nop
 8010af8:	0801a79c 	.word	0x0801a79c

08010afc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8010afc:	b580      	push	{r7, lr}
 8010afe:	b08c      	sub	sp, #48	@ 0x30
 8010b00:	af00      	add	r7, sp, #0
 8010b02:	60f8      	str	r0, [r7, #12]
 8010b04:	60b9      	str	r1, [r7, #8]
 8010b06:	607a      	str	r2, [r7, #4]
 8010b08:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8010b0a:	220b      	movs	r2, #11
 8010b0c:	68b9      	ldr	r1, [r7, #8]
 8010b0e:	68f8      	ldr	r0, [r7, #12]
 8010b10:	f7fe fc5e 	bl	800f3d0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8010b14:	683b      	ldr	r3, [r7, #0]
 8010b16:	2b05      	cmp	r3, #5
 8010b18:	d92b      	bls.n	8010b72 <gen_numname+0x76>
		sr = seq;
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8010b1e:	e022      	b.n	8010b66 <gen_numname+0x6a>
			wc = *lfn++;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	1c9a      	adds	r2, r3, #2
 8010b24:	607a      	str	r2, [r7, #4]
 8010b26:	881b      	ldrh	r3, [r3, #0]
 8010b28:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010b2e:	e017      	b.n	8010b60 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8010b30:	69fb      	ldr	r3, [r7, #28]
 8010b32:	005a      	lsls	r2, r3, #1
 8010b34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010b36:	f003 0301 	and.w	r3, r3, #1
 8010b3a:	4413      	add	r3, r2
 8010b3c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8010b3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010b40:	085b      	lsrs	r3, r3, #1
 8010b42:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8010b44:	69fb      	ldr	r3, [r7, #28]
 8010b46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d005      	beq.n	8010b5a <gen_numname+0x5e>
 8010b4e:	69fb      	ldr	r3, [r7, #28]
 8010b50:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8010b54:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8010b58:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8010b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b5c:	3301      	adds	r3, #1
 8010b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b62:	2b0f      	cmp	r3, #15
 8010b64:	d9e4      	bls.n	8010b30 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	881b      	ldrh	r3, [r3, #0]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d1d8      	bne.n	8010b20 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8010b6e:	69fb      	ldr	r3, [r7, #28]
 8010b70:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8010b72:	2307      	movs	r3, #7
 8010b74:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	b2db      	uxtb	r3, r3
 8010b7a:	f003 030f 	and.w	r3, r3, #15
 8010b7e:	b2db      	uxtb	r3, r3
 8010b80:	3330      	adds	r3, #48	@ 0x30
 8010b82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8010b86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010b8a:	2b39      	cmp	r3, #57	@ 0x39
 8010b8c:	d904      	bls.n	8010b98 <gen_numname+0x9c>
 8010b8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010b92:	3307      	adds	r3, #7
 8010b94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8010b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b9a:	1e5a      	subs	r2, r3, #1
 8010b9c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010b9e:	3330      	adds	r3, #48	@ 0x30
 8010ba0:	443b      	add	r3, r7
 8010ba2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010ba6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	091b      	lsrs	r3, r3, #4
 8010bae:	603b      	str	r3, [r7, #0]
	} while (seq);
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d1df      	bne.n	8010b76 <gen_numname+0x7a>
	ns[i] = '~';
 8010bb6:	f107 0214 	add.w	r2, r7, #20
 8010bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bbc:	4413      	add	r3, r2
 8010bbe:	227e      	movs	r2, #126	@ 0x7e
 8010bc0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8010bc6:	e002      	b.n	8010bce <gen_numname+0xd2>
 8010bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bca:	3301      	adds	r3, #1
 8010bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8010bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd2:	429a      	cmp	r2, r3
 8010bd4:	d205      	bcs.n	8010be2 <gen_numname+0xe6>
 8010bd6:	68fa      	ldr	r2, [r7, #12]
 8010bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bda:	4413      	add	r3, r2
 8010bdc:	781b      	ldrb	r3, [r3, #0]
 8010bde:	2b20      	cmp	r3, #32
 8010be0:	d1f2      	bne.n	8010bc8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8010be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010be4:	2b07      	cmp	r3, #7
 8010be6:	d807      	bhi.n	8010bf8 <gen_numname+0xfc>
 8010be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bea:	1c5a      	adds	r2, r3, #1
 8010bec:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010bee:	3330      	adds	r3, #48	@ 0x30
 8010bf0:	443b      	add	r3, r7
 8010bf2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8010bf6:	e000      	b.n	8010bfa <gen_numname+0xfe>
 8010bf8:	2120      	movs	r1, #32
 8010bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bfc:	1c5a      	adds	r2, r3, #1
 8010bfe:	627a      	str	r2, [r7, #36]	@ 0x24
 8010c00:	68fa      	ldr	r2, [r7, #12]
 8010c02:	4413      	add	r3, r2
 8010c04:	460a      	mov	r2, r1
 8010c06:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8010c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c0a:	2b07      	cmp	r3, #7
 8010c0c:	d9e9      	bls.n	8010be2 <gen_numname+0xe6>
}
 8010c0e:	bf00      	nop
 8010c10:	bf00      	nop
 8010c12:	3730      	adds	r7, #48	@ 0x30
 8010c14:	46bd      	mov	sp, r7
 8010c16:	bd80      	pop	{r7, pc}

08010c18 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8010c18:	b480      	push	{r7}
 8010c1a:	b085      	sub	sp, #20
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8010c20:	2300      	movs	r3, #0
 8010c22:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8010c24:	230b      	movs	r3, #11
 8010c26:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8010c28:	7bfb      	ldrb	r3, [r7, #15]
 8010c2a:	b2da      	uxtb	r2, r3
 8010c2c:	0852      	lsrs	r2, r2, #1
 8010c2e:	01db      	lsls	r3, r3, #7
 8010c30:	4313      	orrs	r3, r2
 8010c32:	b2da      	uxtb	r2, r3
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	1c59      	adds	r1, r3, #1
 8010c38:	6079      	str	r1, [r7, #4]
 8010c3a:	781b      	ldrb	r3, [r3, #0]
 8010c3c:	4413      	add	r3, r2
 8010c3e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8010c40:	68bb      	ldr	r3, [r7, #8]
 8010c42:	3b01      	subs	r3, #1
 8010c44:	60bb      	str	r3, [r7, #8]
 8010c46:	68bb      	ldr	r3, [r7, #8]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d1ed      	bne.n	8010c28 <sum_sfn+0x10>
	return sum;
 8010c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c4e:	4618      	mov	r0, r3
 8010c50:	3714      	adds	r7, #20
 8010c52:	46bd      	mov	sp, r7
 8010c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c58:	4770      	bx	lr

08010c5a <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 8010c5a:	b480      	push	{r7}
 8010c5c:	b087      	sub	sp, #28
 8010c5e:	af00      	add	r7, sp, #0
 8010c60:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	3301      	adds	r3, #1
 8010c66:	781b      	ldrb	r3, [r3, #0]
 8010c68:	3301      	adds	r3, #1
 8010c6a:	015b      	lsls	r3, r3, #5
 8010c6c:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 8010c6e:	2300      	movs	r3, #0
 8010c70:	827b      	strh	r3, [r7, #18]
 8010c72:	2300      	movs	r3, #0
 8010c74:	617b      	str	r3, [r7, #20]
 8010c76:	e015      	b.n	8010ca4 <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	2b02      	cmp	r3, #2
 8010c7c:	d103      	bne.n	8010c86 <xdir_sum+0x2c>
			i++;
 8010c7e:	697b      	ldr	r3, [r7, #20]
 8010c80:	3301      	adds	r3, #1
 8010c82:	617b      	str	r3, [r7, #20]
 8010c84:	e00b      	b.n	8010c9e <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 8010c86:	8a7b      	ldrh	r3, [r7, #18]
 8010c88:	b29a      	uxth	r2, r3
 8010c8a:	0852      	lsrs	r2, r2, #1
 8010c8c:	03db      	lsls	r3, r3, #15
 8010c8e:	4313      	orrs	r3, r2
 8010c90:	b29b      	uxth	r3, r3
 8010c92:	6879      	ldr	r1, [r7, #4]
 8010c94:	697a      	ldr	r2, [r7, #20]
 8010c96:	440a      	add	r2, r1
 8010c98:	7812      	ldrb	r2, [r2, #0]
 8010c9a:	4413      	add	r3, r2
 8010c9c:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	617b      	str	r3, [r7, #20]
 8010ca4:	697a      	ldr	r2, [r7, #20]
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	429a      	cmp	r2, r3
 8010caa:	d3e5      	bcc.n	8010c78 <xdir_sum+0x1e>
		}
	}
	return sum;
 8010cac:	8a7b      	ldrh	r3, [r7, #18]
}
 8010cae:	4618      	mov	r0, r3
 8010cb0:	371c      	adds	r7, #28
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb8:	4770      	bx	lr

08010cba <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 8010cba:	b580      	push	{r7, lr}
 8010cbc:	b084      	sub	sp, #16
 8010cbe:	af00      	add	r7, sp, #0
 8010cc0:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 8010cc6:	e01b      	b.n	8010d00 <xname_sum+0x46>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 8010cc8:	89bb      	ldrh	r3, [r7, #12]
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f003 f910 	bl	8013ef0 <ff_wtoupper>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 8010cd4:	89fb      	ldrh	r3, [r7, #14]
 8010cd6:	b29a      	uxth	r2, r3
 8010cd8:	0852      	lsrs	r2, r2, #1
 8010cda:	03db      	lsls	r3, r3, #15
 8010cdc:	4313      	orrs	r3, r2
 8010cde:	b29a      	uxth	r2, r3
 8010ce0:	89bb      	ldrh	r3, [r7, #12]
 8010ce2:	b2db      	uxtb	r3, r3
 8010ce4:	b29b      	uxth	r3, r3
 8010ce6:	4413      	add	r3, r2
 8010ce8:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 8010cea:	89fb      	ldrh	r3, [r7, #14]
 8010cec:	b29a      	uxth	r2, r3
 8010cee:	0852      	lsrs	r2, r2, #1
 8010cf0:	03db      	lsls	r3, r3, #15
 8010cf2:	4313      	orrs	r3, r2
 8010cf4:	b29a      	uxth	r2, r3
 8010cf6:	89bb      	ldrh	r3, [r7, #12]
 8010cf8:	0a1b      	lsrs	r3, r3, #8
 8010cfa:	b29b      	uxth	r3, r3
 8010cfc:	4413      	add	r3, r2
 8010cfe:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	1c9a      	adds	r2, r3, #2
 8010d04:	607a      	str	r2, [r7, #4]
 8010d06:	881b      	ldrh	r3, [r3, #0]
 8010d08:	81bb      	strh	r3, [r7, #12]
 8010d0a:	89bb      	ldrh	r3, [r7, #12]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d1db      	bne.n	8010cc8 <xname_sum+0xe>
	}
	return sum;
 8010d10:	89fb      	ldrh	r3, [r7, #14]
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3710      	adds	r7, #16
 8010d16:	46bd      	mov	sp, r7
 8010d18:	bd80      	pop	{r7, pc}
	...

08010d1c <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 8010d1c:	b590      	push	{r4, r7, lr}
 8010d1e:	b087      	sub	sp, #28
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	691b      	ldr	r3, [r3, #16]
 8010d2a:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681a      	ldr	r2, [r3, #0]
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d34:	4619      	mov	r1, r3
 8010d36:	4610      	mov	r0, r2
 8010d38:	f7fe fdaa 	bl	800f890 <move_window>
 8010d3c:	4603      	mov	r3, r0
 8010d3e:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 8010d40:	7bfb      	ldrb	r3, [r7, #15]
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d001      	beq.n	8010d4a <load_xdir+0x2e>
 8010d46:	7bfb      	ldrb	r3, [r7, #15]
 8010d48:	e09f      	b.n	8010e8a <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d4e:	781b      	ldrb	r3, [r3, #0]
 8010d50:	2b85      	cmp	r3, #133	@ 0x85
 8010d52:	d001      	beq.n	8010d58 <load_xdir+0x3c>
 8010d54:	2302      	movs	r3, #2
 8010d56:	e098      	b.n	8010e8a <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d5c:	2220      	movs	r2, #32
 8010d5e:	4619      	mov	r1, r3
 8010d60:	6938      	ldr	r0, [r7, #16]
 8010d62:	f7fe fb35 	bl	800f3d0 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 8010d66:	693b      	ldr	r3, [r7, #16]
 8010d68:	3301      	adds	r3, #1
 8010d6a:	781b      	ldrb	r3, [r3, #0]
 8010d6c:	3301      	adds	r3, #1
 8010d6e:	015b      	lsls	r3, r3, #5
 8010d70:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 8010d72:	68bb      	ldr	r3, [r7, #8]
 8010d74:	2b5f      	cmp	r3, #95	@ 0x5f
 8010d76:	d903      	bls.n	8010d80 <load_xdir+0x64>
 8010d78:	68bb      	ldr	r3, [r7, #8]
 8010d7a:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 8010d7e:	d901      	bls.n	8010d84 <load_xdir+0x68>
 8010d80:	2302      	movs	r3, #2
 8010d82:	e082      	b.n	8010e8a <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 8010d84:	2100      	movs	r1, #0
 8010d86:	6878      	ldr	r0, [r7, #4]
 8010d88:	f7ff fc0b 	bl	80105a2 <dir_next>
 8010d8c:	4603      	mov	r3, r0
 8010d8e:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 8010d90:	7bfb      	ldrb	r3, [r7, #15]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d001      	beq.n	8010d9a <load_xdir+0x7e>
 8010d96:	7bfb      	ldrb	r3, [r7, #15]
 8010d98:	e077      	b.n	8010e8a <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681a      	ldr	r2, [r3, #0]
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010da2:	4619      	mov	r1, r3
 8010da4:	4610      	mov	r0, r2
 8010da6:	f7fe fd73 	bl	800f890 <move_window>
 8010daa:	4603      	mov	r3, r0
 8010dac:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 8010dae:	7bfb      	ldrb	r3, [r7, #15]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d001      	beq.n	8010db8 <load_xdir+0x9c>
 8010db4:	7bfb      	ldrb	r3, [r7, #15]
 8010db6:	e068      	b.n	8010e8a <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dbc:	781b      	ldrb	r3, [r3, #0]
 8010dbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8010dc0:	d001      	beq.n	8010dc6 <load_xdir+0xaa>
 8010dc2:	2302      	movs	r3, #2
 8010dc4:	e061      	b.n	8010e8a <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 8010dc6:	693b      	ldr	r3, [r7, #16]
 8010dc8:	f103 0020 	add.w	r0, r3, #32
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dd0:	2220      	movs	r2, #32
 8010dd2:	4619      	mov	r1, r3
 8010dd4:	f7fe fafc 	bl	800f3d0 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	3323      	adds	r3, #35	@ 0x23
 8010ddc:	781b      	ldrb	r3, [r3, #0]
 8010dde:	332c      	adds	r3, #44	@ 0x2c
 8010de0:	4a2c      	ldr	r2, [pc, #176]	@ (8010e94 <load_xdir+0x178>)
 8010de2:	fba2 2303 	umull	r2, r3, r2, r3
 8010de6:	08db      	lsrs	r3, r3, #3
 8010de8:	015b      	lsls	r3, r3, #5
 8010dea:	68ba      	ldr	r2, [r7, #8]
 8010dec:	429a      	cmp	r2, r3
 8010dee:	d201      	bcs.n	8010df4 <load_xdir+0xd8>
 8010df0:	2302      	movs	r3, #2
 8010df2:	e04a      	b.n	8010e8a <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 8010df4:	2340      	movs	r3, #64	@ 0x40
 8010df6:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 8010df8:	2100      	movs	r1, #0
 8010dfa:	6878      	ldr	r0, [r7, #4]
 8010dfc:	f7ff fbd1 	bl	80105a2 <dir_next>
 8010e00:	4603      	mov	r3, r0
 8010e02:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 8010e04:	7bfb      	ldrb	r3, [r7, #15]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d001      	beq.n	8010e0e <load_xdir+0xf2>
 8010e0a:	7bfb      	ldrb	r3, [r7, #15]
 8010e0c:	e03d      	b.n	8010e8a <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	681a      	ldr	r2, [r3, #0]
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e16:	4619      	mov	r1, r3
 8010e18:	4610      	mov	r0, r2
 8010e1a:	f7fe fd39 	bl	800f890 <move_window>
 8010e1e:	4603      	mov	r3, r0
 8010e20:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 8010e22:	7bfb      	ldrb	r3, [r7, #15]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d001      	beq.n	8010e2c <load_xdir+0x110>
 8010e28:	7bfb      	ldrb	r3, [r7, #15]
 8010e2a:	e02e      	b.n	8010e8a <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e30:	781b      	ldrb	r3, [r3, #0]
 8010e32:	2bc1      	cmp	r3, #193	@ 0xc1
 8010e34:	d001      	beq.n	8010e3a <load_xdir+0x11e>
 8010e36:	2302      	movs	r3, #2
 8010e38:	e027      	b.n	8010e8a <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 8010e40:	d208      	bcs.n	8010e54 <load_xdir+0x138>
 8010e42:	693a      	ldr	r2, [r7, #16]
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	18d0      	adds	r0, r2, r3
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e4c:	2220      	movs	r2, #32
 8010e4e:	4619      	mov	r1, r3
 8010e50:	f7fe fabe 	bl	800f3d0 <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 8010e54:	697b      	ldr	r3, [r7, #20]
 8010e56:	3320      	adds	r3, #32
 8010e58:	617b      	str	r3, [r7, #20]
 8010e5a:	697a      	ldr	r2, [r7, #20]
 8010e5c:	68bb      	ldr	r3, [r7, #8]
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	d3ca      	bcc.n	8010df8 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 8010e62:	697b      	ldr	r3, [r7, #20]
 8010e64:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 8010e68:	d80e      	bhi.n	8010e88 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 8010e6a:	6938      	ldr	r0, [r7, #16]
 8010e6c:	f7ff fef5 	bl	8010c5a <xdir_sum>
 8010e70:	4603      	mov	r3, r0
 8010e72:	461c      	mov	r4, r3
 8010e74:	693b      	ldr	r3, [r7, #16]
 8010e76:	3302      	adds	r3, #2
 8010e78:	4618      	mov	r0, r3
 8010e7a:	f7fe f8c3 	bl	800f004 <ld_word>
 8010e7e:	4603      	mov	r3, r0
 8010e80:	429c      	cmp	r4, r3
 8010e82:	d001      	beq.n	8010e88 <load_xdir+0x16c>
 8010e84:	2302      	movs	r3, #2
 8010e86:	e000      	b.n	8010e8a <load_xdir+0x16e>
	}
	return FR_OK;
 8010e88:	2300      	movs	r3, #0
}
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	371c      	adds	r7, #28
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd90      	pop	{r4, r7, pc}
 8010e92:	bf00      	nop
 8010e94:	88888889 	.word	0x88888889

08010e98 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 8010e98:	b5b0      	push	{r4, r5, r7, lr}
 8010e9a:	b084      	sub	sp, #16
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
 8010ea0:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 8010ea2:	6839      	ldr	r1, [r7, #0]
 8010ea4:	6808      	ldr	r0, [r1, #0]
 8010ea6:	6879      	ldr	r1, [r7, #4]
 8010ea8:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 8010eaa:	6839      	ldr	r1, [r7, #0]
 8010eac:	6a08      	ldr	r0, [r1, #32]
 8010eae:	6879      	ldr	r1, [r7, #4]
 8010eb0:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 8010eb2:	6839      	ldr	r1, [r7, #0]
 8010eb4:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8010eb6:	b2c8      	uxtb	r0, r1
 8010eb8:	6879      	ldr	r1, [r7, #4]
 8010eba:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 8010ebc:	6839      	ldr	r1, [r7, #0]
 8010ebe:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8010ec0:	2000      	movs	r0, #0
 8010ec2:	460c      	mov	r4, r1
 8010ec4:	4605      	mov	r5, r0
 8010ec6:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 8010eca:	2300      	movs	r3, #0
 8010ecc:	6879      	ldr	r1, [r7, #4]
 8010ece:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010ede:	4619      	mov	r1, r3
 8010ee0:	6878      	ldr	r0, [r7, #4]
 8010ee2:	f7ff fad8 	bl	8010496 <dir_sdi>
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010eea:	7bfb      	ldrb	r3, [r7, #15]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d104      	bne.n	8010efa <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f7ff ff13 	bl	8010d1c <load_xdir>
 8010ef6:	4603      	mov	r3, r0
 8010ef8:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 8010efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8010efc:	4618      	mov	r0, r3
 8010efe:	3710      	adds	r7, #16
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bdb0      	pop	{r4, r5, r7, pc}

08010f04 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 8010f04:	b590      	push	{r4, r7, lr}
 8010f06:	b087      	sub	sp, #28
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	691b      	ldr	r3, [r3, #16]
 8010f12:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	1c9c      	adds	r4, r3, #2
 8010f18:	68f8      	ldr	r0, [r7, #12]
 8010f1a:	f7ff fe9e 	bl	8010c5a <xdir_sum>
 8010f1e:	4603      	mov	r3, r0
 8010f20:	4619      	mov	r1, r3
 8010f22:	4620      	mov	r0, r4
 8010f24:	f7fe f985 	bl	800f232 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	3301      	adds	r3, #1
 8010f2c:	781b      	ldrb	r3, [r3, #0]
 8010f2e:	3301      	adds	r3, #1
 8010f30:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f36:	4619      	mov	r1, r3
 8010f38:	6878      	ldr	r0, [r7, #4]
 8010f3a:	f7ff faac 	bl	8010496 <dir_sdi>
 8010f3e:	4603      	mov	r3, r0
 8010f40:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 8010f42:	e026      	b.n	8010f92 <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	681a      	ldr	r2, [r3, #0]
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	4610      	mov	r0, r2
 8010f50:	f7fe fc9e 	bl	800f890 <move_window>
 8010f54:	4603      	mov	r3, r0
 8010f56:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010f58:	7dfb      	ldrb	r3, [r7, #23]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d11d      	bne.n	8010f9a <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f62:	2220      	movs	r2, #32
 8010f64:	68f9      	ldr	r1, [r7, #12]
 8010f66:	4618      	mov	r0, r3
 8010f68:	f7fe fa32 	bl	800f3d0 <mem_cpy>
		dp->obj.fs->wflag = 1;
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	2201      	movs	r2, #1
 8010f72:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 8010f74:	693b      	ldr	r3, [r7, #16]
 8010f76:	3b01      	subs	r3, #1
 8010f78:	613b      	str	r3, [r7, #16]
 8010f7a:	693b      	ldr	r3, [r7, #16]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d00e      	beq.n	8010f9e <store_xdir+0x9a>
		dirb += SZDIRE;
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	3320      	adds	r3, #32
 8010f84:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 8010f86:	2100      	movs	r1, #0
 8010f88:	6878      	ldr	r0, [r7, #4]
 8010f8a:	f7ff fb0a 	bl	80105a2 <dir_next>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 8010f92:	7dfb      	ldrb	r3, [r7, #23]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d0d5      	beq.n	8010f44 <store_xdir+0x40>
 8010f98:	e002      	b.n	8010fa0 <store_xdir+0x9c>
		if (res != FR_OK) break;
 8010f9a:	bf00      	nop
 8010f9c:	e000      	b.n	8010fa0 <store_xdir+0x9c>
		if (--nent == 0) break;
 8010f9e:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 8010fa0:	7dfb      	ldrb	r3, [r7, #23]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d002      	beq.n	8010fac <store_xdir+0xa8>
 8010fa6:	7dfb      	ldrb	r3, [r7, #23]
 8010fa8:	2b01      	cmp	r3, #1
 8010faa:	d101      	bne.n	8010fb0 <store_xdir+0xac>
 8010fac:	7dfb      	ldrb	r3, [r7, #23]
 8010fae:	e000      	b.n	8010fb2 <store_xdir+0xae>
 8010fb0:	2302      	movs	r3, #2
}
 8010fb2:	4618      	mov	r0, r3
 8010fb4:	371c      	adds	r7, #28
 8010fb6:	46bd      	mov	sp, r7
 8010fb8:	bd90      	pop	{r4, r7, pc}

08010fba <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 8010fba:	b590      	push	{r4, r7, lr}
 8010fbc:	b085      	sub	sp, #20
 8010fbe:	af00      	add	r7, sp, #0
 8010fc0:	6078      	str	r0, [r7, #4]
 8010fc2:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 8010fc4:	2240      	movs	r2, #64	@ 0x40
 8010fc6:	2100      	movs	r1, #0
 8010fc8:	6878      	ldr	r0, [r7, #4]
 8010fca:	f7fe fa22 	bl	800f412 <mem_set>
	dirb[XDIR_Type] = 0x85;
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	2285      	movs	r2, #133	@ 0x85
 8010fd2:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	3320      	adds	r3, #32
 8010fd8:	22c0      	movs	r2, #192	@ 0xc0
 8010fda:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 8010fdc:	2300      	movs	r3, #0
 8010fde:	72bb      	strb	r3, [r7, #10]
 8010fe0:	2301      	movs	r3, #1
 8010fe2:	72fb      	strb	r3, [r7, #11]
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	813b      	strh	r3, [r7, #8]
 8010fe8:	2340      	movs	r3, #64	@ 0x40
 8010fea:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	1c5a      	adds	r2, r3, #1
 8010ff0:	60fa      	str	r2, [r7, #12]
 8010ff2:	687a      	ldr	r2, [r7, #4]
 8010ff4:	4413      	add	r3, r2
 8010ff6:	22c1      	movs	r2, #193	@ 0xc1
 8010ff8:	701a      	strb	r2, [r3, #0]
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	1c5a      	adds	r2, r3, #1
 8010ffe:	60fa      	str	r2, [r7, #12]
 8011000:	687a      	ldr	r2, [r7, #4]
 8011002:	4413      	add	r3, r2
 8011004:	2200      	movs	r2, #0
 8011006:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 8011008:	893b      	ldrh	r3, [r7, #8]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d00b      	beq.n	8011026 <create_xdir+0x6c>
 801100e:	7abb      	ldrb	r3, [r7, #10]
 8011010:	005b      	lsls	r3, r3, #1
 8011012:	683a      	ldr	r2, [r7, #0]
 8011014:	4413      	add	r3, r2
 8011016:	881b      	ldrh	r3, [r3, #0]
 8011018:	813b      	strh	r3, [r7, #8]
 801101a:	893b      	ldrh	r3, [r7, #8]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d002      	beq.n	8011026 <create_xdir+0x6c>
 8011020:	7abb      	ldrb	r3, [r7, #10]
 8011022:	3301      	adds	r3, #1
 8011024:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 8011026:	687a      	ldr	r2, [r7, #4]
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	4413      	add	r3, r2
 801102c:	893a      	ldrh	r2, [r7, #8]
 801102e:	4611      	mov	r1, r2
 8011030:	4618      	mov	r0, r3
 8011032:	f7fe f8fe 	bl	800f232 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	3302      	adds	r3, #2
 801103a:	60fb      	str	r3, [r7, #12]
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	f003 031f 	and.w	r3, r3, #31
 8011042:	2b00      	cmp	r3, #0
 8011044:	d1e0      	bne.n	8011008 <create_xdir+0x4e>
		nb++;
 8011046:	7afb      	ldrb	r3, [r7, #11]
 8011048:	3301      	adds	r3, #1
 801104a:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 801104c:	7abb      	ldrb	r3, [r7, #10]
 801104e:	005b      	lsls	r3, r3, #1
 8011050:	683a      	ldr	r2, [r7, #0]
 8011052:	4413      	add	r3, r2
 8011054:	881b      	ldrh	r3, [r3, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d1c8      	bne.n	8010fec <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	3323      	adds	r3, #35	@ 0x23
 801105e:	7aba      	ldrb	r2, [r7, #10]
 8011060:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	3301      	adds	r3, #1
 8011066:	7afa      	ldrb	r2, [r7, #11]
 8011068:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8011070:	6838      	ldr	r0, [r7, #0]
 8011072:	f7ff fe22 	bl	8010cba <xname_sum>
 8011076:	4603      	mov	r3, r0
 8011078:	4619      	mov	r1, r3
 801107a:	4620      	mov	r0, r4
 801107c:	f7fe f8d9 	bl	800f232 <st_word>
}
 8011080:	bf00      	nop
 8011082:	3714      	adds	r7, #20
 8011084:	46bd      	mov	sp, r7
 8011086:	bd90      	pop	{r4, r7, pc}

08011088 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b086      	sub	sp, #24
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
 8011090:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8011092:	2304      	movs	r3, #4
 8011094:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 801109c:	23ff      	movs	r3, #255	@ 0xff
 801109e:	757b      	strb	r3, [r7, #21]
 80110a0:	23ff      	movs	r3, #255	@ 0xff
 80110a2:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 80110a4:	e09f      	b.n	80111e6 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80110aa:	4619      	mov	r1, r3
 80110ac:	6938      	ldr	r0, [r7, #16]
 80110ae:	f7fe fbef 	bl	800f890 <move_window>
 80110b2:	4603      	mov	r3, r0
 80110b4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80110b6:	7dfb      	ldrb	r3, [r7, #23]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	f040 809a 	bne.w	80111f2 <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110c2:	781b      	ldrb	r3, [r3, #0]
 80110c4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 80110c6:	7dbb      	ldrb	r3, [r7, #22]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d102      	bne.n	80110d2 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80110cc:	2304      	movs	r3, #4
 80110ce:	75fb      	strb	r3, [r7, #23]
 80110d0:	e096      	b.n	8011200 <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 80110d2:	693b      	ldr	r3, [r7, #16]
 80110d4:	781b      	ldrb	r3, [r3, #0]
 80110d6:	2b04      	cmp	r3, #4
 80110d8:	d118      	bne.n	801110c <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 80110da:	7dbb      	ldrb	r3, [r7, #22]
 80110dc:	2b85      	cmp	r3, #133	@ 0x85
 80110de:	d179      	bne.n	80111d4 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 80110e8:	6878      	ldr	r0, [r7, #4]
 80110ea:	f7ff fe17 	bl	8010d1c <load_xdir>
 80110ee:	4603      	mov	r3, r0
 80110f0:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 80110f2:	7dfb      	ldrb	r3, [r7, #23]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d17e      	bne.n	80111f6 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 80110f8:	693b      	ldr	r3, [r7, #16]
 80110fa:	691b      	ldr	r3, [r3, #16]
 80110fc:	3304      	adds	r3, #4
 80110fe:	781b      	ldrb	r3, [r3, #0]
 8011100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011104:	b2da      	uxtb	r2, r3
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	719a      	strb	r2, [r3, #6]
					}
					break;
 801110a:	e074      	b.n	80111f6 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011110:	330b      	adds	r3, #11
 8011112:	781b      	ldrb	r3, [r3, #0]
 8011114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011118:	73fb      	strb	r3, [r7, #15]
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	7bfa      	ldrb	r2, [r7, #15]
 801111e:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8011120:	7dbb      	ldrb	r3, [r7, #22]
 8011122:	2be5      	cmp	r3, #229	@ 0xe5
 8011124:	d00e      	beq.n	8011144 <dir_read+0xbc>
 8011126:	7dbb      	ldrb	r3, [r7, #22]
 8011128:	2b2e      	cmp	r3, #46	@ 0x2e
 801112a:	d00b      	beq.n	8011144 <dir_read+0xbc>
 801112c:	7bfb      	ldrb	r3, [r7, #15]
 801112e:	f023 0320 	bic.w	r3, r3, #32
 8011132:	2b08      	cmp	r3, #8
 8011134:	bf0c      	ite	eq
 8011136:	2301      	moveq	r3, #1
 8011138:	2300      	movne	r3, #0
 801113a:	b2db      	uxtb	r3, r3
 801113c:	461a      	mov	r2, r3
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	4293      	cmp	r3, r2
 8011142:	d002      	beq.n	801114a <dir_read+0xc2>
				ord = 0xFF;
 8011144:	23ff      	movs	r3, #255	@ 0xff
 8011146:	757b      	strb	r3, [r7, #21]
 8011148:	e044      	b.n	80111d4 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 801114a:	7bfb      	ldrb	r3, [r7, #15]
 801114c:	2b0f      	cmp	r3, #15
 801114e:	d12f      	bne.n	80111b0 <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8011150:	7dbb      	ldrb	r3, [r7, #22]
 8011152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011156:	2b00      	cmp	r3, #0
 8011158:	d00d      	beq.n	8011176 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801115e:	7b5b      	ldrb	r3, [r3, #13]
 8011160:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8011162:	7dbb      	ldrb	r3, [r7, #22]
 8011164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011168:	75bb      	strb	r3, [r7, #22]
 801116a:	7dbb      	ldrb	r3, [r7, #22]
 801116c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8011176:	7dba      	ldrb	r2, [r7, #22]
 8011178:	7d7b      	ldrb	r3, [r7, #21]
 801117a:	429a      	cmp	r2, r3
 801117c:	d115      	bne.n	80111aa <dir_read+0x122>
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011182:	330d      	adds	r3, #13
 8011184:	781b      	ldrb	r3, [r3, #0]
 8011186:	7d3a      	ldrb	r2, [r7, #20]
 8011188:	429a      	cmp	r2, r3
 801118a:	d10e      	bne.n	80111aa <dir_read+0x122>
 801118c:	693b      	ldr	r3, [r7, #16]
 801118e:	68da      	ldr	r2, [r3, #12]
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011194:	4619      	mov	r1, r3
 8011196:	4610      	mov	r0, r2
 8011198:	f7ff fbe4 	bl	8010964 <pick_lfn>
 801119c:	4603      	mov	r3, r0
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d003      	beq.n	80111aa <dir_read+0x122>
 80111a2:	7d7b      	ldrb	r3, [r7, #21]
 80111a4:	3b01      	subs	r3, #1
 80111a6:	b2db      	uxtb	r3, r3
 80111a8:	e000      	b.n	80111ac <dir_read+0x124>
 80111aa:	23ff      	movs	r3, #255	@ 0xff
 80111ac:	757b      	strb	r3, [r7, #21]
 80111ae:	e011      	b.n	80111d4 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 80111b0:	7d7b      	ldrb	r3, [r7, #21]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d109      	bne.n	80111ca <dir_read+0x142>
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111ba:	4618      	mov	r0, r3
 80111bc:	f7ff fd2c 	bl	8010c18 <sum_sfn>
 80111c0:	4603      	mov	r3, r0
 80111c2:	461a      	mov	r2, r3
 80111c4:	7d3b      	ldrb	r3, [r7, #20]
 80111c6:	4293      	cmp	r3, r2
 80111c8:	d017      	beq.n	80111fa <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80111d0:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 80111d2:	e012      	b.n	80111fa <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80111d4:	2100      	movs	r1, #0
 80111d6:	6878      	ldr	r0, [r7, #4]
 80111d8:	f7ff f9e3 	bl	80105a2 <dir_next>
 80111dc:	4603      	mov	r3, r0
 80111de:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80111e0:	7dfb      	ldrb	r3, [r7, #23]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d10b      	bne.n	80111fe <dir_read+0x176>
	while (dp->sect) {
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	f47f af5b 	bne.w	80110a6 <dir_read+0x1e>
 80111f0:	e006      	b.n	8011200 <dir_read+0x178>
		if (res != FR_OK) break;
 80111f2:	bf00      	nop
 80111f4:	e004      	b.n	8011200 <dir_read+0x178>
					break;
 80111f6:	bf00      	nop
 80111f8:	e002      	b.n	8011200 <dir_read+0x178>
					break;
 80111fa:	bf00      	nop
 80111fc:	e000      	b.n	8011200 <dir_read+0x178>
		if (res != FR_OK) break;
 80111fe:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8011200:	7dfb      	ldrb	r3, [r7, #23]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d002      	beq.n	801120c <dir_read+0x184>
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	2200      	movs	r2, #0
 801120a:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 801120c:	7dfb      	ldrb	r3, [r7, #23]
}
 801120e:	4618      	mov	r0, r3
 8011210:	3718      	adds	r7, #24
 8011212:	46bd      	mov	sp, r7
 8011214:	bd80      	pop	{r7, pc}

08011216 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8011216:	b590      	push	{r4, r7, lr}
 8011218:	b089      	sub	sp, #36	@ 0x24
 801121a:	af00      	add	r7, sp, #0
 801121c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8011224:	2100      	movs	r1, #0
 8011226:	6878      	ldr	r0, [r7, #4]
 8011228:	f7ff f935 	bl	8010496 <dir_sdi>
 801122c:	4603      	mov	r3, r0
 801122e:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 8011230:	7ffb      	ldrb	r3, [r7, #31]
 8011232:	2b00      	cmp	r3, #0
 8011234:	d001      	beq.n	801123a <dir_find+0x24>
 8011236:	7ffb      	ldrb	r3, [r7, #31]
 8011238:	e113      	b.n	8011462 <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	781b      	ldrb	r3, [r3, #0]
 801123e:	2b04      	cmp	r3, #4
 8011240:	d165      	bne.n	801130e <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	68db      	ldr	r3, [r3, #12]
 8011246:	4618      	mov	r0, r3
 8011248:	f7ff fd37 	bl	8010cba <xname_sum>
 801124c:	4603      	mov	r3, r0
 801124e:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 8011250:	e050      	b.n	80112f4 <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	691b      	ldr	r3, [r3, #16]
 8011256:	3324      	adds	r3, #36	@ 0x24
 8011258:	4618      	mov	r0, r3
 801125a:	f7fd fed3 	bl	800f004 <ld_word>
 801125e:	4603      	mov	r3, r0
 8011260:	461a      	mov	r2, r3
 8011262:	893b      	ldrh	r3, [r7, #8]
 8011264:	4293      	cmp	r3, r2
 8011266:	d144      	bne.n	80112f2 <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	691b      	ldr	r3, [r3, #16]
 801126c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8011270:	76fb      	strb	r3, [r7, #27]
 8011272:	2340      	movs	r3, #64	@ 0x40
 8011274:	617b      	str	r3, [r7, #20]
 8011276:	2300      	movs	r3, #0
 8011278:	613b      	str	r3, [r7, #16]
 801127a:	e029      	b.n	80112d0 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 801127c:	697b      	ldr	r3, [r7, #20]
 801127e:	f003 031f 	and.w	r3, r3, #31
 8011282:	2b00      	cmp	r3, #0
 8011284:	d102      	bne.n	801128c <dir_find+0x76>
 8011286:	697b      	ldr	r3, [r7, #20]
 8011288:	3302      	adds	r3, #2
 801128a:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	691a      	ldr	r2, [r3, #16]
 8011290:	697b      	ldr	r3, [r7, #20]
 8011292:	4413      	add	r3, r2
 8011294:	4618      	mov	r0, r3
 8011296:	f7fd feb5 	bl	800f004 <ld_word>
 801129a:	4603      	mov	r3, r0
 801129c:	4618      	mov	r0, r3
 801129e:	f002 fe27 	bl	8013ef0 <ff_wtoupper>
 80112a2:	4603      	mov	r3, r0
 80112a4:	461c      	mov	r4, r3
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	68da      	ldr	r2, [r3, #12]
 80112aa:	693b      	ldr	r3, [r7, #16]
 80112ac:	005b      	lsls	r3, r3, #1
 80112ae:	4413      	add	r3, r2
 80112b0:	881b      	ldrh	r3, [r3, #0]
 80112b2:	4618      	mov	r0, r3
 80112b4:	f002 fe1c 	bl	8013ef0 <ff_wtoupper>
 80112b8:	4603      	mov	r3, r0
 80112ba:	429c      	cmp	r4, r3
 80112bc:	d10c      	bne.n	80112d8 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 80112be:	7efb      	ldrb	r3, [r7, #27]
 80112c0:	3b01      	subs	r3, #1
 80112c2:	76fb      	strb	r3, [r7, #27]
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	3302      	adds	r3, #2
 80112c8:	617b      	str	r3, [r7, #20]
 80112ca:	693b      	ldr	r3, [r7, #16]
 80112cc:	3301      	adds	r3, #1
 80112ce:	613b      	str	r3, [r7, #16]
 80112d0:	7efb      	ldrb	r3, [r7, #27]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d1d2      	bne.n	801127c <dir_find+0x66>
 80112d6:	e000      	b.n	80112da <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 80112d8:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 80112da:	7efb      	ldrb	r3, [r7, #27]
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d109      	bne.n	80112f4 <dir_find+0xde>
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	68da      	ldr	r2, [r3, #12]
 80112e4:	693b      	ldr	r3, [r7, #16]
 80112e6:	005b      	lsls	r3, r3, #1
 80112e8:	4413      	add	r3, r2
 80112ea:	881b      	ldrh	r3, [r3, #0]
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d00b      	beq.n	8011308 <dir_find+0xf2>
 80112f0:	e000      	b.n	80112f4 <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 80112f2:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 80112f4:	2100      	movs	r1, #0
 80112f6:	6878      	ldr	r0, [r7, #4]
 80112f8:	f7ff fec6 	bl	8011088 <dir_read>
 80112fc:	4603      	mov	r3, r0
 80112fe:	77fb      	strb	r3, [r7, #31]
 8011300:	7ffb      	ldrb	r3, [r7, #31]
 8011302:	2b00      	cmp	r3, #0
 8011304:	d0a5      	beq.n	8011252 <dir_find+0x3c>
 8011306:	e000      	b.n	801130a <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 8011308:	bf00      	nop
		}
		return res;
 801130a:	7ffb      	ldrb	r3, [r7, #31]
 801130c:	e0a9      	b.n	8011462 <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801130e:	23ff      	movs	r3, #255	@ 0xff
 8011310:	773b      	strb	r3, [r7, #28]
 8011312:	7f3b      	ldrb	r3, [r7, #28]
 8011314:	777b      	strb	r3, [r7, #29]
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801131c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011322:	4619      	mov	r1, r3
 8011324:	68f8      	ldr	r0, [r7, #12]
 8011326:	f7fe fab3 	bl	800f890 <move_window>
 801132a:	4603      	mov	r3, r0
 801132c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 801132e:	7ffb      	ldrb	r3, [r7, #31]
 8011330:	2b00      	cmp	r3, #0
 8011332:	f040 8090 	bne.w	8011456 <dir_find+0x240>
		c = dp->dir[DIR_Name];
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801133a:	781b      	ldrb	r3, [r3, #0]
 801133c:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801133e:	7fbb      	ldrb	r3, [r7, #30]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d102      	bne.n	801134a <dir_find+0x134>
 8011344:	2304      	movs	r3, #4
 8011346:	77fb      	strb	r3, [r7, #31]
 8011348:	e08a      	b.n	8011460 <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801134e:	330b      	adds	r3, #11
 8011350:	781b      	ldrb	r3, [r3, #0]
 8011352:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011356:	72fb      	strb	r3, [r7, #11]
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	7afa      	ldrb	r2, [r7, #11]
 801135c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801135e:	7fbb      	ldrb	r3, [r7, #30]
 8011360:	2be5      	cmp	r3, #229	@ 0xe5
 8011362:	d007      	beq.n	8011374 <dir_find+0x15e>
 8011364:	7afb      	ldrb	r3, [r7, #11]
 8011366:	f003 0308 	and.w	r3, r3, #8
 801136a:	2b00      	cmp	r3, #0
 801136c:	d009      	beq.n	8011382 <dir_find+0x16c>
 801136e:	7afb      	ldrb	r3, [r7, #11]
 8011370:	2b0f      	cmp	r3, #15
 8011372:	d006      	beq.n	8011382 <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8011374:	23ff      	movs	r3, #255	@ 0xff
 8011376:	777b      	strb	r3, [r7, #29]
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801137e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8011380:	e05e      	b.n	8011440 <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8011382:	7afb      	ldrb	r3, [r7, #11]
 8011384:	2b0f      	cmp	r3, #15
 8011386:	d136      	bne.n	80113f6 <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 801138e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011392:	2b00      	cmp	r3, #0
 8011394:	d154      	bne.n	8011440 <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8011396:	7fbb      	ldrb	r3, [r7, #30]
 8011398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801139c:	2b00      	cmp	r3, #0
 801139e:	d00d      	beq.n	80113bc <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113a4:	7b5b      	ldrb	r3, [r3, #13]
 80113a6:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80113a8:	7fbb      	ldrb	r3, [r7, #30]
 80113aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80113ae:	77bb      	strb	r3, [r7, #30]
 80113b0:	7fbb      	ldrb	r3, [r7, #30]
 80113b2:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80113bc:	7fba      	ldrb	r2, [r7, #30]
 80113be:	7f7b      	ldrb	r3, [r7, #29]
 80113c0:	429a      	cmp	r2, r3
 80113c2:	d115      	bne.n	80113f0 <dir_find+0x1da>
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113c8:	330d      	adds	r3, #13
 80113ca:	781b      	ldrb	r3, [r3, #0]
 80113cc:	7f3a      	ldrb	r2, [r7, #28]
 80113ce:	429a      	cmp	r2, r3
 80113d0:	d10e      	bne.n	80113f0 <dir_find+0x1da>
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	68da      	ldr	r2, [r3, #12]
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113da:	4619      	mov	r1, r3
 80113dc:	4610      	mov	r0, r2
 80113de:	f7ff fa51 	bl	8010884 <cmp_lfn>
 80113e2:	4603      	mov	r3, r0
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d003      	beq.n	80113f0 <dir_find+0x1da>
 80113e8:	7f7b      	ldrb	r3, [r7, #29]
 80113ea:	3b01      	subs	r3, #1
 80113ec:	b2db      	uxtb	r3, r3
 80113ee:	e000      	b.n	80113f2 <dir_find+0x1dc>
 80113f0:	23ff      	movs	r3, #255	@ 0xff
 80113f2:	777b      	strb	r3, [r7, #29]
 80113f4:	e024      	b.n	8011440 <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80113f6:	7f7b      	ldrb	r3, [r7, #29]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d109      	bne.n	8011410 <dir_find+0x1fa>
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011400:	4618      	mov	r0, r3
 8011402:	f7ff fc09 	bl	8010c18 <sum_sfn>
 8011406:	4603      	mov	r3, r0
 8011408:	461a      	mov	r2, r3
 801140a:	7f3b      	ldrb	r3, [r7, #28]
 801140c:	4293      	cmp	r3, r2
 801140e:	d024      	beq.n	801145a <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8011416:	f003 0301 	and.w	r3, r3, #1
 801141a:	2b00      	cmp	r3, #0
 801141c:	d10a      	bne.n	8011434 <dir_find+0x21e>
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	3340      	adds	r3, #64	@ 0x40
 8011426:	220b      	movs	r2, #11
 8011428:	4619      	mov	r1, r3
 801142a:	f7fe f80d 	bl	800f448 <mem_cmp>
 801142e:	4603      	mov	r3, r0
 8011430:	2b00      	cmp	r3, #0
 8011432:	d014      	beq.n	801145e <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8011434:	23ff      	movs	r3, #255	@ 0xff
 8011436:	777b      	strb	r3, [r7, #29]
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801143e:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8011440:	2100      	movs	r1, #0
 8011442:	6878      	ldr	r0, [r7, #4]
 8011444:	f7ff f8ad 	bl	80105a2 <dir_next>
 8011448:	4603      	mov	r3, r0
 801144a:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 801144c:	7ffb      	ldrb	r3, [r7, #31]
 801144e:	2b00      	cmp	r3, #0
 8011450:	f43f af65 	beq.w	801131e <dir_find+0x108>
 8011454:	e004      	b.n	8011460 <dir_find+0x24a>
		if (res != FR_OK) break;
 8011456:	bf00      	nop
 8011458:	e002      	b.n	8011460 <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801145a:	bf00      	nop
 801145c:	e000      	b.n	8011460 <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801145e:	bf00      	nop

	return res;
 8011460:	7ffb      	ldrb	r3, [r7, #31]
}
 8011462:	4618      	mov	r0, r3
 8011464:	3724      	adds	r7, #36	@ 0x24
 8011466:	46bd      	mov	sp, r7
 8011468:	bd90      	pop	{r4, r7, pc}
	...

0801146c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801146c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8011470:	b0a0      	sub	sp, #128	@ 0x80
 8011472:	af00      	add	r7, sp, #0
 8011474:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8011482:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8011486:	2b00      	cmp	r3, #0
 8011488:	d001      	beq.n	801148e <dir_register+0x22>
 801148a:	2306      	movs	r3, #6
 801148c:	e18e      	b.n	80117ac <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801148e:	2300      	movs	r3, #0
 8011490:	677b      	str	r3, [r7, #116]	@ 0x74
 8011492:	e002      	b.n	801149a <dir_register+0x2e>
 8011494:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011496:	3301      	adds	r3, #1
 8011498:	677b      	str	r3, [r7, #116]	@ 0x74
 801149a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801149c:	68da      	ldr	r2, [r3, #12]
 801149e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80114a0:	005b      	lsls	r3, r3, #1
 80114a2:	4413      	add	r3, r2
 80114a4:	881b      	ldrh	r3, [r3, #0]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d1f4      	bne.n	8011494 <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 80114aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	2b04      	cmp	r3, #4
 80114b0:	f040 809f 	bne.w	80115f2 <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 80114b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80114b6:	330e      	adds	r3, #14
 80114b8:	4aa2      	ldr	r2, [pc, #648]	@ (8011744 <dir_register+0x2d8>)
 80114ba:	fba2 2303 	umull	r2, r3, r2, r3
 80114be:	08db      	lsrs	r3, r3, #3
 80114c0:	3302      	adds	r3, #2
 80114c2:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 80114c4:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80114c6:	6878      	ldr	r0, [r7, #4]
 80114c8:	f7ff f940 	bl	801074c <dir_alloc>
 80114cc:	4603      	mov	r3, r0
 80114ce:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 80114d2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d002      	beq.n	80114e0 <dir_register+0x74>
 80114da:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80114de:	e165      	b.n	80117ac <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80114e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80114e6:	3b01      	subs	r3, #1
 80114e8:	015b      	lsls	r3, r3, #5
 80114ea:	1ad2      	subs	r2, r2, r3
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	689b      	ldr	r3, [r3, #8]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d072      	beq.n	80115de <dir_register+0x172>
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	79db      	ldrb	r3, [r3, #7]
 80114fc:	f003 0304 	and.w	r3, r3, #4
 8011500:	2b00      	cmp	r3, #0
 8011502:	d06c      	beq.n	80115de <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801150a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801150c:	8949      	ldrh	r1, [r1, #10]
 801150e:	0249      	lsls	r1, r1, #9
 8011510:	2000      	movs	r0, #0
 8011512:	460c      	mov	r4, r1
 8011514:	4605      	mov	r5, r0
 8011516:	eb12 0804 	adds.w	r8, r2, r4
 801151a:	eb43 0905 	adc.w	r9, r3, r5
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	4618      	mov	r0, r3
 8011528:	f7fe fd5c 	bl	800ffe4 <fill_first_frag>
 801152c:	4603      	mov	r3, r0
 801152e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 8011532:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011536:	2b00      	cmp	r3, #0
 8011538:	d002      	beq.n	8011540 <dir_register+0xd4>
 801153a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801153e:	e135      	b.n	80117ac <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8011540:	6878      	ldr	r0, [r7, #4]
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011546:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801154a:	4619      	mov	r1, r3
 801154c:	f7fe fd79 	bl	8010042 <fill_last_frag>
 8011550:	4603      	mov	r3, r0
 8011552:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 8011556:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801155a:	2b00      	cmp	r3, #0
 801155c:	d002      	beq.n	8011564 <dir_register+0xf8>
 801155e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011562:	e123      	b.n	80117ac <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 8011564:	687a      	ldr	r2, [r7, #4]
 8011566:	f107 0308 	add.w	r3, r7, #8
 801156a:	4611      	mov	r1, r2
 801156c:	4618      	mov	r0, r3
 801156e:	f7ff fc93 	bl	8010e98 <load_obj_dir>
 8011572:	4603      	mov	r3, r0
 8011574:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 8011578:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801157c:	2b00      	cmp	r3, #0
 801157e:	d002      	beq.n	8011586 <dir_register+0x11a>
 8011580:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011584:	e112      	b.n	80117ac <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 8011586:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011588:	691b      	ldr	r3, [r3, #16]
 801158a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8011594:	4608      	mov	r0, r1
 8011596:	f7fd fe93 	bl	800f2c0 <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 801159a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801159c:	691b      	ldr	r3, [r3, #16]
 801159e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80115a8:	4608      	mov	r0, r1
 80115aa:	f7fd fe89 	bl	800f2c0 <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	79da      	ldrb	r2, [r3, #7]
 80115b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115b4:	691b      	ldr	r3, [r3, #16]
 80115b6:	3321      	adds	r3, #33	@ 0x21
 80115b8:	f042 0201 	orr.w	r2, r2, #1
 80115bc:	b2d2      	uxtb	r2, r2
 80115be:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 80115c0:	f107 0308 	add.w	r3, r7, #8
 80115c4:	4618      	mov	r0, r3
 80115c6:	f7ff fc9d 	bl	8010f04 <store_xdir>
 80115ca:	4603      	mov	r3, r0
 80115cc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 80115d0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d002      	beq.n	80115de <dir_register+0x172>
 80115d8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80115dc:	e0e6      	b.n	80117ac <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 80115de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115e0:	691a      	ldr	r2, [r3, #16]
 80115e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115e4:	68db      	ldr	r3, [r3, #12]
 80115e6:	4619      	mov	r1, r3
 80115e8:	4610      	mov	r0, r2
 80115ea:	f7ff fce6 	bl	8010fba <create_xdir>
		return FR_OK;
 80115ee:	2300      	movs	r3, #0
 80115f0:	e0dc      	b.n	80117ac <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80115f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80115fc:	220c      	movs	r2, #12
 80115fe:	4618      	mov	r0, r3
 8011600:	f7fd fee6 	bl	800f3d0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8011604:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011608:	f003 0301 	and.w	r3, r3, #1
 801160c:	2b00      	cmp	r3, #0
 801160e:	d033      	beq.n	8011678 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	2240      	movs	r2, #64	@ 0x40
 8011614:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 8011618:	2301      	movs	r3, #1
 801161a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801161c:	e016      	b.n	801164c <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 8011624:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011626:	68da      	ldr	r2, [r3, #12]
 8011628:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 801162c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801162e:	f7ff fa65 	bl	8010afc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8011632:	6878      	ldr	r0, [r7, #4]
 8011634:	f7ff fdef 	bl	8011216 <dir_find>
 8011638:	4603      	mov	r3, r0
 801163a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 801163e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011642:	2b00      	cmp	r3, #0
 8011644:	d106      	bne.n	8011654 <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 8011646:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011648:	3301      	adds	r3, #1
 801164a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801164c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801164e:	2b63      	cmp	r3, #99	@ 0x63
 8011650:	d9e5      	bls.n	801161e <dir_register+0x1b2>
 8011652:	e000      	b.n	8011656 <dir_register+0x1ea>
			if (res != FR_OK) break;
 8011654:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8011656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011658:	2b64      	cmp	r3, #100	@ 0x64
 801165a:	d101      	bne.n	8011660 <dir_register+0x1f4>
 801165c:	2307      	movs	r3, #7
 801165e:	e0a5      	b.n	80117ac <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8011660:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011664:	2b04      	cmp	r3, #4
 8011666:	d002      	beq.n	801166e <dir_register+0x202>
 8011668:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801166c:	e09e      	b.n	80117ac <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801166e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8011678:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801167c:	f003 0302 	and.w	r3, r3, #2
 8011680:	2b00      	cmp	r3, #0
 8011682:	d007      	beq.n	8011694 <dir_register+0x228>
 8011684:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011686:	330c      	adds	r3, #12
 8011688:	4a2f      	ldr	r2, [pc, #188]	@ (8011748 <dir_register+0x2dc>)
 801168a:	fba2 2303 	umull	r2, r3, r2, r3
 801168e:	089b      	lsrs	r3, r3, #2
 8011690:	3301      	adds	r3, #1
 8011692:	e000      	b.n	8011696 <dir_register+0x22a>
 8011694:	2301      	movs	r3, #1
 8011696:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8011698:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801169a:	6878      	ldr	r0, [r7, #4]
 801169c:	f7ff f856 	bl	801074c <dir_alloc>
 80116a0:	4603      	mov	r3, r0
 80116a2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80116a6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d14f      	bne.n	801174e <dir_register+0x2e2>
 80116ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80116b0:	3b01      	subs	r3, #1
 80116b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80116b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d049      	beq.n	801174e <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80116be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80116c0:	015b      	lsls	r3, r3, #5
 80116c2:	1ad3      	subs	r3, r2, r3
 80116c4:	4619      	mov	r1, r3
 80116c6:	6878      	ldr	r0, [r7, #4]
 80116c8:	f7fe fee5 	bl	8010496 <dir_sdi>
 80116cc:	4603      	mov	r3, r0
 80116ce:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 80116d2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d139      	bne.n	801174e <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	3340      	adds	r3, #64	@ 0x40
 80116de:	4618      	mov	r0, r3
 80116e0:	f7ff fa9a 	bl	8010c18 <sum_sfn>
 80116e4:	4603      	mov	r3, r0
 80116e6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116ee:	4619      	mov	r1, r3
 80116f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80116f2:	f7fe f8cd 	bl	800f890 <move_window>
 80116f6:	4603      	mov	r3, r0
 80116f8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 80116fc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011700:	2b00      	cmp	r3, #0
 8011702:	d123      	bne.n	801174c <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8011704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011706:	68d8      	ldr	r0, [r3, #12]
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 801170c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801170e:	b2da      	uxtb	r2, r3
 8011710:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011714:	f7ff f98a 	bl	8010a2c <put_lfn>
				fs->wflag = 1;
 8011718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801171a:	2201      	movs	r2, #1
 801171c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801171e:	2100      	movs	r1, #0
 8011720:	6878      	ldr	r0, [r7, #4]
 8011722:	f7fe ff3e 	bl	80105a2 <dir_next>
 8011726:	4603      	mov	r3, r0
 8011728:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 801172c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011730:	2b00      	cmp	r3, #0
 8011732:	d10c      	bne.n	801174e <dir_register+0x2e2>
 8011734:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011736:	3b01      	subs	r3, #1
 8011738:	673b      	str	r3, [r7, #112]	@ 0x70
 801173a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801173c:	2b00      	cmp	r3, #0
 801173e:	d1d4      	bne.n	80116ea <dir_register+0x27e>
 8011740:	e005      	b.n	801174e <dir_register+0x2e2>
 8011742:	bf00      	nop
 8011744:	88888889 	.word	0x88888889
 8011748:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 801174c:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801174e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011752:	2b00      	cmp	r3, #0
 8011754:	d128      	bne.n	80117a8 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801175a:	4619      	mov	r1, r3
 801175c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801175e:	f7fe f897 	bl	800f890 <move_window>
 8011762:	4603      	mov	r3, r0
 8011764:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 8011768:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801176c:	2b00      	cmp	r3, #0
 801176e:	d11b      	bne.n	80117a8 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011774:	2220      	movs	r2, #32
 8011776:	2100      	movs	r1, #0
 8011778:	4618      	mov	r0, r3
 801177a:	f7fd fe4a 	bl	800f412 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	3340      	adds	r3, #64	@ 0x40
 8011786:	220b      	movs	r2, #11
 8011788:	4619      	mov	r1, r3
 801178a:	f7fd fe21 	bl	800f3d0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011798:	330c      	adds	r3, #12
 801179a:	f002 0218 	and.w	r2, r2, #24
 801179e:	b2d2      	uxtb	r2, r2
 80117a0:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80117a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80117a4:	2201      	movs	r2, #1
 80117a6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80117a8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80117ac:	4618      	mov	r0, r3
 80117ae:	3780      	adds	r7, #128	@ 0x80
 80117b0:	46bd      	mov	sp, r7
 80117b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80117b6:	bf00      	nop

080117b8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80117b8:	b580      	push	{r7, lr}
 80117ba:	b08a      	sub	sp, #40	@ 0x28
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
 80117c0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	613b      	str	r3, [r7, #16]
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	68db      	ldr	r3, [r3, #12]
 80117ce:	60fb      	str	r3, [r7, #12]
 80117d0:	2300      	movs	r3, #0
 80117d2:	617b      	str	r3, [r7, #20]
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80117d8:	69bb      	ldr	r3, [r7, #24]
 80117da:	1c5a      	adds	r2, r3, #1
 80117dc:	61ba      	str	r2, [r7, #24]
 80117de:	693a      	ldr	r2, [r7, #16]
 80117e0:	4413      	add	r3, r2
 80117e2:	781b      	ldrb	r3, [r3, #0]
 80117e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80117e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80117e8:	2b1f      	cmp	r3, #31
 80117ea:	d940      	bls.n	801186e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80117ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80117ee:	2b2f      	cmp	r3, #47	@ 0x2f
 80117f0:	d006      	beq.n	8011800 <create_name+0x48>
 80117f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80117f4:	2b5c      	cmp	r3, #92	@ 0x5c
 80117f6:	d110      	bne.n	801181a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80117f8:	e002      	b.n	8011800 <create_name+0x48>
 80117fa:	69bb      	ldr	r3, [r7, #24]
 80117fc:	3301      	adds	r3, #1
 80117fe:	61bb      	str	r3, [r7, #24]
 8011800:	693a      	ldr	r2, [r7, #16]
 8011802:	69bb      	ldr	r3, [r7, #24]
 8011804:	4413      	add	r3, r2
 8011806:	781b      	ldrb	r3, [r3, #0]
 8011808:	2b2f      	cmp	r3, #47	@ 0x2f
 801180a:	d0f6      	beq.n	80117fa <create_name+0x42>
 801180c:	693a      	ldr	r2, [r7, #16]
 801180e:	69bb      	ldr	r3, [r7, #24]
 8011810:	4413      	add	r3, r2
 8011812:	781b      	ldrb	r3, [r3, #0]
 8011814:	2b5c      	cmp	r3, #92	@ 0x5c
 8011816:	d0f0      	beq.n	80117fa <create_name+0x42>
			break;
 8011818:	e02a      	b.n	8011870 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801181a:	697b      	ldr	r3, [r7, #20]
 801181c:	2bfe      	cmp	r3, #254	@ 0xfe
 801181e:	d901      	bls.n	8011824 <create_name+0x6c>
 8011820:	2306      	movs	r3, #6
 8011822:	e17d      	b.n	8011b20 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8011824:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011826:	b2db      	uxtb	r3, r3
 8011828:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801182a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801182c:	2101      	movs	r1, #1
 801182e:	4618      	mov	r0, r3
 8011830:	f002 fb22 	bl	8013e78 <ff_convert>
 8011834:	4603      	mov	r3, r0
 8011836:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8011838:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801183a:	2b00      	cmp	r3, #0
 801183c:	d101      	bne.n	8011842 <create_name+0x8a>
 801183e:	2306      	movs	r3, #6
 8011840:	e16e      	b.n	8011b20 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8011842:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011844:	2b7f      	cmp	r3, #127	@ 0x7f
 8011846:	d809      	bhi.n	801185c <create_name+0xa4>
 8011848:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801184a:	4619      	mov	r1, r3
 801184c:	488d      	ldr	r0, [pc, #564]	@ (8011a84 <create_name+0x2cc>)
 801184e:	f7fd fe22 	bl	800f496 <chk_chr>
 8011852:	4603      	mov	r3, r0
 8011854:	2b00      	cmp	r3, #0
 8011856:	d001      	beq.n	801185c <create_name+0xa4>
 8011858:	2306      	movs	r3, #6
 801185a:	e161      	b.n	8011b20 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801185c:	697b      	ldr	r3, [r7, #20]
 801185e:	1c5a      	adds	r2, r3, #1
 8011860:	617a      	str	r2, [r7, #20]
 8011862:	005b      	lsls	r3, r3, #1
 8011864:	68fa      	ldr	r2, [r7, #12]
 8011866:	4413      	add	r3, r2
 8011868:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801186a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801186c:	e7b4      	b.n	80117d8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801186e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8011870:	693a      	ldr	r2, [r7, #16]
 8011872:	69bb      	ldr	r3, [r7, #24]
 8011874:	441a      	add	r2, r3
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801187a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801187c:	2b1f      	cmp	r3, #31
 801187e:	d801      	bhi.n	8011884 <create_name+0xcc>
 8011880:	2304      	movs	r3, #4
 8011882:	e000      	b.n	8011886 <create_name+0xce>
 8011884:	2300      	movs	r3, #0
 8011886:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801188a:	e011      	b.n	80118b0 <create_name+0xf8>
		w = lfn[di - 1];
 801188c:	697b      	ldr	r3, [r7, #20]
 801188e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011892:	3b01      	subs	r3, #1
 8011894:	005b      	lsls	r3, r3, #1
 8011896:	68fa      	ldr	r2, [r7, #12]
 8011898:	4413      	add	r3, r2
 801189a:	881b      	ldrh	r3, [r3, #0]
 801189c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801189e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118a0:	2b20      	cmp	r3, #32
 80118a2:	d002      	beq.n	80118aa <create_name+0xf2>
 80118a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80118a8:	d106      	bne.n	80118b8 <create_name+0x100>
		di--;
 80118aa:	697b      	ldr	r3, [r7, #20]
 80118ac:	3b01      	subs	r3, #1
 80118ae:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80118b0:	697b      	ldr	r3, [r7, #20]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d1ea      	bne.n	801188c <create_name+0xd4>
 80118b6:	e000      	b.n	80118ba <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80118b8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80118ba:	697b      	ldr	r3, [r7, #20]
 80118bc:	005b      	lsls	r3, r3, #1
 80118be:	68fa      	ldr	r2, [r7, #12]
 80118c0:	4413      	add	r3, r2
 80118c2:	2200      	movs	r2, #0
 80118c4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80118c6:	697b      	ldr	r3, [r7, #20]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d101      	bne.n	80118d0 <create_name+0x118>
 80118cc:	2306      	movs	r3, #6
 80118ce:	e127      	b.n	8011b20 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	3340      	adds	r3, #64	@ 0x40
 80118d4:	220b      	movs	r2, #11
 80118d6:	2120      	movs	r1, #32
 80118d8:	4618      	mov	r0, r3
 80118da:	f7fd fd9a 	bl	800f412 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80118de:	2300      	movs	r3, #0
 80118e0:	61bb      	str	r3, [r7, #24]
 80118e2:	e002      	b.n	80118ea <create_name+0x132>
 80118e4:	69bb      	ldr	r3, [r7, #24]
 80118e6:	3301      	adds	r3, #1
 80118e8:	61bb      	str	r3, [r7, #24]
 80118ea:	69bb      	ldr	r3, [r7, #24]
 80118ec:	005b      	lsls	r3, r3, #1
 80118ee:	68fa      	ldr	r2, [r7, #12]
 80118f0:	4413      	add	r3, r2
 80118f2:	881b      	ldrh	r3, [r3, #0]
 80118f4:	2b20      	cmp	r3, #32
 80118f6:	d0f5      	beq.n	80118e4 <create_name+0x12c>
 80118f8:	69bb      	ldr	r3, [r7, #24]
 80118fa:	005b      	lsls	r3, r3, #1
 80118fc:	68fa      	ldr	r2, [r7, #12]
 80118fe:	4413      	add	r3, r2
 8011900:	881b      	ldrh	r3, [r3, #0]
 8011902:	2b2e      	cmp	r3, #46	@ 0x2e
 8011904:	d0ee      	beq.n	80118e4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8011906:	69bb      	ldr	r3, [r7, #24]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d009      	beq.n	8011920 <create_name+0x168>
 801190c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011910:	f043 0303 	orr.w	r3, r3, #3
 8011914:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8011918:	e002      	b.n	8011920 <create_name+0x168>
 801191a:	697b      	ldr	r3, [r7, #20]
 801191c:	3b01      	subs	r3, #1
 801191e:	617b      	str	r3, [r7, #20]
 8011920:	697b      	ldr	r3, [r7, #20]
 8011922:	2b00      	cmp	r3, #0
 8011924:	d009      	beq.n	801193a <create_name+0x182>
 8011926:	697b      	ldr	r3, [r7, #20]
 8011928:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801192c:	3b01      	subs	r3, #1
 801192e:	005b      	lsls	r3, r3, #1
 8011930:	68fa      	ldr	r2, [r7, #12]
 8011932:	4413      	add	r3, r2
 8011934:	881b      	ldrh	r3, [r3, #0]
 8011936:	2b2e      	cmp	r3, #46	@ 0x2e
 8011938:	d1ef      	bne.n	801191a <create_name+0x162>

	i = b = 0; ni = 8;
 801193a:	2300      	movs	r3, #0
 801193c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011940:	2300      	movs	r3, #0
 8011942:	623b      	str	r3, [r7, #32]
 8011944:	2308      	movs	r3, #8
 8011946:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8011948:	69bb      	ldr	r3, [r7, #24]
 801194a:	1c5a      	adds	r2, r3, #1
 801194c:	61ba      	str	r2, [r7, #24]
 801194e:	005b      	lsls	r3, r3, #1
 8011950:	68fa      	ldr	r2, [r7, #12]
 8011952:	4413      	add	r3, r2
 8011954:	881b      	ldrh	r3, [r3, #0]
 8011956:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8011958:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801195a:	2b00      	cmp	r3, #0
 801195c:	f000 8090 	beq.w	8011a80 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8011960:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011962:	2b20      	cmp	r3, #32
 8011964:	d006      	beq.n	8011974 <create_name+0x1bc>
 8011966:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011968:	2b2e      	cmp	r3, #46	@ 0x2e
 801196a:	d10a      	bne.n	8011982 <create_name+0x1ca>
 801196c:	69ba      	ldr	r2, [r7, #24]
 801196e:	697b      	ldr	r3, [r7, #20]
 8011970:	429a      	cmp	r2, r3
 8011972:	d006      	beq.n	8011982 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8011974:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011978:	f043 0303 	orr.w	r3, r3, #3
 801197c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011980:	e07d      	b.n	8011a7e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8011982:	6a3a      	ldr	r2, [r7, #32]
 8011984:	69fb      	ldr	r3, [r7, #28]
 8011986:	429a      	cmp	r2, r3
 8011988:	d203      	bcs.n	8011992 <create_name+0x1da>
 801198a:	69ba      	ldr	r2, [r7, #24]
 801198c:	697b      	ldr	r3, [r7, #20]
 801198e:	429a      	cmp	r2, r3
 8011990:	d123      	bne.n	80119da <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8011992:	69fb      	ldr	r3, [r7, #28]
 8011994:	2b0b      	cmp	r3, #11
 8011996:	d106      	bne.n	80119a6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8011998:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801199c:	f043 0303 	orr.w	r3, r3, #3
 80119a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80119a4:	e075      	b.n	8011a92 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80119a6:	69ba      	ldr	r2, [r7, #24]
 80119a8:	697b      	ldr	r3, [r7, #20]
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d005      	beq.n	80119ba <create_name+0x202>
 80119ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80119b2:	f043 0303 	orr.w	r3, r3, #3
 80119b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80119ba:	69ba      	ldr	r2, [r7, #24]
 80119bc:	697b      	ldr	r3, [r7, #20]
 80119be:	429a      	cmp	r2, r3
 80119c0:	d866      	bhi.n	8011a90 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80119c2:	697b      	ldr	r3, [r7, #20]
 80119c4:	61bb      	str	r3, [r7, #24]
 80119c6:	2308      	movs	r3, #8
 80119c8:	623b      	str	r3, [r7, #32]
 80119ca:	230b      	movs	r3, #11
 80119cc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80119ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80119d2:	009b      	lsls	r3, r3, #2
 80119d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80119d8:	e051      	b.n	8011a7e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80119da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80119de:	d914      	bls.n	8011a0a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80119e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119e2:	2100      	movs	r1, #0
 80119e4:	4618      	mov	r0, r3
 80119e6:	f002 fa47 	bl	8013e78 <ff_convert>
 80119ea:	4603      	mov	r3, r0
 80119ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80119ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d004      	beq.n	80119fe <create_name+0x246>
 80119f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119f6:	3b80      	subs	r3, #128	@ 0x80
 80119f8:	4a23      	ldr	r2, [pc, #140]	@ (8011a88 <create_name+0x2d0>)
 80119fa:	5cd3      	ldrb	r3, [r2, r3]
 80119fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80119fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a02:	f043 0302 	orr.w	r3, r3, #2
 8011a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8011a0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d007      	beq.n	8011a20 <create_name+0x268>
 8011a10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a12:	4619      	mov	r1, r3
 8011a14:	481d      	ldr	r0, [pc, #116]	@ (8011a8c <create_name+0x2d4>)
 8011a16:	f7fd fd3e 	bl	800f496 <chk_chr>
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d008      	beq.n	8011a32 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8011a20:	235f      	movs	r3, #95	@ 0x5f
 8011a22:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011a24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a28:	f043 0303 	orr.w	r3, r3, #3
 8011a2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011a30:	e01b      	b.n	8011a6a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8011a32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a34:	2b40      	cmp	r3, #64	@ 0x40
 8011a36:	d909      	bls.n	8011a4c <create_name+0x294>
 8011a38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a3a:	2b5a      	cmp	r3, #90	@ 0x5a
 8011a3c:	d806      	bhi.n	8011a4c <create_name+0x294>
					b |= 2;
 8011a3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011a42:	f043 0302 	orr.w	r3, r3, #2
 8011a46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011a4a:	e00e      	b.n	8011a6a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8011a4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a4e:	2b60      	cmp	r3, #96	@ 0x60
 8011a50:	d90b      	bls.n	8011a6a <create_name+0x2b2>
 8011a52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a54:	2b7a      	cmp	r3, #122	@ 0x7a
 8011a56:	d808      	bhi.n	8011a6a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8011a58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011a5c:	f043 0301 	orr.w	r3, r3, #1
 8011a60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011a64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a66:	3b20      	subs	r3, #32
 8011a68:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8011a6a:	6a3b      	ldr	r3, [r7, #32]
 8011a6c:	1c5a      	adds	r2, r3, #1
 8011a6e:	623a      	str	r2, [r7, #32]
 8011a70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011a72:	b2d1      	uxtb	r1, r2
 8011a74:	687a      	ldr	r2, [r7, #4]
 8011a76:	4413      	add	r3, r2
 8011a78:	460a      	mov	r2, r1
 8011a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 8011a7e:	e763      	b.n	8011948 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8011a80:	bf00      	nop
 8011a82:	e006      	b.n	8011a92 <create_name+0x2da>
 8011a84:	0801a584 	.word	0x0801a584
 8011a88:	0801a71c 	.word	0x0801a71c
 8011a8c:	0801a590 	.word	0x0801a590
			if (si > di) break;			/* No extension */
 8011a90:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a98:	2be5      	cmp	r3, #229	@ 0xe5
 8011a9a:	d103      	bne.n	8011aa4 <create_name+0x2ec>
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	2205      	movs	r2, #5
 8011aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 8011aa4:	69fb      	ldr	r3, [r7, #28]
 8011aa6:	2b08      	cmp	r3, #8
 8011aa8:	d104      	bne.n	8011ab4 <create_name+0x2fc>
 8011aaa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011aae:	009b      	lsls	r3, r3, #2
 8011ab0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8011ab4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011ab8:	f003 030c 	and.w	r3, r3, #12
 8011abc:	2b0c      	cmp	r3, #12
 8011abe:	d005      	beq.n	8011acc <create_name+0x314>
 8011ac0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011ac4:	f003 0303 	and.w	r3, r3, #3
 8011ac8:	2b03      	cmp	r3, #3
 8011aca:	d105      	bne.n	8011ad8 <create_name+0x320>
 8011acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ad0:	f043 0302 	orr.w	r3, r3, #2
 8011ad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8011ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011adc:	f003 0302 	and.w	r3, r3, #2
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d117      	bne.n	8011b14 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8011ae4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011ae8:	f003 0303 	and.w	r3, r3, #3
 8011aec:	2b01      	cmp	r3, #1
 8011aee:	d105      	bne.n	8011afc <create_name+0x344>
 8011af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011af4:	f043 0310 	orr.w	r3, r3, #16
 8011af8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8011afc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b00:	f003 030c 	and.w	r3, r3, #12
 8011b04:	2b04      	cmp	r3, #4
 8011b06:	d105      	bne.n	8011b14 <create_name+0x35c>
 8011b08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011b0c:	f043 0308 	orr.w	r3, r3, #8
 8011b10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011b1a:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 8011b1e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3728      	adds	r7, #40	@ 0x28
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}

08011b28 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b086      	sub	sp, #24
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
 8011b30:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011b36:	693b      	ldr	r3, [r7, #16]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011b3c:	e002      	b.n	8011b44 <follow_path+0x1c>
 8011b3e:	683b      	ldr	r3, [r7, #0]
 8011b40:	3301      	adds	r3, #1
 8011b42:	603b      	str	r3, [r7, #0]
 8011b44:	683b      	ldr	r3, [r7, #0]
 8011b46:	781b      	ldrb	r3, [r3, #0]
 8011b48:	2b2f      	cmp	r3, #47	@ 0x2f
 8011b4a:	d0f8      	beq.n	8011b3e <follow_path+0x16>
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	781b      	ldrb	r3, [r3, #0]
 8011b50:	2b5c      	cmp	r3, #92	@ 0x5c
 8011b52:	d0f4      	beq.n	8011b3e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011b54:	693b      	ldr	r3, [r7, #16]
 8011b56:	2200      	movs	r2, #0
 8011b58:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 8011b5a:	693b      	ldr	r3, [r7, #16]
 8011b5c:	2200      	movs	r2, #0
 8011b5e:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	781b      	ldrb	r3, [r3, #0]
 8011b64:	2b1f      	cmp	r3, #31
 8011b66:	d80a      	bhi.n	8011b7e <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	2280      	movs	r2, #128	@ 0x80
 8011b6c:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 8011b70:	2100      	movs	r1, #0
 8011b72:	6878      	ldr	r0, [r7, #4]
 8011b74:	f7fe fc8f 	bl	8010496 <dir_sdi>
 8011b78:	4603      	mov	r3, r0
 8011b7a:	75fb      	strb	r3, [r7, #23]
 8011b7c:	e078      	b.n	8011c70 <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011b7e:	463b      	mov	r3, r7
 8011b80:	4619      	mov	r1, r3
 8011b82:	6878      	ldr	r0, [r7, #4]
 8011b84:	f7ff fe18 	bl	80117b8 <create_name>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011b8c:	7dfb      	ldrb	r3, [r7, #23]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d169      	bne.n	8011c66 <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f7ff fb3f 	bl	8011216 <dir_find>
 8011b98:	4603      	mov	r3, r0
 8011b9a:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8011ba2:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011ba4:	7dfb      	ldrb	r3, [r7, #23]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d00a      	beq.n	8011bc0 <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011baa:	7dfb      	ldrb	r3, [r7, #23]
 8011bac:	2b04      	cmp	r3, #4
 8011bae:	d15c      	bne.n	8011c6a <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011bb0:	7afb      	ldrb	r3, [r7, #11]
 8011bb2:	f003 0304 	and.w	r3, r3, #4
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d157      	bne.n	8011c6a <follow_path+0x142>
 8011bba:	2305      	movs	r3, #5
 8011bbc:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011bbe:	e054      	b.n	8011c6a <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011bc0:	7afb      	ldrb	r3, [r7, #11]
 8011bc2:	f003 0304 	and.w	r3, r3, #4
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d151      	bne.n	8011c6e <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011bca:	693b      	ldr	r3, [r7, #16]
 8011bcc:	799b      	ldrb	r3, [r3, #6]
 8011bce:	f003 0310 	and.w	r3, r3, #16
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d102      	bne.n	8011bdc <follow_path+0xb4>
				res = FR_NO_PATH; break;
 8011bd6:	2305      	movs	r3, #5
 8011bd8:	75fb      	strb	r3, [r7, #23]
 8011bda:	e049      	b.n	8011c70 <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	781b      	ldrb	r3, [r3, #0]
 8011be0:	2b04      	cmp	r3, #4
 8011be2:	d130      	bne.n	8011c46 <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 8011be4:	693b      	ldr	r3, [r7, #16]
 8011be6:	689a      	ldr	r2, [r3, #8]
 8011be8:	693b      	ldr	r3, [r7, #16]
 8011bea:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 8011bec:	693b      	ldr	r3, [r7, #16]
 8011bee:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8011bf2:	4613      	mov	r3, r2
 8011bf4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8011bf8:	693a      	ldr	r2, [r7, #16]
 8011bfa:	79d2      	ldrb	r2, [r2, #7]
 8011bfc:	431a      	orrs	r2, r3
 8011bfe:	693b      	ldr	r3, [r7, #16]
 8011c00:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011c06:	693b      	ldr	r3, [r7, #16]
 8011c08:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	691b      	ldr	r3, [r3, #16]
 8011c0e:	3334      	adds	r3, #52	@ 0x34
 8011c10:	4618      	mov	r0, r3
 8011c12:	f7fd fa10 	bl	800f036 <ld_dword>
 8011c16:	4602      	mov	r2, r0
 8011c18:	693b      	ldr	r3, [r7, #16]
 8011c1a:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	691b      	ldr	r3, [r3, #16]
 8011c20:	3321      	adds	r3, #33	@ 0x21
 8011c22:	781b      	ldrb	r3, [r3, #0]
 8011c24:	f003 0302 	and.w	r3, r3, #2
 8011c28:	b2da      	uxtb	r2, r3
 8011c2a:	693b      	ldr	r3, [r7, #16]
 8011c2c:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	691b      	ldr	r3, [r3, #16]
 8011c32:	3338      	adds	r3, #56	@ 0x38
 8011c34:	4618      	mov	r0, r3
 8011c36:	f7fd fa21 	bl	800f07c <ld_qword>
 8011c3a:	4602      	mov	r2, r0
 8011c3c:	460b      	mov	r3, r1
 8011c3e:	6939      	ldr	r1, [r7, #16]
 8011c40:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8011c44:	e79b      	b.n	8011b7e <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c54:	4413      	add	r3, r2
 8011c56:	4619      	mov	r1, r3
 8011c58:	68f8      	ldr	r0, [r7, #12]
 8011c5a:	f7fe fdd3 	bl	8010804 <ld_clust>
 8011c5e:	4602      	mov	r2, r0
 8011c60:	693b      	ldr	r3, [r7, #16]
 8011c62:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011c64:	e78b      	b.n	8011b7e <follow_path+0x56>
			if (res != FR_OK) break;
 8011c66:	bf00      	nop
 8011c68:	e002      	b.n	8011c70 <follow_path+0x148>
				break;
 8011c6a:	bf00      	nop
 8011c6c:	e000      	b.n	8011c70 <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011c6e:	bf00      	nop
			}
		}
	}

	return res;
 8011c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c72:	4618      	mov	r0, r3
 8011c74:	3718      	adds	r7, #24
 8011c76:	46bd      	mov	sp, r7
 8011c78:	bd80      	pop	{r7, pc}

08011c7a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011c7a:	b480      	push	{r7}
 8011c7c:	b087      	sub	sp, #28
 8011c7e:	af00      	add	r7, sp, #0
 8011c80:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011c82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011c86:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d031      	beq.n	8011cf4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	617b      	str	r3, [r7, #20]
 8011c96:	e002      	b.n	8011c9e <get_ldnumber+0x24>
 8011c98:	697b      	ldr	r3, [r7, #20]
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	617b      	str	r3, [r7, #20]
 8011c9e:	697b      	ldr	r3, [r7, #20]
 8011ca0:	781b      	ldrb	r3, [r3, #0]
 8011ca2:	2b1f      	cmp	r3, #31
 8011ca4:	d903      	bls.n	8011cae <get_ldnumber+0x34>
 8011ca6:	697b      	ldr	r3, [r7, #20]
 8011ca8:	781b      	ldrb	r3, [r3, #0]
 8011caa:	2b3a      	cmp	r3, #58	@ 0x3a
 8011cac:	d1f4      	bne.n	8011c98 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011cae:	697b      	ldr	r3, [r7, #20]
 8011cb0:	781b      	ldrb	r3, [r3, #0]
 8011cb2:	2b3a      	cmp	r3, #58	@ 0x3a
 8011cb4:	d11c      	bne.n	8011cf0 <get_ldnumber+0x76>
			tp = *path;
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011cbc:	68fb      	ldr	r3, [r7, #12]
 8011cbe:	1c5a      	adds	r2, r3, #1
 8011cc0:	60fa      	str	r2, [r7, #12]
 8011cc2:	781b      	ldrb	r3, [r3, #0]
 8011cc4:	3b30      	subs	r3, #48	@ 0x30
 8011cc6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011cc8:	68bb      	ldr	r3, [r7, #8]
 8011cca:	2b09      	cmp	r3, #9
 8011ccc:	d80e      	bhi.n	8011cec <get_ldnumber+0x72>
 8011cce:	68fa      	ldr	r2, [r7, #12]
 8011cd0:	697b      	ldr	r3, [r7, #20]
 8011cd2:	429a      	cmp	r2, r3
 8011cd4:	d10a      	bne.n	8011cec <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d107      	bne.n	8011cec <get_ldnumber+0x72>
					vol = (int)i;
 8011cdc:	68bb      	ldr	r3, [r7, #8]
 8011cde:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011ce0:	697b      	ldr	r3, [r7, #20]
 8011ce2:	3301      	adds	r3, #1
 8011ce4:	617b      	str	r3, [r7, #20]
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	697a      	ldr	r2, [r7, #20]
 8011cea:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	e002      	b.n	8011cf6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011cf0:	2300      	movs	r3, #0
 8011cf2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8011cf4:	693b      	ldr	r3, [r7, #16]
}
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	371c      	adds	r7, #28
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d00:	4770      	bx	lr
	...

08011d04 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b082      	sub	sp, #8
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	6078      	str	r0, [r7, #4]
 8011d0c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	2200      	movs	r2, #0
 8011d12:	70da      	strb	r2, [r3, #3]
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d1a:	639a      	str	r2, [r3, #56]	@ 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011d1c:	6839      	ldr	r1, [r7, #0]
 8011d1e:	6878      	ldr	r0, [r7, #4]
 8011d20:	f7fd fdb6 	bl	800f890 <move_window>
 8011d24:	4603      	mov	r3, r0
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d001      	beq.n	8011d2e <check_fs+0x2a>
 8011d2a:	2304      	movs	r3, #4
 8011d2c:	e044      	b.n	8011db8 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	333c      	adds	r3, #60	@ 0x3c
 8011d32:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011d36:	4618      	mov	r0, r3
 8011d38:	f7fd f964 	bl	800f004 <ld_word>
 8011d3c:	4603      	mov	r3, r0
 8011d3e:	461a      	mov	r2, r3
 8011d40:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011d44:	429a      	cmp	r2, r3
 8011d46:	d001      	beq.n	8011d4c <check_fs+0x48>
 8011d48:	2303      	movs	r3, #3
 8011d4a:	e035      	b.n	8011db8 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011d52:	2be9      	cmp	r3, #233	@ 0xe9
 8011d54:	d009      	beq.n	8011d6a <check_fs+0x66>
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011d5c:	2beb      	cmp	r3, #235	@ 0xeb
 8011d5e:	d11e      	bne.n	8011d9e <check_fs+0x9a>
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011d66:	2b90      	cmp	r3, #144	@ 0x90
 8011d68:	d119      	bne.n	8011d9e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	333c      	adds	r3, #60	@ 0x3c
 8011d6e:	3336      	adds	r3, #54	@ 0x36
 8011d70:	4618      	mov	r0, r3
 8011d72:	f7fd f960 	bl	800f036 <ld_dword>
 8011d76:	4603      	mov	r3, r0
 8011d78:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011d7c:	4a10      	ldr	r2, [pc, #64]	@ (8011dc0 <check_fs+0xbc>)
 8011d7e:	4293      	cmp	r3, r2
 8011d80:	d101      	bne.n	8011d86 <check_fs+0x82>
 8011d82:	2300      	movs	r3, #0
 8011d84:	e018      	b.n	8011db8 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	333c      	adds	r3, #60	@ 0x3c
 8011d8a:	3352      	adds	r3, #82	@ 0x52
 8011d8c:	4618      	mov	r0, r3
 8011d8e:	f7fd f952 	bl	800f036 <ld_dword>
 8011d92:	4603      	mov	r3, r0
 8011d94:	4a0b      	ldr	r2, [pc, #44]	@ (8011dc4 <check_fs+0xc0>)
 8011d96:	4293      	cmp	r3, r2
 8011d98:	d101      	bne.n	8011d9e <check_fs+0x9a>
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	e00c      	b.n	8011db8 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	333c      	adds	r3, #60	@ 0x3c
 8011da2:	220b      	movs	r2, #11
 8011da4:	4908      	ldr	r1, [pc, #32]	@ (8011dc8 <check_fs+0xc4>)
 8011da6:	4618      	mov	r0, r3
 8011da8:	f7fd fb4e 	bl	800f448 <mem_cmp>
 8011dac:	4603      	mov	r3, r0
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d101      	bne.n	8011db6 <check_fs+0xb2>
 8011db2:	2301      	movs	r3, #1
 8011db4:	e000      	b.n	8011db8 <check_fs+0xb4>
#endif
	return 2;
 8011db6:	2302      	movs	r3, #2
}
 8011db8:	4618      	mov	r0, r3
 8011dba:	3708      	adds	r7, #8
 8011dbc:	46bd      	mov	sp, r7
 8011dbe:	bd80      	pop	{r7, pc}
 8011dc0:	00544146 	.word	0x00544146
 8011dc4:	33544146 	.word	0x33544146
 8011dc8:	0801a598 	.word	0x0801a598

08011dcc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011dcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011dd0:	b09c      	sub	sp, #112	@ 0x70
 8011dd2:	af00      	add	r7, sp, #0
 8011dd4:	61f8      	str	r0, [r7, #28]
 8011dd6:	61b9      	str	r1, [r7, #24]
 8011dd8:	4613      	mov	r3, r2
 8011dda:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011ddc:	69bb      	ldr	r3, [r7, #24]
 8011dde:	2200      	movs	r2, #0
 8011de0:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011de2:	69f8      	ldr	r0, [r7, #28]
 8011de4:	f7ff ff49 	bl	8011c7a <get_ldnumber>
 8011de8:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 8011dea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	da01      	bge.n	8011df4 <find_volume+0x28>
 8011df0:	230b      	movs	r3, #11
 8011df2:	e339      	b.n	8012468 <find_volume+0x69c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8011df4:	4a9d      	ldr	r2, [pc, #628]	@ (801206c <find_volume+0x2a0>)
 8011df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011dfc:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011dfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d101      	bne.n	8011e08 <find_volume+0x3c>
 8011e04:	230c      	movs	r3, #12
 8011e06:	e32f      	b.n	8012468 <find_volume+0x69c>

	ENTER_FF(fs);						/* Lock the volume */
 8011e08:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8011e0a:	f7fd fb5f 	bl	800f4cc <lock_fs>
 8011e0e:	4603      	mov	r3, r0
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d101      	bne.n	8011e18 <find_volume+0x4c>
 8011e14:	230f      	movs	r3, #15
 8011e16:	e327      	b.n	8012468 <find_volume+0x69c>
	*rfs = fs;							/* Return pointer to the file system object */
 8011e18:	69bb      	ldr	r3, [r7, #24]
 8011e1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011e1c:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011e1e:	7dfb      	ldrb	r3, [r7, #23]
 8011e20:	f023 0301 	bic.w	r3, r3, #1
 8011e24:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e28:	781b      	ldrb	r3, [r3, #0]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d01a      	beq.n	8011e64 <find_volume+0x98>
		stat = disk_status(fs->drv);
 8011e2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e30:	785b      	ldrb	r3, [r3, #1]
 8011e32:	4618      	mov	r0, r3
 8011e34:	f7fd f846 	bl	800eec4 <disk_status>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011e3e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011e42:	f003 0301 	and.w	r3, r3, #1
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d10c      	bne.n	8011e64 <find_volume+0x98>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011e4a:	7dfb      	ldrb	r3, [r7, #23]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d007      	beq.n	8011e60 <find_volume+0x94>
 8011e50:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011e54:	f003 0304 	and.w	r3, r3, #4
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d001      	beq.n	8011e60 <find_volume+0x94>
				return FR_WRITE_PROTECTED;
 8011e5c:	230a      	movs	r3, #10
 8011e5e:	e303      	b.n	8012468 <find_volume+0x69c>
			}
			return FR_OK;				/* The file system object is valid */
 8011e60:	2300      	movs	r3, #0
 8011e62:	e301      	b.n	8012468 <find_volume+0x69c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011e64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e66:	2200      	movs	r2, #0
 8011e68:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011e6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011e6c:	b2da      	uxtb	r2, r3
 8011e6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e70:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011e72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e74:	785b      	ldrb	r3, [r3, #1]
 8011e76:	4618      	mov	r0, r3
 8011e78:	f7fd f83e 	bl	800eef8 <disk_initialize>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8011e82:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011e86:	f003 0301 	and.w	r3, r3, #1
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d001      	beq.n	8011e92 <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011e8e:	2303      	movs	r3, #3
 8011e90:	e2ea      	b.n	8012468 <find_volume+0x69c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8011e92:	7dfb      	ldrb	r3, [r7, #23]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d007      	beq.n	8011ea8 <find_volume+0xdc>
 8011e98:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011e9c:	f003 0304 	and.w	r3, r3, #4
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d001      	beq.n	8011ea8 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8011ea4:	230a      	movs	r3, #10
 8011ea6:	e2df      	b.n	8012468 <find_volume+0x69c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011eac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011eae:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8011eb0:	f7ff ff28 	bl	8011d04 <check_fs>
 8011eb4:	4603      	mov	r3, r0
 8011eb6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011eba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8011ebe:	2b02      	cmp	r3, #2
 8011ec0:	d14d      	bne.n	8011f5e <find_volume+0x192>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011ec6:	e020      	b.n	8011f0a <find_volume+0x13e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011ec8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011eca:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8011ece:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011ed0:	011b      	lsls	r3, r3, #4
 8011ed2:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8011ed6:	4413      	add	r3, r2
 8011ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011eda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011edc:	3304      	adds	r3, #4
 8011ede:	781b      	ldrb	r3, [r3, #0]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d006      	beq.n	8011ef2 <find_volume+0x126>
 8011ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ee6:	3308      	adds	r3, #8
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7fd f8a4 	bl	800f036 <ld_dword>
 8011eee:	4602      	mov	r2, r0
 8011ef0:	e000      	b.n	8011ef4 <find_volume+0x128>
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	3360      	adds	r3, #96	@ 0x60
 8011efa:	f107 0110 	add.w	r1, r7, #16
 8011efe:	440b      	add	r3, r1
 8011f00:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011f04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f06:	3301      	adds	r3, #1
 8011f08:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f0c:	2b03      	cmp	r3, #3
 8011f0e:	d9db      	bls.n	8011ec8 <find_volume+0xfc>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011f10:	2300      	movs	r3, #0
 8011f12:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 8011f14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d002      	beq.n	8011f20 <find_volume+0x154>
 8011f1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f1c:	3b01      	subs	r3, #1
 8011f1e:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011f20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f22:	009b      	lsls	r3, r3, #2
 8011f24:	3360      	adds	r3, #96	@ 0x60
 8011f26:	f107 0210 	add.w	r2, r7, #16
 8011f2a:	4413      	add	r3, r2
 8011f2c:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8011f30:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011f32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d005      	beq.n	8011f44 <find_volume+0x178>
 8011f38:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011f3a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8011f3c:	f7ff fee2 	bl	8011d04 <check_fs>
 8011f40:	4603      	mov	r3, r0
 8011f42:	e000      	b.n	8011f46 <find_volume+0x17a>
 8011f44:	2303      	movs	r3, #3
 8011f46:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011f4a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8011f4e:	2b01      	cmp	r3, #1
 8011f50:	d905      	bls.n	8011f5e <find_volume+0x192>
 8011f52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f54:	3301      	adds	r3, #1
 8011f56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f5a:	2b03      	cmp	r3, #3
 8011f5c:	d9e0      	bls.n	8011f20 <find_volume+0x154>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011f5e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8011f62:	2b04      	cmp	r3, #4
 8011f64:	d101      	bne.n	8011f6a <find_volume+0x19e>
 8011f66:	2301      	movs	r3, #1
 8011f68:	e27e      	b.n	8012468 <find_volume+0x69c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011f6a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8011f6e:	2b01      	cmp	r3, #1
 8011f70:	d901      	bls.n	8011f76 <find_volume+0x1aa>
 8011f72:	230d      	movs	r3, #13
 8011f74:	e278      	b.n	8012468 <find_volume+0x69c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 8011f76:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8011f7a:	2b01      	cmp	r3, #1
 8011f7c:	f040 80fa 	bne.w	8012174 <find_volume+0x3a8>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 8011f80:	230b      	movs	r3, #11
 8011f82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f84:	e002      	b.n	8011f8c <find_volume+0x1c0>
 8011f86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f88:	3301      	adds	r3, #1
 8011f8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8011f90:	d806      	bhi.n	8011fa0 <find_volume+0x1d4>
 8011f92:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011f94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f96:	4413      	add	r3, r2
 8011f98:	333c      	adds	r3, #60	@ 0x3c
 8011f9a:	781b      	ldrb	r3, [r3, #0]
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d0f2      	beq.n	8011f86 <find_volume+0x1ba>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 8011fa0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fa2:	2b3f      	cmp	r3, #63	@ 0x3f
 8011fa4:	d801      	bhi.n	8011faa <find_volume+0x1de>
 8011fa6:	230d      	movs	r3, #13
 8011fa8:	e25e      	b.n	8012468 <find_volume+0x69c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 8011faa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011fac:	333c      	adds	r3, #60	@ 0x3c
 8011fae:	3368      	adds	r3, #104	@ 0x68
 8011fb0:	4618      	mov	r0, r3
 8011fb2:	f7fd f827 	bl	800f004 <ld_word>
 8011fb6:	4603      	mov	r3, r0
 8011fb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011fbc:	d001      	beq.n	8011fc2 <find_volume+0x1f6>
 8011fbe:	230d      	movs	r3, #13
 8011fc0:	e252      	b.n	8012468 <find_volume+0x69c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 8011fc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011fc4:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8011fc8:	2b09      	cmp	r3, #9
 8011fca:	d001      	beq.n	8011fd0 <find_volume+0x204>
			return FR_NO_FILESYSTEM;
 8011fcc:	230d      	movs	r3, #13
 8011fce:	e24b      	b.n	8012468 <find_volume+0x69c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 8011fd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011fd2:	333c      	adds	r3, #60	@ 0x3c
 8011fd4:	3348      	adds	r3, #72	@ 0x48
 8011fd6:	4618      	mov	r0, r3
 8011fd8:	f7fd f850 	bl	800f07c <ld_qword>
 8011fdc:	4602      	mov	r2, r0
 8011fde:	460b      	mov	r3, r1
 8011fe0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011fe2:	2000      	movs	r0, #0
 8011fe4:	60b9      	str	r1, [r7, #8]
 8011fe6:	60f8      	str	r0, [r7, #12]
 8011fe8:	68b9      	ldr	r1, [r7, #8]
 8011fea:	1851      	adds	r1, r2, r1
 8011fec:	6039      	str	r1, [r7, #0]
 8011fee:	68f9      	ldr	r1, [r7, #12]
 8011ff0:	eb43 0101 	adc.w	r1, r3, r1
 8011ff4:	6079      	str	r1, [r7, #4]
 8011ff6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011ffa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 8011ffe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8012002:	2b01      	cmp	r3, #1
 8012004:	d301      	bcc.n	801200a <find_volume+0x23e>
 8012006:	230d      	movs	r3, #13
 8012008:	e22e      	b.n	8012468 <find_volume+0x69c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 801200a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801200c:	333c      	adds	r3, #60	@ 0x3c
 801200e:	3354      	adds	r3, #84	@ 0x54
 8012010:	4618      	mov	r0, r3
 8012012:	f7fd f810 	bl	800f036 <ld_dword>
 8012016:	4602      	mov	r2, r0
 8012018:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801201a:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 801201c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801201e:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 8012022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012024:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 8012026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012028:	789b      	ldrb	r3, [r3, #2]
 801202a:	2b01      	cmp	r3, #1
 801202c:	d001      	beq.n	8012032 <find_volume+0x266>
 801202e:	230d      	movs	r3, #13
 8012030:	e21a      	b.n	8012468 <find_volume+0x69c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 8012032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012034:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8012038:	461a      	mov	r2, r3
 801203a:	2301      	movs	r3, #1
 801203c:	4093      	lsls	r3, r2
 801203e:	b29a      	uxth	r2, r3
 8012040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012042:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 8012044:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012046:	895b      	ldrh	r3, [r3, #10]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d101      	bne.n	8012050 <find_volume+0x284>
 801204c:	230d      	movs	r3, #13
 801204e:	e20b      	b.n	8012468 <find_volume+0x69c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 8012050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012052:	333c      	adds	r3, #60	@ 0x3c
 8012054:	335c      	adds	r3, #92	@ 0x5c
 8012056:	4618      	mov	r0, r3
 8012058:	f7fc ffed 	bl	800f036 <ld_dword>
 801205c:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 801205e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012060:	4a03      	ldr	r2, [pc, #12]	@ (8012070 <find_volume+0x2a4>)
 8012062:	4293      	cmp	r3, r2
 8012064:	d906      	bls.n	8012074 <find_volume+0x2a8>
 8012066:	230d      	movs	r3, #13
 8012068:	e1fe      	b.n	8012468 <find_volume+0x69c>
 801206a:	bf00      	nop
 801206c:	20002960 	.word	0x20002960
 8012070:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 8012074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012076:	1c9a      	adds	r2, r3, #2
 8012078:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801207a:	621a      	str	r2, [r3, #32]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 801207c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801207e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012080:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 8012082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012084:	333c      	adds	r3, #60	@ 0x3c
 8012086:	3358      	adds	r3, #88	@ 0x58
 8012088:	4618      	mov	r0, r3
 801208a:	f7fc ffd4 	bl	800f036 <ld_dword>
 801208e:	4602      	mov	r2, r0
 8012090:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012092:	441a      	add	r2, r3
 8012094:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012096:	635a      	str	r2, [r3, #52]	@ 0x34
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 8012098:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801209a:	333c      	adds	r3, #60	@ 0x3c
 801209c:	3350      	adds	r3, #80	@ 0x50
 801209e:	4618      	mov	r0, r3
 80120a0:	f7fc ffc9 	bl	800f036 <ld_dword>
 80120a4:	4602      	mov	r2, r0
 80120a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80120a8:	441a      	add	r2, r3
 80120aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120ac:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 80120ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80120b2:	2200      	movs	r2, #0
 80120b4:	469a      	mov	sl, r3
 80120b6:	4693      	mov	fp, r2
 80120b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120ba:	895b      	ldrh	r3, [r3, #10]
 80120bc:	461a      	mov	r2, r3
 80120be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120c0:	fb02 f303 	mul.w	r3, r2, r3
 80120c4:	2200      	movs	r2, #0
 80120c6:	4698      	mov	r8, r3
 80120c8:	4691      	mov	r9, r2
 80120ca:	eb1a 0408 	adds.w	r4, sl, r8
 80120ce:	eb4b 0509 	adc.w	r5, fp, r9
 80120d2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80120d6:	42a2      	cmp	r2, r4
 80120d8:	41ab      	sbcs	r3, r5
 80120da:	d201      	bcs.n	80120e0 <find_volume+0x314>
 80120dc:	230d      	movs	r3, #13
 80120de:	e1c3      	b.n	8012468 <find_volume+0x69c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 80120e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120e2:	333c      	adds	r3, #60	@ 0x3c
 80120e4:	3360      	adds	r3, #96	@ 0x60
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7fc ffa5 	bl	800f036 <ld_dword>
 80120ec:	4602      	mov	r2, r0
 80120ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120f0:	631a      	str	r2, [r3, #48]	@ 0x30

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 80120f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80120f6:	4619      	mov	r1, r3
 80120f8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80120fa:	f7fd fc65 	bl	800f9c8 <clust2sect>
 80120fe:	4603      	mov	r3, r0
 8012100:	4619      	mov	r1, r3
 8012102:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8012104:	f7fd fbc4 	bl	800f890 <move_window>
 8012108:	4603      	mov	r3, r0
 801210a:	2b00      	cmp	r3, #0
 801210c:	d001      	beq.n	8012112 <find_volume+0x346>
 801210e:	2301      	movs	r3, #1
 8012110:	e1aa      	b.n	8012468 <find_volume+0x69c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 8012112:	2300      	movs	r3, #0
 8012114:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012116:	e015      	b.n	8012144 <find_volume+0x378>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 8012118:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801211a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801211c:	4413      	add	r3, r2
 801211e:	333c      	adds	r3, #60	@ 0x3c
 8012120:	781b      	ldrb	r3, [r3, #0]
 8012122:	2b81      	cmp	r3, #129	@ 0x81
 8012124:	d10b      	bne.n	801213e <find_volume+0x372>
 8012126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012128:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 801212c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801212e:	3314      	adds	r3, #20
 8012130:	4413      	add	r3, r2
 8012132:	4618      	mov	r0, r3
 8012134:	f7fc ff7f 	bl	800f036 <ld_dword>
 8012138:	4603      	mov	r3, r0
 801213a:	2b02      	cmp	r3, #2
 801213c:	d007      	beq.n	801214e <find_volume+0x382>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 801213e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012140:	3320      	adds	r3, #32
 8012142:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012144:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801214a:	d3e5      	bcc.n	8012118 <find_volume+0x34c>
 801214c:	e000      	b.n	8012150 <find_volume+0x384>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 801214e:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 8012150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012152:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012156:	d101      	bne.n	801215c <find_volume+0x390>
 8012158:	230d      	movs	r3, #13
 801215a:	e185      	b.n	8012468 <find_volume+0x69c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801215c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801215e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012162:	61da      	str	r2, [r3, #28]
 8012164:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012166:	69da      	ldr	r2, [r3, #28]
 8012168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801216a:	619a      	str	r2, [r3, #24]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 801216c:	2304      	movs	r3, #4
 801216e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8012172:	e167      	b.n	8012444 <find_volume+0x678>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012174:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012176:	333c      	adds	r3, #60	@ 0x3c
 8012178:	330b      	adds	r3, #11
 801217a:	4618      	mov	r0, r3
 801217c:	f7fc ff42 	bl	800f004 <ld_word>
 8012180:	4603      	mov	r3, r0
 8012182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012186:	d001      	beq.n	801218c <find_volume+0x3c0>
 8012188:	230d      	movs	r3, #13
 801218a:	e16d      	b.n	8012468 <find_volume+0x69c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801218c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801218e:	333c      	adds	r3, #60	@ 0x3c
 8012190:	3316      	adds	r3, #22
 8012192:	4618      	mov	r0, r3
 8012194:	f7fc ff36 	bl	800f004 <ld_word>
 8012198:	4603      	mov	r3, r0
 801219a:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801219c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d106      	bne.n	80121b0 <find_volume+0x3e4>
 80121a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121a4:	333c      	adds	r3, #60	@ 0x3c
 80121a6:	3324      	adds	r3, #36	@ 0x24
 80121a8:	4618      	mov	r0, r3
 80121aa:	f7fc ff44 	bl	800f036 <ld_dword>
 80121ae:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 80121b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121b2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80121b4:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80121b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121b8:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 80121bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121be:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80121c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121c2:	789b      	ldrb	r3, [r3, #2]
 80121c4:	2b01      	cmp	r3, #1
 80121c6:	d005      	beq.n	80121d4 <find_volume+0x408>
 80121c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121ca:	789b      	ldrb	r3, [r3, #2]
 80121cc:	2b02      	cmp	r3, #2
 80121ce:	d001      	beq.n	80121d4 <find_volume+0x408>
 80121d0:	230d      	movs	r3, #13
 80121d2:	e149      	b.n	8012468 <find_volume+0x69c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80121d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121d6:	789b      	ldrb	r3, [r3, #2]
 80121d8:	461a      	mov	r2, r3
 80121da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80121dc:	fb02 f303 	mul.w	r3, r2, r3
 80121e0:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80121e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121e4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80121e8:	461a      	mov	r2, r3
 80121ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121ec:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80121ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121f0:	895b      	ldrh	r3, [r3, #10]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d008      	beq.n	8012208 <find_volume+0x43c>
 80121f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121f8:	895b      	ldrh	r3, [r3, #10]
 80121fa:	461a      	mov	r2, r3
 80121fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121fe:	895b      	ldrh	r3, [r3, #10]
 8012200:	3b01      	subs	r3, #1
 8012202:	4013      	ands	r3, r2
 8012204:	2b00      	cmp	r3, #0
 8012206:	d001      	beq.n	801220c <find_volume+0x440>
 8012208:	230d      	movs	r3, #13
 801220a:	e12d      	b.n	8012468 <find_volume+0x69c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801220c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801220e:	333c      	adds	r3, #60	@ 0x3c
 8012210:	3311      	adds	r3, #17
 8012212:	4618      	mov	r0, r3
 8012214:	f7fc fef6 	bl	800f004 <ld_word>
 8012218:	4603      	mov	r3, r0
 801221a:	461a      	mov	r2, r3
 801221c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801221e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012222:	891b      	ldrh	r3, [r3, #8]
 8012224:	f003 030f 	and.w	r3, r3, #15
 8012228:	b29b      	uxth	r3, r3
 801222a:	2b00      	cmp	r3, #0
 801222c:	d001      	beq.n	8012232 <find_volume+0x466>
 801222e:	230d      	movs	r3, #13
 8012230:	e11a      	b.n	8012468 <find_volume+0x69c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012234:	333c      	adds	r3, #60	@ 0x3c
 8012236:	3313      	adds	r3, #19
 8012238:	4618      	mov	r0, r3
 801223a:	f7fc fee3 	bl	800f004 <ld_word>
 801223e:	4603      	mov	r3, r0
 8012240:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012242:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012244:	2b00      	cmp	r3, #0
 8012246:	d106      	bne.n	8012256 <find_volume+0x48a>
 8012248:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801224a:	333c      	adds	r3, #60	@ 0x3c
 801224c:	3320      	adds	r3, #32
 801224e:	4618      	mov	r0, r3
 8012250:	f7fc fef1 	bl	800f036 <ld_dword>
 8012254:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012256:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012258:	333c      	adds	r3, #60	@ 0x3c
 801225a:	330e      	adds	r3, #14
 801225c:	4618      	mov	r0, r3
 801225e:	f7fc fed1 	bl	800f004 <ld_word>
 8012262:	4603      	mov	r3, r0
 8012264:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012268:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801226c:	2b00      	cmp	r3, #0
 801226e:	d101      	bne.n	8012274 <find_volume+0x4a8>
 8012270:	230d      	movs	r3, #13
 8012272:	e0f9      	b.n	8012468 <find_volume+0x69c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012274:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8012278:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801227a:	4413      	add	r3, r2
 801227c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801227e:	8912      	ldrh	r2, [r2, #8]
 8012280:	0912      	lsrs	r2, r2, #4
 8012282:	b292      	uxth	r2, r2
 8012284:	4413      	add	r3, r2
 8012286:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012288:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801228a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801228c:	429a      	cmp	r2, r3
 801228e:	d201      	bcs.n	8012294 <find_volume+0x4c8>
 8012290:	230d      	movs	r3, #13
 8012292:	e0e9      	b.n	8012468 <find_volume+0x69c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012294:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012298:	1ad3      	subs	r3, r2, r3
 801229a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801229c:	8952      	ldrh	r2, [r2, #10]
 801229e:	fbb3 f3f2 	udiv	r3, r3, r2
 80122a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80122a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d101      	bne.n	80122ae <find_volume+0x4e2>
 80122aa:	230d      	movs	r3, #13
 80122ac:	e0dc      	b.n	8012468 <find_volume+0x69c>
		fmt = FS_FAT32;
 80122ae:	2303      	movs	r3, #3
 80122b0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80122b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122b6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80122ba:	4293      	cmp	r3, r2
 80122bc:	d802      	bhi.n	80122c4 <find_volume+0x4f8>
 80122be:	2302      	movs	r3, #2
 80122c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80122c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122c6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80122ca:	4293      	cmp	r3, r2
 80122cc:	d802      	bhi.n	80122d4 <find_volume+0x508>
 80122ce:	2301      	movs	r3, #1
 80122d0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80122d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122d6:	1c9a      	adds	r2, r3, #2
 80122d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122da:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 80122dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122de:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80122e0:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80122e2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80122e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80122e8:	441a      	add	r2, r3
 80122ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122ec:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 80122ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80122f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122f2:	441a      	add	r2, r3
 80122f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122f6:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 80122f8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80122fc:	2b03      	cmp	r3, #3
 80122fe:	d11e      	bne.n	801233e <find_volume+0x572>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012300:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012302:	333c      	adds	r3, #60	@ 0x3c
 8012304:	332a      	adds	r3, #42	@ 0x2a
 8012306:	4618      	mov	r0, r3
 8012308:	f7fc fe7c 	bl	800f004 <ld_word>
 801230c:	4603      	mov	r3, r0
 801230e:	2b00      	cmp	r3, #0
 8012310:	d001      	beq.n	8012316 <find_volume+0x54a>
 8012312:	230d      	movs	r3, #13
 8012314:	e0a8      	b.n	8012468 <find_volume+0x69c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012318:	891b      	ldrh	r3, [r3, #8]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d001      	beq.n	8012322 <find_volume+0x556>
 801231e:	230d      	movs	r3, #13
 8012320:	e0a2      	b.n	8012468 <find_volume+0x69c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012324:	333c      	adds	r3, #60	@ 0x3c
 8012326:	332c      	adds	r3, #44	@ 0x2c
 8012328:	4618      	mov	r0, r3
 801232a:	f7fc fe84 	bl	800f036 <ld_dword>
 801232e:	4602      	mov	r2, r0
 8012330:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012332:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012336:	6a1b      	ldr	r3, [r3, #32]
 8012338:	009b      	lsls	r3, r3, #2
 801233a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801233c:	e01f      	b.n	801237e <find_volume+0x5b2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801233e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012340:	891b      	ldrh	r3, [r3, #8]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d101      	bne.n	801234a <find_volume+0x57e>
 8012346:	230d      	movs	r3, #13
 8012348:	e08e      	b.n	8012468 <find_volume+0x69c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801234a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801234c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801234e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012350:	441a      	add	r2, r3
 8012352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012354:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012356:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801235a:	2b02      	cmp	r3, #2
 801235c:	d103      	bne.n	8012366 <find_volume+0x59a>
 801235e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012360:	6a1b      	ldr	r3, [r3, #32]
 8012362:	005b      	lsls	r3, r3, #1
 8012364:	e00a      	b.n	801237c <find_volume+0x5b0>
 8012366:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012368:	6a1a      	ldr	r2, [r3, #32]
 801236a:	4613      	mov	r3, r2
 801236c:	005b      	lsls	r3, r3, #1
 801236e:	4413      	add	r3, r2
 8012370:	085a      	lsrs	r2, r3, #1
 8012372:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012374:	6a1b      	ldr	r3, [r3, #32]
 8012376:	f003 0301 	and.w	r3, r3, #1
 801237a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801237c:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801237e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012380:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012384:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8012388:	0a5b      	lsrs	r3, r3, #9
 801238a:	429a      	cmp	r2, r3
 801238c:	d201      	bcs.n	8012392 <find_volume+0x5c6>
 801238e:	230d      	movs	r3, #13
 8012390:	e06a      	b.n	8012468 <find_volume+0x69c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012394:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012398:	61da      	str	r2, [r3, #28]
 801239a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801239c:	69da      	ldr	r2, [r3, #28]
 801239e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123a0:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 80123a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123a4:	2280      	movs	r2, #128	@ 0x80
 80123a6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80123a8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80123ac:	2b03      	cmp	r3, #3
 80123ae:	d149      	bne.n	8012444 <find_volume+0x678>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80123b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123b2:	333c      	adds	r3, #60	@ 0x3c
 80123b4:	3330      	adds	r3, #48	@ 0x30
 80123b6:	4618      	mov	r0, r3
 80123b8:	f7fc fe24 	bl	800f004 <ld_word>
 80123bc:	4603      	mov	r3, r0
 80123be:	2b01      	cmp	r3, #1
 80123c0:	d140      	bne.n	8012444 <find_volume+0x678>
			&& move_window(fs, bsect + 1) == FR_OK)
 80123c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80123c4:	3301      	adds	r3, #1
 80123c6:	4619      	mov	r1, r3
 80123c8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80123ca:	f7fd fa61 	bl	800f890 <move_window>
 80123ce:	4603      	mov	r3, r0
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d137      	bne.n	8012444 <find_volume+0x678>
		{
			fs->fsi_flag = 0;
 80123d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123d6:	2200      	movs	r2, #0
 80123d8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80123da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123dc:	333c      	adds	r3, #60	@ 0x3c
 80123de:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80123e2:	4618      	mov	r0, r3
 80123e4:	f7fc fe0e 	bl	800f004 <ld_word>
 80123e8:	4603      	mov	r3, r0
 80123ea:	461a      	mov	r2, r3
 80123ec:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80123f0:	429a      	cmp	r2, r3
 80123f2:	d127      	bne.n	8012444 <find_volume+0x678>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80123f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123f6:	333c      	adds	r3, #60	@ 0x3c
 80123f8:	4618      	mov	r0, r3
 80123fa:	f7fc fe1c 	bl	800f036 <ld_dword>
 80123fe:	4603      	mov	r3, r0
 8012400:	4a1c      	ldr	r2, [pc, #112]	@ (8012474 <find_volume+0x6a8>)
 8012402:	4293      	cmp	r3, r2
 8012404:	d11e      	bne.n	8012444 <find_volume+0x678>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012408:	333c      	adds	r3, #60	@ 0x3c
 801240a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801240e:	4618      	mov	r0, r3
 8012410:	f7fc fe11 	bl	800f036 <ld_dword>
 8012414:	4603      	mov	r3, r0
 8012416:	4a18      	ldr	r2, [pc, #96]	@ (8012478 <find_volume+0x6ac>)
 8012418:	4293      	cmp	r3, r2
 801241a:	d113      	bne.n	8012444 <find_volume+0x678>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801241c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801241e:	333c      	adds	r3, #60	@ 0x3c
 8012420:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012424:	4618      	mov	r0, r3
 8012426:	f7fc fe06 	bl	800f036 <ld_dword>
 801242a:	4602      	mov	r2, r0
 801242c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801242e:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012430:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012432:	333c      	adds	r3, #60	@ 0x3c
 8012434:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8012438:	4618      	mov	r0, r3
 801243a:	f7fc fdfc 	bl	800f036 <ld_dword>
 801243e:	4602      	mov	r2, r0
 8012440:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012442:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012446:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 801244a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801244c:	4b0b      	ldr	r3, [pc, #44]	@ (801247c <find_volume+0x6b0>)
 801244e:	881b      	ldrh	r3, [r3, #0]
 8012450:	3301      	adds	r3, #1
 8012452:	b29a      	uxth	r2, r3
 8012454:	4b09      	ldr	r3, [pc, #36]	@ (801247c <find_volume+0x6b0>)
 8012456:	801a      	strh	r2, [r3, #0]
 8012458:	4b08      	ldr	r3, [pc, #32]	@ (801247c <find_volume+0x6b0>)
 801245a:	881a      	ldrh	r2, [r3, #0]
 801245c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801245e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012460:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8012462:	f7fd f9ad 	bl	800f7c0 <clear_lock>
#endif
	return FR_OK;
 8012466:	2300      	movs	r3, #0
}
 8012468:	4618      	mov	r0, r3
 801246a:	3770      	adds	r7, #112	@ 0x70
 801246c:	46bd      	mov	sp, r7
 801246e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012472:	bf00      	nop
 8012474:	41615252 	.word	0x41615252
 8012478:	61417272 	.word	0x61417272
 801247c:	20002964 	.word	0x20002964

08012480 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b084      	sub	sp, #16
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
 8012488:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801248a:	2309      	movs	r3, #9
 801248c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d02e      	beq.n	80124f2 <validate+0x72>
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	2b00      	cmp	r3, #0
 801249a:	d02a      	beq.n	80124f2 <validate+0x72>
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	781b      	ldrb	r3, [r3, #0]
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d025      	beq.n	80124f2 <validate+0x72>
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	889a      	ldrh	r2, [r3, #4]
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	88db      	ldrh	r3, [r3, #6]
 80124b0:	429a      	cmp	r2, r3
 80124b2:	d11e      	bne.n	80124f2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	4618      	mov	r0, r3
 80124ba:	f7fd f807 	bl	800f4cc <lock_fs>
 80124be:	4603      	mov	r3, r0
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d014      	beq.n	80124ee <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	785b      	ldrb	r3, [r3, #1]
 80124ca:	4618      	mov	r0, r3
 80124cc:	f7fc fcfa 	bl	800eec4 <disk_status>
 80124d0:	4603      	mov	r3, r0
 80124d2:	f003 0301 	and.w	r3, r3, #1
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d102      	bne.n	80124e0 <validate+0x60>
				res = FR_OK;
 80124da:	2300      	movs	r3, #0
 80124dc:	73fb      	strb	r3, [r7, #15]
 80124de:	e008      	b.n	80124f2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	2100      	movs	r1, #0
 80124e6:	4618      	mov	r0, r3
 80124e8:	f7fd f806 	bl	800f4f8 <unlock_fs>
 80124ec:	e001      	b.n	80124f2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80124ee:	230f      	movs	r3, #15
 80124f0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80124f2:	7bfb      	ldrb	r3, [r7, #15]
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d102      	bne.n	80124fe <validate+0x7e>
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	e000      	b.n	8012500 <validate+0x80>
 80124fe:	2300      	movs	r3, #0
 8012500:	683a      	ldr	r2, [r7, #0]
 8012502:	6013      	str	r3, [r2, #0]
	return res;
 8012504:	7bfb      	ldrb	r3, [r7, #15]
}
 8012506:	4618      	mov	r0, r3
 8012508:	3710      	adds	r7, #16
 801250a:	46bd      	mov	sp, r7
 801250c:	bd80      	pop	{r7, pc}
	...

08012510 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b088      	sub	sp, #32
 8012514:	af00      	add	r7, sp, #0
 8012516:	60f8      	str	r0, [r7, #12]
 8012518:	60b9      	str	r1, [r7, #8]
 801251a:	4613      	mov	r3, r2
 801251c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801251e:	68bb      	ldr	r3, [r7, #8]
 8012520:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012522:	f107 0310 	add.w	r3, r7, #16
 8012526:	4618      	mov	r0, r3
 8012528:	f7ff fba7 	bl	8011c7a <get_ldnumber>
 801252c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801252e:	69fb      	ldr	r3, [r7, #28]
 8012530:	2b00      	cmp	r3, #0
 8012532:	da01      	bge.n	8012538 <f_mount+0x28>
 8012534:	230b      	movs	r3, #11
 8012536:	e048      	b.n	80125ca <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012538:	4a26      	ldr	r2, [pc, #152]	@ (80125d4 <f_mount+0xc4>)
 801253a:	69fb      	ldr	r3, [r7, #28]
 801253c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012540:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012542:	69bb      	ldr	r3, [r7, #24]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d00f      	beq.n	8012568 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012548:	69b8      	ldr	r0, [r7, #24]
 801254a:	f7fd f939 	bl	800f7c0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 801254e:	69bb      	ldr	r3, [r7, #24]
 8012550:	695b      	ldr	r3, [r3, #20]
 8012552:	4618      	mov	r0, r3
 8012554:	f001 fd71 	bl	801403a <ff_del_syncobj>
 8012558:	4603      	mov	r3, r0
 801255a:	2b00      	cmp	r3, #0
 801255c:	d101      	bne.n	8012562 <f_mount+0x52>
 801255e:	2302      	movs	r3, #2
 8012560:	e033      	b.n	80125ca <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012562:	69bb      	ldr	r3, [r7, #24]
 8012564:	2200      	movs	r2, #0
 8012566:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d00f      	beq.n	801258e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	2200      	movs	r2, #0
 8012572:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8012574:	69fb      	ldr	r3, [r7, #28]
 8012576:	b2da      	uxtb	r2, r3
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	3314      	adds	r3, #20
 801257c:	4619      	mov	r1, r3
 801257e:	4610      	mov	r0, r2
 8012580:	f001 fd40 	bl	8014004 <ff_cre_syncobj>
 8012584:	4603      	mov	r3, r0
 8012586:	2b00      	cmp	r3, #0
 8012588:	d101      	bne.n	801258e <f_mount+0x7e>
 801258a:	2302      	movs	r3, #2
 801258c:	e01d      	b.n	80125ca <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801258e:	68fa      	ldr	r2, [r7, #12]
 8012590:	4910      	ldr	r1, [pc, #64]	@ (80125d4 <f_mount+0xc4>)
 8012592:	69fb      	ldr	r3, [r7, #28]
 8012594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d002      	beq.n	80125a4 <f_mount+0x94>
 801259e:	79fb      	ldrb	r3, [r7, #7]
 80125a0:	2b01      	cmp	r3, #1
 80125a2:	d001      	beq.n	80125a8 <f_mount+0x98>
 80125a4:	2300      	movs	r3, #0
 80125a6:	e010      	b.n	80125ca <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80125a8:	f107 010c 	add.w	r1, r7, #12
 80125ac:	f107 0308 	add.w	r3, r7, #8
 80125b0:	2200      	movs	r2, #0
 80125b2:	4618      	mov	r0, r3
 80125b4:	f7ff fc0a 	bl	8011dcc <find_volume>
 80125b8:	4603      	mov	r3, r0
 80125ba:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	7dfa      	ldrb	r2, [r7, #23]
 80125c0:	4611      	mov	r1, r2
 80125c2:	4618      	mov	r0, r3
 80125c4:	f7fc ff98 	bl	800f4f8 <unlock_fs>
 80125c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80125ca:	4618      	mov	r0, r3
 80125cc:	3720      	adds	r7, #32
 80125ce:	46bd      	mov	sp, r7
 80125d0:	bd80      	pop	{r7, pc}
 80125d2:	bf00      	nop
 80125d4:	20002960 	.word	0x20002960

080125d8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80125d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80125dc:	f5ad 6d9f 	sub.w	sp, sp, #1272	@ 0x4f8
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80125e6:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80125ea:	6018      	str	r0, [r3, #0]
 80125ec:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80125f0:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80125f4:	6019      	str	r1, [r3, #0]
 80125f6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80125fa:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80125fe:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012600:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012604:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d101      	bne.n	8012612 <f_open+0x3a>
 801260e:	2309      	movs	r3, #9
 8012610:	e3e3      	b.n	8012dda <f_open+0x802>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8012612:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012616:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 801261a:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 801261e:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 8012622:	7812      	ldrb	r2, [r2, #0]
 8012624:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8012628:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 801262a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 801262e:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012632:	781a      	ldrb	r2, [r3, #0]
 8012634:	f207 4184 	addw	r1, r7, #1156	@ 0x484
 8012638:	f107 0318 	add.w	r3, r7, #24
 801263c:	4618      	mov	r0, r3
 801263e:	f7ff fbc5 	bl	8011dcc <find_volume>
 8012642:	4603      	mov	r3, r0
 8012644:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
	if (res == FR_OK) {
 8012648:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 801264c:	2b00      	cmp	r3, #0
 801264e:	f040 83af 	bne.w	8012db0 <f_open+0x7d8>
		dj.obj.fs = fs;
 8012652:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012656:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488
		INIT_NAMBUF(fs);
 801265a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801265e:	f507 7221 	add.w	r2, r7, #644	@ 0x284
 8012662:	60da      	str	r2, [r3, #12]
 8012664:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012668:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801266c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 801266e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012672:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8012676:	681a      	ldr	r2, [r3, #0]
 8012678:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 801267c:	4611      	mov	r1, r2
 801267e:	4618      	mov	r0, r3
 8012680:	f7ff fa52 	bl	8011b28 <follow_path>
 8012684:	4603      	mov	r3, r0
 8012686:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801268a:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 801268e:	2b00      	cmp	r3, #0
 8012690:	d11c      	bne.n	80126cc <f_open+0xf4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012692:	f897 34d3 	ldrb.w	r3, [r7, #1235]	@ 0x4d3
 8012696:	b25b      	sxtb	r3, r3
 8012698:	2b00      	cmp	r3, #0
 801269a:	da03      	bge.n	80126a4 <f_open+0xcc>
				res = FR_INVALID_NAME;
 801269c:	2306      	movs	r3, #6
 801269e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 80126a2:	e013      	b.n	80126cc <f_open+0xf4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80126a4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126a8:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80126ac:	781b      	ldrb	r3, [r3, #0]
 80126ae:	2b01      	cmp	r3, #1
 80126b0:	bf8c      	ite	hi
 80126b2:	2301      	movhi	r3, #1
 80126b4:	2300      	movls	r3, #0
 80126b6:	b2db      	uxtb	r3, r3
 80126b8:	461a      	mov	r2, r3
 80126ba:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 80126be:	4611      	mov	r1, r2
 80126c0:	4618      	mov	r0, r3
 80126c2:	f7fc ff35 	bl	800f530 <chk_lock>
 80126c6:	4603      	mov	r3, r0
 80126c8:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80126cc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126d0:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80126d4:	781b      	ldrb	r3, [r3, #0]
 80126d6:	f003 031c 	and.w	r3, r3, #28
 80126da:	2b00      	cmp	r3, #0
 80126dc:	f000 8166 	beq.w	80129ac <f_open+0x3d4>
			if (res != FR_OK) {					/* No file, create new */
 80126e0:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d01f      	beq.n	8012728 <f_open+0x150>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80126e8:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80126ec:	2b04      	cmp	r3, #4
 80126ee:	d10e      	bne.n	801270e <f_open+0x136>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80126f0:	f7fc ff7a 	bl	800f5e8 <enq_lock>
 80126f4:	4603      	mov	r3, r0
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d006      	beq.n	8012708 <f_open+0x130>
 80126fa:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 80126fe:	4618      	mov	r0, r3
 8012700:	f7fe feb4 	bl	801146c <dir_register>
 8012704:	4603      	mov	r3, r0
 8012706:	e000      	b.n	801270a <f_open+0x132>
 8012708:	2312      	movs	r3, #18
 801270a:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801270e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012712:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012716:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 801271a:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 801271e:	7812      	ldrb	r2, [r2, #0]
 8012720:	f042 0208 	orr.w	r2, r2, #8
 8012724:	701a      	strb	r2, [r3, #0]
 8012726:	e015      	b.n	8012754 <f_open+0x17c>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8012728:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 801272c:	f003 0311 	and.w	r3, r3, #17
 8012730:	2b00      	cmp	r3, #0
 8012732:	d003      	beq.n	801273c <f_open+0x164>
					res = FR_DENIED;
 8012734:	2307      	movs	r3, #7
 8012736:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 801273a:	e00b      	b.n	8012754 <f_open+0x17c>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801273c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012740:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012744:	781b      	ldrb	r3, [r3, #0]
 8012746:	f003 0304 	and.w	r3, r3, #4
 801274a:	2b00      	cmp	r3, #0
 801274c:	d002      	beq.n	8012754 <f_open+0x17c>
 801274e:	2308      	movs	r3, #8
 8012750:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8012754:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012758:	2b00      	cmp	r3, #0
 801275a:	f040 8147 	bne.w	80129ec <f_open+0x414>
 801275e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012762:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012766:	781b      	ldrb	r3, [r3, #0]
 8012768:	f003 0308 	and.w	r3, r3, #8
 801276c:	2b00      	cmp	r3, #0
 801276e:	f000 813d 	beq.w	80129ec <f_open+0x414>
				dw = GET_FATTIME();
 8012772:	f7f8 fd83 	bl	800b27c <get_fattime>
 8012776:	f8c7 04e4 	str.w	r0, [r7, #1252]	@ 0x4e4
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 801277a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801277e:	781b      	ldrb	r3, [r3, #0]
 8012780:	2b04      	cmp	r3, #4
 8012782:	f040 80b8 	bne.w	80128f6 <f_open+0x31e>
					/* Get current allocation info */
					fp->obj.fs = fs;
 8012786:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 801278a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 801278e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 8012796:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801279a:	691b      	ldr	r3, [r3, #16]
 801279c:	3334      	adds	r3, #52	@ 0x34
 801279e:	4618      	mov	r0, r3
 80127a0:	f7fc fc49 	bl	800f036 <ld_dword>
 80127a4:	4602      	mov	r2, r0
 80127a6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80127aa:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 80127b2:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80127b6:	691b      	ldr	r3, [r3, #16]
 80127b8:	3338      	adds	r3, #56	@ 0x38
 80127ba:	4618      	mov	r0, r3
 80127bc:	f7fc fc5e 	bl	800f07c <ld_qword>
 80127c0:	4602      	mov	r2, r0
 80127c2:	460b      	mov	r3, r1
 80127c4:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 80127c8:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 80127cc:	6809      	ldr	r1, [r1, #0]
 80127ce:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 80127d2:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80127d6:	691b      	ldr	r3, [r3, #16]
 80127d8:	3321      	adds	r3, #33	@ 0x21
 80127da:	781b      	ldrb	r3, [r3, #0]
 80127dc:	f003 0302 	and.w	r3, r3, #2
 80127e0:	b2da      	uxtb	r2, r3
 80127e2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80127e6:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 80127ee:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80127f2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	2200      	movs	r2, #0
 80127fa:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 80127fc:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012800:	691b      	ldr	r3, [r3, #16]
 8012802:	3308      	adds	r3, #8
 8012804:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 8012808:	4618      	mov	r0, r3
 801280a:	f7fc fd2d 	bl	800f268 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 801280e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012812:	691b      	ldr	r3, [r3, #16]
 8012814:	3314      	adds	r3, #20
 8012816:	2200      	movs	r2, #0
 8012818:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 801281a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801281e:	691b      	ldr	r3, [r3, #16]
 8012820:	330c      	adds	r3, #12
 8012822:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 8012826:	4618      	mov	r0, r3
 8012828:	f7fc fd1e 	bl	800f268 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 801282c:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012830:	691b      	ldr	r3, [r3, #16]
 8012832:	3315      	adds	r3, #21
 8012834:	2200      	movs	r2, #0
 8012836:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 8012838:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801283c:	691b      	ldr	r3, [r3, #16]
 801283e:	3304      	adds	r3, #4
 8012840:	2220      	movs	r2, #32
 8012842:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 8012844:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012848:	691b      	ldr	r3, [r3, #16]
 801284a:	3334      	adds	r3, #52	@ 0x34
 801284c:	2100      	movs	r1, #0
 801284e:	4618      	mov	r0, r3
 8012850:	f7fc fd0a 	bl	800f268 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 8012854:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012858:	691b      	ldr	r3, [r3, #16]
 801285a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801285e:	f04f 0200 	mov.w	r2, #0
 8012862:	f04f 0300 	mov.w	r3, #0
 8012866:	4608      	mov	r0, r1
 8012868:	f7fc fd2a 	bl	800f2c0 <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 801286c:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012870:	691b      	ldr	r3, [r3, #16]
 8012872:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8012876:	f04f 0200 	mov.w	r2, #0
 801287a:	f04f 0300 	mov.w	r3, #0
 801287e:	4608      	mov	r0, r1
 8012880:	f7fc fd1e 	bl	800f2c0 <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 8012884:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012888:	691b      	ldr	r3, [r3, #16]
 801288a:	3321      	adds	r3, #33	@ 0x21
 801288c:	2201      	movs	r2, #1
 801288e:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 8012890:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8012894:	4618      	mov	r0, r3
 8012896:	f7fe fb35 	bl	8010f04 <store_xdir>
 801289a:	4603      	mov	r3, r0
 801289c:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 80128a0:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	f040 80a1 	bne.w	80129ec <f_open+0x414>
 80128aa:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80128ae:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	689b      	ldr	r3, [r3, #8]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	f000 8098 	beq.w	80129ec <f_open+0x414>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 80128bc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80128c0:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80128c4:	6818      	ldr	r0, [r3, #0]
 80128c6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80128ca:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	689b      	ldr	r3, [r3, #8]
 80128d2:	2200      	movs	r2, #0
 80128d4:	4619      	mov	r1, r3
 80128d6:	f7fd fbe5 	bl	80100a4 <remove_chain>
 80128da:	4603      	mov	r3, r0
 80128dc:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 80128e0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80128e4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	689a      	ldr	r2, [r3, #8]
 80128ec:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80128f0:	3a01      	subs	r2, #1
 80128f2:	619a      	str	r2, [r3, #24]
 80128f4:	e07a      	b.n	80129ec <f_open+0x414>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80128f6:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 80128fa:	330e      	adds	r3, #14
 80128fc:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 8012900:	4618      	mov	r0, r3
 8012902:	f7fc fcb1 	bl	800f268 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8012906:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 801290a:	3316      	adds	r3, #22
 801290c:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 8012910:	4618      	mov	r0, r3
 8012912:	f7fc fca9 	bl	800f268 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8012916:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 801291a:	330b      	adds	r3, #11
 801291c:	2220      	movs	r2, #32
 801291e:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8012920:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012924:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8012928:	4611      	mov	r1, r2
 801292a:	4618      	mov	r0, r3
 801292c:	f7fd ff6a 	bl	8010804 <ld_clust>
 8012930:	f8c7 04e0 	str.w	r0, [r7, #1248]	@ 0x4e0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8012934:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012938:	f8d7 14c4 	ldr.w	r1, [r7, #1220]	@ 0x4c4
 801293c:	2200      	movs	r2, #0
 801293e:	4618      	mov	r0, r3
 8012940:	f7fd ff7f 	bl	8010842 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8012944:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8012948:	331c      	adds	r3, #28
 801294a:	2100      	movs	r1, #0
 801294c:	4618      	mov	r0, r3
 801294e:	f7fc fc8b 	bl	800f268 <st_dword>
					fs->wflag = 1;
 8012952:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012956:	2201      	movs	r2, #1
 8012958:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801295a:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 801295e:	2b00      	cmp	r3, #0
 8012960:	d044      	beq.n	80129ec <f_open+0x414>
						dw = fs->winsect;
 8012962:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012968:	f8c7 34e4 	str.w	r3, [r7, #1252]	@ 0x4e4
						res = remove_chain(&dj.obj, cl, 0);
 801296c:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8012970:	2200      	movs	r2, #0
 8012972:	f8d7 14e0 	ldr.w	r1, [r7, #1248]	@ 0x4e0
 8012976:	4618      	mov	r0, r3
 8012978:	f7fd fb94 	bl	80100a4 <remove_chain>
 801297c:	4603      	mov	r3, r0
 801297e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
						if (res == FR_OK) {
 8012982:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012986:	2b00      	cmp	r3, #0
 8012988:	d130      	bne.n	80129ec <f_open+0x414>
							res = move_window(fs, dw);
 801298a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801298e:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 8012992:	4618      	mov	r0, r3
 8012994:	f7fc ff7c 	bl	800f890 <move_window>
 8012998:	4603      	mov	r3, r0
 801299a:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801299e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80129a2:	f8d7 24e0 	ldr.w	r2, [r7, #1248]	@ 0x4e0
 80129a6:	3a01      	subs	r2, #1
 80129a8:	619a      	str	r2, [r3, #24]
 80129aa:	e01f      	b.n	80129ec <f_open+0x414>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80129ac:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d11b      	bne.n	80129ec <f_open+0x414>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80129b4:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 80129b8:	f003 0310 	and.w	r3, r3, #16
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d003      	beq.n	80129c8 <f_open+0x3f0>
					res = FR_NO_FILE;
 80129c0:	2304      	movs	r3, #4
 80129c2:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 80129c6:	e011      	b.n	80129ec <f_open+0x414>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80129c8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80129cc:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80129d0:	781b      	ldrb	r3, [r3, #0]
 80129d2:	f003 0302 	and.w	r3, r3, #2
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d008      	beq.n	80129ec <f_open+0x414>
 80129da:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 80129de:	f003 0301 	and.w	r3, r3, #1
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d002      	beq.n	80129ec <f_open+0x414>
						res = FR_DENIED;
 80129e6:	2307      	movs	r3, #7
 80129e8:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					}
				}
			}
		}
		if (res == FR_OK) {
 80129ec:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d148      	bne.n	8012a86 <f_open+0x4ae>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80129f4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80129f8:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80129fc:	781b      	ldrb	r3, [r3, #0]
 80129fe:	f003 0308 	and.w	r3, r3, #8
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d00b      	beq.n	8012a1e <f_open+0x446>
				mode |= FA_MODIFIED;
 8012a06:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a0a:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012a0e:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 8012a12:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 8012a16:	7812      	ldrb	r2, [r2, #0]
 8012a18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012a1c:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012a1e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012a22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012a24:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a28:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 8012a30:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8012a34:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a38:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012a40:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a44:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012a48:	781b      	ldrb	r3, [r3, #0]
 8012a4a:	2b01      	cmp	r3, #1
 8012a4c:	bf8c      	ite	hi
 8012a4e:	2301      	movhi	r3, #1
 8012a50:	2300      	movls	r3, #0
 8012a52:	b2db      	uxtb	r3, r3
 8012a54:	461a      	mov	r2, r3
 8012a56:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8012a5a:	4611      	mov	r1, r2
 8012a5c:	4618      	mov	r0, r3
 8012a5e:	f7fc fde5 	bl	800f62c <inc_lock>
 8012a62:	4602      	mov	r2, r0
 8012a64:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a68:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8012a70:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a74:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d102      	bne.n	8012a86 <f_open+0x4ae>
 8012a80:	2302      	movs	r3, #2
 8012a82:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				}
			}
		}
#endif

		if (res == FR_OK) {
 8012a86:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	f040 8190 	bne.w	8012db0 <f_open+0x7d8>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8012a90:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012a94:	781b      	ldrb	r3, [r3, #0]
 8012a96:	2b04      	cmp	r3, #4
 8012a98:	d14c      	bne.n	8012b34 <f_open+0x55c>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 8012a9a:	f8d7 2490 	ldr.w	r2, [r7, #1168]	@ 0x490
 8012a9e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012aa2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 8012aaa:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8012aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab2:	4613      	mov	r3, r2
 8012ab4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8012ab8:	f897 248f 	ldrb.w	r2, [r7, #1167]	@ 0x48f
 8012abc:	431a      	orrs	r2, r3
 8012abe:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ac2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 8012aca:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 8012ace:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ad2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 8012ada:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012ade:	691b      	ldr	r3, [r3, #16]
 8012ae0:	3334      	adds	r3, #52	@ 0x34
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	f7fc faa7 	bl	800f036 <ld_dword>
 8012ae8:	4602      	mov	r2, r0
 8012aea:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012aee:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8012af6:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012afa:	691b      	ldr	r3, [r3, #16]
 8012afc:	3338      	adds	r3, #56	@ 0x38
 8012afe:	4618      	mov	r0, r3
 8012b00:	f7fc fabc 	bl	800f07c <ld_qword>
 8012b04:	4602      	mov	r2, r0
 8012b06:	460b      	mov	r3, r1
 8012b08:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 8012b0c:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 8012b10:	6809      	ldr	r1, [r1, #0]
 8012b12:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8012b16:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012b1a:	691b      	ldr	r3, [r3, #16]
 8012b1c:	3321      	adds	r3, #33	@ 0x21
 8012b1e:	781b      	ldrb	r3, [r3, #0]
 8012b20:	f003 0302 	and.w	r3, r3, #2
 8012b24:	b2da      	uxtb	r2, r3
 8012b26:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b2a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	71da      	strb	r2, [r3, #7]
 8012b32:	e021      	b.n	8012b78 <f_open+0x5a0>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8012b34:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012b38:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8012b3c:	4611      	mov	r1, r2
 8012b3e:	4618      	mov	r0, r3
 8012b40:	f7fd fe60 	bl	8010804 <ld_clust>
 8012b44:	4602      	mov	r2, r0
 8012b46:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b4a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8012b52:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8012b56:	331c      	adds	r3, #28
 8012b58:	4618      	mov	r0, r3
 8012b5a:	f7fc fa6c 	bl	800f036 <ld_dword>
 8012b5e:	4603      	mov	r3, r0
 8012b60:	2200      	movs	r2, #0
 8012b62:	60bb      	str	r3, [r7, #8]
 8012b64:	60fa      	str	r2, [r7, #12]
 8012b66:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b6a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8012b74:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8012b78:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b7c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	2200      	movs	r2, #0
 8012b84:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8012b86:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 8012b8a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b8e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8012b96:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012b9a:	88da      	ldrh	r2, [r3, #6]
 8012b9c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ba0:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8012ba8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012bac:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 8012bb6:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 8012bba:	7812      	ldrb	r2, [r2, #0]
 8012bbc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 8012bc0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012bc4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 8012bd0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012bd4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	2200      	movs	r2, #0
 8012bdc:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 8012bde:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012be2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012be6:	6819      	ldr	r1, [r3, #0]
 8012be8:	f04f 0200 	mov.w	r2, #0
 8012bec:	f04f 0300 	mov.w	r3, #0
 8012bf0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8012bf4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012bf8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	3354      	adds	r3, #84	@ 0x54
 8012c00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012c04:	2100      	movs	r1, #0
 8012c06:	4618      	mov	r0, r3
 8012c08:	f7fc fc03 	bl	800f412 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8012c0c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c10:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012c14:	781b      	ldrb	r3, [r3, #0]
 8012c16:	f003 0320 	and.w	r3, r3, #32
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	f000 80c8 	beq.w	8012db0 <f_open+0x7d8>
 8012c20:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c24:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8012c2e:	4313      	orrs	r3, r2
 8012c30:	f000 80be 	beq.w	8012db0 <f_open+0x7d8>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8012c34:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c38:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8012c42:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 8012c46:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 8012c4a:	6809      	ldr	r1, [r1, #0]
 8012c4c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8012c50:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012c54:	895b      	ldrh	r3, [r3, #10]
 8012c56:	025b      	lsls	r3, r3, #9
 8012c58:	f8c7 34dc 	str.w	r3, [r7, #1244]	@ 0x4dc
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8012c5c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c60:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	689b      	ldr	r3, [r3, #8]
 8012c68:	f8c7 34f0 	str.w	r3, [r7, #1264]	@ 0x4f0
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012c6c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c70:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8012c7a:	f507 619d 	add.w	r1, r7, #1256	@ 0x4e8
 8012c7e:	e9c1 2300 	strd	r2, r3, [r1]
 8012c82:	e02f      	b.n	8012ce4 <f_open+0x70c>
					clst = get_fat(&fp->obj, clst);
 8012c84:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c88:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	@ 0x4f0
 8012c92:	4618      	mov	r0, r3
 8012c94:	f7fc feb8 	bl	800fa08 <get_fat>
 8012c98:	f8c7 04f0 	str.w	r0, [r7, #1264]	@ 0x4f0
					if (clst <= 1) res = FR_INT_ERR;
 8012c9c:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 8012ca0:	2b01      	cmp	r3, #1
 8012ca2:	d802      	bhi.n	8012caa <f_open+0x6d2>
 8012ca4:	2302      	movs	r3, #2
 8012ca6:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012caa:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 8012cae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012cb2:	d102      	bne.n	8012cba <f_open+0x6e2>
 8012cb4:	2301      	movs	r3, #1
 8012cb6:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012cba:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	469a      	mov	sl, r3
 8012cc2:	4693      	mov	fp, r2
 8012cc4:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ccc:	ebb2 010a 	subs.w	r1, r2, sl
 8012cd0:	6039      	str	r1, [r7, #0]
 8012cd2:	eb63 030b 	sbc.w	r3, r3, fp
 8012cd6:	607b      	str	r3, [r7, #4]
 8012cd8:	f507 619d 	add.w	r1, r7, #1256	@ 0x4e8
 8012cdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012ce0:	e9c1 2300 	strd	r2, r3, [r1]
 8012ce4:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d10c      	bne.n	8012d06 <f_open+0x72e>
 8012cec:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 8012cf0:	2200      	movs	r2, #0
 8012cf2:	4698      	mov	r8, r3
 8012cf4:	4691      	mov	r9, r2
 8012cf6:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cfe:	4590      	cmp	r8, r2
 8012d00:	eb79 0303 	sbcs.w	r3, r9, r3
 8012d04:	d3be      	bcc.n	8012c84 <f_open+0x6ac>
				}
				fp->clust = clst;
 8012d06:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d0a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	f8d7 24f0 	ldr.w	r2, [r7, #1264]	@ 0x4f0
 8012d14:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8012d16:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d148      	bne.n	8012db0 <f_open+0x7d8>
 8012d1e:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d26:	f3c2 0408 	ubfx	r4, r2, #0, #9
 8012d2a:	2500      	movs	r5, #0
 8012d2c:	ea54 0305 	orrs.w	r3, r4, r5
 8012d30:	d03e      	beq.n	8012db0 <f_open+0x7d8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8012d32:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012d36:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	@ 0x4f0
 8012d3a:	4618      	mov	r0, r3
 8012d3c:	f7fc fe44 	bl	800f9c8 <clust2sect>
 8012d40:	f8c7 04d8 	str.w	r0, [r7, #1240]	@ 0x4d8
 8012d44:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d103      	bne.n	8012d54 <f_open+0x77c>
						res = FR_INT_ERR;
 8012d4c:	2302      	movs	r3, #2
 8012d4e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 8012d52:	e02d      	b.n	8012db0 <f_open+0x7d8>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012d54:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012d58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012d5c:	f04f 0200 	mov.w	r2, #0
 8012d60:	f04f 0300 	mov.w	r3, #0
 8012d64:	0a42      	lsrs	r2, r0, #9
 8012d66:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8012d6a:	0a4b      	lsrs	r3, r1, #9
 8012d6c:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 8012d70:	441a      	add	r2, r3
 8012d72:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d76:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8012d7e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012d82:	7858      	ldrb	r0, [r3, #1]
 8012d84:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d88:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8012d92:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d96:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012d9e:	2301      	movs	r3, #1
 8012da0:	f7fc f8d2 	bl	800ef48 <disk_read>
 8012da4:	4603      	mov	r3, r0
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d002      	beq.n	8012db0 <f_open+0x7d8>
 8012daa:	2301      	movs	r3, #1
 8012dac:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8012db0:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d006      	beq.n	8012dc6 <f_open+0x7ee>
 8012db8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012dbc:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012dc0:	681b      	ldr	r3, [r3, #0]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012dc6:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012dca:	f897 24f7 	ldrb.w	r2, [r7, #1271]	@ 0x4f7
 8012dce:	4611      	mov	r1, r2
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	f7fc fb91 	bl	800f4f8 <unlock_fs>
 8012dd6:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
}
 8012dda:	4618      	mov	r0, r3
 8012ddc:	f507 679f 	add.w	r7, r7, #1272	@ 0x4f8
 8012de0:	46bd      	mov	sp, r7
 8012de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08012de6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8012de6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dea:	b08d      	sub	sp, #52	@ 0x34
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	60f8      	str	r0, [r7, #12]
 8012df0:	60b9      	str	r1, [r7, #8]
 8012df2:	607a      	str	r2, [r7, #4]
 8012df4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8012df6:	68bb      	ldr	r3, [r7, #8]
 8012df8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8012dfa:	683b      	ldr	r3, [r7, #0]
 8012dfc:	2200      	movs	r2, #0
 8012dfe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	f107 0210 	add.w	r2, r7, #16
 8012e06:	4611      	mov	r1, r2
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7ff fb39 	bl	8012480 <validate>
 8012e0e:	4603      	mov	r3, r0
 8012e10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012e14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d108      	bne.n	8012e2e <f_write+0x48>
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8012e22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012e26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d009      	beq.n	8012e42 <f_write+0x5c>
 8012e2e:	693b      	ldr	r3, [r7, #16]
 8012e30:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8012e34:	4611      	mov	r1, r2
 8012e36:	4618      	mov	r0, r3
 8012e38:	f7fc fb5e 	bl	800f4f8 <unlock_fs>
 8012e3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012e40:	e1af      	b.n	80131a2 <f_write+0x3bc>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e48:	f003 0302 	and.w	r3, r3, #2
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d106      	bne.n	8012e5e <f_write+0x78>
 8012e50:	693b      	ldr	r3, [r7, #16]
 8012e52:	2107      	movs	r1, #7
 8012e54:	4618      	mov	r0, r3
 8012e56:	f7fc fb4f 	bl	800f4f8 <unlock_fs>
 8012e5a:	2307      	movs	r3, #7
 8012e5c:	e1a1      	b.n	80131a2 <f_write+0x3bc>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012e5e:	693b      	ldr	r3, [r7, #16]
 8012e60:	781b      	ldrb	r3, [r3, #0]
 8012e62:	2b04      	cmp	r3, #4
 8012e64:	f000 8188 	beq.w	8013178 <f_write+0x392>
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	18d1      	adds	r1, r2, r3
 8012e72:	68fb      	ldr	r3, [r7, #12]
 8012e74:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012e78:	4613      	mov	r3, r2
 8012e7a:	4299      	cmp	r1, r3
 8012e7c:	f080 817c 	bcs.w	8013178 <f_write+0x392>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012e80:	68fb      	ldr	r3, [r7, #12]
 8012e82:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012e86:	4613      	mov	r3, r2
 8012e88:	43db      	mvns	r3, r3
 8012e8a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012e8c:	e174      	b.n	8013178 <f_write+0x392>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012e94:	f3c2 0408 	ubfx	r4, r2, #0, #9
 8012e98:	2500      	movs	r5, #0
 8012e9a:	ea54 0305 	orrs.w	r3, r4, r5
 8012e9e:	f040 8119 	bne.w	80130d4 <f_write+0x2ee>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8012ea8:	f04f 0200 	mov.w	r2, #0
 8012eac:	f04f 0300 	mov.w	r3, #0
 8012eb0:	0a42      	lsrs	r2, r0, #9
 8012eb2:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8012eb6:	0a4b      	lsrs	r3, r1, #9
 8012eb8:	693b      	ldr	r3, [r7, #16]
 8012eba:	895b      	ldrh	r3, [r3, #10]
 8012ebc:	3b01      	subs	r3, #1
 8012ebe:	4013      	ands	r3, r2
 8012ec0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8012ec2:	69bb      	ldr	r3, [r7, #24]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d150      	bne.n	8012f6a <f_write+0x184>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012ece:	4313      	orrs	r3, r2
 8012ed0:	d10c      	bne.n	8012eec <f_write+0x106>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	689b      	ldr	r3, [r3, #8]
 8012ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8012ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d11a      	bne.n	8012f14 <f_write+0x12e>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	2100      	movs	r1, #0
 8012ee2:	4618      	mov	r0, r3
 8012ee4:	f7fd f992 	bl	801020c <create_chain>
 8012ee8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012eea:	e013      	b.n	8012f14 <f_write+0x12e>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d007      	beq.n	8012f04 <f_write+0x11e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012ef4:	68fb      	ldr	r3, [r7, #12]
 8012ef6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012efa:	68f8      	ldr	r0, [r7, #12]
 8012efc:	f7fd fa87 	bl	801040e <clmt_clust>
 8012f00:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012f02:	e007      	b.n	8012f14 <f_write+0x12e>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8012f04:	68fa      	ldr	r2, [r7, #12]
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012f0a:	4619      	mov	r1, r3
 8012f0c:	4610      	mov	r0, r2
 8012f0e:	f7fd f97d 	bl	801020c <create_chain>
 8012f12:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	f000 8133 	beq.w	8013182 <f_write+0x39c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f1e:	2b01      	cmp	r3, #1
 8012f20:	d10a      	bne.n	8012f38 <f_write+0x152>
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	2202      	movs	r2, #2
 8012f26:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8012f2a:	693b      	ldr	r3, [r7, #16]
 8012f2c:	2102      	movs	r1, #2
 8012f2e:	4618      	mov	r0, r3
 8012f30:	f7fc fae2 	bl	800f4f8 <unlock_fs>
 8012f34:	2302      	movs	r3, #2
 8012f36:	e134      	b.n	80131a2 <f_write+0x3bc>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012f3e:	d10a      	bne.n	8012f56 <f_write+0x170>
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	2201      	movs	r2, #1
 8012f44:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8012f48:	693b      	ldr	r3, [r7, #16]
 8012f4a:	2101      	movs	r1, #1
 8012f4c:	4618      	mov	r0, r3
 8012f4e:	f7fc fad3 	bl	800f4f8 <unlock_fs>
 8012f52:	2301      	movs	r3, #1
 8012f54:	e125      	b.n	80131a2 <f_write+0x3bc>
				fp->clust = clst;			/* Update current cluster */
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012f5a:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	689b      	ldr	r3, [r3, #8]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d102      	bne.n	8012f6a <f_write+0x184>
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012f68:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012f70:	b25b      	sxtb	r3, r3
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	da20      	bge.n	8012fb8 <f_write+0x1d2>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012f76:	693b      	ldr	r3, [r7, #16]
 8012f78:	7858      	ldrb	r0, [r3, #1]
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012f84:	2301      	movs	r3, #1
 8012f86:	f7fb ffff 	bl	800ef88 <disk_write>
 8012f8a:	4603      	mov	r3, r0
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d00a      	beq.n	8012fa6 <f_write+0x1c0>
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	2201      	movs	r2, #1
 8012f94:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8012f98:	693b      	ldr	r3, [r7, #16]
 8012f9a:	2101      	movs	r1, #1
 8012f9c:	4618      	mov	r0, r3
 8012f9e:	f7fc faab 	bl	800f4f8 <unlock_fs>
 8012fa2:	2301      	movs	r3, #1
 8012fa4:	e0fd      	b.n	80131a2 <f_write+0x3bc>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012fac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012fb0:	b2da      	uxtb	r2, r3
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012fb8:	693a      	ldr	r2, [r7, #16]
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012fbe:	4619      	mov	r1, r3
 8012fc0:	4610      	mov	r0, r2
 8012fc2:	f7fc fd01 	bl	800f9c8 <clust2sect>
 8012fc6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012fc8:	697b      	ldr	r3, [r7, #20]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d10a      	bne.n	8012fe4 <f_write+0x1fe>
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	2202      	movs	r2, #2
 8012fd2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8012fd6:	693b      	ldr	r3, [r7, #16]
 8012fd8:	2102      	movs	r1, #2
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f7fc fa8c 	bl	800f4f8 <unlock_fs>
 8012fe0:	2302      	movs	r3, #2
 8012fe2:	e0de      	b.n	80131a2 <f_write+0x3bc>
			sect += csect;
 8012fe4:	697a      	ldr	r2, [r7, #20]
 8012fe6:	69bb      	ldr	r3, [r7, #24]
 8012fe8:	4413      	add	r3, r2
 8012fea:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	0a5b      	lsrs	r3, r3, #9
 8012ff0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8012ff2:	6a3b      	ldr	r3, [r7, #32]
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d044      	beq.n	8013082 <f_write+0x29c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012ff8:	69ba      	ldr	r2, [r7, #24]
 8012ffa:	6a3b      	ldr	r3, [r7, #32]
 8012ffc:	4413      	add	r3, r2
 8012ffe:	693a      	ldr	r2, [r7, #16]
 8013000:	8952      	ldrh	r2, [r2, #10]
 8013002:	4293      	cmp	r3, r2
 8013004:	d905      	bls.n	8013012 <f_write+0x22c>
					cc = fs->csize - csect;
 8013006:	693b      	ldr	r3, [r7, #16]
 8013008:	895b      	ldrh	r3, [r3, #10]
 801300a:	461a      	mov	r2, r3
 801300c:	69bb      	ldr	r3, [r7, #24]
 801300e:	1ad3      	subs	r3, r2, r3
 8013010:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013012:	693b      	ldr	r3, [r7, #16]
 8013014:	7858      	ldrb	r0, [r3, #1]
 8013016:	6a3b      	ldr	r3, [r7, #32]
 8013018:	697a      	ldr	r2, [r7, #20]
 801301a:	69f9      	ldr	r1, [r7, #28]
 801301c:	f7fb ffb4 	bl	800ef88 <disk_write>
 8013020:	4603      	mov	r3, r0
 8013022:	2b00      	cmp	r3, #0
 8013024:	d00a      	beq.n	801303c <f_write+0x256>
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	2201      	movs	r2, #1
 801302a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 801302e:	693b      	ldr	r3, [r7, #16]
 8013030:	2101      	movs	r1, #1
 8013032:	4618      	mov	r0, r3
 8013034:	f7fc fa60 	bl	800f4f8 <unlock_fs>
 8013038:	2301      	movs	r3, #1
 801303a:	e0b2      	b.n	80131a2 <f_write+0x3bc>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013040:	697b      	ldr	r3, [r7, #20]
 8013042:	1ad3      	subs	r3, r2, r3
 8013044:	6a3a      	ldr	r2, [r7, #32]
 8013046:	429a      	cmp	r2, r3
 8013048:	d917      	bls.n	801307a <f_write+0x294>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013054:	697b      	ldr	r3, [r7, #20]
 8013056:	1ad3      	subs	r3, r2, r3
 8013058:	025b      	lsls	r3, r3, #9
 801305a:	69fa      	ldr	r2, [r7, #28]
 801305c:	4413      	add	r3, r2
 801305e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013062:	4619      	mov	r1, r3
 8013064:	f7fc f9b4 	bl	800f3d0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801306e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013072:	b2da      	uxtb	r2, r3
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801307a:	6a3b      	ldr	r3, [r7, #32]
 801307c:	025b      	lsls	r3, r3, #9
 801307e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8013080:	e04f      	b.n	8013122 <f_write+0x33c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013086:	697a      	ldr	r2, [r7, #20]
 8013088:	429a      	cmp	r2, r3
 801308a:	d020      	beq.n	80130ce <f_write+0x2e8>
				fp->fptr < fp->obj.objsize &&
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013098:	4290      	cmp	r0, r2
 801309a:	eb71 0303 	sbcs.w	r3, r1, r3
 801309e:	d216      	bcs.n	80130ce <f_write+0x2e8>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80130a0:	693b      	ldr	r3, [r7, #16]
 80130a2:	7858      	ldrb	r0, [r3, #1]
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 80130aa:	2301      	movs	r3, #1
 80130ac:	697a      	ldr	r2, [r7, #20]
 80130ae:	f7fb ff4b 	bl	800ef48 <disk_read>
 80130b2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d00a      	beq.n	80130ce <f_write+0x2e8>
					ABORT(fs, FR_DISK_ERR);
 80130b8:	68fb      	ldr	r3, [r7, #12]
 80130ba:	2201      	movs	r2, #1
 80130bc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80130c0:	693b      	ldr	r3, [r7, #16]
 80130c2:	2101      	movs	r1, #1
 80130c4:	4618      	mov	r0, r3
 80130c6:	f7fc fa17 	bl	800f4f8 <unlock_fs>
 80130ca:	2301      	movs	r3, #1
 80130cc:	e069      	b.n	80131a2 <f_write+0x3bc>
			}
#endif
			fp->sect = sect;
 80130ce:	68fb      	ldr	r3, [r7, #12]
 80130d0:	697a      	ldr	r2, [r7, #20]
 80130d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80130da:	4613      	mov	r3, r2
 80130dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130e0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80130e4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80130e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	429a      	cmp	r2, r3
 80130ec:	d901      	bls.n	80130f2 <f_write+0x30c>
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80130fe:	4613      	mov	r3, r2
 8013100:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013104:	440b      	add	r3, r1
 8013106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013108:	69f9      	ldr	r1, [r7, #28]
 801310a:	4618      	mov	r0, r3
 801310c:	f7fc f960 	bl	800f3d0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013116:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801311a:	b2da      	uxtb	r2, r3
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013122:	69fa      	ldr	r2, [r7, #28]
 8013124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013126:	4413      	add	r3, r2
 8013128:	61fb      	str	r3, [r7, #28]
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013130:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013132:	2000      	movs	r0, #0
 8013134:	4688      	mov	r8, r1
 8013136:	4681      	mov	r9, r0
 8013138:	eb12 0a08 	adds.w	sl, r2, r8
 801313c:	eb43 0b09 	adc.w	fp, r3, r9
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801314c:	68f9      	ldr	r1, [r7, #12]
 801314e:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 8013152:	4282      	cmp	r2, r0
 8013154:	eb73 0601 	sbcs.w	r6, r3, r1
 8013158:	d201      	bcs.n	801315e <f_write+0x378>
 801315a:	4602      	mov	r2, r0
 801315c:	460b      	mov	r3, r1
 801315e:	68f9      	ldr	r1, [r7, #12]
 8013160:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8013164:	683b      	ldr	r3, [r7, #0]
 8013166:	681a      	ldr	r2, [r3, #0]
 8013168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801316a:	441a      	add	r2, r3
 801316c:	683b      	ldr	r3, [r7, #0]
 801316e:	601a      	str	r2, [r3, #0]
 8013170:	687a      	ldr	r2, [r7, #4]
 8013172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013174:	1ad3      	subs	r3, r2, r3
 8013176:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	2b00      	cmp	r3, #0
 801317c:	f47f ae87 	bne.w	8012e8e <f_write+0xa8>
 8013180:	e000      	b.n	8013184 <f_write+0x39e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013182:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801318a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801318e:	b2da      	uxtb	r2, r3
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 8013196:	693b      	ldr	r3, [r7, #16]
 8013198:	2100      	movs	r1, #0
 801319a:	4618      	mov	r0, r3
 801319c:	f7fc f9ac 	bl	800f4f8 <unlock_fs>
 80131a0:	2300      	movs	r3, #0
}
 80131a2:	4618      	mov	r0, r3
 80131a4:	3734      	adds	r7, #52	@ 0x34
 80131a6:	46bd      	mov	sp, r7
 80131a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080131ac <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
 80131b2:	af00      	add	r7, sp, #0
 80131b4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80131b8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80131bc:	6018      	str	r0, [r3, #0]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80131be:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80131c2:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	f507 6297 	add.w	r2, r7, #1208	@ 0x4b8
 80131cc:	4611      	mov	r1, r2
 80131ce:	4618      	mov	r0, r3
 80131d0:	f7ff f956 	bl	8012480 <validate>
 80131d4:	4603      	mov	r3, r0
 80131d6:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
	if (res == FR_OK) {
 80131da:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 80131de:	2b00      	cmp	r3, #0
 80131e0:	f040 818b 	bne.w	80134fa <f_sync+0x34e>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80131e4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80131e8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80131f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	f000 817f 	beq.w	80134fa <f_sync+0x34e>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80131fc:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013200:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801320a:	b25b      	sxtb	r3, r3
 801320c:	2b00      	cmp	r3, #0
 801320e:	da2e      	bge.n	801326e <f_sync+0xc2>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013210:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013214:	7858      	ldrb	r0, [r3, #1]
 8013216:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801321a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8013224:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013228:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013230:	2301      	movs	r3, #1
 8013232:	f7fb fea9 	bl	800ef88 <disk_write>
 8013236:	4603      	mov	r3, r0
 8013238:	2b00      	cmp	r3, #0
 801323a:	d007      	beq.n	801324c <f_sync+0xa0>
 801323c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013240:	2101      	movs	r1, #1
 8013242:	4618      	mov	r0, r3
 8013244:	f7fc f958 	bl	800f4f8 <unlock_fs>
 8013248:	2301      	movs	r3, #1
 801324a:	e160      	b.n	801350e <f_sync+0x362>
				fp->flag &= (BYTE)~FA_DIRTY;
 801324c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013250:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801325a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801325e:	b2da      	uxtb	r2, r3
 8013260:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013264:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801326e:	f7f8 f805 	bl	800b27c <get_fattime>
 8013272:	f8c7 04c0 	str.w	r0, [r7, #1216]	@ 0x4c0
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8013276:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801327a:	781b      	ldrb	r3, [r3, #0]
 801327c:	2b04      	cmp	r3, #4
 801327e:	f040 80ca 	bne.w	8013416 <f_sync+0x26a>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 8013282:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013286:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	4618      	mov	r0, r3
 801328e:	f7fc fea9 	bl	800ffe4 <fill_first_frag>
 8013292:	4603      	mov	r3, r0
 8013294:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				if (res == FR_OK) {
 8013298:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 801329c:	2b00      	cmp	r3, #0
 801329e:	d112      	bne.n	80132c6 <f_sync+0x11a>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 80132a0:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132a4:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132a8:	6818      	ldr	r0, [r3, #0]
 80132aa:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132ae:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80132b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80132ba:	4619      	mov	r1, r3
 80132bc:	f7fc fec1 	bl	8010042 <fill_last_frag>
 80132c0:	4603      	mov	r3, r0
 80132c2:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				}
				if (res == FR_OK) {
 80132c6:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	f040 8115 	bne.w	80134fa <f_sync+0x34e>
					INIT_NAMBUF(fs);
 80132d0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80132d4:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 80132d8:	60da      	str	r2, [r3, #12]
 80132da:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80132de:	f107 0208 	add.w	r2, r7, #8
 80132e2:	611a      	str	r2, [r3, #16]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 80132e4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132e8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132ec:	681a      	ldr	r2, [r3, #0]
 80132ee:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80132f2:	4611      	mov	r1, r2
 80132f4:	4618      	mov	r0, r3
 80132f6:	f7fd fdcf 	bl	8010e98 <load_obj_dir>
 80132fa:	4603      	mov	r3, r0
 80132fc:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
					if (res == FR_OK) {
 8013300:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 8013304:	2b00      	cmp	r3, #0
 8013306:	f040 80f8 	bne.w	80134fa <f_sync+0x34e>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 801330a:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801330e:	691b      	ldr	r3, [r3, #16]
 8013310:	3304      	adds	r3, #4
 8013312:	781a      	ldrb	r2, [r3, #0]
 8013314:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013318:	691b      	ldr	r3, [r3, #16]
 801331a:	3304      	adds	r3, #4
 801331c:	f042 0220 	orr.w	r2, r2, #32
 8013320:	b2d2      	uxtb	r2, r2
 8013322:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 8013324:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013328:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	79da      	ldrb	r2, [r3, #7]
 8013330:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013334:	691b      	ldr	r3, [r3, #16]
 8013336:	3321      	adds	r3, #33	@ 0x21
 8013338:	f042 0201 	orr.w	r2, r2, #1
 801333c:	b2d2      	uxtb	r2, r2
 801333e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 8013340:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013344:	691b      	ldr	r3, [r3, #16]
 8013346:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801334a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801334e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	689b      	ldr	r3, [r3, #8]
 8013356:	4619      	mov	r1, r3
 8013358:	4610      	mov	r0, r2
 801335a:	f7fb ff85 	bl	800f268 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 801335e:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013362:	691b      	ldr	r3, [r3, #16]
 8013364:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8013368:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801336c:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8013376:	4608      	mov	r0, r1
 8013378:	f7fb ffa2 	bl	800f2c0 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 801337c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013380:	691b      	ldr	r3, [r3, #16]
 8013382:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8013386:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801338a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8013394:	4608      	mov	r0, r1
 8013396:	f7fb ff93 	bl	800f2c0 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 801339a:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801339e:	691b      	ldr	r3, [r3, #16]
 80133a0:	330c      	adds	r3, #12
 80133a2:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 80133a6:	4618      	mov	r0, r3
 80133a8:	f7fb ff5e 	bl	800f268 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 80133ac:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80133b0:	691b      	ldr	r3, [r3, #16]
 80133b2:	3315      	adds	r3, #21
 80133b4:	2200      	movs	r2, #0
 80133b6:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 80133b8:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80133bc:	691b      	ldr	r3, [r3, #16]
 80133be:	3310      	adds	r3, #16
 80133c0:	2100      	movs	r1, #0
 80133c2:	4618      	mov	r0, r3
 80133c4:	f7fb ff50 	bl	800f268 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 80133c8:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80133cc:	4618      	mov	r0, r3
 80133ce:	f7fd fd99 	bl	8010f04 <store_xdir>
 80133d2:	4603      	mov	r3, r0
 80133d4:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
						if (res == FR_OK) {
 80133d8:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 80133dc:	2b00      	cmp	r3, #0
 80133de:	f040 808c 	bne.w	80134fa <f_sync+0x34e>
							res = sync_fs(fs);
 80133e2:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80133e6:	4618      	mov	r0, r3
 80133e8:	f7fc fa80 	bl	800f8ec <sync_fs>
 80133ec:	4603      	mov	r3, r0
 80133ee:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
							fp->flag &= (BYTE)~FA_MODIFIED;
 80133f2:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80133f6:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013400:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013404:	b2da      	uxtb	r2, r3
 8013406:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801340a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8013414:	e071      	b.n	80134fa <f_sync+0x34e>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013416:	f8d7 24b8 	ldr.w	r2, [r7, #1208]	@ 0x4b8
 801341a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801341e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013426:	4619      	mov	r1, r3
 8013428:	4610      	mov	r0, r2
 801342a:	f7fc fa31 	bl	800f890 <move_window>
 801342e:	4603      	mov	r3, r0
 8013430:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				if (res == FR_OK) {
 8013434:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 8013438:	2b00      	cmp	r3, #0
 801343a:	d15e      	bne.n	80134fa <f_sync+0x34e>
					dir = fp->dir_ptr;
 801343c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013440:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013444:	681b      	ldr	r3, [r3, #0]
 8013446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013448:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801344c:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013450:	330b      	adds	r3, #11
 8013452:	781a      	ldrb	r2, [r3, #0]
 8013454:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013458:	330b      	adds	r3, #11
 801345a:	f042 0220 	orr.w	r2, r2, #32
 801345e:	b2d2      	uxtb	r2, r2
 8013460:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013462:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013466:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801346a:	681b      	ldr	r3, [r3, #0]
 801346c:	6818      	ldr	r0, [r3, #0]
 801346e:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013472:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	689b      	ldr	r3, [r3, #8]
 801347a:	461a      	mov	r2, r3
 801347c:	f8d7 14bc 	ldr.w	r1, [r7, #1212]	@ 0x4bc
 8013480:	f7fd f9df 	bl	8010842 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013484:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013488:	f103 001c 	add.w	r0, r3, #28
 801348c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013490:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801349a:	4613      	mov	r3, r2
 801349c:	4619      	mov	r1, r3
 801349e:	f7fb fee3 	bl	800f268 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80134a2:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 80134a6:	3316      	adds	r3, #22
 80134a8:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 80134ac:	4618      	mov	r0, r3
 80134ae:	f7fb fedb 	bl	800f268 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80134b2:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 80134b6:	3312      	adds	r3, #18
 80134b8:	2100      	movs	r1, #0
 80134ba:	4618      	mov	r0, r3
 80134bc:	f7fb feb9 	bl	800f232 <st_word>
					fs->wflag = 1;
 80134c0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80134c4:	2201      	movs	r2, #1
 80134c6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80134c8:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80134cc:	4618      	mov	r0, r3
 80134ce:	f7fc fa0d 	bl	800f8ec <sync_fs>
 80134d2:	4603      	mov	r3, r0
 80134d4:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
					fp->flag &= (BYTE)~FA_MODIFIED;
 80134d8:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80134dc:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80134e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80134ea:	b2da      	uxtb	r2, r3
 80134ec:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80134f0:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80134fa:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80134fe:	f897 24c7 	ldrb.w	r2, [r7, #1223]	@ 0x4c7
 8013502:	4611      	mov	r1, r2
 8013504:	4618      	mov	r0, r3
 8013506:	f7fb fff7 	bl	800f4f8 <unlock_fs>
 801350a:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
}
 801350e:	4618      	mov	r0, r3
 8013510:	f507 6799 	add.w	r7, r7, #1224	@ 0x4c8
 8013514:	46bd      	mov	sp, r7
 8013516:	bd80      	pop	{r7, pc}

08013518 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b084      	sub	sp, #16
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013520:	6878      	ldr	r0, [r7, #4]
 8013522:	f7ff fe43 	bl	80131ac <f_sync>
 8013526:	4603      	mov	r3, r0
 8013528:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801352a:	7bfb      	ldrb	r3, [r7, #15]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d11d      	bne.n	801356c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	f107 0208 	add.w	r2, r7, #8
 8013536:	4611      	mov	r1, r2
 8013538:	4618      	mov	r0, r3
 801353a:	f7fe ffa1 	bl	8012480 <validate>
 801353e:	4603      	mov	r3, r0
 8013540:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013542:	7bfb      	ldrb	r3, [r7, #15]
 8013544:	2b00      	cmp	r3, #0
 8013546:	d111      	bne.n	801356c <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801354c:	4618      	mov	r0, r3
 801354e:	f7fc f8fb 	bl	800f748 <dec_lock>
 8013552:	4603      	mov	r3, r0
 8013554:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013556:	7bfb      	ldrb	r3, [r7, #15]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d102      	bne.n	8013562 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	2200      	movs	r2, #0
 8013560:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8013562:	68bb      	ldr	r3, [r7, #8]
 8013564:	2100      	movs	r1, #0
 8013566:	4618      	mov	r0, r3
 8013568:	f7fb ffc6 	bl	800f4f8 <unlock_fs>
#endif
		}
	}
	return res;
 801356c:	7bfb      	ldrb	r3, [r7, #15]
}
 801356e:	4618      	mov	r0, r3
 8013570:	3710      	adds	r7, #16
 8013572:	46bd      	mov	sp, r7
 8013574:	bd80      	pop	{r7, pc}

08013576 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013576:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801357a:	b0b6      	sub	sp, #216	@ 0xd8
 801357c:	af00      	add	r7, sp, #0
 801357e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 8013582:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013586:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801358a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 801358e:	4619      	mov	r1, r3
 8013590:	4610      	mov	r0, r2
 8013592:	f7fe ff75 	bl	8012480 <validate>
 8013596:	4603      	mov	r3, r0
 8013598:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
	if (res == FR_OK) res = (FRESULT)fp->err;
 801359c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d105      	bne.n	80135b0 <f_lseek+0x3a>
 80135a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80135a8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80135ac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
 80135b0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d111      	bne.n	80135dc <f_lseek+0x66>
 80135b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80135bc:	781b      	ldrb	r3, [r3, #0]
 80135be:	2b04      	cmp	r3, #4
 80135c0:	d10c      	bne.n	80135dc <f_lseek+0x66>
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 80135c2:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80135c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80135ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80135d0:	4619      	mov	r1, r3
 80135d2:	f7fc fd36 	bl	8010042 <fill_last_frag>
 80135d6:	4603      	mov	r3, r0
 80135d8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80135dc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d00a      	beq.n	80135fa <f_lseek+0x84>
 80135e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80135e8:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 80135ec:	4611      	mov	r1, r2
 80135ee:	4618      	mov	r0, r3
 80135f0:	f7fb ff82 	bl	800f4f8 <unlock_fs>
 80135f4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80135f8:	e3dc      	b.n	8013db4 <f_lseek+0x83e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80135fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80135fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013600:	2b00      	cmp	r3, #0
 8013602:	f000 815f 	beq.w	80138c4 <f_lseek+0x34e>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8013606:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 801360a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801360e:	bf08      	it	eq
 8013610:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8013614:	f040 8093 	bne.w	801373e <f_lseek+0x1c8>
			tbl = fp->cltbl;
 8013618:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801361c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801361e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8013622:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8013626:	1d1a      	adds	r2, r3, #4
 8013628:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8013632:	2302      	movs	r3, #2
 8013634:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			cl = fp->obj.sclust;		/* Origin of the chain */
 8013638:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801363c:	689b      	ldr	r3, [r3, #8]
 801363e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
			if (cl) {
 8013642:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013646:	2b00      	cmp	r3, #0
 8013648:	d064      	beq.n	8013714 <f_lseek+0x19e>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801364a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801364e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8013652:	2300      	movs	r3, #0
 8013654:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013658:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801365c:	3302      	adds	r3, #2
 801365e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
					do {
						pcl = cl; ncl++;
 8013662:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013666:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801366a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801366e:	3301      	adds	r3, #1
 8013670:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
						cl = get_fat(&fp->obj, cl);
 8013674:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013678:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 801367c:	4618      	mov	r0, r3
 801367e:	f7fc f9c3 	bl	800fa08 <get_fat>
 8013682:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013686:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801368a:	2b01      	cmp	r3, #1
 801368c:	d80c      	bhi.n	80136a8 <f_lseek+0x132>
 801368e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013692:	2202      	movs	r2, #2
 8013694:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013698:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801369c:	2102      	movs	r1, #2
 801369e:	4618      	mov	r0, r3
 80136a0:	f7fb ff2a 	bl	800f4f8 <unlock_fs>
 80136a4:	2302      	movs	r3, #2
 80136a6:	e385      	b.n	8013db4 <f_lseek+0x83e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80136a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80136ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80136b0:	d10c      	bne.n	80136cc <f_lseek+0x156>
 80136b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80136b6:	2201      	movs	r2, #1
 80136b8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80136bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80136c0:	2101      	movs	r1, #1
 80136c2:	4618      	mov	r0, r3
 80136c4:	f7fb ff18 	bl	800f4f8 <unlock_fs>
 80136c8:	2301      	movs	r3, #1
 80136ca:	e373      	b.n	8013db4 <f_lseek+0x83e>
					} while (cl == pcl + 1);
 80136cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80136d0:	3301      	adds	r3, #1
 80136d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80136d6:	429a      	cmp	r2, r3
 80136d8:	d0c3      	beq.n	8013662 <f_lseek+0xec>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80136da:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80136de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80136e2:	429a      	cmp	r2, r3
 80136e4:	d80f      	bhi.n	8013706 <f_lseek+0x190>
						*tbl++ = ncl; *tbl++ = tcl;
 80136e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80136ea:	1d1a      	adds	r2, r3, #4
 80136ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80136f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80136f4:	601a      	str	r2, [r3, #0]
 80136f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80136fa:	1d1a      	adds	r2, r3, #4
 80136fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8013700:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8013704:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013706:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801370a:	6a1b      	ldr	r3, [r3, #32]
 801370c:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8013710:	429a      	cmp	r2, r3
 8013712:	d39a      	bcc.n	801364a <f_lseek+0xd4>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801371a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 801371e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013720:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8013724:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013728:	429a      	cmp	r2, r3
 801372a:	d804      	bhi.n	8013736 <f_lseek+0x1c0>
				*tbl = 0;		/* Terminate table */
 801372c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8013730:	2200      	movs	r2, #0
 8013732:	601a      	str	r2, [r3, #0]
 8013734:	e334      	b.n	8013da0 <f_lseek+0x82a>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013736:	2311      	movs	r3, #17
 8013738:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 801373c:	e330      	b.n	8013da0 <f_lseek+0x82a>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801373e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013742:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8013746:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 801374a:	4290      	cmp	r0, r2
 801374c:	eb71 0303 	sbcs.w	r3, r1, r3
 8013750:	d205      	bcs.n	801375e <f_lseek+0x1e8>
 8013752:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013756:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801375a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
			fp->fptr = ofs;				/* Set file pointer */
 801375e:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013762:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013766:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			if (ofs) {
 801376a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 801376e:	4313      	orrs	r3, r2
 8013770:	f000 8316 	beq.w	8013da0 <f_lseek+0x82a>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013774:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013778:	f112 3aff 	adds.w	sl, r2, #4294967295	@ 0xffffffff
 801377c:	f143 3bff 	adc.w	fp, r3, #4294967295	@ 0xffffffff
 8013780:	4652      	mov	r2, sl
 8013782:	465b      	mov	r3, fp
 8013784:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8013788:	f7fc fe41 	bl	801040e <clmt_clust>
 801378c:	4602      	mov	r2, r0
 801378e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013792:	641a      	str	r2, [r3, #64]	@ 0x40
				dsc = clust2sect(fs, fp->clust);
 8013794:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013798:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801379e:	4619      	mov	r1, r3
 80137a0:	4610      	mov	r0, r2
 80137a2:	f7fc f911 	bl	800f9c8 <clust2sect>
 80137a6:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80137aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d10c      	bne.n	80137cc <f_lseek+0x256>
 80137b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80137b6:	2202      	movs	r2, #2
 80137b8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80137bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80137c0:	2102      	movs	r1, #2
 80137c2:	4618      	mov	r0, r3
 80137c4:	f7fb fe98 	bl	800f4f8 <unlock_fs>
 80137c8:	2302      	movs	r3, #2
 80137ca:	e2f3      	b.n	8013db4 <f_lseek+0x83e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80137cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80137d0:	1e54      	subs	r4, r2, #1
 80137d2:	f143 35ff 	adc.w	r5, r3, #4294967295	@ 0xffffffff
 80137d6:	f04f 0200 	mov.w	r2, #0
 80137da:	f04f 0300 	mov.w	r3, #0
 80137de:	0a62      	lsrs	r2, r4, #9
 80137e0:	ea42 52c5 	orr.w	r2, r2, r5, lsl #23
 80137e4:	0a6b      	lsrs	r3, r5, #9
 80137e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80137ea:	895b      	ldrh	r3, [r3, #10]
 80137ec:	3b01      	subs	r3, #1
 80137ee:	4013      	ands	r3, r2
 80137f0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80137f4:	4413      	add	r3, r2
 80137f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80137fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80137fe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013802:	f3c2 0808 	ubfx	r8, r2, #0, #9
 8013806:	f04f 0900 	mov.w	r9, #0
 801380a:	ea58 0309 	orrs.w	r3, r8, r9
 801380e:	f000 82c7 	beq.w	8013da0 <f_lseek+0x82a>
 8013812:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013818:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801381c:	429a      	cmp	r2, r3
 801381e:	f000 82bf 	beq.w	8013da0 <f_lseek+0x82a>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013822:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013826:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801382a:	b25b      	sxtb	r3, r3
 801382c:	2b00      	cmp	r3, #0
 801382e:	da27      	bge.n	8013880 <f_lseek+0x30a>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013830:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013834:	7858      	ldrb	r0, [r3, #1]
 8013836:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801383a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 801383e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013842:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013844:	2301      	movs	r3, #1
 8013846:	f7fb fb9f 	bl	800ef88 <disk_write>
 801384a:	4603      	mov	r3, r0
 801384c:	2b00      	cmp	r3, #0
 801384e:	d00c      	beq.n	801386a <f_lseek+0x2f4>
 8013850:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013854:	2201      	movs	r2, #1
 8013856:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 801385a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801385e:	2101      	movs	r1, #1
 8013860:	4618      	mov	r0, r3
 8013862:	f7fb fe49 	bl	800f4f8 <unlock_fs>
 8013866:	2301      	movs	r3, #1
 8013868:	e2a4      	b.n	8013db4 <f_lseek+0x83e>
						fp->flag &= (BYTE)~FA_DIRTY;
 801386a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801386e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013876:	b2da      	uxtb	r2, r3
 8013878:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801387c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013880:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013884:	7858      	ldrb	r0, [r3, #1]
 8013886:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801388a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 801388e:	2301      	movs	r3, #1
 8013890:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013894:	f7fb fb58 	bl	800ef48 <disk_read>
 8013898:	4603      	mov	r3, r0
 801389a:	2b00      	cmp	r3, #0
 801389c:	d00c      	beq.n	80138b8 <f_lseek+0x342>
 801389e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138a2:	2201      	movs	r2, #1
 80138a4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80138a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80138ac:	2101      	movs	r1, #1
 80138ae:	4618      	mov	r0, r3
 80138b0:	f7fb fe22 	bl	800f4f8 <unlock_fs>
 80138b4:	2301      	movs	r3, #1
 80138b6:	e27d      	b.n	8013db4 <f_lseek+0x83e>
#endif
					fp->sect = dsc;
 80138b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138bc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80138c0:	645a      	str	r2, [r3, #68]	@ 0x44
 80138c2:	e26d      	b.n	8013da0 <f_lseek+0x82a>
#endif

	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
 80138c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80138c8:	781b      	ldrb	r3, [r3, #0]
 80138ca:	2b04      	cmp	r3, #4
 80138cc:	d009      	beq.n	80138e2 <f_lseek+0x36c>
 80138ce:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80138d2:	2b01      	cmp	r3, #1
 80138d4:	d305      	bcc.n	80138e2 <f_lseek+0x36c>
 80138d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80138da:	f04f 0300 	mov.w	r3, #0
 80138de:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80138e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138e6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80138ea:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80138ee:	4290      	cmp	r0, r2
 80138f0:	eb71 0303 	sbcs.w	r3, r1, r3
 80138f4:	d20d      	bcs.n	8013912 <f_lseek+0x39c>
 80138f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80138fe:	f003 0302 	and.w	r3, r3, #2
 8013902:	2b00      	cmp	r3, #0
 8013904:	d105      	bne.n	8013912 <f_lseek+0x39c>
			ofs = fp->obj.objsize;
 8013906:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801390a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801390e:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
		}
		ifptr = fp->fptr;
 8013912:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013916:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 801391a:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		fp->fptr = nsect = 0;
 801391e:	2300      	movs	r3, #0
 8013920:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8013924:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013928:	f04f 0200 	mov.w	r2, #0
 801392c:	f04f 0300 	mov.w	r3, #0
 8013930:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		if (ofs) {
 8013934:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013938:	4313      	orrs	r3, r2
 801393a:	f000 81ad 	beq.w	8013c98 <f_lseek+0x722>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801393e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013942:	895b      	ldrh	r3, [r3, #10]
 8013944:	025b      	lsls	r3, r3, #9
 8013946:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			if (ifptr > 0 &&
 801394a:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 801394e:	4313      	orrs	r3, r2
 8013950:	d06b      	beq.n	8013a2a <f_lseek+0x4b4>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013952:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013956:	1e51      	subs	r1, r2, #1
 8013958:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 801395c:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8013960:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013968:	2200      	movs	r2, #0
 801396a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801396c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801396e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8013972:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8013976:	f7ec fc8b 	bl	8000290 <__aeabi_uldivmod>
 801397a:	4602      	mov	r2, r0
 801397c:	460b      	mov	r3, r1
 801397e:	4614      	mov	r4, r2
 8013980:	461d      	mov	r5, r3
 8013982:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8013986:	1e51      	subs	r1, r2, #1
 8013988:	6739      	str	r1, [r7, #112]	@ 0x70
 801398a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 801398e:	677b      	str	r3, [r7, #116]	@ 0x74
 8013990:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013994:	2200      	movs	r2, #0
 8013996:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013998:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801399a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 801399e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80139a2:	f7ec fc75 	bl	8000290 <__aeabi_uldivmod>
 80139a6:	4602      	mov	r2, r0
 80139a8:	460b      	mov	r3, r1
			if (ifptr > 0 &&
 80139aa:	4294      	cmp	r4, r2
 80139ac:	eb75 0303 	sbcs.w	r3, r5, r3
 80139b0:	d33b      	bcc.n	8013a2a <f_lseek+0x4b4>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80139b2:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80139b6:	1e51      	subs	r1, r2, #1
 80139b8:	6639      	str	r1, [r7, #96]	@ 0x60
 80139ba:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 80139be:	667b      	str	r3, [r7, #100]	@ 0x64
 80139c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80139c4:	3b01      	subs	r3, #1
 80139c6:	2200      	movs	r2, #0
 80139c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80139ca:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80139cc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80139d0:	460b      	mov	r3, r1
 80139d2:	43db      	mvns	r3, r3
 80139d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80139d6:	4613      	mov	r3, r2
 80139d8:	43db      	mvns	r3, r3
 80139da:	657b      	str	r3, [r7, #84]	@ 0x54
 80139dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80139e0:	4623      	mov	r3, r4
 80139e2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80139e6:	4602      	mov	r2, r0
 80139e8:	4013      	ands	r3, r2
 80139ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80139ec:	462b      	mov	r3, r5
 80139ee:	460a      	mov	r2, r1
 80139f0:	4013      	ands	r3, r2
 80139f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80139f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80139f8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80139fc:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				ofs -= fp->fptr;
 8013a00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013a04:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013a08:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013a0c:	1a14      	subs	r4, r2, r0
 8013a0e:	60bc      	str	r4, [r7, #8]
 8013a10:	eb63 0301 	sbc.w	r3, r3, r1
 8013a14:	60fb      	str	r3, [r7, #12]
 8013a16:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8013a1a:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
				clst = fp->clust;
 8013a1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013a24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013a28:	e03d      	b.n	8013aa6 <f_lseek+0x530>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013a2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013a2e:	689b      	ldr	r3, [r3, #8]
 8013a30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013a34:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d12f      	bne.n	8013a9c <f_lseek+0x526>
					clst = create_chain(&fp->obj, 0);
 8013a3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013a40:	2100      	movs	r1, #0
 8013a42:	4618      	mov	r0, r3
 8013a44:	f7fc fbe2 	bl	801020c <create_chain>
 8013a48:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013a4c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013a50:	2b01      	cmp	r3, #1
 8013a52:	d10c      	bne.n	8013a6e <f_lseek+0x4f8>
 8013a54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013a58:	2202      	movs	r2, #2
 8013a5a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013a5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a62:	2102      	movs	r1, #2
 8013a64:	4618      	mov	r0, r3
 8013a66:	f7fb fd47 	bl	800f4f8 <unlock_fs>
 8013a6a:	2302      	movs	r3, #2
 8013a6c:	e1a2      	b.n	8013db4 <f_lseek+0x83e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013a6e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013a72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013a76:	d10c      	bne.n	8013a92 <f_lseek+0x51c>
 8013a78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013a7c:	2201      	movs	r2, #1
 8013a7e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013a82:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a86:	2101      	movs	r1, #1
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f7fb fd35 	bl	800f4f8 <unlock_fs>
 8013a8e:	2301      	movs	r3, #1
 8013a90:	e190      	b.n	8013db4 <f_lseek+0x83e>
					fp->obj.sclust = clst;
 8013a92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013a96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013a9a:	6093      	str	r3, [r2, #8]
				}
#endif
				fp->clust = clst;
 8013a9c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013aa0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013aa4:	6413      	str	r3, [r2, #64]	@ 0x40
			}
			if (clst != 0) {
 8013aa6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	f000 80f4 	beq.w	8013c98 <f_lseek+0x722>
				while (ofs > bcs) {						/* Cluster following loop */
 8013ab0:	e09c      	b.n	8013bec <f_lseek+0x676>
					ofs -= bcs; fp->fptr += bcs;
 8013ab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013ab6:	2200      	movs	r2, #0
 8013ab8:	643b      	str	r3, [r7, #64]	@ 0x40
 8013aba:	647a      	str	r2, [r7, #68]	@ 0x44
 8013abc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013ac0:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8013ac4:	4621      	mov	r1, r4
 8013ac6:	1a51      	subs	r1, r2, r1
 8013ac8:	6039      	str	r1, [r7, #0]
 8013aca:	4629      	mov	r1, r5
 8013acc:	eb63 0301 	sbc.w	r3, r3, r1
 8013ad0:	607b      	str	r3, [r7, #4]
 8013ad2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8013ad6:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
 8013ada:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ade:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013ae2:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8013ae6:	2000      	movs	r0, #0
 8013ae8:	63b9      	str	r1, [r7, #56]	@ 0x38
 8013aea:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8013aec:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8013af0:	4621      	mov	r1, r4
 8013af2:	1851      	adds	r1, r2, r1
 8013af4:	6339      	str	r1, [r7, #48]	@ 0x30
 8013af6:	4629      	mov	r1, r5
 8013af8:	414b      	adcs	r3, r1
 8013afa:	637b      	str	r3, [r7, #52]	@ 0x34
 8013afc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b00:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8013b04:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013b08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013b10:	f003 0302 	and.w	r3, r3, #2
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d031      	beq.n	8013b7c <f_lseek+0x606>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
 8013b18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b1c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013b20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b24:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8013b28:	4282      	cmp	r2, r0
 8013b2a:	418b      	sbcs	r3, r1
 8013b2c:	d212      	bcs.n	8013b54 <f_lseek+0x5de>
							fp->obj.objsize = fp->fptr;
 8013b2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b32:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013b36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b3a:	e9c3 0104 	strd	r0, r1, [r3, #16]
							fp->flag |= FA_MODIFIED;
 8013b3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013b4a:	b2db      	uxtb	r3, r3
 8013b4c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013b50:	f882 3030 	strb.w	r3, [r2, #48]	@ 0x30
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013b54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b58:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013b5c:	4618      	mov	r0, r3
 8013b5e:	f7fc fb55 	bl	801020c <create_chain>
 8013b62:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013b66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d10f      	bne.n	8013b8e <f_lseek+0x618>
							ofs = 0; break;
 8013b6e:	f04f 0200 	mov.w	r2, #0
 8013b72:	f04f 0300 	mov.w	r3, #0
 8013b76:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
 8013b7a:	e047      	b.n	8013c0c <f_lseek+0x696>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013b7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b80:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013b84:	4618      	mov	r0, r3
 8013b86:	f7fb ff3f 	bl	800fa08 <get_fat>
 8013b8a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013b8e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013b96:	d10c      	bne.n	8013bb2 <f_lseek+0x63c>
 8013b98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b9c:	2201      	movs	r2, #1
 8013b9e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013ba2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ba6:	2101      	movs	r1, #1
 8013ba8:	4618      	mov	r0, r3
 8013baa:	f7fb fca5 	bl	800f4f8 <unlock_fs>
 8013bae:	2301      	movs	r3, #1
 8013bb0:	e100      	b.n	8013db4 <f_lseek+0x83e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013bb2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013bb6:	2b01      	cmp	r3, #1
 8013bb8:	d906      	bls.n	8013bc8 <f_lseek+0x652>
 8013bba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013bbe:	6a1a      	ldr	r2, [r3, #32]
 8013bc0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013bc4:	4293      	cmp	r3, r2
 8013bc6:	d30c      	bcc.n	8013be2 <f_lseek+0x66c>
 8013bc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bcc:	2202      	movs	r2, #2
 8013bce:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013bd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013bd6:	2102      	movs	r1, #2
 8013bd8:	4618      	mov	r0, r3
 8013bda:	f7fb fc8d 	bl	800f4f8 <unlock_fs>
 8013bde:	2302      	movs	r3, #2
 8013be0:	e0e8      	b.n	8013db4 <f_lseek+0x83e>
					fp->clust = clst;
 8013be2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013be6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013bea:	6413      	str	r3, [r2, #64]	@ 0x40
				while (ofs > bcs) {						/* Cluster following loop */
 8013bec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013bf6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013bfa:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8013bfe:	4621      	mov	r1, r4
 8013c00:	4291      	cmp	r1, r2
 8013c02:	4629      	mov	r1, r5
 8013c04:	eb71 0303 	sbcs.w	r3, r1, r3
 8013c08:	f4ff af53 	bcc.w	8013ab2 <f_lseek+0x53c>
				}
				fp->fptr += ofs;
 8013c0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c10:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013c14:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013c18:	1884      	adds	r4, r0, r2
 8013c1a:	623c      	str	r4, [r7, #32]
 8013c1c:	eb41 0303 	adc.w	r3, r1, r3
 8013c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8013c22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c26:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8013c2a:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				if (ofs % SS(fs)) {
 8013c2e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013c32:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8013c36:	61bb      	str	r3, [r7, #24]
 8013c38:	2300      	movs	r3, #0
 8013c3a:	61fb      	str	r3, [r7, #28]
 8013c3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8013c40:	460b      	mov	r3, r1
 8013c42:	4313      	orrs	r3, r2
 8013c44:	d028      	beq.n	8013c98 <f_lseek+0x722>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013c46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013c4a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013c4e:	4618      	mov	r0, r3
 8013c50:	f7fb feba 	bl	800f9c8 <clust2sect>
 8013c54:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8013c58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d10c      	bne.n	8013c7a <f_lseek+0x704>
 8013c60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c64:	2202      	movs	r2, #2
 8013c66:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013c6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013c6e:	2102      	movs	r1, #2
 8013c70:	4618      	mov	r0, r3
 8013c72:	f7fb fc41 	bl	800f4f8 <unlock_fs>
 8013c76:	2302      	movs	r3, #2
 8013c78:	e09c      	b.n	8013db4 <f_lseek+0x83e>
					nsect += (DWORD)(ofs / SS(fs));
 8013c7a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8013c7e:	f04f 0200 	mov.w	r2, #0
 8013c82:	f04f 0300 	mov.w	r3, #0
 8013c86:	0a42      	lsrs	r2, r0, #9
 8013c88:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8013c8c:	0a4b      	lsrs	r3, r1, #9
 8013c8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8013c92:	4413      	add	r3, r2
 8013c94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8013c98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c9c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013ca0:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013ca4:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8013ca8:	4290      	cmp	r0, r2
 8013caa:	eb71 0303 	sbcs.w	r3, r1, r3
 8013cae:	d212      	bcs.n	8013cd6 <f_lseek+0x760>
			fp->obj.objsize = fp->fptr;
 8013cb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cb4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013cb8:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013cbc:	e9c1 2304 	strd	r2, r3, [r1, #16]
			fp->flag |= FA_MODIFIED;
 8013cc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cc4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013cc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ccc:	b2da      	uxtb	r2, r3
 8013cce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cd2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8013cd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cda:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013cde:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8013ce2:	613b      	str	r3, [r7, #16]
 8013ce4:	2300      	movs	r3, #0
 8013ce6:	617b      	str	r3, [r7, #20]
 8013ce8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8013cec:	460b      	mov	r3, r1
 8013cee:	4313      	orrs	r3, r2
 8013cf0:	d056      	beq.n	8013da0 <f_lseek+0x82a>
 8013cf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013cf8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013cfc:	429a      	cmp	r2, r3
 8013cfe:	d04f      	beq.n	8013da0 <f_lseek+0x82a>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8013d00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d08:	b25b      	sxtb	r3, r3
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	da27      	bge.n	8013d5e <f_lseek+0x7e8>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013d0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d12:	7858      	ldrb	r0, [r3, #1]
 8013d14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d18:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8013d1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013d22:	2301      	movs	r3, #1
 8013d24:	f7fb f930 	bl	800ef88 <disk_write>
 8013d28:	4603      	mov	r3, r0
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d00c      	beq.n	8013d48 <f_lseek+0x7d2>
 8013d2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d32:	2201      	movs	r2, #1
 8013d34:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013d38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d3c:	2101      	movs	r1, #1
 8013d3e:	4618      	mov	r0, r3
 8013d40:	f7fb fbda 	bl	800f4f8 <unlock_fs>
 8013d44:	2301      	movs	r3, #1
 8013d46:	e035      	b.n	8013db4 <f_lseek+0x83e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013d48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d4c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013d54:	b2da      	uxtb	r2, r3
 8013d56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013d5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d62:	7858      	ldrb	r0, [r3, #1]
 8013d64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d68:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8013d6c:	2301      	movs	r3, #1
 8013d6e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013d72:	f7fb f8e9 	bl	800ef48 <disk_read>
 8013d76:	4603      	mov	r3, r0
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d00c      	beq.n	8013d96 <f_lseek+0x820>
 8013d7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d80:	2201      	movs	r2, #1
 8013d82:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013d86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d8a:	2101      	movs	r1, #1
 8013d8c:	4618      	mov	r0, r3
 8013d8e:	f7fb fbb3 	bl	800f4f8 <unlock_fs>
 8013d92:	2301      	movs	r3, #1
 8013d94:	e00e      	b.n	8013db4 <f_lseek+0x83e>
#endif
			fp->sect = nsect;
 8013d96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d9a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013d9e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}

	LEAVE_FF(fs, res);
 8013da0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013da4:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 8013da8:	4611      	mov	r1, r2
 8013daa:	4618      	mov	r0, r3
 8013dac:	f7fb fba4 	bl	800f4f8 <unlock_fs>
 8013db0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8013db4:	4618      	mov	r0, r3
 8013db6:	37d8      	adds	r7, #216	@ 0xd8
 8013db8:	46bd      	mov	sp, r7
 8013dba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08013dc0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013dc0:	b480      	push	{r7}
 8013dc2:	b087      	sub	sp, #28
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	60f8      	str	r0, [r7, #12]
 8013dc8:	60b9      	str	r1, [r7, #8]
 8013dca:	4613      	mov	r3, r2
 8013dcc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8013dce:	2301      	movs	r3, #1
 8013dd0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8013dd2:	2300      	movs	r3, #0
 8013dd4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8013dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013dd8:	7a5b      	ldrb	r3, [r3, #9]
 8013dda:	b2db      	uxtb	r3, r3
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d131      	bne.n	8013e44 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8013de0:	4b1c      	ldr	r3, [pc, #112]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013de2:	7a5b      	ldrb	r3, [r3, #9]
 8013de4:	b2db      	uxtb	r3, r3
 8013de6:	461a      	mov	r2, r3
 8013de8:	4b1a      	ldr	r3, [pc, #104]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013dea:	2100      	movs	r1, #0
 8013dec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8013dee:	4b19      	ldr	r3, [pc, #100]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013df0:	7a5b      	ldrb	r3, [r3, #9]
 8013df2:	b2db      	uxtb	r3, r3
 8013df4:	4a17      	ldr	r2, [pc, #92]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013df6:	009b      	lsls	r3, r3, #2
 8013df8:	4413      	add	r3, r2
 8013dfa:	68fa      	ldr	r2, [r7, #12]
 8013dfc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8013dfe:	4b15      	ldr	r3, [pc, #84]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013e00:	7a5b      	ldrb	r3, [r3, #9]
 8013e02:	b2db      	uxtb	r3, r3
 8013e04:	461a      	mov	r2, r3
 8013e06:	4b13      	ldr	r3, [pc, #76]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013e08:	4413      	add	r3, r2
 8013e0a:	79fa      	ldrb	r2, [r7, #7]
 8013e0c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8013e0e:	4b11      	ldr	r3, [pc, #68]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013e10:	7a5b      	ldrb	r3, [r3, #9]
 8013e12:	b2db      	uxtb	r3, r3
 8013e14:	1c5a      	adds	r2, r3, #1
 8013e16:	b2d1      	uxtb	r1, r2
 8013e18:	4a0e      	ldr	r2, [pc, #56]	@ (8013e54 <FATFS_LinkDriverEx+0x94>)
 8013e1a:	7251      	strb	r1, [r2, #9]
 8013e1c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8013e1e:	7dbb      	ldrb	r3, [r7, #22]
 8013e20:	3330      	adds	r3, #48	@ 0x30
 8013e22:	b2da      	uxtb	r2, r3
 8013e24:	68bb      	ldr	r3, [r7, #8]
 8013e26:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8013e28:	68bb      	ldr	r3, [r7, #8]
 8013e2a:	3301      	adds	r3, #1
 8013e2c:	223a      	movs	r2, #58	@ 0x3a
 8013e2e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8013e30:	68bb      	ldr	r3, [r7, #8]
 8013e32:	3302      	adds	r3, #2
 8013e34:	222f      	movs	r2, #47	@ 0x2f
 8013e36:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8013e38:	68bb      	ldr	r3, [r7, #8]
 8013e3a:	3303      	adds	r3, #3
 8013e3c:	2200      	movs	r2, #0
 8013e3e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8013e40:	2300      	movs	r3, #0
 8013e42:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8013e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e46:	4618      	mov	r0, r3
 8013e48:	371c      	adds	r7, #28
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e50:	4770      	bx	lr
 8013e52:	bf00      	nop
 8013e54:	20002988 	.word	0x20002988

08013e58 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8013e58:	b580      	push	{r7, lr}
 8013e5a:	b082      	sub	sp, #8
 8013e5c:	af00      	add	r7, sp, #0
 8013e5e:	6078      	str	r0, [r7, #4]
 8013e60:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8013e62:	2200      	movs	r2, #0
 8013e64:	6839      	ldr	r1, [r7, #0]
 8013e66:	6878      	ldr	r0, [r7, #4]
 8013e68:	f7ff ffaa 	bl	8013dc0 <FATFS_LinkDriverEx>
 8013e6c:	4603      	mov	r3, r0
}
 8013e6e:	4618      	mov	r0, r3
 8013e70:	3708      	adds	r7, #8
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}
	...

08013e78 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8013e78:	b480      	push	{r7}
 8013e7a:	b085      	sub	sp, #20
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	4603      	mov	r3, r0
 8013e80:	6039      	str	r1, [r7, #0]
 8013e82:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8013e84:	88fb      	ldrh	r3, [r7, #6]
 8013e86:	2b7f      	cmp	r3, #127	@ 0x7f
 8013e88:	d802      	bhi.n	8013e90 <ff_convert+0x18>
		c = chr;
 8013e8a:	88fb      	ldrh	r3, [r7, #6]
 8013e8c:	81fb      	strh	r3, [r7, #14]
 8013e8e:	e025      	b.n	8013edc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8013e90:	683b      	ldr	r3, [r7, #0]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d00b      	beq.n	8013eae <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8013e96:	88fb      	ldrh	r3, [r7, #6]
 8013e98:	2bff      	cmp	r3, #255	@ 0xff
 8013e9a:	d805      	bhi.n	8013ea8 <ff_convert+0x30>
 8013e9c:	88fb      	ldrh	r3, [r7, #6]
 8013e9e:	3b80      	subs	r3, #128	@ 0x80
 8013ea0:	4a12      	ldr	r2, [pc, #72]	@ (8013eec <ff_convert+0x74>)
 8013ea2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013ea6:	e000      	b.n	8013eaa <ff_convert+0x32>
 8013ea8:	2300      	movs	r3, #0
 8013eaa:	81fb      	strh	r3, [r7, #14]
 8013eac:	e016      	b.n	8013edc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8013eae:	2300      	movs	r3, #0
 8013eb0:	81fb      	strh	r3, [r7, #14]
 8013eb2:	e009      	b.n	8013ec8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8013eb4:	89fb      	ldrh	r3, [r7, #14]
 8013eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8013eec <ff_convert+0x74>)
 8013eb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013ebc:	88fa      	ldrh	r2, [r7, #6]
 8013ebe:	429a      	cmp	r2, r3
 8013ec0:	d006      	beq.n	8013ed0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8013ec2:	89fb      	ldrh	r3, [r7, #14]
 8013ec4:	3301      	adds	r3, #1
 8013ec6:	81fb      	strh	r3, [r7, #14]
 8013ec8:	89fb      	ldrh	r3, [r7, #14]
 8013eca:	2b7f      	cmp	r3, #127	@ 0x7f
 8013ecc:	d9f2      	bls.n	8013eb4 <ff_convert+0x3c>
 8013ece:	e000      	b.n	8013ed2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8013ed0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8013ed2:	89fb      	ldrh	r3, [r7, #14]
 8013ed4:	3380      	adds	r3, #128	@ 0x80
 8013ed6:	b29b      	uxth	r3, r3
 8013ed8:	b2db      	uxtb	r3, r3
 8013eda:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8013edc:	89fb      	ldrh	r3, [r7, #14]
}
 8013ede:	4618      	mov	r0, r3
 8013ee0:	3714      	adds	r7, #20
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee8:	4770      	bx	lr
 8013eea:	bf00      	nop
 8013eec:	0801a7ac 	.word	0x0801a7ac

08013ef0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	b087      	sub	sp, #28
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	4603      	mov	r3, r0
 8013ef8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8013efa:	88fb      	ldrh	r3, [r7, #6]
 8013efc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013f00:	d201      	bcs.n	8013f06 <ff_wtoupper+0x16>
 8013f02:	4b3e      	ldr	r3, [pc, #248]	@ (8013ffc <ff_wtoupper+0x10c>)
 8013f04:	e000      	b.n	8013f08 <ff_wtoupper+0x18>
 8013f06:	4b3e      	ldr	r3, [pc, #248]	@ (8014000 <ff_wtoupper+0x110>)
 8013f08:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8013f0a:	697b      	ldr	r3, [r7, #20]
 8013f0c:	1c9a      	adds	r2, r3, #2
 8013f0e:	617a      	str	r2, [r7, #20]
 8013f10:	881b      	ldrh	r3, [r3, #0]
 8013f12:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8013f14:	8a7b      	ldrh	r3, [r7, #18]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d068      	beq.n	8013fec <ff_wtoupper+0xfc>
 8013f1a:	88fa      	ldrh	r2, [r7, #6]
 8013f1c:	8a7b      	ldrh	r3, [r7, #18]
 8013f1e:	429a      	cmp	r2, r3
 8013f20:	d364      	bcc.n	8013fec <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8013f22:	697b      	ldr	r3, [r7, #20]
 8013f24:	1c9a      	adds	r2, r3, #2
 8013f26:	617a      	str	r2, [r7, #20]
 8013f28:	881b      	ldrh	r3, [r3, #0]
 8013f2a:	823b      	strh	r3, [r7, #16]
 8013f2c:	8a3b      	ldrh	r3, [r7, #16]
 8013f2e:	0a1b      	lsrs	r3, r3, #8
 8013f30:	81fb      	strh	r3, [r7, #14]
 8013f32:	8a3b      	ldrh	r3, [r7, #16]
 8013f34:	b2db      	uxtb	r3, r3
 8013f36:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8013f38:	88fa      	ldrh	r2, [r7, #6]
 8013f3a:	8a79      	ldrh	r1, [r7, #18]
 8013f3c:	8a3b      	ldrh	r3, [r7, #16]
 8013f3e:	440b      	add	r3, r1
 8013f40:	429a      	cmp	r2, r3
 8013f42:	da49      	bge.n	8013fd8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8013f44:	89fb      	ldrh	r3, [r7, #14]
 8013f46:	2b08      	cmp	r3, #8
 8013f48:	d84f      	bhi.n	8013fea <ff_wtoupper+0xfa>
 8013f4a:	a201      	add	r2, pc, #4	@ (adr r2, 8013f50 <ff_wtoupper+0x60>)
 8013f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f50:	08013f75 	.word	0x08013f75
 8013f54:	08013f87 	.word	0x08013f87
 8013f58:	08013f9d 	.word	0x08013f9d
 8013f5c:	08013fa5 	.word	0x08013fa5
 8013f60:	08013fad 	.word	0x08013fad
 8013f64:	08013fb5 	.word	0x08013fb5
 8013f68:	08013fbd 	.word	0x08013fbd
 8013f6c:	08013fc5 	.word	0x08013fc5
 8013f70:	08013fcd 	.word	0x08013fcd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8013f74:	88fa      	ldrh	r2, [r7, #6]
 8013f76:	8a7b      	ldrh	r3, [r7, #18]
 8013f78:	1ad3      	subs	r3, r2, r3
 8013f7a:	005b      	lsls	r3, r3, #1
 8013f7c:	697a      	ldr	r2, [r7, #20]
 8013f7e:	4413      	add	r3, r2
 8013f80:	881b      	ldrh	r3, [r3, #0]
 8013f82:	80fb      	strh	r3, [r7, #6]
 8013f84:	e027      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8013f86:	88fa      	ldrh	r2, [r7, #6]
 8013f88:	8a7b      	ldrh	r3, [r7, #18]
 8013f8a:	1ad3      	subs	r3, r2, r3
 8013f8c:	b29b      	uxth	r3, r3
 8013f8e:	f003 0301 	and.w	r3, r3, #1
 8013f92:	b29b      	uxth	r3, r3
 8013f94:	88fa      	ldrh	r2, [r7, #6]
 8013f96:	1ad3      	subs	r3, r2, r3
 8013f98:	80fb      	strh	r3, [r7, #6]
 8013f9a:	e01c      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8013f9c:	88fb      	ldrh	r3, [r7, #6]
 8013f9e:	3b10      	subs	r3, #16
 8013fa0:	80fb      	strh	r3, [r7, #6]
 8013fa2:	e018      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8013fa4:	88fb      	ldrh	r3, [r7, #6]
 8013fa6:	3b20      	subs	r3, #32
 8013fa8:	80fb      	strh	r3, [r7, #6]
 8013faa:	e014      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8013fac:	88fb      	ldrh	r3, [r7, #6]
 8013fae:	3b30      	subs	r3, #48	@ 0x30
 8013fb0:	80fb      	strh	r3, [r7, #6]
 8013fb2:	e010      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8013fb4:	88fb      	ldrh	r3, [r7, #6]
 8013fb6:	3b1a      	subs	r3, #26
 8013fb8:	80fb      	strh	r3, [r7, #6]
 8013fba:	e00c      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8013fbc:	88fb      	ldrh	r3, [r7, #6]
 8013fbe:	3308      	adds	r3, #8
 8013fc0:	80fb      	strh	r3, [r7, #6]
 8013fc2:	e008      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8013fc4:	88fb      	ldrh	r3, [r7, #6]
 8013fc6:	3b50      	subs	r3, #80	@ 0x50
 8013fc8:	80fb      	strh	r3, [r7, #6]
 8013fca:	e004      	b.n	8013fd6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8013fcc:	88fb      	ldrh	r3, [r7, #6]
 8013fce:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8013fd2:	80fb      	strh	r3, [r7, #6]
 8013fd4:	bf00      	nop
			}
			break;
 8013fd6:	e008      	b.n	8013fea <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8013fd8:	89fb      	ldrh	r3, [r7, #14]
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d195      	bne.n	8013f0a <ff_wtoupper+0x1a>
 8013fde:	8a3b      	ldrh	r3, [r7, #16]
 8013fe0:	005b      	lsls	r3, r3, #1
 8013fe2:	697a      	ldr	r2, [r7, #20]
 8013fe4:	4413      	add	r3, r2
 8013fe6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8013fe8:	e78f      	b.n	8013f0a <ff_wtoupper+0x1a>
			break;
 8013fea:	bf00      	nop
	}

	return chr;
 8013fec:	88fb      	ldrh	r3, [r7, #6]
}
 8013fee:	4618      	mov	r0, r3
 8013ff0:	371c      	adds	r7, #28
 8013ff2:	46bd      	mov	sp, r7
 8013ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff8:	4770      	bx	lr
 8013ffa:	bf00      	nop
 8013ffc:	0801a8ac 	.word	0x0801a8ac
 8014000:	0801aaa0 	.word	0x0801aaa0

08014004 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8014004:	b580      	push	{r7, lr}
 8014006:	b084      	sub	sp, #16
 8014008:	af00      	add	r7, sp, #0
 801400a:	4603      	mov	r3, r0
 801400c:	6039      	str	r1, [r7, #0]
 801400e:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8014010:	2200      	movs	r2, #0
 8014012:	2101      	movs	r1, #1
 8014014:	2001      	movs	r0, #1
 8014016:	f000 f9a6 	bl	8014366 <osSemaphoreNew>
 801401a:	4602      	mov	r2, r0
 801401c:	683b      	ldr	r3, [r7, #0]
 801401e:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8014020:	683b      	ldr	r3, [r7, #0]
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	2b00      	cmp	r3, #0
 8014026:	bf14      	ite	ne
 8014028:	2301      	movne	r3, #1
 801402a:	2300      	moveq	r3, #0
 801402c:	b2db      	uxtb	r3, r3
 801402e:	60fb      	str	r3, [r7, #12]

    return ret;
 8014030:	68fb      	ldr	r3, [r7, #12]
}
 8014032:	4618      	mov	r0, r3
 8014034:	3710      	adds	r7, #16
 8014036:	46bd      	mov	sp, r7
 8014038:	bd80      	pop	{r7, pc}

0801403a <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801403a:	b580      	push	{r7, lr}
 801403c:	b082      	sub	sp, #8
 801403e:	af00      	add	r7, sp, #0
 8014040:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8014042:	6878      	ldr	r0, [r7, #4]
 8014044:	f000 faae 	bl	80145a4 <osSemaphoreDelete>
#endif
    return 1;
 8014048:	2301      	movs	r3, #1
}
 801404a:	4618      	mov	r0, r3
 801404c:	3708      	adds	r7, #8
 801404e:	46bd      	mov	sp, r7
 8014050:	bd80      	pop	{r7, pc}

08014052 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8014052:	b580      	push	{r7, lr}
 8014054:	b084      	sub	sp, #16
 8014056:	af00      	add	r7, sp, #0
 8014058:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801405a:	2300      	movs	r3, #0
 801405c:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 801405e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8014062:	6878      	ldr	r0, [r7, #4]
 8014064:	f000 fa08 	bl	8014478 <osSemaphoreAcquire>
 8014068:	4603      	mov	r3, r0
 801406a:	2b00      	cmp	r3, #0
 801406c:	d101      	bne.n	8014072 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 801406e:	2301      	movs	r3, #1
 8014070:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8014072:	68fb      	ldr	r3, [r7, #12]
}
 8014074:	4618      	mov	r0, r3
 8014076:	3710      	adds	r7, #16
 8014078:	46bd      	mov	sp, r7
 801407a:	bd80      	pop	{r7, pc}

0801407c <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 801407c:	b580      	push	{r7, lr}
 801407e:	b082      	sub	sp, #8
 8014080:	af00      	add	r7, sp, #0
 8014082:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8014084:	6878      	ldr	r0, [r7, #4]
 8014086:	f000 fa49 	bl	801451c <osSemaphoreRelease>
#endif
}
 801408a:	bf00      	nop
 801408c:	3708      	adds	r7, #8
 801408e:	46bd      	mov	sp, r7
 8014090:	bd80      	pop	{r7, pc}
	...

08014094 <__NVIC_SetPriority>:
{
 8014094:	b480      	push	{r7}
 8014096:	b083      	sub	sp, #12
 8014098:	af00      	add	r7, sp, #0
 801409a:	4603      	mov	r3, r0
 801409c:	6039      	str	r1, [r7, #0]
 801409e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80140a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	db0a      	blt.n	80140be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80140a8:	683b      	ldr	r3, [r7, #0]
 80140aa:	b2da      	uxtb	r2, r3
 80140ac:	490c      	ldr	r1, [pc, #48]	@ (80140e0 <__NVIC_SetPriority+0x4c>)
 80140ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80140b2:	0112      	lsls	r2, r2, #4
 80140b4:	b2d2      	uxtb	r2, r2
 80140b6:	440b      	add	r3, r1
 80140b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80140bc:	e00a      	b.n	80140d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80140be:	683b      	ldr	r3, [r7, #0]
 80140c0:	b2da      	uxtb	r2, r3
 80140c2:	4908      	ldr	r1, [pc, #32]	@ (80140e4 <__NVIC_SetPriority+0x50>)
 80140c4:	79fb      	ldrb	r3, [r7, #7]
 80140c6:	f003 030f 	and.w	r3, r3, #15
 80140ca:	3b04      	subs	r3, #4
 80140cc:	0112      	lsls	r2, r2, #4
 80140ce:	b2d2      	uxtb	r2, r2
 80140d0:	440b      	add	r3, r1
 80140d2:	761a      	strb	r2, [r3, #24]
}
 80140d4:	bf00      	nop
 80140d6:	370c      	adds	r7, #12
 80140d8:	46bd      	mov	sp, r7
 80140da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140de:	4770      	bx	lr
 80140e0:	e000e100 	.word	0xe000e100
 80140e4:	e000ed00 	.word	0xe000ed00

080140e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80140e8:	b580      	push	{r7, lr}
 80140ea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80140ec:	2100      	movs	r1, #0
 80140ee:	f06f 0004 	mvn.w	r0, #4
 80140f2:	f7ff ffcf 	bl	8014094 <__NVIC_SetPriority>
#endif
}
 80140f6:	bf00      	nop
 80140f8:	bd80      	pop	{r7, pc}
	...

080140fc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80140fc:	b480      	push	{r7}
 80140fe:	b083      	sub	sp, #12
 8014100:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014102:	f3ef 8305 	mrs	r3, IPSR
 8014106:	603b      	str	r3, [r7, #0]
  return(result);
 8014108:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801410a:	2b00      	cmp	r3, #0
 801410c:	d003      	beq.n	8014116 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801410e:	f06f 0305 	mvn.w	r3, #5
 8014112:	607b      	str	r3, [r7, #4]
 8014114:	e00c      	b.n	8014130 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8014116:	4b0a      	ldr	r3, [pc, #40]	@ (8014140 <osKernelInitialize+0x44>)
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d105      	bne.n	801412a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801411e:	4b08      	ldr	r3, [pc, #32]	@ (8014140 <osKernelInitialize+0x44>)
 8014120:	2201      	movs	r2, #1
 8014122:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8014124:	2300      	movs	r3, #0
 8014126:	607b      	str	r3, [r7, #4]
 8014128:	e002      	b.n	8014130 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801412a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801412e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8014130:	687b      	ldr	r3, [r7, #4]
}
 8014132:	4618      	mov	r0, r3
 8014134:	370c      	adds	r7, #12
 8014136:	46bd      	mov	sp, r7
 8014138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801413c:	4770      	bx	lr
 801413e:	bf00      	nop
 8014140:	20002994 	.word	0x20002994

08014144 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8014144:	b580      	push	{r7, lr}
 8014146:	b082      	sub	sp, #8
 8014148:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 801414a:	f002 fb45 	bl	80167d8 <xTaskGetSchedulerState>
 801414e:	4603      	mov	r3, r0
 8014150:	2b00      	cmp	r3, #0
 8014152:	d004      	beq.n	801415e <osKernelGetState+0x1a>
 8014154:	2b02      	cmp	r3, #2
 8014156:	d105      	bne.n	8014164 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8014158:	2302      	movs	r3, #2
 801415a:	607b      	str	r3, [r7, #4]
      break;
 801415c:	e00c      	b.n	8014178 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 801415e:	2303      	movs	r3, #3
 8014160:	607b      	str	r3, [r7, #4]
      break;
 8014162:	e009      	b.n	8014178 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8014164:	4b07      	ldr	r3, [pc, #28]	@ (8014184 <osKernelGetState+0x40>)
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	2b01      	cmp	r3, #1
 801416a:	d102      	bne.n	8014172 <osKernelGetState+0x2e>
        state = osKernelReady;
 801416c:	2301      	movs	r3, #1
 801416e:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8014170:	e001      	b.n	8014176 <osKernelGetState+0x32>
        state = osKernelInactive;
 8014172:	2300      	movs	r3, #0
 8014174:	607b      	str	r3, [r7, #4]
      break;
 8014176:	bf00      	nop
  }

  return (state);
 8014178:	687b      	ldr	r3, [r7, #4]
}
 801417a:	4618      	mov	r0, r3
 801417c:	3708      	adds	r7, #8
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
 8014182:	bf00      	nop
 8014184:	20002994 	.word	0x20002994

08014188 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8014188:	b580      	push	{r7, lr}
 801418a:	b082      	sub	sp, #8
 801418c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801418e:	f3ef 8305 	mrs	r3, IPSR
 8014192:	603b      	str	r3, [r7, #0]
  return(result);
 8014194:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014196:	2b00      	cmp	r3, #0
 8014198:	d003      	beq.n	80141a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 801419a:	f06f 0305 	mvn.w	r3, #5
 801419e:	607b      	str	r3, [r7, #4]
 80141a0:	e010      	b.n	80141c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80141a2:	4b0b      	ldr	r3, [pc, #44]	@ (80141d0 <osKernelStart+0x48>)
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	2b01      	cmp	r3, #1
 80141a8:	d109      	bne.n	80141be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80141aa:	f7ff ff9d 	bl	80140e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80141ae:	4b08      	ldr	r3, [pc, #32]	@ (80141d0 <osKernelStart+0x48>)
 80141b0:	2202      	movs	r2, #2
 80141b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80141b4:	f001 feb0 	bl	8015f18 <vTaskStartScheduler>
      stat = osOK;
 80141b8:	2300      	movs	r3, #0
 80141ba:	607b      	str	r3, [r7, #4]
 80141bc:	e002      	b.n	80141c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80141be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80141c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80141c4:	687b      	ldr	r3, [r7, #4]
}
 80141c6:	4618      	mov	r0, r3
 80141c8:	3708      	adds	r7, #8
 80141ca:	46bd      	mov	sp, r7
 80141cc:	bd80      	pop	{r7, pc}
 80141ce:	bf00      	nop
 80141d0:	20002994 	.word	0x20002994

080141d4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80141d4:	b580      	push	{r7, lr}
 80141d6:	b082      	sub	sp, #8
 80141d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80141da:	f3ef 8305 	mrs	r3, IPSR
 80141de:	603b      	str	r3, [r7, #0]
  return(result);
 80141e0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d003      	beq.n	80141ee <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80141e6:	f001 ffbb 	bl	8016160 <xTaskGetTickCountFromISR>
 80141ea:	6078      	str	r0, [r7, #4]
 80141ec:	e002      	b.n	80141f4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80141ee:	f001 ffa7 	bl	8016140 <xTaskGetTickCount>
 80141f2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80141f4:	687b      	ldr	r3, [r7, #4]
}
 80141f6:	4618      	mov	r0, r3
 80141f8:	3708      	adds	r7, #8
 80141fa:	46bd      	mov	sp, r7
 80141fc:	bd80      	pop	{r7, pc}

080141fe <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80141fe:	b580      	push	{r7, lr}
 8014200:	b08e      	sub	sp, #56	@ 0x38
 8014202:	af04      	add	r7, sp, #16
 8014204:	60f8      	str	r0, [r7, #12]
 8014206:	60b9      	str	r1, [r7, #8]
 8014208:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801420a:	2300      	movs	r3, #0
 801420c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801420e:	f3ef 8305 	mrs	r3, IPSR
 8014212:	617b      	str	r3, [r7, #20]
  return(result);
 8014214:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8014216:	2b00      	cmp	r3, #0
 8014218:	d17e      	bne.n	8014318 <osThreadNew+0x11a>
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d07b      	beq.n	8014318 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8014220:	2380      	movs	r3, #128	@ 0x80
 8014222:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8014224:	2318      	movs	r3, #24
 8014226:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8014228:	2300      	movs	r3, #0
 801422a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801422c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014230:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d045      	beq.n	80142c4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d002      	beq.n	8014246 <osThreadNew+0x48>
        name = attr->name;
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	681b      	ldr	r3, [r3, #0]
 8014244:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	699b      	ldr	r3, [r3, #24]
 801424a:	2b00      	cmp	r3, #0
 801424c:	d002      	beq.n	8014254 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	699b      	ldr	r3, [r3, #24]
 8014252:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8014254:	69fb      	ldr	r3, [r7, #28]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d008      	beq.n	801426c <osThreadNew+0x6e>
 801425a:	69fb      	ldr	r3, [r7, #28]
 801425c:	2b38      	cmp	r3, #56	@ 0x38
 801425e:	d805      	bhi.n	801426c <osThreadNew+0x6e>
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	685b      	ldr	r3, [r3, #4]
 8014264:	f003 0301 	and.w	r3, r3, #1
 8014268:	2b00      	cmp	r3, #0
 801426a:	d001      	beq.n	8014270 <osThreadNew+0x72>
        return (NULL);
 801426c:	2300      	movs	r3, #0
 801426e:	e054      	b.n	801431a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	695b      	ldr	r3, [r3, #20]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d003      	beq.n	8014280 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	695b      	ldr	r3, [r3, #20]
 801427c:	089b      	lsrs	r3, r3, #2
 801427e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	689b      	ldr	r3, [r3, #8]
 8014284:	2b00      	cmp	r3, #0
 8014286:	d00e      	beq.n	80142a6 <osThreadNew+0xa8>
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	68db      	ldr	r3, [r3, #12]
 801428c:	2b5b      	cmp	r3, #91	@ 0x5b
 801428e:	d90a      	bls.n	80142a6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014294:	2b00      	cmp	r3, #0
 8014296:	d006      	beq.n	80142a6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	695b      	ldr	r3, [r3, #20]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d002      	beq.n	80142a6 <osThreadNew+0xa8>
        mem = 1;
 80142a0:	2301      	movs	r3, #1
 80142a2:	61bb      	str	r3, [r7, #24]
 80142a4:	e010      	b.n	80142c8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	689b      	ldr	r3, [r3, #8]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d10c      	bne.n	80142c8 <osThreadNew+0xca>
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	68db      	ldr	r3, [r3, #12]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d108      	bne.n	80142c8 <osThreadNew+0xca>
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	691b      	ldr	r3, [r3, #16]
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d104      	bne.n	80142c8 <osThreadNew+0xca>
          mem = 0;
 80142be:	2300      	movs	r3, #0
 80142c0:	61bb      	str	r3, [r7, #24]
 80142c2:	e001      	b.n	80142c8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80142c4:	2300      	movs	r3, #0
 80142c6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80142c8:	69bb      	ldr	r3, [r7, #24]
 80142ca:	2b01      	cmp	r3, #1
 80142cc:	d110      	bne.n	80142f0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80142d2:	687a      	ldr	r2, [r7, #4]
 80142d4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80142d6:	9202      	str	r2, [sp, #8]
 80142d8:	9301      	str	r3, [sp, #4]
 80142da:	69fb      	ldr	r3, [r7, #28]
 80142dc:	9300      	str	r3, [sp, #0]
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	6a3a      	ldr	r2, [r7, #32]
 80142e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80142e4:	68f8      	ldr	r0, [r7, #12]
 80142e6:	f001 fbc7 	bl	8015a78 <xTaskCreateStatic>
 80142ea:	4603      	mov	r3, r0
 80142ec:	613b      	str	r3, [r7, #16]
 80142ee:	e013      	b.n	8014318 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80142f0:	69bb      	ldr	r3, [r7, #24]
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d110      	bne.n	8014318 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80142f6:	6a3b      	ldr	r3, [r7, #32]
 80142f8:	b29a      	uxth	r2, r3
 80142fa:	f107 0310 	add.w	r3, r7, #16
 80142fe:	9301      	str	r3, [sp, #4]
 8014300:	69fb      	ldr	r3, [r7, #28]
 8014302:	9300      	str	r3, [sp, #0]
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014308:	68f8      	ldr	r0, [r7, #12]
 801430a:	f001 fc15 	bl	8015b38 <xTaskCreate>
 801430e:	4603      	mov	r3, r0
 8014310:	2b01      	cmp	r3, #1
 8014312:	d001      	beq.n	8014318 <osThreadNew+0x11a>
            hTask = NULL;
 8014314:	2300      	movs	r3, #0
 8014316:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8014318:	693b      	ldr	r3, [r7, #16]
}
 801431a:	4618      	mov	r0, r3
 801431c:	3728      	adds	r7, #40	@ 0x28
 801431e:	46bd      	mov	sp, r7
 8014320:	bd80      	pop	{r7, pc}

08014322 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8014322:	b580      	push	{r7, lr}
 8014324:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8014326:	2000      	movs	r0, #0
 8014328:	f001 fd4c 	bl	8015dc4 <vTaskDelete>
#endif
  for (;;);
 801432c:	bf00      	nop
 801432e:	e7fd      	b.n	801432c <osThreadExit+0xa>

08014330 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8014330:	b580      	push	{r7, lr}
 8014332:	b084      	sub	sp, #16
 8014334:	af00      	add	r7, sp, #0
 8014336:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014338:	f3ef 8305 	mrs	r3, IPSR
 801433c:	60bb      	str	r3, [r7, #8]
  return(result);
 801433e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014340:	2b00      	cmp	r3, #0
 8014342:	d003      	beq.n	801434c <osDelay+0x1c>
    stat = osErrorISR;
 8014344:	f06f 0305 	mvn.w	r3, #5
 8014348:	60fb      	str	r3, [r7, #12]
 801434a:	e007      	b.n	801435c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801434c:	2300      	movs	r3, #0
 801434e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	2b00      	cmp	r3, #0
 8014354:	d002      	beq.n	801435c <osDelay+0x2c>
      vTaskDelay(ticks);
 8014356:	6878      	ldr	r0, [r7, #4]
 8014358:	f001 fda8 	bl	8015eac <vTaskDelay>
    }
  }

  return (stat);
 801435c:	68fb      	ldr	r3, [r7, #12]
}
 801435e:	4618      	mov	r0, r3
 8014360:	3710      	adds	r7, #16
 8014362:	46bd      	mov	sp, r7
 8014364:	bd80      	pop	{r7, pc}

08014366 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8014366:	b580      	push	{r7, lr}
 8014368:	b08a      	sub	sp, #40	@ 0x28
 801436a:	af02      	add	r7, sp, #8
 801436c:	60f8      	str	r0, [r7, #12]
 801436e:	60b9      	str	r1, [r7, #8]
 8014370:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8014372:	2300      	movs	r3, #0
 8014374:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014376:	f3ef 8305 	mrs	r3, IPSR
 801437a:	613b      	str	r3, [r7, #16]
  return(result);
 801437c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 801437e:	2b00      	cmp	r3, #0
 8014380:	d175      	bne.n	801446e <osSemaphoreNew+0x108>
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	2b00      	cmp	r3, #0
 8014386:	d072      	beq.n	801446e <osSemaphoreNew+0x108>
 8014388:	68ba      	ldr	r2, [r7, #8]
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	429a      	cmp	r2, r3
 801438e:	d86e      	bhi.n	801446e <osSemaphoreNew+0x108>
    mem = -1;
 8014390:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014394:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	2b00      	cmp	r3, #0
 801439a:	d015      	beq.n	80143c8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	689b      	ldr	r3, [r3, #8]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d006      	beq.n	80143b2 <osSemaphoreNew+0x4c>
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	68db      	ldr	r3, [r3, #12]
 80143a8:	2b4f      	cmp	r3, #79	@ 0x4f
 80143aa:	d902      	bls.n	80143b2 <osSemaphoreNew+0x4c>
        mem = 1;
 80143ac:	2301      	movs	r3, #1
 80143ae:	61bb      	str	r3, [r7, #24]
 80143b0:	e00c      	b.n	80143cc <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	689b      	ldr	r3, [r3, #8]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d108      	bne.n	80143cc <osSemaphoreNew+0x66>
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	68db      	ldr	r3, [r3, #12]
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d104      	bne.n	80143cc <osSemaphoreNew+0x66>
          mem = 0;
 80143c2:	2300      	movs	r3, #0
 80143c4:	61bb      	str	r3, [r7, #24]
 80143c6:	e001      	b.n	80143cc <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80143c8:	2300      	movs	r3, #0
 80143ca:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80143cc:	69bb      	ldr	r3, [r7, #24]
 80143ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80143d2:	d04c      	beq.n	801446e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	2b01      	cmp	r3, #1
 80143d8:	d128      	bne.n	801442c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80143da:	69bb      	ldr	r3, [r7, #24]
 80143dc:	2b01      	cmp	r3, #1
 80143de:	d10a      	bne.n	80143f6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	689b      	ldr	r3, [r3, #8]
 80143e4:	2203      	movs	r2, #3
 80143e6:	9200      	str	r2, [sp, #0]
 80143e8:	2200      	movs	r2, #0
 80143ea:	2100      	movs	r1, #0
 80143ec:	2001      	movs	r0, #1
 80143ee:	f000 fb81 	bl	8014af4 <xQueueGenericCreateStatic>
 80143f2:	61f8      	str	r0, [r7, #28]
 80143f4:	e005      	b.n	8014402 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80143f6:	2203      	movs	r2, #3
 80143f8:	2100      	movs	r1, #0
 80143fa:	2001      	movs	r0, #1
 80143fc:	f000 fbf7 	bl	8014bee <xQueueGenericCreate>
 8014400:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8014402:	69fb      	ldr	r3, [r7, #28]
 8014404:	2b00      	cmp	r3, #0
 8014406:	d022      	beq.n	801444e <osSemaphoreNew+0xe8>
 8014408:	68bb      	ldr	r3, [r7, #8]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d01f      	beq.n	801444e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801440e:	2300      	movs	r3, #0
 8014410:	2200      	movs	r2, #0
 8014412:	2100      	movs	r1, #0
 8014414:	69f8      	ldr	r0, [r7, #28]
 8014416:	f000 fcb7 	bl	8014d88 <xQueueGenericSend>
 801441a:	4603      	mov	r3, r0
 801441c:	2b01      	cmp	r3, #1
 801441e:	d016      	beq.n	801444e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8014420:	69f8      	ldr	r0, [r7, #28]
 8014422:	f001 f955 	bl	80156d0 <vQueueDelete>
            hSemaphore = NULL;
 8014426:	2300      	movs	r3, #0
 8014428:	61fb      	str	r3, [r7, #28]
 801442a:	e010      	b.n	801444e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 801442c:	69bb      	ldr	r3, [r7, #24]
 801442e:	2b01      	cmp	r3, #1
 8014430:	d108      	bne.n	8014444 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	689b      	ldr	r3, [r3, #8]
 8014436:	461a      	mov	r2, r3
 8014438:	68b9      	ldr	r1, [r7, #8]
 801443a:	68f8      	ldr	r0, [r7, #12]
 801443c:	f000 fc35 	bl	8014caa <xQueueCreateCountingSemaphoreStatic>
 8014440:	61f8      	str	r0, [r7, #28]
 8014442:	e004      	b.n	801444e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8014444:	68b9      	ldr	r1, [r7, #8]
 8014446:	68f8      	ldr	r0, [r7, #12]
 8014448:	f000 fc68 	bl	8014d1c <xQueueCreateCountingSemaphore>
 801444c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 801444e:	69fb      	ldr	r3, [r7, #28]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d00c      	beq.n	801446e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	2b00      	cmp	r3, #0
 8014458:	d003      	beq.n	8014462 <osSemaphoreNew+0xfc>
          name = attr->name;
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	617b      	str	r3, [r7, #20]
 8014460:	e001      	b.n	8014466 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8014462:	2300      	movs	r3, #0
 8014464:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8014466:	6979      	ldr	r1, [r7, #20]
 8014468:	69f8      	ldr	r0, [r7, #28]
 801446a:	f001 fa7d 	bl	8015968 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 801446e:	69fb      	ldr	r3, [r7, #28]
}
 8014470:	4618      	mov	r0, r3
 8014472:	3720      	adds	r7, #32
 8014474:	46bd      	mov	sp, r7
 8014476:	bd80      	pop	{r7, pc}

08014478 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8014478:	b580      	push	{r7, lr}
 801447a:	b086      	sub	sp, #24
 801447c:	af00      	add	r7, sp, #0
 801447e:	6078      	str	r0, [r7, #4]
 8014480:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8014486:	2300      	movs	r3, #0
 8014488:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801448a:	693b      	ldr	r3, [r7, #16]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d103      	bne.n	8014498 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8014490:	f06f 0303 	mvn.w	r3, #3
 8014494:	617b      	str	r3, [r7, #20]
 8014496:	e039      	b.n	801450c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014498:	f3ef 8305 	mrs	r3, IPSR
 801449c:	60fb      	str	r3, [r7, #12]
  return(result);
 801449e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80144a0:	2b00      	cmp	r3, #0
 80144a2:	d022      	beq.n	80144ea <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80144a4:	683b      	ldr	r3, [r7, #0]
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d003      	beq.n	80144b2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80144aa:	f06f 0303 	mvn.w	r3, #3
 80144ae:	617b      	str	r3, [r7, #20]
 80144b0:	e02c      	b.n	801450c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80144b2:	2300      	movs	r3, #0
 80144b4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80144b6:	f107 0308 	add.w	r3, r7, #8
 80144ba:	461a      	mov	r2, r3
 80144bc:	2100      	movs	r1, #0
 80144be:	6938      	ldr	r0, [r7, #16]
 80144c0:	f001 f884 	bl	80155cc <xQueueReceiveFromISR>
 80144c4:	4603      	mov	r3, r0
 80144c6:	2b01      	cmp	r3, #1
 80144c8:	d003      	beq.n	80144d2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80144ca:	f06f 0302 	mvn.w	r3, #2
 80144ce:	617b      	str	r3, [r7, #20]
 80144d0:	e01c      	b.n	801450c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80144d2:	68bb      	ldr	r3, [r7, #8]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d019      	beq.n	801450c <osSemaphoreAcquire+0x94>
 80144d8:	4b0f      	ldr	r3, [pc, #60]	@ (8014518 <osSemaphoreAcquire+0xa0>)
 80144da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144de:	601a      	str	r2, [r3, #0]
 80144e0:	f3bf 8f4f 	dsb	sy
 80144e4:	f3bf 8f6f 	isb	sy
 80144e8:	e010      	b.n	801450c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80144ea:	6839      	ldr	r1, [r7, #0]
 80144ec:	6938      	ldr	r0, [r7, #16]
 80144ee:	f000 ff5d 	bl	80153ac <xQueueSemaphoreTake>
 80144f2:	4603      	mov	r3, r0
 80144f4:	2b01      	cmp	r3, #1
 80144f6:	d009      	beq.n	801450c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80144f8:	683b      	ldr	r3, [r7, #0]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d003      	beq.n	8014506 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80144fe:	f06f 0301 	mvn.w	r3, #1
 8014502:	617b      	str	r3, [r7, #20]
 8014504:	e002      	b.n	801450c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8014506:	f06f 0302 	mvn.w	r3, #2
 801450a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 801450c:	697b      	ldr	r3, [r7, #20]
}
 801450e:	4618      	mov	r0, r3
 8014510:	3718      	adds	r7, #24
 8014512:	46bd      	mov	sp, r7
 8014514:	bd80      	pop	{r7, pc}
 8014516:	bf00      	nop
 8014518:	e000ed04 	.word	0xe000ed04

0801451c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 801451c:	b580      	push	{r7, lr}
 801451e:	b086      	sub	sp, #24
 8014520:	af00      	add	r7, sp, #0
 8014522:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8014528:	2300      	movs	r3, #0
 801452a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801452c:	693b      	ldr	r3, [r7, #16]
 801452e:	2b00      	cmp	r3, #0
 8014530:	d103      	bne.n	801453a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8014532:	f06f 0303 	mvn.w	r3, #3
 8014536:	617b      	str	r3, [r7, #20]
 8014538:	e02c      	b.n	8014594 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801453a:	f3ef 8305 	mrs	r3, IPSR
 801453e:	60fb      	str	r3, [r7, #12]
  return(result);
 8014540:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8014542:	2b00      	cmp	r3, #0
 8014544:	d01a      	beq.n	801457c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8014546:	2300      	movs	r3, #0
 8014548:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801454a:	f107 0308 	add.w	r3, r7, #8
 801454e:	4619      	mov	r1, r3
 8014550:	6938      	ldr	r0, [r7, #16]
 8014552:	f000 fdb9 	bl	80150c8 <xQueueGiveFromISR>
 8014556:	4603      	mov	r3, r0
 8014558:	2b01      	cmp	r3, #1
 801455a:	d003      	beq.n	8014564 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 801455c:	f06f 0302 	mvn.w	r3, #2
 8014560:	617b      	str	r3, [r7, #20]
 8014562:	e017      	b.n	8014594 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8014564:	68bb      	ldr	r3, [r7, #8]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d014      	beq.n	8014594 <osSemaphoreRelease+0x78>
 801456a:	4b0d      	ldr	r3, [pc, #52]	@ (80145a0 <osSemaphoreRelease+0x84>)
 801456c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014570:	601a      	str	r2, [r3, #0]
 8014572:	f3bf 8f4f 	dsb	sy
 8014576:	f3bf 8f6f 	isb	sy
 801457a:	e00b      	b.n	8014594 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801457c:	2300      	movs	r3, #0
 801457e:	2200      	movs	r2, #0
 8014580:	2100      	movs	r1, #0
 8014582:	6938      	ldr	r0, [r7, #16]
 8014584:	f000 fc00 	bl	8014d88 <xQueueGenericSend>
 8014588:	4603      	mov	r3, r0
 801458a:	2b01      	cmp	r3, #1
 801458c:	d002      	beq.n	8014594 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 801458e:	f06f 0302 	mvn.w	r3, #2
 8014592:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8014594:	697b      	ldr	r3, [r7, #20]
}
 8014596:	4618      	mov	r0, r3
 8014598:	3718      	adds	r7, #24
 801459a:	46bd      	mov	sp, r7
 801459c:	bd80      	pop	{r7, pc}
 801459e:	bf00      	nop
 80145a0:	e000ed04 	.word	0xe000ed04

080145a4 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80145a4:	b580      	push	{r7, lr}
 80145a6:	b086      	sub	sp, #24
 80145a8:	af00      	add	r7, sp, #0
 80145aa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80145b0:	f3ef 8305 	mrs	r3, IPSR
 80145b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80145b6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d003      	beq.n	80145c4 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80145bc:	f06f 0305 	mvn.w	r3, #5
 80145c0:	617b      	str	r3, [r7, #20]
 80145c2:	e00e      	b.n	80145e2 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80145c4:	693b      	ldr	r3, [r7, #16]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d103      	bne.n	80145d2 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80145ca:	f06f 0303 	mvn.w	r3, #3
 80145ce:	617b      	str	r3, [r7, #20]
 80145d0:	e007      	b.n	80145e2 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80145d2:	6938      	ldr	r0, [r7, #16]
 80145d4:	f001 f9f2 	bl	80159bc <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80145d8:	2300      	movs	r3, #0
 80145da:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80145dc:	6938      	ldr	r0, [r7, #16]
 80145de:	f001 f877 	bl	80156d0 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80145e2:	697b      	ldr	r3, [r7, #20]
}
 80145e4:	4618      	mov	r0, r3
 80145e6:	3718      	adds	r7, #24
 80145e8:	46bd      	mov	sp, r7
 80145ea:	bd80      	pop	{r7, pc}

080145ec <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80145ec:	b580      	push	{r7, lr}
 80145ee:	b08a      	sub	sp, #40	@ 0x28
 80145f0:	af02      	add	r7, sp, #8
 80145f2:	60f8      	str	r0, [r7, #12]
 80145f4:	60b9      	str	r1, [r7, #8]
 80145f6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80145f8:	2300      	movs	r3, #0
 80145fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80145fc:	f3ef 8305 	mrs	r3, IPSR
 8014600:	613b      	str	r3, [r7, #16]
  return(result);
 8014602:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8014604:	2b00      	cmp	r3, #0
 8014606:	d15f      	bne.n	80146c8 <osMessageQueueNew+0xdc>
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d05c      	beq.n	80146c8 <osMessageQueueNew+0xdc>
 801460e:	68bb      	ldr	r3, [r7, #8]
 8014610:	2b00      	cmp	r3, #0
 8014612:	d059      	beq.n	80146c8 <osMessageQueueNew+0xdc>
    mem = -1;
 8014614:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014618:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	2b00      	cmp	r3, #0
 801461e:	d029      	beq.n	8014674 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	689b      	ldr	r3, [r3, #8]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d012      	beq.n	801464e <osMessageQueueNew+0x62>
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	68db      	ldr	r3, [r3, #12]
 801462c:	2b4f      	cmp	r3, #79	@ 0x4f
 801462e:	d90e      	bls.n	801464e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8014634:	2b00      	cmp	r3, #0
 8014636:	d00a      	beq.n	801464e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	695a      	ldr	r2, [r3, #20]
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	68b9      	ldr	r1, [r7, #8]
 8014640:	fb01 f303 	mul.w	r3, r1, r3
 8014644:	429a      	cmp	r2, r3
 8014646:	d302      	bcc.n	801464e <osMessageQueueNew+0x62>
        mem = 1;
 8014648:	2301      	movs	r3, #1
 801464a:	61bb      	str	r3, [r7, #24]
 801464c:	e014      	b.n	8014678 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	689b      	ldr	r3, [r3, #8]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d110      	bne.n	8014678 <osMessageQueueNew+0x8c>
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	68db      	ldr	r3, [r3, #12]
 801465a:	2b00      	cmp	r3, #0
 801465c:	d10c      	bne.n	8014678 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8014662:	2b00      	cmp	r3, #0
 8014664:	d108      	bne.n	8014678 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	695b      	ldr	r3, [r3, #20]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d104      	bne.n	8014678 <osMessageQueueNew+0x8c>
          mem = 0;
 801466e:	2300      	movs	r3, #0
 8014670:	61bb      	str	r3, [r7, #24]
 8014672:	e001      	b.n	8014678 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8014674:	2300      	movs	r3, #0
 8014676:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8014678:	69bb      	ldr	r3, [r7, #24]
 801467a:	2b01      	cmp	r3, #1
 801467c:	d10b      	bne.n	8014696 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	691a      	ldr	r2, [r3, #16]
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	689b      	ldr	r3, [r3, #8]
 8014686:	2100      	movs	r1, #0
 8014688:	9100      	str	r1, [sp, #0]
 801468a:	68b9      	ldr	r1, [r7, #8]
 801468c:	68f8      	ldr	r0, [r7, #12]
 801468e:	f000 fa31 	bl	8014af4 <xQueueGenericCreateStatic>
 8014692:	61f8      	str	r0, [r7, #28]
 8014694:	e008      	b.n	80146a8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8014696:	69bb      	ldr	r3, [r7, #24]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d105      	bne.n	80146a8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801469c:	2200      	movs	r2, #0
 801469e:	68b9      	ldr	r1, [r7, #8]
 80146a0:	68f8      	ldr	r0, [r7, #12]
 80146a2:	f000 faa4 	bl	8014bee <xQueueGenericCreate>
 80146a6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80146a8:	69fb      	ldr	r3, [r7, #28]
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d00c      	beq.n	80146c8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d003      	beq.n	80146bc <osMessageQueueNew+0xd0>
        name = attr->name;
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	617b      	str	r3, [r7, #20]
 80146ba:	e001      	b.n	80146c0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80146bc:	2300      	movs	r3, #0
 80146be:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80146c0:	6979      	ldr	r1, [r7, #20]
 80146c2:	69f8      	ldr	r0, [r7, #28]
 80146c4:	f001 f950 	bl	8015968 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80146c8:	69fb      	ldr	r3, [r7, #28]
}
 80146ca:	4618      	mov	r0, r3
 80146cc:	3720      	adds	r7, #32
 80146ce:	46bd      	mov	sp, r7
 80146d0:	bd80      	pop	{r7, pc}
	...

080146d4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80146d4:	b580      	push	{r7, lr}
 80146d6:	b088      	sub	sp, #32
 80146d8:	af00      	add	r7, sp, #0
 80146da:	60f8      	str	r0, [r7, #12]
 80146dc:	60b9      	str	r1, [r7, #8]
 80146de:	603b      	str	r3, [r7, #0]
 80146e0:	4613      	mov	r3, r2
 80146e2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80146e8:	2300      	movs	r3, #0
 80146ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80146ec:	f3ef 8305 	mrs	r3, IPSR
 80146f0:	617b      	str	r3, [r7, #20]
  return(result);
 80146f2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d028      	beq.n	801474a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80146f8:	69bb      	ldr	r3, [r7, #24]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d005      	beq.n	801470a <osMessageQueuePut+0x36>
 80146fe:	68bb      	ldr	r3, [r7, #8]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d002      	beq.n	801470a <osMessageQueuePut+0x36>
 8014704:	683b      	ldr	r3, [r7, #0]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d003      	beq.n	8014712 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801470a:	f06f 0303 	mvn.w	r3, #3
 801470e:	61fb      	str	r3, [r7, #28]
 8014710:	e038      	b.n	8014784 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8014712:	2300      	movs	r3, #0
 8014714:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8014716:	f107 0210 	add.w	r2, r7, #16
 801471a:	2300      	movs	r3, #0
 801471c:	68b9      	ldr	r1, [r7, #8]
 801471e:	69b8      	ldr	r0, [r7, #24]
 8014720:	f000 fc34 	bl	8014f8c <xQueueGenericSendFromISR>
 8014724:	4603      	mov	r3, r0
 8014726:	2b01      	cmp	r3, #1
 8014728:	d003      	beq.n	8014732 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801472a:	f06f 0302 	mvn.w	r3, #2
 801472e:	61fb      	str	r3, [r7, #28]
 8014730:	e028      	b.n	8014784 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8014732:	693b      	ldr	r3, [r7, #16]
 8014734:	2b00      	cmp	r3, #0
 8014736:	d025      	beq.n	8014784 <osMessageQueuePut+0xb0>
 8014738:	4b15      	ldr	r3, [pc, #84]	@ (8014790 <osMessageQueuePut+0xbc>)
 801473a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801473e:	601a      	str	r2, [r3, #0]
 8014740:	f3bf 8f4f 	dsb	sy
 8014744:	f3bf 8f6f 	isb	sy
 8014748:	e01c      	b.n	8014784 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801474a:	69bb      	ldr	r3, [r7, #24]
 801474c:	2b00      	cmp	r3, #0
 801474e:	d002      	beq.n	8014756 <osMessageQueuePut+0x82>
 8014750:	68bb      	ldr	r3, [r7, #8]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d103      	bne.n	801475e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8014756:	f06f 0303 	mvn.w	r3, #3
 801475a:	61fb      	str	r3, [r7, #28]
 801475c:	e012      	b.n	8014784 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801475e:	2300      	movs	r3, #0
 8014760:	683a      	ldr	r2, [r7, #0]
 8014762:	68b9      	ldr	r1, [r7, #8]
 8014764:	69b8      	ldr	r0, [r7, #24]
 8014766:	f000 fb0f 	bl	8014d88 <xQueueGenericSend>
 801476a:	4603      	mov	r3, r0
 801476c:	2b01      	cmp	r3, #1
 801476e:	d009      	beq.n	8014784 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8014770:	683b      	ldr	r3, [r7, #0]
 8014772:	2b00      	cmp	r3, #0
 8014774:	d003      	beq.n	801477e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8014776:	f06f 0301 	mvn.w	r3, #1
 801477a:	61fb      	str	r3, [r7, #28]
 801477c:	e002      	b.n	8014784 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801477e:	f06f 0302 	mvn.w	r3, #2
 8014782:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8014784:	69fb      	ldr	r3, [r7, #28]
}
 8014786:	4618      	mov	r0, r3
 8014788:	3720      	adds	r7, #32
 801478a:	46bd      	mov	sp, r7
 801478c:	bd80      	pop	{r7, pc}
 801478e:	bf00      	nop
 8014790:	e000ed04 	.word	0xe000ed04

08014794 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8014794:	b580      	push	{r7, lr}
 8014796:	b088      	sub	sp, #32
 8014798:	af00      	add	r7, sp, #0
 801479a:	60f8      	str	r0, [r7, #12]
 801479c:	60b9      	str	r1, [r7, #8]
 801479e:	607a      	str	r2, [r7, #4]
 80147a0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80147a6:	2300      	movs	r3, #0
 80147a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80147aa:	f3ef 8305 	mrs	r3, IPSR
 80147ae:	617b      	str	r3, [r7, #20]
  return(result);
 80147b0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d028      	beq.n	8014808 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80147b6:	69bb      	ldr	r3, [r7, #24]
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d005      	beq.n	80147c8 <osMessageQueueGet+0x34>
 80147bc:	68bb      	ldr	r3, [r7, #8]
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d002      	beq.n	80147c8 <osMessageQueueGet+0x34>
 80147c2:	683b      	ldr	r3, [r7, #0]
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d003      	beq.n	80147d0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80147c8:	f06f 0303 	mvn.w	r3, #3
 80147cc:	61fb      	str	r3, [r7, #28]
 80147ce:	e037      	b.n	8014840 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80147d0:	2300      	movs	r3, #0
 80147d2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80147d4:	f107 0310 	add.w	r3, r7, #16
 80147d8:	461a      	mov	r2, r3
 80147da:	68b9      	ldr	r1, [r7, #8]
 80147dc:	69b8      	ldr	r0, [r7, #24]
 80147de:	f000 fef5 	bl	80155cc <xQueueReceiveFromISR>
 80147e2:	4603      	mov	r3, r0
 80147e4:	2b01      	cmp	r3, #1
 80147e6:	d003      	beq.n	80147f0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80147e8:	f06f 0302 	mvn.w	r3, #2
 80147ec:	61fb      	str	r3, [r7, #28]
 80147ee:	e027      	b.n	8014840 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80147f0:	693b      	ldr	r3, [r7, #16]
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d024      	beq.n	8014840 <osMessageQueueGet+0xac>
 80147f6:	4b15      	ldr	r3, [pc, #84]	@ (801484c <osMessageQueueGet+0xb8>)
 80147f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80147fc:	601a      	str	r2, [r3, #0]
 80147fe:	f3bf 8f4f 	dsb	sy
 8014802:	f3bf 8f6f 	isb	sy
 8014806:	e01b      	b.n	8014840 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8014808:	69bb      	ldr	r3, [r7, #24]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d002      	beq.n	8014814 <osMessageQueueGet+0x80>
 801480e:	68bb      	ldr	r3, [r7, #8]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d103      	bne.n	801481c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8014814:	f06f 0303 	mvn.w	r3, #3
 8014818:	61fb      	str	r3, [r7, #28]
 801481a:	e011      	b.n	8014840 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801481c:	683a      	ldr	r2, [r7, #0]
 801481e:	68b9      	ldr	r1, [r7, #8]
 8014820:	69b8      	ldr	r0, [r7, #24]
 8014822:	f000 fce1 	bl	80151e8 <xQueueReceive>
 8014826:	4603      	mov	r3, r0
 8014828:	2b01      	cmp	r3, #1
 801482a:	d009      	beq.n	8014840 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 801482c:	683b      	ldr	r3, [r7, #0]
 801482e:	2b00      	cmp	r3, #0
 8014830:	d003      	beq.n	801483a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8014832:	f06f 0301 	mvn.w	r3, #1
 8014836:	61fb      	str	r3, [r7, #28]
 8014838:	e002      	b.n	8014840 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 801483a:	f06f 0302 	mvn.w	r3, #2
 801483e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8014840:	69fb      	ldr	r3, [r7, #28]
}
 8014842:	4618      	mov	r0, r3
 8014844:	3720      	adds	r7, #32
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}
 801484a:	bf00      	nop
 801484c:	e000ed04 	.word	0xe000ed04

08014850 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014850:	b480      	push	{r7}
 8014852:	b085      	sub	sp, #20
 8014854:	af00      	add	r7, sp, #0
 8014856:	60f8      	str	r0, [r7, #12]
 8014858:	60b9      	str	r1, [r7, #8]
 801485a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	4a07      	ldr	r2, [pc, #28]	@ (801487c <vApplicationGetIdleTaskMemory+0x2c>)
 8014860:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8014862:	68bb      	ldr	r3, [r7, #8]
 8014864:	4a06      	ldr	r2, [pc, #24]	@ (8014880 <vApplicationGetIdleTaskMemory+0x30>)
 8014866:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	2280      	movs	r2, #128	@ 0x80
 801486c:	601a      	str	r2, [r3, #0]
}
 801486e:	bf00      	nop
 8014870:	3714      	adds	r7, #20
 8014872:	46bd      	mov	sp, r7
 8014874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014878:	4770      	bx	lr
 801487a:	bf00      	nop
 801487c:	20002998 	.word	0x20002998
 8014880:	200029f4 	.word	0x200029f4

08014884 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8014884:	b480      	push	{r7}
 8014886:	b085      	sub	sp, #20
 8014888:	af00      	add	r7, sp, #0
 801488a:	60f8      	str	r0, [r7, #12]
 801488c:	60b9      	str	r1, [r7, #8]
 801488e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8014890:	68fb      	ldr	r3, [r7, #12]
 8014892:	4a07      	ldr	r2, [pc, #28]	@ (80148b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8014894:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8014896:	68bb      	ldr	r3, [r7, #8]
 8014898:	4a06      	ldr	r2, [pc, #24]	@ (80148b4 <vApplicationGetTimerTaskMemory+0x30>)
 801489a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80148a2:	601a      	str	r2, [r3, #0]
}
 80148a4:	bf00      	nop
 80148a6:	3714      	adds	r7, #20
 80148a8:	46bd      	mov	sp, r7
 80148aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ae:	4770      	bx	lr
 80148b0:	20002bf4 	.word	0x20002bf4
 80148b4:	20002c50 	.word	0x20002c50

080148b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80148b8:	b480      	push	{r7}
 80148ba:	b083      	sub	sp, #12
 80148bc:	af00      	add	r7, sp, #0
 80148be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	f103 0208 	add.w	r2, r3, #8
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80148d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	f103 0208 	add.w	r2, r3, #8
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	f103 0208 	add.w	r2, r3, #8
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	2200      	movs	r2, #0
 80148ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80148ec:	bf00      	nop
 80148ee:	370c      	adds	r7, #12
 80148f0:	46bd      	mov	sp, r7
 80148f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148f6:	4770      	bx	lr

080148f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80148f8:	b480      	push	{r7}
 80148fa:	b083      	sub	sp, #12
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	2200      	movs	r2, #0
 8014904:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014906:	bf00      	nop
 8014908:	370c      	adds	r7, #12
 801490a:	46bd      	mov	sp, r7
 801490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014910:	4770      	bx	lr

08014912 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014912:	b480      	push	{r7}
 8014914:	b085      	sub	sp, #20
 8014916:	af00      	add	r7, sp, #0
 8014918:	6078      	str	r0, [r7, #4]
 801491a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	685b      	ldr	r3, [r3, #4]
 8014920:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014922:	683b      	ldr	r3, [r7, #0]
 8014924:	68fa      	ldr	r2, [r7, #12]
 8014926:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	689a      	ldr	r2, [r3, #8]
 801492c:	683b      	ldr	r3, [r7, #0]
 801492e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	689b      	ldr	r3, [r3, #8]
 8014934:	683a      	ldr	r2, [r7, #0]
 8014936:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	683a      	ldr	r2, [r7, #0]
 801493c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801493e:	683b      	ldr	r3, [r7, #0]
 8014940:	687a      	ldr	r2, [r7, #4]
 8014942:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	681b      	ldr	r3, [r3, #0]
 8014948:	1c5a      	adds	r2, r3, #1
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	601a      	str	r2, [r3, #0]
}
 801494e:	bf00      	nop
 8014950:	3714      	adds	r7, #20
 8014952:	46bd      	mov	sp, r7
 8014954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014958:	4770      	bx	lr

0801495a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801495a:	b480      	push	{r7}
 801495c:	b085      	sub	sp, #20
 801495e:	af00      	add	r7, sp, #0
 8014960:	6078      	str	r0, [r7, #4]
 8014962:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	681b      	ldr	r3, [r3, #0]
 8014968:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801496a:	68bb      	ldr	r3, [r7, #8]
 801496c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014970:	d103      	bne.n	801497a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	691b      	ldr	r3, [r3, #16]
 8014976:	60fb      	str	r3, [r7, #12]
 8014978:	e00c      	b.n	8014994 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	3308      	adds	r3, #8
 801497e:	60fb      	str	r3, [r7, #12]
 8014980:	e002      	b.n	8014988 <vListInsert+0x2e>
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	685b      	ldr	r3, [r3, #4]
 8014986:	60fb      	str	r3, [r7, #12]
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	685b      	ldr	r3, [r3, #4]
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	68ba      	ldr	r2, [r7, #8]
 8014990:	429a      	cmp	r2, r3
 8014992:	d2f6      	bcs.n	8014982 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	685a      	ldr	r2, [r3, #4]
 8014998:	683b      	ldr	r3, [r7, #0]
 801499a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801499c:	683b      	ldr	r3, [r7, #0]
 801499e:	685b      	ldr	r3, [r3, #4]
 80149a0:	683a      	ldr	r2, [r7, #0]
 80149a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80149a4:	683b      	ldr	r3, [r7, #0]
 80149a6:	68fa      	ldr	r2, [r7, #12]
 80149a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	683a      	ldr	r2, [r7, #0]
 80149ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80149b0:	683b      	ldr	r3, [r7, #0]
 80149b2:	687a      	ldr	r2, [r7, #4]
 80149b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	681b      	ldr	r3, [r3, #0]
 80149ba:	1c5a      	adds	r2, r3, #1
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	601a      	str	r2, [r3, #0]
}
 80149c0:	bf00      	nop
 80149c2:	3714      	adds	r7, #20
 80149c4:	46bd      	mov	sp, r7
 80149c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ca:	4770      	bx	lr

080149cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80149cc:	b480      	push	{r7}
 80149ce:	b085      	sub	sp, #20
 80149d0:	af00      	add	r7, sp, #0
 80149d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	691b      	ldr	r3, [r3, #16]
 80149d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	685b      	ldr	r3, [r3, #4]
 80149de:	687a      	ldr	r2, [r7, #4]
 80149e0:	6892      	ldr	r2, [r2, #8]
 80149e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	689b      	ldr	r3, [r3, #8]
 80149e8:	687a      	ldr	r2, [r7, #4]
 80149ea:	6852      	ldr	r2, [r2, #4]
 80149ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	685b      	ldr	r3, [r3, #4]
 80149f2:	687a      	ldr	r2, [r7, #4]
 80149f4:	429a      	cmp	r2, r3
 80149f6:	d103      	bne.n	8014a00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	689a      	ldr	r2, [r3, #8]
 80149fc:	68fb      	ldr	r3, [r7, #12]
 80149fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	2200      	movs	r2, #0
 8014a04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	681b      	ldr	r3, [r3, #0]
 8014a0a:	1e5a      	subs	r2, r3, #1
 8014a0c:	68fb      	ldr	r3, [r7, #12]
 8014a0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014a10:	68fb      	ldr	r3, [r7, #12]
 8014a12:	681b      	ldr	r3, [r3, #0]
}
 8014a14:	4618      	mov	r0, r3
 8014a16:	3714      	adds	r7, #20
 8014a18:	46bd      	mov	sp, r7
 8014a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a1e:	4770      	bx	lr

08014a20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014a20:	b580      	push	{r7, lr}
 8014a22:	b084      	sub	sp, #16
 8014a24:	af00      	add	r7, sp, #0
 8014a26:	6078      	str	r0, [r7, #4]
 8014a28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d10b      	bne.n	8014a4c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a38:	f383 8811 	msr	BASEPRI, r3
 8014a3c:	f3bf 8f6f 	isb	sy
 8014a40:	f3bf 8f4f 	dsb	sy
 8014a44:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014a46:	bf00      	nop
 8014a48:	bf00      	nop
 8014a4a:	e7fd      	b.n	8014a48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014a4c:	f002 fd34 	bl	80174b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	681a      	ldr	r2, [r3, #0]
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a58:	68f9      	ldr	r1, [r7, #12]
 8014a5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014a5c:	fb01 f303 	mul.w	r3, r1, r3
 8014a60:	441a      	add	r2, r3
 8014a62:	68fb      	ldr	r3, [r7, #12]
 8014a64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	2200      	movs	r2, #0
 8014a6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014a6c:	68fb      	ldr	r3, [r7, #12]
 8014a6e:	681a      	ldr	r2, [r3, #0]
 8014a70:	68fb      	ldr	r3, [r7, #12]
 8014a72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	681a      	ldr	r2, [r3, #0]
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a7c:	3b01      	subs	r3, #1
 8014a7e:	68f9      	ldr	r1, [r7, #12]
 8014a80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014a82:	fb01 f303 	mul.w	r3, r1, r3
 8014a86:	441a      	add	r2, r3
 8014a88:	68fb      	ldr	r3, [r7, #12]
 8014a8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	22ff      	movs	r2, #255	@ 0xff
 8014a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	22ff      	movs	r2, #255	@ 0xff
 8014a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d114      	bne.n	8014acc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014aa2:	68fb      	ldr	r3, [r7, #12]
 8014aa4:	691b      	ldr	r3, [r3, #16]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d01a      	beq.n	8014ae0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014aaa:	68fb      	ldr	r3, [r7, #12]
 8014aac:	3310      	adds	r3, #16
 8014aae:	4618      	mov	r0, r3
 8014ab0:	f001 fcd2 	bl	8016458 <xTaskRemoveFromEventList>
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d012      	beq.n	8014ae0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014aba:	4b0d      	ldr	r3, [pc, #52]	@ (8014af0 <xQueueGenericReset+0xd0>)
 8014abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ac0:	601a      	str	r2, [r3, #0]
 8014ac2:	f3bf 8f4f 	dsb	sy
 8014ac6:	f3bf 8f6f 	isb	sy
 8014aca:	e009      	b.n	8014ae0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	3310      	adds	r3, #16
 8014ad0:	4618      	mov	r0, r3
 8014ad2:	f7ff fef1 	bl	80148b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014ad6:	68fb      	ldr	r3, [r7, #12]
 8014ad8:	3324      	adds	r3, #36	@ 0x24
 8014ada:	4618      	mov	r0, r3
 8014adc:	f7ff feec 	bl	80148b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014ae0:	f002 fd1c 	bl	801751c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014ae4:	2301      	movs	r3, #1
}
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	3710      	adds	r7, #16
 8014aea:	46bd      	mov	sp, r7
 8014aec:	bd80      	pop	{r7, pc}
 8014aee:	bf00      	nop
 8014af0:	e000ed04 	.word	0xe000ed04

08014af4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014af4:	b580      	push	{r7, lr}
 8014af6:	b08e      	sub	sp, #56	@ 0x38
 8014af8:	af02      	add	r7, sp, #8
 8014afa:	60f8      	str	r0, [r7, #12]
 8014afc:	60b9      	str	r1, [r7, #8]
 8014afe:	607a      	str	r2, [r7, #4]
 8014b00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d10b      	bne.n	8014b20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8014b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b0c:	f383 8811 	msr	BASEPRI, r3
 8014b10:	f3bf 8f6f 	isb	sy
 8014b14:	f3bf 8f4f 	dsb	sy
 8014b18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014b1a:	bf00      	nop
 8014b1c:	bf00      	nop
 8014b1e:	e7fd      	b.n	8014b1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014b20:	683b      	ldr	r3, [r7, #0]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d10b      	bne.n	8014b3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8014b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b2a:	f383 8811 	msr	BASEPRI, r3
 8014b2e:	f3bf 8f6f 	isb	sy
 8014b32:	f3bf 8f4f 	dsb	sy
 8014b36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014b38:	bf00      	nop
 8014b3a:	bf00      	nop
 8014b3c:	e7fd      	b.n	8014b3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d002      	beq.n	8014b4a <xQueueGenericCreateStatic+0x56>
 8014b44:	68bb      	ldr	r3, [r7, #8]
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d001      	beq.n	8014b4e <xQueueGenericCreateStatic+0x5a>
 8014b4a:	2301      	movs	r3, #1
 8014b4c:	e000      	b.n	8014b50 <xQueueGenericCreateStatic+0x5c>
 8014b4e:	2300      	movs	r3, #0
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d10b      	bne.n	8014b6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b58:	f383 8811 	msr	BASEPRI, r3
 8014b5c:	f3bf 8f6f 	isb	sy
 8014b60:	f3bf 8f4f 	dsb	sy
 8014b64:	623b      	str	r3, [r7, #32]
}
 8014b66:	bf00      	nop
 8014b68:	bf00      	nop
 8014b6a:	e7fd      	b.n	8014b68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d102      	bne.n	8014b78 <xQueueGenericCreateStatic+0x84>
 8014b72:	68bb      	ldr	r3, [r7, #8]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d101      	bne.n	8014b7c <xQueueGenericCreateStatic+0x88>
 8014b78:	2301      	movs	r3, #1
 8014b7a:	e000      	b.n	8014b7e <xQueueGenericCreateStatic+0x8a>
 8014b7c:	2300      	movs	r3, #0
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d10b      	bne.n	8014b9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b86:	f383 8811 	msr	BASEPRI, r3
 8014b8a:	f3bf 8f6f 	isb	sy
 8014b8e:	f3bf 8f4f 	dsb	sy
 8014b92:	61fb      	str	r3, [r7, #28]
}
 8014b94:	bf00      	nop
 8014b96:	bf00      	nop
 8014b98:	e7fd      	b.n	8014b96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014b9a:	2350      	movs	r3, #80	@ 0x50
 8014b9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014b9e:	697b      	ldr	r3, [r7, #20]
 8014ba0:	2b50      	cmp	r3, #80	@ 0x50
 8014ba2:	d00b      	beq.n	8014bbc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8014ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ba8:	f383 8811 	msr	BASEPRI, r3
 8014bac:	f3bf 8f6f 	isb	sy
 8014bb0:	f3bf 8f4f 	dsb	sy
 8014bb4:	61bb      	str	r3, [r7, #24]
}
 8014bb6:	bf00      	nop
 8014bb8:	bf00      	nop
 8014bba:	e7fd      	b.n	8014bb8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014bbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014bbe:	683b      	ldr	r3, [r7, #0]
 8014bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8014bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d00d      	beq.n	8014be4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bca:	2201      	movs	r2, #1
 8014bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014bd0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8014bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bd6:	9300      	str	r3, [sp, #0]
 8014bd8:	4613      	mov	r3, r2
 8014bda:	687a      	ldr	r2, [r7, #4]
 8014bdc:	68b9      	ldr	r1, [r7, #8]
 8014bde:	68f8      	ldr	r0, [r7, #12]
 8014be0:	f000 f840 	bl	8014c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8014be6:	4618      	mov	r0, r3
 8014be8:	3730      	adds	r7, #48	@ 0x30
 8014bea:	46bd      	mov	sp, r7
 8014bec:	bd80      	pop	{r7, pc}

08014bee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014bee:	b580      	push	{r7, lr}
 8014bf0:	b08a      	sub	sp, #40	@ 0x28
 8014bf2:	af02      	add	r7, sp, #8
 8014bf4:	60f8      	str	r0, [r7, #12]
 8014bf6:	60b9      	str	r1, [r7, #8]
 8014bf8:	4613      	mov	r3, r2
 8014bfa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d10b      	bne.n	8014c1a <xQueueGenericCreate+0x2c>
	__asm volatile
 8014c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c06:	f383 8811 	msr	BASEPRI, r3
 8014c0a:	f3bf 8f6f 	isb	sy
 8014c0e:	f3bf 8f4f 	dsb	sy
 8014c12:	613b      	str	r3, [r7, #16]
}
 8014c14:	bf00      	nop
 8014c16:	bf00      	nop
 8014c18:	e7fd      	b.n	8014c16 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	68ba      	ldr	r2, [r7, #8]
 8014c1e:	fb02 f303 	mul.w	r3, r2, r3
 8014c22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014c24:	69fb      	ldr	r3, [r7, #28]
 8014c26:	3350      	adds	r3, #80	@ 0x50
 8014c28:	4618      	mov	r0, r3
 8014c2a:	f002 fd67 	bl	80176fc <pvPortMalloc>
 8014c2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014c30:	69bb      	ldr	r3, [r7, #24]
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d011      	beq.n	8014c5a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014c36:	69bb      	ldr	r3, [r7, #24]
 8014c38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014c3a:	697b      	ldr	r3, [r7, #20]
 8014c3c:	3350      	adds	r3, #80	@ 0x50
 8014c3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014c40:	69bb      	ldr	r3, [r7, #24]
 8014c42:	2200      	movs	r2, #0
 8014c44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014c48:	79fa      	ldrb	r2, [r7, #7]
 8014c4a:	69bb      	ldr	r3, [r7, #24]
 8014c4c:	9300      	str	r3, [sp, #0]
 8014c4e:	4613      	mov	r3, r2
 8014c50:	697a      	ldr	r2, [r7, #20]
 8014c52:	68b9      	ldr	r1, [r7, #8]
 8014c54:	68f8      	ldr	r0, [r7, #12]
 8014c56:	f000 f805 	bl	8014c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	3720      	adds	r7, #32
 8014c60:	46bd      	mov	sp, r7
 8014c62:	bd80      	pop	{r7, pc}

08014c64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014c64:	b580      	push	{r7, lr}
 8014c66:	b084      	sub	sp, #16
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	60f8      	str	r0, [r7, #12]
 8014c6c:	60b9      	str	r1, [r7, #8]
 8014c6e:	607a      	str	r2, [r7, #4]
 8014c70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014c72:	68bb      	ldr	r3, [r7, #8]
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d103      	bne.n	8014c80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014c78:	69bb      	ldr	r3, [r7, #24]
 8014c7a:	69ba      	ldr	r2, [r7, #24]
 8014c7c:	601a      	str	r2, [r3, #0]
 8014c7e:	e002      	b.n	8014c86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014c80:	69bb      	ldr	r3, [r7, #24]
 8014c82:	687a      	ldr	r2, [r7, #4]
 8014c84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014c86:	69bb      	ldr	r3, [r7, #24]
 8014c88:	68fa      	ldr	r2, [r7, #12]
 8014c8a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014c8c:	69bb      	ldr	r3, [r7, #24]
 8014c8e:	68ba      	ldr	r2, [r7, #8]
 8014c90:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014c92:	2101      	movs	r1, #1
 8014c94:	69b8      	ldr	r0, [r7, #24]
 8014c96:	f7ff fec3 	bl	8014a20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8014c9a:	69bb      	ldr	r3, [r7, #24]
 8014c9c:	78fa      	ldrb	r2, [r7, #3]
 8014c9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014ca2:	bf00      	nop
 8014ca4:	3710      	adds	r7, #16
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	bd80      	pop	{r7, pc}

08014caa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8014caa:	b580      	push	{r7, lr}
 8014cac:	b08a      	sub	sp, #40	@ 0x28
 8014cae:	af02      	add	r7, sp, #8
 8014cb0:	60f8      	str	r0, [r7, #12]
 8014cb2:	60b9      	str	r1, [r7, #8]
 8014cb4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d10b      	bne.n	8014cd4 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8014cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cc0:	f383 8811 	msr	BASEPRI, r3
 8014cc4:	f3bf 8f6f 	isb	sy
 8014cc8:	f3bf 8f4f 	dsb	sy
 8014ccc:	61bb      	str	r3, [r7, #24]
}
 8014cce:	bf00      	nop
 8014cd0:	bf00      	nop
 8014cd2:	e7fd      	b.n	8014cd0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8014cd4:	68ba      	ldr	r2, [r7, #8]
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	429a      	cmp	r2, r3
 8014cda:	d90b      	bls.n	8014cf4 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8014cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ce0:	f383 8811 	msr	BASEPRI, r3
 8014ce4:	f3bf 8f6f 	isb	sy
 8014ce8:	f3bf 8f4f 	dsb	sy
 8014cec:	617b      	str	r3, [r7, #20]
}
 8014cee:	bf00      	nop
 8014cf0:	bf00      	nop
 8014cf2:	e7fd      	b.n	8014cf0 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8014cf4:	2302      	movs	r3, #2
 8014cf6:	9300      	str	r3, [sp, #0]
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	2200      	movs	r2, #0
 8014cfc:	2100      	movs	r1, #0
 8014cfe:	68f8      	ldr	r0, [r7, #12]
 8014d00:	f7ff fef8 	bl	8014af4 <xQueueGenericCreateStatic>
 8014d04:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8014d06:	69fb      	ldr	r3, [r7, #28]
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d002      	beq.n	8014d12 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8014d0c:	69fb      	ldr	r3, [r7, #28]
 8014d0e:	68ba      	ldr	r2, [r7, #8]
 8014d10:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8014d12:	69fb      	ldr	r3, [r7, #28]
	}
 8014d14:	4618      	mov	r0, r3
 8014d16:	3720      	adds	r7, #32
 8014d18:	46bd      	mov	sp, r7
 8014d1a:	bd80      	pop	{r7, pc}

08014d1c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	b086      	sub	sp, #24
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	6078      	str	r0, [r7, #4]
 8014d24:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d10b      	bne.n	8014d44 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8014d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d30:	f383 8811 	msr	BASEPRI, r3
 8014d34:	f3bf 8f6f 	isb	sy
 8014d38:	f3bf 8f4f 	dsb	sy
 8014d3c:	613b      	str	r3, [r7, #16]
}
 8014d3e:	bf00      	nop
 8014d40:	bf00      	nop
 8014d42:	e7fd      	b.n	8014d40 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8014d44:	683a      	ldr	r2, [r7, #0]
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	429a      	cmp	r2, r3
 8014d4a:	d90b      	bls.n	8014d64 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8014d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d50:	f383 8811 	msr	BASEPRI, r3
 8014d54:	f3bf 8f6f 	isb	sy
 8014d58:	f3bf 8f4f 	dsb	sy
 8014d5c:	60fb      	str	r3, [r7, #12]
}
 8014d5e:	bf00      	nop
 8014d60:	bf00      	nop
 8014d62:	e7fd      	b.n	8014d60 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8014d64:	2202      	movs	r2, #2
 8014d66:	2100      	movs	r1, #0
 8014d68:	6878      	ldr	r0, [r7, #4]
 8014d6a:	f7ff ff40 	bl	8014bee <xQueueGenericCreate>
 8014d6e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8014d70:	697b      	ldr	r3, [r7, #20]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d002      	beq.n	8014d7c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8014d76:	697b      	ldr	r3, [r7, #20]
 8014d78:	683a      	ldr	r2, [r7, #0]
 8014d7a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8014d7c:	697b      	ldr	r3, [r7, #20]
	}
 8014d7e:	4618      	mov	r0, r3
 8014d80:	3718      	adds	r7, #24
 8014d82:	46bd      	mov	sp, r7
 8014d84:	bd80      	pop	{r7, pc}
	...

08014d88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014d88:	b580      	push	{r7, lr}
 8014d8a:	b08e      	sub	sp, #56	@ 0x38
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	60f8      	str	r0, [r7, #12]
 8014d90:	60b9      	str	r1, [r7, #8]
 8014d92:	607a      	str	r2, [r7, #4]
 8014d94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014d96:	2300      	movs	r3, #0
 8014d98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d10b      	bne.n	8014dbc <xQueueGenericSend+0x34>
	__asm volatile
 8014da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014da8:	f383 8811 	msr	BASEPRI, r3
 8014dac:	f3bf 8f6f 	isb	sy
 8014db0:	f3bf 8f4f 	dsb	sy
 8014db4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014db6:	bf00      	nop
 8014db8:	bf00      	nop
 8014dba:	e7fd      	b.n	8014db8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014dbc:	68bb      	ldr	r3, [r7, #8]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d103      	bne.n	8014dca <xQueueGenericSend+0x42>
 8014dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d101      	bne.n	8014dce <xQueueGenericSend+0x46>
 8014dca:	2301      	movs	r3, #1
 8014dcc:	e000      	b.n	8014dd0 <xQueueGenericSend+0x48>
 8014dce:	2300      	movs	r3, #0
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d10b      	bne.n	8014dec <xQueueGenericSend+0x64>
	__asm volatile
 8014dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014dd8:	f383 8811 	msr	BASEPRI, r3
 8014ddc:	f3bf 8f6f 	isb	sy
 8014de0:	f3bf 8f4f 	dsb	sy
 8014de4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014de6:	bf00      	nop
 8014de8:	bf00      	nop
 8014dea:	e7fd      	b.n	8014de8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014dec:	683b      	ldr	r3, [r7, #0]
 8014dee:	2b02      	cmp	r3, #2
 8014df0:	d103      	bne.n	8014dfa <xQueueGenericSend+0x72>
 8014df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014df6:	2b01      	cmp	r3, #1
 8014df8:	d101      	bne.n	8014dfe <xQueueGenericSend+0x76>
 8014dfa:	2301      	movs	r3, #1
 8014dfc:	e000      	b.n	8014e00 <xQueueGenericSend+0x78>
 8014dfe:	2300      	movs	r3, #0
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d10b      	bne.n	8014e1c <xQueueGenericSend+0x94>
	__asm volatile
 8014e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e08:	f383 8811 	msr	BASEPRI, r3
 8014e0c:	f3bf 8f6f 	isb	sy
 8014e10:	f3bf 8f4f 	dsb	sy
 8014e14:	623b      	str	r3, [r7, #32]
}
 8014e16:	bf00      	nop
 8014e18:	bf00      	nop
 8014e1a:	e7fd      	b.n	8014e18 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014e1c:	f001 fcdc 	bl	80167d8 <xTaskGetSchedulerState>
 8014e20:	4603      	mov	r3, r0
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d102      	bne.n	8014e2c <xQueueGenericSend+0xa4>
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d101      	bne.n	8014e30 <xQueueGenericSend+0xa8>
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	e000      	b.n	8014e32 <xQueueGenericSend+0xaa>
 8014e30:	2300      	movs	r3, #0
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d10b      	bne.n	8014e4e <xQueueGenericSend+0xc6>
	__asm volatile
 8014e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e3a:	f383 8811 	msr	BASEPRI, r3
 8014e3e:	f3bf 8f6f 	isb	sy
 8014e42:	f3bf 8f4f 	dsb	sy
 8014e46:	61fb      	str	r3, [r7, #28]
}
 8014e48:	bf00      	nop
 8014e4a:	bf00      	nop
 8014e4c:	e7fd      	b.n	8014e4a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014e4e:	f002 fb33 	bl	80174b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014e5a:	429a      	cmp	r2, r3
 8014e5c:	d302      	bcc.n	8014e64 <xQueueGenericSend+0xdc>
 8014e5e:	683b      	ldr	r3, [r7, #0]
 8014e60:	2b02      	cmp	r3, #2
 8014e62:	d129      	bne.n	8014eb8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014e64:	683a      	ldr	r2, [r7, #0]
 8014e66:	68b9      	ldr	r1, [r7, #8]
 8014e68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014e6a:	f000 fc6d 	bl	8015748 <prvCopyDataToQueue>
 8014e6e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d010      	beq.n	8014e9a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e7a:	3324      	adds	r3, #36	@ 0x24
 8014e7c:	4618      	mov	r0, r3
 8014e7e:	f001 faeb 	bl	8016458 <xTaskRemoveFromEventList>
 8014e82:	4603      	mov	r3, r0
 8014e84:	2b00      	cmp	r3, #0
 8014e86:	d013      	beq.n	8014eb0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014e88:	4b3f      	ldr	r3, [pc, #252]	@ (8014f88 <xQueueGenericSend+0x200>)
 8014e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014e8e:	601a      	str	r2, [r3, #0]
 8014e90:	f3bf 8f4f 	dsb	sy
 8014e94:	f3bf 8f6f 	isb	sy
 8014e98:	e00a      	b.n	8014eb0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d007      	beq.n	8014eb0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014ea0:	4b39      	ldr	r3, [pc, #228]	@ (8014f88 <xQueueGenericSend+0x200>)
 8014ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ea6:	601a      	str	r2, [r3, #0]
 8014ea8:	f3bf 8f4f 	dsb	sy
 8014eac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014eb0:	f002 fb34 	bl	801751c <vPortExitCritical>
				return pdPASS;
 8014eb4:	2301      	movs	r3, #1
 8014eb6:	e063      	b.n	8014f80 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d103      	bne.n	8014ec6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014ebe:	f002 fb2d 	bl	801751c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014ec2:	2300      	movs	r3, #0
 8014ec4:	e05c      	b.n	8014f80 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d106      	bne.n	8014eda <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014ecc:	f107 0314 	add.w	r3, r7, #20
 8014ed0:	4618      	mov	r0, r3
 8014ed2:	f001 fb25 	bl	8016520 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014ed6:	2301      	movs	r3, #1
 8014ed8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014eda:	f002 fb1f 	bl	801751c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014ede:	f001 f883 	bl	8015fe8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014ee2:	f002 fae9 	bl	80174b8 <vPortEnterCritical>
 8014ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ee8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014eec:	b25b      	sxtb	r3, r3
 8014eee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014ef2:	d103      	bne.n	8014efc <xQueueGenericSend+0x174>
 8014ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014efe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014f02:	b25b      	sxtb	r3, r3
 8014f04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014f08:	d103      	bne.n	8014f12 <xQueueGenericSend+0x18a>
 8014f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f0c:	2200      	movs	r2, #0
 8014f0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014f12:	f002 fb03 	bl	801751c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014f16:	1d3a      	adds	r2, r7, #4
 8014f18:	f107 0314 	add.w	r3, r7, #20
 8014f1c:	4611      	mov	r1, r2
 8014f1e:	4618      	mov	r0, r3
 8014f20:	f001 fb14 	bl	801654c <xTaskCheckForTimeOut>
 8014f24:	4603      	mov	r3, r0
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d124      	bne.n	8014f74 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014f2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014f2c:	f000 fd04 	bl	8015938 <prvIsQueueFull>
 8014f30:	4603      	mov	r3, r0
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d018      	beq.n	8014f68 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f38:	3310      	adds	r3, #16
 8014f3a:	687a      	ldr	r2, [r7, #4]
 8014f3c:	4611      	mov	r1, r2
 8014f3e:	4618      	mov	r0, r3
 8014f40:	f001 fa38 	bl	80163b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014f44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014f46:	f000 fc8f 	bl	8015868 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014f4a:	f001 f85b 	bl	8016004 <xTaskResumeAll>
 8014f4e:	4603      	mov	r3, r0
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	f47f af7c 	bne.w	8014e4e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8014f56:	4b0c      	ldr	r3, [pc, #48]	@ (8014f88 <xQueueGenericSend+0x200>)
 8014f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f5c:	601a      	str	r2, [r3, #0]
 8014f5e:	f3bf 8f4f 	dsb	sy
 8014f62:	f3bf 8f6f 	isb	sy
 8014f66:	e772      	b.n	8014e4e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014f68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014f6a:	f000 fc7d 	bl	8015868 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014f6e:	f001 f849 	bl	8016004 <xTaskResumeAll>
 8014f72:	e76c      	b.n	8014e4e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014f74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014f76:	f000 fc77 	bl	8015868 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014f7a:	f001 f843 	bl	8016004 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014f7e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014f80:	4618      	mov	r0, r3
 8014f82:	3738      	adds	r7, #56	@ 0x38
 8014f84:	46bd      	mov	sp, r7
 8014f86:	bd80      	pop	{r7, pc}
 8014f88:	e000ed04 	.word	0xe000ed04

08014f8c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014f8c:	b580      	push	{r7, lr}
 8014f8e:	b090      	sub	sp, #64	@ 0x40
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	60f8      	str	r0, [r7, #12]
 8014f94:	60b9      	str	r1, [r7, #8]
 8014f96:	607a      	str	r2, [r7, #4]
 8014f98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014f9a:	68fb      	ldr	r3, [r7, #12]
 8014f9c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8014f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d10b      	bne.n	8014fbc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8014fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fa8:	f383 8811 	msr	BASEPRI, r3
 8014fac:	f3bf 8f6f 	isb	sy
 8014fb0:	f3bf 8f4f 	dsb	sy
 8014fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014fb6:	bf00      	nop
 8014fb8:	bf00      	nop
 8014fba:	e7fd      	b.n	8014fb8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014fbc:	68bb      	ldr	r3, [r7, #8]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d103      	bne.n	8014fca <xQueueGenericSendFromISR+0x3e>
 8014fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	d101      	bne.n	8014fce <xQueueGenericSendFromISR+0x42>
 8014fca:	2301      	movs	r3, #1
 8014fcc:	e000      	b.n	8014fd0 <xQueueGenericSendFromISR+0x44>
 8014fce:	2300      	movs	r3, #0
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d10b      	bne.n	8014fec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8014fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fd8:	f383 8811 	msr	BASEPRI, r3
 8014fdc:	f3bf 8f6f 	isb	sy
 8014fe0:	f3bf 8f4f 	dsb	sy
 8014fe4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014fe6:	bf00      	nop
 8014fe8:	bf00      	nop
 8014fea:	e7fd      	b.n	8014fe8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014fec:	683b      	ldr	r3, [r7, #0]
 8014fee:	2b02      	cmp	r3, #2
 8014ff0:	d103      	bne.n	8014ffa <xQueueGenericSendFromISR+0x6e>
 8014ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ff6:	2b01      	cmp	r3, #1
 8014ff8:	d101      	bne.n	8014ffe <xQueueGenericSendFromISR+0x72>
 8014ffa:	2301      	movs	r3, #1
 8014ffc:	e000      	b.n	8015000 <xQueueGenericSendFromISR+0x74>
 8014ffe:	2300      	movs	r3, #0
 8015000:	2b00      	cmp	r3, #0
 8015002:	d10b      	bne.n	801501c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8015004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015008:	f383 8811 	msr	BASEPRI, r3
 801500c:	f3bf 8f6f 	isb	sy
 8015010:	f3bf 8f4f 	dsb	sy
 8015014:	623b      	str	r3, [r7, #32]
}
 8015016:	bf00      	nop
 8015018:	bf00      	nop
 801501a:	e7fd      	b.n	8015018 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801501c:	f002 fb2c 	bl	8017678 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015020:	f3ef 8211 	mrs	r2, BASEPRI
 8015024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015028:	f383 8811 	msr	BASEPRI, r3
 801502c:	f3bf 8f6f 	isb	sy
 8015030:	f3bf 8f4f 	dsb	sy
 8015034:	61fa      	str	r2, [r7, #28]
 8015036:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015038:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801503a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801503c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801503e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015044:	429a      	cmp	r2, r3
 8015046:	d302      	bcc.n	801504e <xQueueGenericSendFromISR+0xc2>
 8015048:	683b      	ldr	r3, [r7, #0]
 801504a:	2b02      	cmp	r3, #2
 801504c:	d12f      	bne.n	80150ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801504e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015050:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015054:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801505a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801505c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801505e:	683a      	ldr	r2, [r7, #0]
 8015060:	68b9      	ldr	r1, [r7, #8]
 8015062:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015064:	f000 fb70 	bl	8015748 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015068:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 801506c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015070:	d112      	bne.n	8015098 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015076:	2b00      	cmp	r3, #0
 8015078:	d016      	beq.n	80150a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801507a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801507c:	3324      	adds	r3, #36	@ 0x24
 801507e:	4618      	mov	r0, r3
 8015080:	f001 f9ea 	bl	8016458 <xTaskRemoveFromEventList>
 8015084:	4603      	mov	r3, r0
 8015086:	2b00      	cmp	r3, #0
 8015088:	d00e      	beq.n	80150a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d00b      	beq.n	80150a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	2201      	movs	r2, #1
 8015094:	601a      	str	r2, [r3, #0]
 8015096:	e007      	b.n	80150a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015098:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801509c:	3301      	adds	r3, #1
 801509e:	b2db      	uxtb	r3, r3
 80150a0:	b25a      	sxtb	r2, r3
 80150a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80150a8:	2301      	movs	r3, #1
 80150aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80150ac:	e001      	b.n	80150b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80150ae:	2300      	movs	r3, #0
 80150b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80150b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80150b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80150b6:	697b      	ldr	r3, [r7, #20]
 80150b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80150bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80150be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80150c0:	4618      	mov	r0, r3
 80150c2:	3740      	adds	r7, #64	@ 0x40
 80150c4:	46bd      	mov	sp, r7
 80150c6:	bd80      	pop	{r7, pc}

080150c8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80150c8:	b580      	push	{r7, lr}
 80150ca:	b08e      	sub	sp, #56	@ 0x38
 80150cc:	af00      	add	r7, sp, #0
 80150ce:	6078      	str	r0, [r7, #4]
 80150d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80150d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d10b      	bne.n	80150f4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80150dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150e0:	f383 8811 	msr	BASEPRI, r3
 80150e4:	f3bf 8f6f 	isb	sy
 80150e8:	f3bf 8f4f 	dsb	sy
 80150ec:	623b      	str	r3, [r7, #32]
}
 80150ee:	bf00      	nop
 80150f0:	bf00      	nop
 80150f2:	e7fd      	b.n	80150f0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80150f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d00b      	beq.n	8015114 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80150fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015100:	f383 8811 	msr	BASEPRI, r3
 8015104:	f3bf 8f6f 	isb	sy
 8015108:	f3bf 8f4f 	dsb	sy
 801510c:	61fb      	str	r3, [r7, #28]
}
 801510e:	bf00      	nop
 8015110:	bf00      	nop
 8015112:	e7fd      	b.n	8015110 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8015114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015116:	681b      	ldr	r3, [r3, #0]
 8015118:	2b00      	cmp	r3, #0
 801511a:	d103      	bne.n	8015124 <xQueueGiveFromISR+0x5c>
 801511c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801511e:	689b      	ldr	r3, [r3, #8]
 8015120:	2b00      	cmp	r3, #0
 8015122:	d101      	bne.n	8015128 <xQueueGiveFromISR+0x60>
 8015124:	2301      	movs	r3, #1
 8015126:	e000      	b.n	801512a <xQueueGiveFromISR+0x62>
 8015128:	2300      	movs	r3, #0
 801512a:	2b00      	cmp	r3, #0
 801512c:	d10b      	bne.n	8015146 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015132:	f383 8811 	msr	BASEPRI, r3
 8015136:	f3bf 8f6f 	isb	sy
 801513a:	f3bf 8f4f 	dsb	sy
 801513e:	61bb      	str	r3, [r7, #24]
}
 8015140:	bf00      	nop
 8015142:	bf00      	nop
 8015144:	e7fd      	b.n	8015142 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015146:	f002 fa97 	bl	8017678 <vPortValidateInterruptPriority>
	__asm volatile
 801514a:	f3ef 8211 	mrs	r2, BASEPRI
 801514e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015152:	f383 8811 	msr	BASEPRI, r3
 8015156:	f3bf 8f6f 	isb	sy
 801515a:	f3bf 8f4f 	dsb	sy
 801515e:	617a      	str	r2, [r7, #20]
 8015160:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8015162:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015164:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801516a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801516c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801516e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015170:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015172:	429a      	cmp	r2, r3
 8015174:	d22b      	bcs.n	80151ce <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801517c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015182:	1c5a      	adds	r2, r3, #1
 8015184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015186:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015188:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801518c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015190:	d112      	bne.n	80151b8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015196:	2b00      	cmp	r3, #0
 8015198:	d016      	beq.n	80151c8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801519a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801519c:	3324      	adds	r3, #36	@ 0x24
 801519e:	4618      	mov	r0, r3
 80151a0:	f001 f95a 	bl	8016458 <xTaskRemoveFromEventList>
 80151a4:	4603      	mov	r3, r0
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d00e      	beq.n	80151c8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80151aa:	683b      	ldr	r3, [r7, #0]
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d00b      	beq.n	80151c8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80151b0:	683b      	ldr	r3, [r7, #0]
 80151b2:	2201      	movs	r2, #1
 80151b4:	601a      	str	r2, [r3, #0]
 80151b6:	e007      	b.n	80151c8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80151b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80151bc:	3301      	adds	r3, #1
 80151be:	b2db      	uxtb	r3, r3
 80151c0:	b25a      	sxtb	r2, r3
 80151c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80151c8:	2301      	movs	r3, #1
 80151ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80151cc:	e001      	b.n	80151d2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80151ce:	2300      	movs	r3, #0
 80151d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80151d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151d4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	f383 8811 	msr	BASEPRI, r3
}
 80151dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80151de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80151e0:	4618      	mov	r0, r3
 80151e2:	3738      	adds	r7, #56	@ 0x38
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bd80      	pop	{r7, pc}

080151e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80151e8:	b580      	push	{r7, lr}
 80151ea:	b08c      	sub	sp, #48	@ 0x30
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	60f8      	str	r0, [r7, #12]
 80151f0:	60b9      	str	r1, [r7, #8]
 80151f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80151f4:	2300      	movs	r3, #0
 80151f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80151f8:	68fb      	ldr	r3, [r7, #12]
 80151fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80151fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d10b      	bne.n	801521a <xQueueReceive+0x32>
	__asm volatile
 8015202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015206:	f383 8811 	msr	BASEPRI, r3
 801520a:	f3bf 8f6f 	isb	sy
 801520e:	f3bf 8f4f 	dsb	sy
 8015212:	623b      	str	r3, [r7, #32]
}
 8015214:	bf00      	nop
 8015216:	bf00      	nop
 8015218:	e7fd      	b.n	8015216 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801521a:	68bb      	ldr	r3, [r7, #8]
 801521c:	2b00      	cmp	r3, #0
 801521e:	d103      	bne.n	8015228 <xQueueReceive+0x40>
 8015220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015224:	2b00      	cmp	r3, #0
 8015226:	d101      	bne.n	801522c <xQueueReceive+0x44>
 8015228:	2301      	movs	r3, #1
 801522a:	e000      	b.n	801522e <xQueueReceive+0x46>
 801522c:	2300      	movs	r3, #0
 801522e:	2b00      	cmp	r3, #0
 8015230:	d10b      	bne.n	801524a <xQueueReceive+0x62>
	__asm volatile
 8015232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015236:	f383 8811 	msr	BASEPRI, r3
 801523a:	f3bf 8f6f 	isb	sy
 801523e:	f3bf 8f4f 	dsb	sy
 8015242:	61fb      	str	r3, [r7, #28]
}
 8015244:	bf00      	nop
 8015246:	bf00      	nop
 8015248:	e7fd      	b.n	8015246 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801524a:	f001 fac5 	bl	80167d8 <xTaskGetSchedulerState>
 801524e:	4603      	mov	r3, r0
 8015250:	2b00      	cmp	r3, #0
 8015252:	d102      	bne.n	801525a <xQueueReceive+0x72>
 8015254:	687b      	ldr	r3, [r7, #4]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d101      	bne.n	801525e <xQueueReceive+0x76>
 801525a:	2301      	movs	r3, #1
 801525c:	e000      	b.n	8015260 <xQueueReceive+0x78>
 801525e:	2300      	movs	r3, #0
 8015260:	2b00      	cmp	r3, #0
 8015262:	d10b      	bne.n	801527c <xQueueReceive+0x94>
	__asm volatile
 8015264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015268:	f383 8811 	msr	BASEPRI, r3
 801526c:	f3bf 8f6f 	isb	sy
 8015270:	f3bf 8f4f 	dsb	sy
 8015274:	61bb      	str	r3, [r7, #24]
}
 8015276:	bf00      	nop
 8015278:	bf00      	nop
 801527a:	e7fd      	b.n	8015278 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801527c:	f002 f91c 	bl	80174b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015284:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015288:	2b00      	cmp	r3, #0
 801528a:	d01f      	beq.n	80152cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801528c:	68b9      	ldr	r1, [r7, #8]
 801528e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015290:	f000 fac4 	bl	801581c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015296:	1e5a      	subs	r2, r3, #1
 8015298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801529a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801529c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801529e:	691b      	ldr	r3, [r3, #16]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d00f      	beq.n	80152c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80152a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152a6:	3310      	adds	r3, #16
 80152a8:	4618      	mov	r0, r3
 80152aa:	f001 f8d5 	bl	8016458 <xTaskRemoveFromEventList>
 80152ae:	4603      	mov	r3, r0
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d007      	beq.n	80152c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80152b4:	4b3c      	ldr	r3, [pc, #240]	@ (80153a8 <xQueueReceive+0x1c0>)
 80152b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152ba:	601a      	str	r2, [r3, #0]
 80152bc:	f3bf 8f4f 	dsb	sy
 80152c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80152c4:	f002 f92a 	bl	801751c <vPortExitCritical>
				return pdPASS;
 80152c8:	2301      	movs	r3, #1
 80152ca:	e069      	b.n	80153a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d103      	bne.n	80152da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80152d2:	f002 f923 	bl	801751c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80152d6:	2300      	movs	r3, #0
 80152d8:	e062      	b.n	80153a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80152da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d106      	bne.n	80152ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80152e0:	f107 0310 	add.w	r3, r7, #16
 80152e4:	4618      	mov	r0, r3
 80152e6:	f001 f91b 	bl	8016520 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80152ea:	2301      	movs	r3, #1
 80152ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80152ee:	f002 f915 	bl	801751c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80152f2:	f000 fe79 	bl	8015fe8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80152f6:	f002 f8df 	bl	80174b8 <vPortEnterCritical>
 80152fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015300:	b25b      	sxtb	r3, r3
 8015302:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015306:	d103      	bne.n	8015310 <xQueueReceive+0x128>
 8015308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801530a:	2200      	movs	r2, #0
 801530c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015312:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015316:	b25b      	sxtb	r3, r3
 8015318:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801531c:	d103      	bne.n	8015326 <xQueueReceive+0x13e>
 801531e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015320:	2200      	movs	r2, #0
 8015322:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015326:	f002 f8f9 	bl	801751c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801532a:	1d3a      	adds	r2, r7, #4
 801532c:	f107 0310 	add.w	r3, r7, #16
 8015330:	4611      	mov	r1, r2
 8015332:	4618      	mov	r0, r3
 8015334:	f001 f90a 	bl	801654c <xTaskCheckForTimeOut>
 8015338:	4603      	mov	r3, r0
 801533a:	2b00      	cmp	r3, #0
 801533c:	d123      	bne.n	8015386 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801533e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015340:	f000 fae4 	bl	801590c <prvIsQueueEmpty>
 8015344:	4603      	mov	r3, r0
 8015346:	2b00      	cmp	r3, #0
 8015348:	d017      	beq.n	801537a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801534a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801534c:	3324      	adds	r3, #36	@ 0x24
 801534e:	687a      	ldr	r2, [r7, #4]
 8015350:	4611      	mov	r1, r2
 8015352:	4618      	mov	r0, r3
 8015354:	f001 f82e 	bl	80163b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015358:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801535a:	f000 fa85 	bl	8015868 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801535e:	f000 fe51 	bl	8016004 <xTaskResumeAll>
 8015362:	4603      	mov	r3, r0
 8015364:	2b00      	cmp	r3, #0
 8015366:	d189      	bne.n	801527c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8015368:	4b0f      	ldr	r3, [pc, #60]	@ (80153a8 <xQueueReceive+0x1c0>)
 801536a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801536e:	601a      	str	r2, [r3, #0]
 8015370:	f3bf 8f4f 	dsb	sy
 8015374:	f3bf 8f6f 	isb	sy
 8015378:	e780      	b.n	801527c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801537a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801537c:	f000 fa74 	bl	8015868 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015380:	f000 fe40 	bl	8016004 <xTaskResumeAll>
 8015384:	e77a      	b.n	801527c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015386:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015388:	f000 fa6e 	bl	8015868 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801538c:	f000 fe3a 	bl	8016004 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015390:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015392:	f000 fabb 	bl	801590c <prvIsQueueEmpty>
 8015396:	4603      	mov	r3, r0
 8015398:	2b00      	cmp	r3, #0
 801539a:	f43f af6f 	beq.w	801527c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801539e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80153a0:	4618      	mov	r0, r3
 80153a2:	3730      	adds	r7, #48	@ 0x30
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd80      	pop	{r7, pc}
 80153a8:	e000ed04 	.word	0xe000ed04

080153ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80153ac:	b580      	push	{r7, lr}
 80153ae:	b08e      	sub	sp, #56	@ 0x38
 80153b0:	af00      	add	r7, sp, #0
 80153b2:	6078      	str	r0, [r7, #4]
 80153b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80153b6:	2300      	movs	r3, #0
 80153b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80153ba:	687b      	ldr	r3, [r7, #4]
 80153bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80153be:	2300      	movs	r3, #0
 80153c0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80153c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d10b      	bne.n	80153e0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80153c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153cc:	f383 8811 	msr	BASEPRI, r3
 80153d0:	f3bf 8f6f 	isb	sy
 80153d4:	f3bf 8f4f 	dsb	sy
 80153d8:	623b      	str	r3, [r7, #32]
}
 80153da:	bf00      	nop
 80153dc:	bf00      	nop
 80153de:	e7fd      	b.n	80153dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80153e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d00b      	beq.n	8015400 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80153e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153ec:	f383 8811 	msr	BASEPRI, r3
 80153f0:	f3bf 8f6f 	isb	sy
 80153f4:	f3bf 8f4f 	dsb	sy
 80153f8:	61fb      	str	r3, [r7, #28]
}
 80153fa:	bf00      	nop
 80153fc:	bf00      	nop
 80153fe:	e7fd      	b.n	80153fc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015400:	f001 f9ea 	bl	80167d8 <xTaskGetSchedulerState>
 8015404:	4603      	mov	r3, r0
 8015406:	2b00      	cmp	r3, #0
 8015408:	d102      	bne.n	8015410 <xQueueSemaphoreTake+0x64>
 801540a:	683b      	ldr	r3, [r7, #0]
 801540c:	2b00      	cmp	r3, #0
 801540e:	d101      	bne.n	8015414 <xQueueSemaphoreTake+0x68>
 8015410:	2301      	movs	r3, #1
 8015412:	e000      	b.n	8015416 <xQueueSemaphoreTake+0x6a>
 8015414:	2300      	movs	r3, #0
 8015416:	2b00      	cmp	r3, #0
 8015418:	d10b      	bne.n	8015432 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801541a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801541e:	f383 8811 	msr	BASEPRI, r3
 8015422:	f3bf 8f6f 	isb	sy
 8015426:	f3bf 8f4f 	dsb	sy
 801542a:	61bb      	str	r3, [r7, #24]
}
 801542c:	bf00      	nop
 801542e:	bf00      	nop
 8015430:	e7fd      	b.n	801542e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015432:	f002 f841 	bl	80174b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8015436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801543a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801543e:	2b00      	cmp	r3, #0
 8015440:	d024      	beq.n	801548c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8015442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015444:	1e5a      	subs	r2, r3, #1
 8015446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015448:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801544a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801544c:	681b      	ldr	r3, [r3, #0]
 801544e:	2b00      	cmp	r3, #0
 8015450:	d104      	bne.n	801545c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8015452:	f001 fb3b 	bl	8016acc <pvTaskIncrementMutexHeldCount>
 8015456:	4602      	mov	r2, r0
 8015458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801545a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801545c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801545e:	691b      	ldr	r3, [r3, #16]
 8015460:	2b00      	cmp	r3, #0
 8015462:	d00f      	beq.n	8015484 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015466:	3310      	adds	r3, #16
 8015468:	4618      	mov	r0, r3
 801546a:	f000 fff5 	bl	8016458 <xTaskRemoveFromEventList>
 801546e:	4603      	mov	r3, r0
 8015470:	2b00      	cmp	r3, #0
 8015472:	d007      	beq.n	8015484 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015474:	4b54      	ldr	r3, [pc, #336]	@ (80155c8 <xQueueSemaphoreTake+0x21c>)
 8015476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801547a:	601a      	str	r2, [r3, #0]
 801547c:	f3bf 8f4f 	dsb	sy
 8015480:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015484:	f002 f84a 	bl	801751c <vPortExitCritical>
				return pdPASS;
 8015488:	2301      	movs	r3, #1
 801548a:	e098      	b.n	80155be <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801548c:	683b      	ldr	r3, [r7, #0]
 801548e:	2b00      	cmp	r3, #0
 8015490:	d112      	bne.n	80154b8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8015492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015494:	2b00      	cmp	r3, #0
 8015496:	d00b      	beq.n	80154b0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8015498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801549c:	f383 8811 	msr	BASEPRI, r3
 80154a0:	f3bf 8f6f 	isb	sy
 80154a4:	f3bf 8f4f 	dsb	sy
 80154a8:	617b      	str	r3, [r7, #20]
}
 80154aa:	bf00      	nop
 80154ac:	bf00      	nop
 80154ae:	e7fd      	b.n	80154ac <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80154b0:	f002 f834 	bl	801751c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80154b4:	2300      	movs	r3, #0
 80154b6:	e082      	b.n	80155be <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80154b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80154ba:	2b00      	cmp	r3, #0
 80154bc:	d106      	bne.n	80154cc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80154be:	f107 030c 	add.w	r3, r7, #12
 80154c2:	4618      	mov	r0, r3
 80154c4:	f001 f82c 	bl	8016520 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80154c8:	2301      	movs	r3, #1
 80154ca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80154cc:	f002 f826 	bl	801751c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80154d0:	f000 fd8a 	bl	8015fe8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80154d4:	f001 fff0 	bl	80174b8 <vPortEnterCritical>
 80154d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80154de:	b25b      	sxtb	r3, r3
 80154e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80154e4:	d103      	bne.n	80154ee <xQueueSemaphoreTake+0x142>
 80154e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154e8:	2200      	movs	r2, #0
 80154ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80154ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80154f4:	b25b      	sxtb	r3, r3
 80154f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80154fa:	d103      	bne.n	8015504 <xQueueSemaphoreTake+0x158>
 80154fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154fe:	2200      	movs	r2, #0
 8015500:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015504:	f002 f80a 	bl	801751c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015508:	463a      	mov	r2, r7
 801550a:	f107 030c 	add.w	r3, r7, #12
 801550e:	4611      	mov	r1, r2
 8015510:	4618      	mov	r0, r3
 8015512:	f001 f81b 	bl	801654c <xTaskCheckForTimeOut>
 8015516:	4603      	mov	r3, r0
 8015518:	2b00      	cmp	r3, #0
 801551a:	d132      	bne.n	8015582 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801551c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801551e:	f000 f9f5 	bl	801590c <prvIsQueueEmpty>
 8015522:	4603      	mov	r3, r0
 8015524:	2b00      	cmp	r3, #0
 8015526:	d026      	beq.n	8015576 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801552a:	681b      	ldr	r3, [r3, #0]
 801552c:	2b00      	cmp	r3, #0
 801552e:	d109      	bne.n	8015544 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8015530:	f001 ffc2 	bl	80174b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015536:	689b      	ldr	r3, [r3, #8]
 8015538:	4618      	mov	r0, r3
 801553a:	f001 f96b 	bl	8016814 <xTaskPriorityInherit>
 801553e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8015540:	f001 ffec 	bl	801751c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015546:	3324      	adds	r3, #36	@ 0x24
 8015548:	683a      	ldr	r2, [r7, #0]
 801554a:	4611      	mov	r1, r2
 801554c:	4618      	mov	r0, r3
 801554e:	f000 ff31 	bl	80163b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015552:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015554:	f000 f988 	bl	8015868 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015558:	f000 fd54 	bl	8016004 <xTaskResumeAll>
 801555c:	4603      	mov	r3, r0
 801555e:	2b00      	cmp	r3, #0
 8015560:	f47f af67 	bne.w	8015432 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8015564:	4b18      	ldr	r3, [pc, #96]	@ (80155c8 <xQueueSemaphoreTake+0x21c>)
 8015566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801556a:	601a      	str	r2, [r3, #0]
 801556c:	f3bf 8f4f 	dsb	sy
 8015570:	f3bf 8f6f 	isb	sy
 8015574:	e75d      	b.n	8015432 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8015576:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015578:	f000 f976 	bl	8015868 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801557c:	f000 fd42 	bl	8016004 <xTaskResumeAll>
 8015580:	e757      	b.n	8015432 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8015582:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015584:	f000 f970 	bl	8015868 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015588:	f000 fd3c 	bl	8016004 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801558c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801558e:	f000 f9bd 	bl	801590c <prvIsQueueEmpty>
 8015592:	4603      	mov	r3, r0
 8015594:	2b00      	cmp	r3, #0
 8015596:	f43f af4c 	beq.w	8015432 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801559c:	2b00      	cmp	r3, #0
 801559e:	d00d      	beq.n	80155bc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80155a0:	f001 ff8a 	bl	80174b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80155a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80155a6:	f000 f8b7 	bl	8015718 <prvGetDisinheritPriorityAfterTimeout>
 80155aa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80155ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ae:	689b      	ldr	r3, [r3, #8]
 80155b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80155b2:	4618      	mov	r0, r3
 80155b4:	f001 fa06 	bl	80169c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80155b8:	f001 ffb0 	bl	801751c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80155bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80155be:	4618      	mov	r0, r3
 80155c0:	3738      	adds	r7, #56	@ 0x38
 80155c2:	46bd      	mov	sp, r7
 80155c4:	bd80      	pop	{r7, pc}
 80155c6:	bf00      	nop
 80155c8:	e000ed04 	.word	0xe000ed04

080155cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	b08e      	sub	sp, #56	@ 0x38
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	60f8      	str	r0, [r7, #12]
 80155d4:	60b9      	str	r1, [r7, #8]
 80155d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80155dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d10b      	bne.n	80155fa <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80155e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155e6:	f383 8811 	msr	BASEPRI, r3
 80155ea:	f3bf 8f6f 	isb	sy
 80155ee:	f3bf 8f4f 	dsb	sy
 80155f2:	623b      	str	r3, [r7, #32]
}
 80155f4:	bf00      	nop
 80155f6:	bf00      	nop
 80155f8:	e7fd      	b.n	80155f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80155fa:	68bb      	ldr	r3, [r7, #8]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d103      	bne.n	8015608 <xQueueReceiveFromISR+0x3c>
 8015600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015604:	2b00      	cmp	r3, #0
 8015606:	d101      	bne.n	801560c <xQueueReceiveFromISR+0x40>
 8015608:	2301      	movs	r3, #1
 801560a:	e000      	b.n	801560e <xQueueReceiveFromISR+0x42>
 801560c:	2300      	movs	r3, #0
 801560e:	2b00      	cmp	r3, #0
 8015610:	d10b      	bne.n	801562a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8015612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015616:	f383 8811 	msr	BASEPRI, r3
 801561a:	f3bf 8f6f 	isb	sy
 801561e:	f3bf 8f4f 	dsb	sy
 8015622:	61fb      	str	r3, [r7, #28]
}
 8015624:	bf00      	nop
 8015626:	bf00      	nop
 8015628:	e7fd      	b.n	8015626 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801562a:	f002 f825 	bl	8017678 <vPortValidateInterruptPriority>
	__asm volatile
 801562e:	f3ef 8211 	mrs	r2, BASEPRI
 8015632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015636:	f383 8811 	msr	BASEPRI, r3
 801563a:	f3bf 8f6f 	isb	sy
 801563e:	f3bf 8f4f 	dsb	sy
 8015642:	61ba      	str	r2, [r7, #24]
 8015644:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015646:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015648:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801564c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801564e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015652:	2b00      	cmp	r3, #0
 8015654:	d02f      	beq.n	80156b6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015658:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801565c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015660:	68b9      	ldr	r1, [r7, #8]
 8015662:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015664:	f000 f8da 	bl	801581c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801566a:	1e5a      	subs	r2, r3, #1
 801566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801566e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015670:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015674:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015678:	d112      	bne.n	80156a0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801567a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801567c:	691b      	ldr	r3, [r3, #16]
 801567e:	2b00      	cmp	r3, #0
 8015680:	d016      	beq.n	80156b0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015684:	3310      	adds	r3, #16
 8015686:	4618      	mov	r0, r3
 8015688:	f000 fee6 	bl	8016458 <xTaskRemoveFromEventList>
 801568c:	4603      	mov	r3, r0
 801568e:	2b00      	cmp	r3, #0
 8015690:	d00e      	beq.n	80156b0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	2b00      	cmp	r3, #0
 8015696:	d00b      	beq.n	80156b0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	2201      	movs	r2, #1
 801569c:	601a      	str	r2, [r3, #0]
 801569e:	e007      	b.n	80156b0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80156a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156a4:	3301      	adds	r3, #1
 80156a6:	b2db      	uxtb	r3, r3
 80156a8:	b25a      	sxtb	r2, r3
 80156aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80156b0:	2301      	movs	r3, #1
 80156b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80156b4:	e001      	b.n	80156ba <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80156b6:	2300      	movs	r3, #0
 80156b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80156ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80156be:	693b      	ldr	r3, [r7, #16]
 80156c0:	f383 8811 	msr	BASEPRI, r3
}
 80156c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80156c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80156c8:	4618      	mov	r0, r3
 80156ca:	3738      	adds	r7, #56	@ 0x38
 80156cc:	46bd      	mov	sp, r7
 80156ce:	bd80      	pop	{r7, pc}

080156d0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80156d0:	b580      	push	{r7, lr}
 80156d2:	b084      	sub	sp, #16
 80156d4:	af00      	add	r7, sp, #0
 80156d6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80156dc:	68fb      	ldr	r3, [r7, #12]
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d10b      	bne.n	80156fa <vQueueDelete+0x2a>
	__asm volatile
 80156e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156e6:	f383 8811 	msr	BASEPRI, r3
 80156ea:	f3bf 8f6f 	isb	sy
 80156ee:	f3bf 8f4f 	dsb	sy
 80156f2:	60bb      	str	r3, [r7, #8]
}
 80156f4:	bf00      	nop
 80156f6:	bf00      	nop
 80156f8:	e7fd      	b.n	80156f6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80156fa:	68f8      	ldr	r0, [r7, #12]
 80156fc:	f000 f95e 	bl	80159bc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8015706:	2b00      	cmp	r3, #0
 8015708:	d102      	bne.n	8015710 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 801570a:	68f8      	ldr	r0, [r7, #12]
 801570c:	f002 f8c4 	bl	8017898 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8015710:	bf00      	nop
 8015712:	3710      	adds	r7, #16
 8015714:	46bd      	mov	sp, r7
 8015716:	bd80      	pop	{r7, pc}

08015718 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8015718:	b480      	push	{r7}
 801571a:	b085      	sub	sp, #20
 801571c:	af00      	add	r7, sp, #0
 801571e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015724:	2b00      	cmp	r3, #0
 8015726:	d006      	beq.n	8015736 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8015732:	60fb      	str	r3, [r7, #12]
 8015734:	e001      	b.n	801573a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8015736:	2300      	movs	r3, #0
 8015738:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801573a:	68fb      	ldr	r3, [r7, #12]
	}
 801573c:	4618      	mov	r0, r3
 801573e:	3714      	adds	r7, #20
 8015740:	46bd      	mov	sp, r7
 8015742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015746:	4770      	bx	lr

08015748 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015748:	b580      	push	{r7, lr}
 801574a:	b086      	sub	sp, #24
 801574c:	af00      	add	r7, sp, #0
 801574e:	60f8      	str	r0, [r7, #12]
 8015750:	60b9      	str	r1, [r7, #8]
 8015752:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015754:	2300      	movs	r3, #0
 8015756:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015758:	68fb      	ldr	r3, [r7, #12]
 801575a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801575c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015762:	2b00      	cmp	r3, #0
 8015764:	d10d      	bne.n	8015782 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015766:	68fb      	ldr	r3, [r7, #12]
 8015768:	681b      	ldr	r3, [r3, #0]
 801576a:	2b00      	cmp	r3, #0
 801576c:	d14d      	bne.n	801580a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801576e:	68fb      	ldr	r3, [r7, #12]
 8015770:	689b      	ldr	r3, [r3, #8]
 8015772:	4618      	mov	r0, r3
 8015774:	f001 f8b6 	bl	80168e4 <xTaskPriorityDisinherit>
 8015778:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	2200      	movs	r2, #0
 801577e:	609a      	str	r2, [r3, #8]
 8015780:	e043      	b.n	801580a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	2b00      	cmp	r3, #0
 8015786:	d119      	bne.n	80157bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015788:	68fb      	ldr	r3, [r7, #12]
 801578a:	6858      	ldr	r0, [r3, #4]
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015790:	461a      	mov	r2, r3
 8015792:	68b9      	ldr	r1, [r7, #8]
 8015794:	f003 f90a 	bl	80189ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	685a      	ldr	r2, [r3, #4]
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80157a0:	441a      	add	r2, r3
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	685a      	ldr	r2, [r3, #4]
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	689b      	ldr	r3, [r3, #8]
 80157ae:	429a      	cmp	r2, r3
 80157b0:	d32b      	bcc.n	801580a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	681a      	ldr	r2, [r3, #0]
 80157b6:	68fb      	ldr	r3, [r7, #12]
 80157b8:	605a      	str	r2, [r3, #4]
 80157ba:	e026      	b.n	801580a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	68d8      	ldr	r0, [r3, #12]
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80157c4:	461a      	mov	r2, r3
 80157c6:	68b9      	ldr	r1, [r7, #8]
 80157c8:	f003 f8f0 	bl	80189ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	68da      	ldr	r2, [r3, #12]
 80157d0:	68fb      	ldr	r3, [r7, #12]
 80157d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80157d4:	425b      	negs	r3, r3
 80157d6:	441a      	add	r2, r3
 80157d8:	68fb      	ldr	r3, [r7, #12]
 80157da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80157dc:	68fb      	ldr	r3, [r7, #12]
 80157de:	68da      	ldr	r2, [r3, #12]
 80157e0:	68fb      	ldr	r3, [r7, #12]
 80157e2:	681b      	ldr	r3, [r3, #0]
 80157e4:	429a      	cmp	r2, r3
 80157e6:	d207      	bcs.n	80157f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	689a      	ldr	r2, [r3, #8]
 80157ec:	68fb      	ldr	r3, [r7, #12]
 80157ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80157f0:	425b      	negs	r3, r3
 80157f2:	441a      	add	r2, r3
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	2b02      	cmp	r3, #2
 80157fc:	d105      	bne.n	801580a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80157fe:	693b      	ldr	r3, [r7, #16]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d002      	beq.n	801580a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015804:	693b      	ldr	r3, [r7, #16]
 8015806:	3b01      	subs	r3, #1
 8015808:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801580a:	693b      	ldr	r3, [r7, #16]
 801580c:	1c5a      	adds	r2, r3, #1
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015812:	697b      	ldr	r3, [r7, #20]
}
 8015814:	4618      	mov	r0, r3
 8015816:	3718      	adds	r7, #24
 8015818:	46bd      	mov	sp, r7
 801581a:	bd80      	pop	{r7, pc}

0801581c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801581c:	b580      	push	{r7, lr}
 801581e:	b082      	sub	sp, #8
 8015820:	af00      	add	r7, sp, #0
 8015822:	6078      	str	r0, [r7, #4]
 8015824:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801582a:	2b00      	cmp	r3, #0
 801582c:	d018      	beq.n	8015860 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	68da      	ldr	r2, [r3, #12]
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015836:	441a      	add	r2, r3
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801583c:	687b      	ldr	r3, [r7, #4]
 801583e:	68da      	ldr	r2, [r3, #12]
 8015840:	687b      	ldr	r3, [r7, #4]
 8015842:	689b      	ldr	r3, [r3, #8]
 8015844:	429a      	cmp	r2, r3
 8015846:	d303      	bcc.n	8015850 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	681a      	ldr	r2, [r3, #0]
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	68d9      	ldr	r1, [r3, #12]
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015858:	461a      	mov	r2, r3
 801585a:	6838      	ldr	r0, [r7, #0]
 801585c:	f003 f8a6 	bl	80189ac <memcpy>
	}
}
 8015860:	bf00      	nop
 8015862:	3708      	adds	r7, #8
 8015864:	46bd      	mov	sp, r7
 8015866:	bd80      	pop	{r7, pc}

08015868 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015868:	b580      	push	{r7, lr}
 801586a:	b084      	sub	sp, #16
 801586c:	af00      	add	r7, sp, #0
 801586e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015870:	f001 fe22 	bl	80174b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801587a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801587c:	e011      	b.n	80158a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015882:	2b00      	cmp	r3, #0
 8015884:	d012      	beq.n	80158ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	3324      	adds	r3, #36	@ 0x24
 801588a:	4618      	mov	r0, r3
 801588c:	f000 fde4 	bl	8016458 <xTaskRemoveFromEventList>
 8015890:	4603      	mov	r3, r0
 8015892:	2b00      	cmp	r3, #0
 8015894:	d001      	beq.n	801589a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015896:	f000 febd 	bl	8016614 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801589a:	7bfb      	ldrb	r3, [r7, #15]
 801589c:	3b01      	subs	r3, #1
 801589e:	b2db      	uxtb	r3, r3
 80158a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80158a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	dce9      	bgt.n	801587e <prvUnlockQueue+0x16>
 80158aa:	e000      	b.n	80158ae <prvUnlockQueue+0x46>
					break;
 80158ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80158ae:	687b      	ldr	r3, [r7, #4]
 80158b0:	22ff      	movs	r2, #255	@ 0xff
 80158b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80158b6:	f001 fe31 	bl	801751c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80158ba:	f001 fdfd 	bl	80174b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80158c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80158c6:	e011      	b.n	80158ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	691b      	ldr	r3, [r3, #16]
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d012      	beq.n	80158f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	3310      	adds	r3, #16
 80158d4:	4618      	mov	r0, r3
 80158d6:	f000 fdbf 	bl	8016458 <xTaskRemoveFromEventList>
 80158da:	4603      	mov	r3, r0
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d001      	beq.n	80158e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80158e0:	f000 fe98 	bl	8016614 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80158e4:	7bbb      	ldrb	r3, [r7, #14]
 80158e6:	3b01      	subs	r3, #1
 80158e8:	b2db      	uxtb	r3, r3
 80158ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80158ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	dce9      	bgt.n	80158c8 <prvUnlockQueue+0x60>
 80158f4:	e000      	b.n	80158f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80158f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	22ff      	movs	r2, #255	@ 0xff
 80158fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015900:	f001 fe0c 	bl	801751c <vPortExitCritical>
}
 8015904:	bf00      	nop
 8015906:	3710      	adds	r7, #16
 8015908:	46bd      	mov	sp, r7
 801590a:	bd80      	pop	{r7, pc}

0801590c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801590c:	b580      	push	{r7, lr}
 801590e:	b084      	sub	sp, #16
 8015910:	af00      	add	r7, sp, #0
 8015912:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015914:	f001 fdd0 	bl	80174b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801591c:	2b00      	cmp	r3, #0
 801591e:	d102      	bne.n	8015926 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015920:	2301      	movs	r3, #1
 8015922:	60fb      	str	r3, [r7, #12]
 8015924:	e001      	b.n	801592a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015926:	2300      	movs	r3, #0
 8015928:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801592a:	f001 fdf7 	bl	801751c <vPortExitCritical>

	return xReturn;
 801592e:	68fb      	ldr	r3, [r7, #12]
}
 8015930:	4618      	mov	r0, r3
 8015932:	3710      	adds	r7, #16
 8015934:	46bd      	mov	sp, r7
 8015936:	bd80      	pop	{r7, pc}

08015938 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015938:	b580      	push	{r7, lr}
 801593a:	b084      	sub	sp, #16
 801593c:	af00      	add	r7, sp, #0
 801593e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015940:	f001 fdba 	bl	80174b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801594c:	429a      	cmp	r2, r3
 801594e:	d102      	bne.n	8015956 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015950:	2301      	movs	r3, #1
 8015952:	60fb      	str	r3, [r7, #12]
 8015954:	e001      	b.n	801595a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015956:	2300      	movs	r3, #0
 8015958:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801595a:	f001 fddf 	bl	801751c <vPortExitCritical>

	return xReturn;
 801595e:	68fb      	ldr	r3, [r7, #12]
}
 8015960:	4618      	mov	r0, r3
 8015962:	3710      	adds	r7, #16
 8015964:	46bd      	mov	sp, r7
 8015966:	bd80      	pop	{r7, pc}

08015968 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8015968:	b480      	push	{r7}
 801596a:	b085      	sub	sp, #20
 801596c:	af00      	add	r7, sp, #0
 801596e:	6078      	str	r0, [r7, #4]
 8015970:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015972:	2300      	movs	r3, #0
 8015974:	60fb      	str	r3, [r7, #12]
 8015976:	e014      	b.n	80159a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8015978:	4a0f      	ldr	r2, [pc, #60]	@ (80159b8 <vQueueAddToRegistry+0x50>)
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015980:	2b00      	cmp	r3, #0
 8015982:	d10b      	bne.n	801599c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015984:	490c      	ldr	r1, [pc, #48]	@ (80159b8 <vQueueAddToRegistry+0x50>)
 8015986:	68fb      	ldr	r3, [r7, #12]
 8015988:	683a      	ldr	r2, [r7, #0]
 801598a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801598e:	4a0a      	ldr	r2, [pc, #40]	@ (80159b8 <vQueueAddToRegistry+0x50>)
 8015990:	68fb      	ldr	r3, [r7, #12]
 8015992:	00db      	lsls	r3, r3, #3
 8015994:	4413      	add	r3, r2
 8015996:	687a      	ldr	r2, [r7, #4]
 8015998:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801599a:	e006      	b.n	80159aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801599c:	68fb      	ldr	r3, [r7, #12]
 801599e:	3301      	adds	r3, #1
 80159a0:	60fb      	str	r3, [r7, #12]
 80159a2:	68fb      	ldr	r3, [r7, #12]
 80159a4:	2b07      	cmp	r3, #7
 80159a6:	d9e7      	bls.n	8015978 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80159a8:	bf00      	nop
 80159aa:	bf00      	nop
 80159ac:	3714      	adds	r7, #20
 80159ae:	46bd      	mov	sp, r7
 80159b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159b4:	4770      	bx	lr
 80159b6:	bf00      	nop
 80159b8:	20003050 	.word	0x20003050

080159bc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80159bc:	b480      	push	{r7}
 80159be:	b085      	sub	sp, #20
 80159c0:	af00      	add	r7, sp, #0
 80159c2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80159c4:	2300      	movs	r3, #0
 80159c6:	60fb      	str	r3, [r7, #12]
 80159c8:	e016      	b.n	80159f8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80159ca:	4a10      	ldr	r2, [pc, #64]	@ (8015a0c <vQueueUnregisterQueue+0x50>)
 80159cc:	68fb      	ldr	r3, [r7, #12]
 80159ce:	00db      	lsls	r3, r3, #3
 80159d0:	4413      	add	r3, r2
 80159d2:	685b      	ldr	r3, [r3, #4]
 80159d4:	687a      	ldr	r2, [r7, #4]
 80159d6:	429a      	cmp	r2, r3
 80159d8:	d10b      	bne.n	80159f2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80159da:	4a0c      	ldr	r2, [pc, #48]	@ (8015a0c <vQueueUnregisterQueue+0x50>)
 80159dc:	68fb      	ldr	r3, [r7, #12]
 80159de:	2100      	movs	r1, #0
 80159e0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80159e4:	4a09      	ldr	r2, [pc, #36]	@ (8015a0c <vQueueUnregisterQueue+0x50>)
 80159e6:	68fb      	ldr	r3, [r7, #12]
 80159e8:	00db      	lsls	r3, r3, #3
 80159ea:	4413      	add	r3, r2
 80159ec:	2200      	movs	r2, #0
 80159ee:	605a      	str	r2, [r3, #4]
				break;
 80159f0:	e006      	b.n	8015a00 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80159f2:	68fb      	ldr	r3, [r7, #12]
 80159f4:	3301      	adds	r3, #1
 80159f6:	60fb      	str	r3, [r7, #12]
 80159f8:	68fb      	ldr	r3, [r7, #12]
 80159fa:	2b07      	cmp	r3, #7
 80159fc:	d9e5      	bls.n	80159ca <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80159fe:	bf00      	nop
 8015a00:	bf00      	nop
 8015a02:	3714      	adds	r7, #20
 8015a04:	46bd      	mov	sp, r7
 8015a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a0a:	4770      	bx	lr
 8015a0c:	20003050 	.word	0x20003050

08015a10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015a10:	b580      	push	{r7, lr}
 8015a12:	b086      	sub	sp, #24
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	60f8      	str	r0, [r7, #12]
 8015a18:	60b9      	str	r1, [r7, #8]
 8015a1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8015a1c:	68fb      	ldr	r3, [r7, #12]
 8015a1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8015a20:	f001 fd4a 	bl	80174b8 <vPortEnterCritical>
 8015a24:	697b      	ldr	r3, [r7, #20]
 8015a26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015a2a:	b25b      	sxtb	r3, r3
 8015a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015a30:	d103      	bne.n	8015a3a <vQueueWaitForMessageRestricted+0x2a>
 8015a32:	697b      	ldr	r3, [r7, #20]
 8015a34:	2200      	movs	r2, #0
 8015a36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015a3a:	697b      	ldr	r3, [r7, #20]
 8015a3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015a40:	b25b      	sxtb	r3, r3
 8015a42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015a46:	d103      	bne.n	8015a50 <vQueueWaitForMessageRestricted+0x40>
 8015a48:	697b      	ldr	r3, [r7, #20]
 8015a4a:	2200      	movs	r2, #0
 8015a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015a50:	f001 fd64 	bl	801751c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8015a54:	697b      	ldr	r3, [r7, #20]
 8015a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d106      	bne.n	8015a6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8015a5c:	697b      	ldr	r3, [r7, #20]
 8015a5e:	3324      	adds	r3, #36	@ 0x24
 8015a60:	687a      	ldr	r2, [r7, #4]
 8015a62:	68b9      	ldr	r1, [r7, #8]
 8015a64:	4618      	mov	r0, r3
 8015a66:	f000 fccb 	bl	8016400 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8015a6a:	6978      	ldr	r0, [r7, #20]
 8015a6c:	f7ff fefc 	bl	8015868 <prvUnlockQueue>
	}
 8015a70:	bf00      	nop
 8015a72:	3718      	adds	r7, #24
 8015a74:	46bd      	mov	sp, r7
 8015a76:	bd80      	pop	{r7, pc}

08015a78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015a78:	b580      	push	{r7, lr}
 8015a7a:	b08e      	sub	sp, #56	@ 0x38
 8015a7c:	af04      	add	r7, sp, #16
 8015a7e:	60f8      	str	r0, [r7, #12]
 8015a80:	60b9      	str	r1, [r7, #8]
 8015a82:	607a      	str	r2, [r7, #4]
 8015a84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d10b      	bne.n	8015aa4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8015a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a90:	f383 8811 	msr	BASEPRI, r3
 8015a94:	f3bf 8f6f 	isb	sy
 8015a98:	f3bf 8f4f 	dsb	sy
 8015a9c:	623b      	str	r3, [r7, #32]
}
 8015a9e:	bf00      	nop
 8015aa0:	bf00      	nop
 8015aa2:	e7fd      	b.n	8015aa0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8015aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d10b      	bne.n	8015ac2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8015aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015aae:	f383 8811 	msr	BASEPRI, r3
 8015ab2:	f3bf 8f6f 	isb	sy
 8015ab6:	f3bf 8f4f 	dsb	sy
 8015aba:	61fb      	str	r3, [r7, #28]
}
 8015abc:	bf00      	nop
 8015abe:	bf00      	nop
 8015ac0:	e7fd      	b.n	8015abe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015ac2:	235c      	movs	r3, #92	@ 0x5c
 8015ac4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015ac6:	693b      	ldr	r3, [r7, #16]
 8015ac8:	2b5c      	cmp	r3, #92	@ 0x5c
 8015aca:	d00b      	beq.n	8015ae4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8015acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ad0:	f383 8811 	msr	BASEPRI, r3
 8015ad4:	f3bf 8f6f 	isb	sy
 8015ad8:	f3bf 8f4f 	dsb	sy
 8015adc:	61bb      	str	r3, [r7, #24]
}
 8015ade:	bf00      	nop
 8015ae0:	bf00      	nop
 8015ae2:	e7fd      	b.n	8015ae0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015ae4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d01e      	beq.n	8015b2a <xTaskCreateStatic+0xb2>
 8015aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	d01b      	beq.n	8015b2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015af4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015af8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015afa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015afe:	2202      	movs	r2, #2
 8015b00:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015b04:	2300      	movs	r3, #0
 8015b06:	9303      	str	r3, [sp, #12]
 8015b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b0a:	9302      	str	r3, [sp, #8]
 8015b0c:	f107 0314 	add.w	r3, r7, #20
 8015b10:	9301      	str	r3, [sp, #4]
 8015b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b14:	9300      	str	r3, [sp, #0]
 8015b16:	683b      	ldr	r3, [r7, #0]
 8015b18:	687a      	ldr	r2, [r7, #4]
 8015b1a:	68b9      	ldr	r1, [r7, #8]
 8015b1c:	68f8      	ldr	r0, [r7, #12]
 8015b1e:	f000 f850 	bl	8015bc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015b22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015b24:	f000 f8de 	bl	8015ce4 <prvAddNewTaskToReadyList>
 8015b28:	e001      	b.n	8015b2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8015b2a:	2300      	movs	r3, #0
 8015b2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015b2e:	697b      	ldr	r3, [r7, #20]
	}
 8015b30:	4618      	mov	r0, r3
 8015b32:	3728      	adds	r7, #40	@ 0x28
 8015b34:	46bd      	mov	sp, r7
 8015b36:	bd80      	pop	{r7, pc}

08015b38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b08c      	sub	sp, #48	@ 0x30
 8015b3c:	af04      	add	r7, sp, #16
 8015b3e:	60f8      	str	r0, [r7, #12]
 8015b40:	60b9      	str	r1, [r7, #8]
 8015b42:	603b      	str	r3, [r7, #0]
 8015b44:	4613      	mov	r3, r2
 8015b46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015b48:	88fb      	ldrh	r3, [r7, #6]
 8015b4a:	009b      	lsls	r3, r3, #2
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	f001 fdd5 	bl	80176fc <pvPortMalloc>
 8015b52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015b54:	697b      	ldr	r3, [r7, #20]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d00e      	beq.n	8015b78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015b5a:	205c      	movs	r0, #92	@ 0x5c
 8015b5c:	f001 fdce 	bl	80176fc <pvPortMalloc>
 8015b60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015b62:	69fb      	ldr	r3, [r7, #28]
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	d003      	beq.n	8015b70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015b68:	69fb      	ldr	r3, [r7, #28]
 8015b6a:	697a      	ldr	r2, [r7, #20]
 8015b6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8015b6e:	e005      	b.n	8015b7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015b70:	6978      	ldr	r0, [r7, #20]
 8015b72:	f001 fe91 	bl	8017898 <vPortFree>
 8015b76:	e001      	b.n	8015b7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015b78:	2300      	movs	r3, #0
 8015b7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015b7c:	69fb      	ldr	r3, [r7, #28]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d017      	beq.n	8015bb2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015b82:	69fb      	ldr	r3, [r7, #28]
 8015b84:	2200      	movs	r2, #0
 8015b86:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015b8a:	88fa      	ldrh	r2, [r7, #6]
 8015b8c:	2300      	movs	r3, #0
 8015b8e:	9303      	str	r3, [sp, #12]
 8015b90:	69fb      	ldr	r3, [r7, #28]
 8015b92:	9302      	str	r3, [sp, #8]
 8015b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b96:	9301      	str	r3, [sp, #4]
 8015b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b9a:	9300      	str	r3, [sp, #0]
 8015b9c:	683b      	ldr	r3, [r7, #0]
 8015b9e:	68b9      	ldr	r1, [r7, #8]
 8015ba0:	68f8      	ldr	r0, [r7, #12]
 8015ba2:	f000 f80e 	bl	8015bc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015ba6:	69f8      	ldr	r0, [r7, #28]
 8015ba8:	f000 f89c 	bl	8015ce4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015bac:	2301      	movs	r3, #1
 8015bae:	61bb      	str	r3, [r7, #24]
 8015bb0:	e002      	b.n	8015bb8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015bb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015bb6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015bb8:	69bb      	ldr	r3, [r7, #24]
	}
 8015bba:	4618      	mov	r0, r3
 8015bbc:	3720      	adds	r7, #32
 8015bbe:	46bd      	mov	sp, r7
 8015bc0:	bd80      	pop	{r7, pc}

08015bc2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015bc2:	b580      	push	{r7, lr}
 8015bc4:	b088      	sub	sp, #32
 8015bc6:	af00      	add	r7, sp, #0
 8015bc8:	60f8      	str	r0, [r7, #12]
 8015bca:	60b9      	str	r1, [r7, #8]
 8015bcc:	607a      	str	r2, [r7, #4]
 8015bce:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bd2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	009b      	lsls	r3, r3, #2
 8015bd8:	461a      	mov	r2, r3
 8015bda:	21a5      	movs	r1, #165	@ 0xa5
 8015bdc:	f002 fe54 	bl	8018888 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015be2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8015bea:	3b01      	subs	r3, #1
 8015bec:	009b      	lsls	r3, r3, #2
 8015bee:	4413      	add	r3, r2
 8015bf0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015bf2:	69bb      	ldr	r3, [r7, #24]
 8015bf4:	f023 0307 	bic.w	r3, r3, #7
 8015bf8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015bfa:	69bb      	ldr	r3, [r7, #24]
 8015bfc:	f003 0307 	and.w	r3, r3, #7
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d00b      	beq.n	8015c1c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8015c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c08:	f383 8811 	msr	BASEPRI, r3
 8015c0c:	f3bf 8f6f 	isb	sy
 8015c10:	f3bf 8f4f 	dsb	sy
 8015c14:	617b      	str	r3, [r7, #20]
}
 8015c16:	bf00      	nop
 8015c18:	bf00      	nop
 8015c1a:	e7fd      	b.n	8015c18 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015c1c:	68bb      	ldr	r3, [r7, #8]
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d01f      	beq.n	8015c62 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015c22:	2300      	movs	r3, #0
 8015c24:	61fb      	str	r3, [r7, #28]
 8015c26:	e012      	b.n	8015c4e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015c28:	68ba      	ldr	r2, [r7, #8]
 8015c2a:	69fb      	ldr	r3, [r7, #28]
 8015c2c:	4413      	add	r3, r2
 8015c2e:	7819      	ldrb	r1, [r3, #0]
 8015c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c32:	69fb      	ldr	r3, [r7, #28]
 8015c34:	4413      	add	r3, r2
 8015c36:	3334      	adds	r3, #52	@ 0x34
 8015c38:	460a      	mov	r2, r1
 8015c3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015c3c:	68ba      	ldr	r2, [r7, #8]
 8015c3e:	69fb      	ldr	r3, [r7, #28]
 8015c40:	4413      	add	r3, r2
 8015c42:	781b      	ldrb	r3, [r3, #0]
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d006      	beq.n	8015c56 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015c48:	69fb      	ldr	r3, [r7, #28]
 8015c4a:	3301      	adds	r3, #1
 8015c4c:	61fb      	str	r3, [r7, #28]
 8015c4e:	69fb      	ldr	r3, [r7, #28]
 8015c50:	2b0f      	cmp	r3, #15
 8015c52:	d9e9      	bls.n	8015c28 <prvInitialiseNewTask+0x66>
 8015c54:	e000      	b.n	8015c58 <prvInitialiseNewTask+0x96>
			{
				break;
 8015c56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015c60:	e003      	b.n	8015c6a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c64:	2200      	movs	r2, #0
 8015c66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c6c:	2b37      	cmp	r3, #55	@ 0x37
 8015c6e:	d901      	bls.n	8015c74 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015c70:	2337      	movs	r3, #55	@ 0x37
 8015c72:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015c78:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8015c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c82:	2200      	movs	r2, #0
 8015c84:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c88:	3304      	adds	r3, #4
 8015c8a:	4618      	mov	r0, r3
 8015c8c:	f7fe fe34 	bl	80148f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c92:	3318      	adds	r3, #24
 8015c94:	4618      	mov	r0, r3
 8015c96:	f7fe fe2f 	bl	80148f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ca2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ca8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cae:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb2:	2200      	movs	r2, #0
 8015cb4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb8:	2200      	movs	r2, #0
 8015cba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015cbe:	683a      	ldr	r2, [r7, #0]
 8015cc0:	68f9      	ldr	r1, [r7, #12]
 8015cc2:	69b8      	ldr	r0, [r7, #24]
 8015cc4:	f001 fac4 	bl	8017250 <pxPortInitialiseStack>
 8015cc8:	4602      	mov	r2, r0
 8015cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ccc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d002      	beq.n	8015cda <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015cda:	bf00      	nop
 8015cdc:	3720      	adds	r7, #32
 8015cde:	46bd      	mov	sp, r7
 8015ce0:	bd80      	pop	{r7, pc}
	...

08015ce4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015ce4:	b580      	push	{r7, lr}
 8015ce6:	b082      	sub	sp, #8
 8015ce8:	af00      	add	r7, sp, #0
 8015cea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015cec:	f001 fbe4 	bl	80174b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8015da8 <prvAddNewTaskToReadyList+0xc4>)
 8015cf2:	681b      	ldr	r3, [r3, #0]
 8015cf4:	3301      	adds	r3, #1
 8015cf6:	4a2c      	ldr	r2, [pc, #176]	@ (8015da8 <prvAddNewTaskToReadyList+0xc4>)
 8015cf8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8015dac <prvAddNewTaskToReadyList+0xc8>)
 8015cfc:	681b      	ldr	r3, [r3, #0]
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d109      	bne.n	8015d16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015d02:	4a2a      	ldr	r2, [pc, #168]	@ (8015dac <prvAddNewTaskToReadyList+0xc8>)
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015d08:	4b27      	ldr	r3, [pc, #156]	@ (8015da8 <prvAddNewTaskToReadyList+0xc4>)
 8015d0a:	681b      	ldr	r3, [r3, #0]
 8015d0c:	2b01      	cmp	r3, #1
 8015d0e:	d110      	bne.n	8015d32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015d10:	f000 fca4 	bl	801665c <prvInitialiseTaskLists>
 8015d14:	e00d      	b.n	8015d32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015d16:	4b26      	ldr	r3, [pc, #152]	@ (8015db0 <prvAddNewTaskToReadyList+0xcc>)
 8015d18:	681b      	ldr	r3, [r3, #0]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d109      	bne.n	8015d32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015d1e:	4b23      	ldr	r3, [pc, #140]	@ (8015dac <prvAddNewTaskToReadyList+0xc8>)
 8015d20:	681b      	ldr	r3, [r3, #0]
 8015d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d28:	429a      	cmp	r2, r3
 8015d2a:	d802      	bhi.n	8015d32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8015dac <prvAddNewTaskToReadyList+0xc8>)
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015d32:	4b20      	ldr	r3, [pc, #128]	@ (8015db4 <prvAddNewTaskToReadyList+0xd0>)
 8015d34:	681b      	ldr	r3, [r3, #0]
 8015d36:	3301      	adds	r3, #1
 8015d38:	4a1e      	ldr	r2, [pc, #120]	@ (8015db4 <prvAddNewTaskToReadyList+0xd0>)
 8015d3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8015d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8015db4 <prvAddNewTaskToReadyList+0xd0>)
 8015d3e:	681a      	ldr	r2, [r3, #0]
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d48:	4b1b      	ldr	r3, [pc, #108]	@ (8015db8 <prvAddNewTaskToReadyList+0xd4>)
 8015d4a:	681b      	ldr	r3, [r3, #0]
 8015d4c:	429a      	cmp	r2, r3
 8015d4e:	d903      	bls.n	8015d58 <prvAddNewTaskToReadyList+0x74>
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d54:	4a18      	ldr	r2, [pc, #96]	@ (8015db8 <prvAddNewTaskToReadyList+0xd4>)
 8015d56:	6013      	str	r3, [r2, #0]
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d5c:	4613      	mov	r3, r2
 8015d5e:	009b      	lsls	r3, r3, #2
 8015d60:	4413      	add	r3, r2
 8015d62:	009b      	lsls	r3, r3, #2
 8015d64:	4a15      	ldr	r2, [pc, #84]	@ (8015dbc <prvAddNewTaskToReadyList+0xd8>)
 8015d66:	441a      	add	r2, r3
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	3304      	adds	r3, #4
 8015d6c:	4619      	mov	r1, r3
 8015d6e:	4610      	mov	r0, r2
 8015d70:	f7fe fdcf 	bl	8014912 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015d74:	f001 fbd2 	bl	801751c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015d78:	4b0d      	ldr	r3, [pc, #52]	@ (8015db0 <prvAddNewTaskToReadyList+0xcc>)
 8015d7a:	681b      	ldr	r3, [r3, #0]
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	d00e      	beq.n	8015d9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015d80:	4b0a      	ldr	r3, [pc, #40]	@ (8015dac <prvAddNewTaskToReadyList+0xc8>)
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d8a:	429a      	cmp	r2, r3
 8015d8c:	d207      	bcs.n	8015d9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8015dc0 <prvAddNewTaskToReadyList+0xdc>)
 8015d90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015d94:	601a      	str	r2, [r3, #0]
 8015d96:	f3bf 8f4f 	dsb	sy
 8015d9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015d9e:	bf00      	nop
 8015da0:	3708      	adds	r7, #8
 8015da2:	46bd      	mov	sp, r7
 8015da4:	bd80      	pop	{r7, pc}
 8015da6:	bf00      	nop
 8015da8:	20003564 	.word	0x20003564
 8015dac:	20003090 	.word	0x20003090
 8015db0:	20003570 	.word	0x20003570
 8015db4:	20003580 	.word	0x20003580
 8015db8:	2000356c 	.word	0x2000356c
 8015dbc:	20003094 	.word	0x20003094
 8015dc0:	e000ed04 	.word	0xe000ed04

08015dc4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8015dc4:	b580      	push	{r7, lr}
 8015dc6:	b084      	sub	sp, #16
 8015dc8:	af00      	add	r7, sp, #0
 8015dca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8015dcc:	f001 fb74 	bl	80174b8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d102      	bne.n	8015ddc <vTaskDelete+0x18>
 8015dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8015e8c <vTaskDelete+0xc8>)
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	e000      	b.n	8015dde <vTaskDelete+0x1a>
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	3304      	adds	r3, #4
 8015de4:	4618      	mov	r0, r3
 8015de6:	f7fe fdf1 	bl	80149cc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015dea:	68fb      	ldr	r3, [r7, #12]
 8015dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015dee:	2b00      	cmp	r3, #0
 8015df0:	d004      	beq.n	8015dfc <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015df2:	68fb      	ldr	r3, [r7, #12]
 8015df4:	3318      	adds	r3, #24
 8015df6:	4618      	mov	r0, r3
 8015df8:	f7fe fde8 	bl	80149cc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8015dfc:	4b24      	ldr	r3, [pc, #144]	@ (8015e90 <vTaskDelete+0xcc>)
 8015dfe:	681b      	ldr	r3, [r3, #0]
 8015e00:	3301      	adds	r3, #1
 8015e02:	4a23      	ldr	r2, [pc, #140]	@ (8015e90 <vTaskDelete+0xcc>)
 8015e04:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8015e06:	4b21      	ldr	r3, [pc, #132]	@ (8015e8c <vTaskDelete+0xc8>)
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	68fa      	ldr	r2, [r7, #12]
 8015e0c:	429a      	cmp	r2, r3
 8015e0e:	d10b      	bne.n	8015e28 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	3304      	adds	r3, #4
 8015e14:	4619      	mov	r1, r3
 8015e16:	481f      	ldr	r0, [pc, #124]	@ (8015e94 <vTaskDelete+0xd0>)
 8015e18:	f7fe fd7b 	bl	8014912 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8015e1c:	4b1e      	ldr	r3, [pc, #120]	@ (8015e98 <vTaskDelete+0xd4>)
 8015e1e:	681b      	ldr	r3, [r3, #0]
 8015e20:	3301      	adds	r3, #1
 8015e22:	4a1d      	ldr	r2, [pc, #116]	@ (8015e98 <vTaskDelete+0xd4>)
 8015e24:	6013      	str	r3, [r2, #0]
 8015e26:	e009      	b.n	8015e3c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8015e28:	4b1c      	ldr	r3, [pc, #112]	@ (8015e9c <vTaskDelete+0xd8>)
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	3b01      	subs	r3, #1
 8015e2e:	4a1b      	ldr	r2, [pc, #108]	@ (8015e9c <vTaskDelete+0xd8>)
 8015e30:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8015e32:	68f8      	ldr	r0, [r7, #12]
 8015e34:	f000 fc80 	bl	8016738 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8015e38:	f000 fcae 	bl	8016798 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8015e3c:	f001 fb6e 	bl	801751c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8015e40:	4b17      	ldr	r3, [pc, #92]	@ (8015ea0 <vTaskDelete+0xdc>)
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	2b00      	cmp	r3, #0
 8015e46:	d01c      	beq.n	8015e82 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8015e48:	4b10      	ldr	r3, [pc, #64]	@ (8015e8c <vTaskDelete+0xc8>)
 8015e4a:	681b      	ldr	r3, [r3, #0]
 8015e4c:	68fa      	ldr	r2, [r7, #12]
 8015e4e:	429a      	cmp	r2, r3
 8015e50:	d117      	bne.n	8015e82 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8015e52:	4b14      	ldr	r3, [pc, #80]	@ (8015ea4 <vTaskDelete+0xe0>)
 8015e54:	681b      	ldr	r3, [r3, #0]
 8015e56:	2b00      	cmp	r3, #0
 8015e58:	d00b      	beq.n	8015e72 <vTaskDelete+0xae>
	__asm volatile
 8015e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e5e:	f383 8811 	msr	BASEPRI, r3
 8015e62:	f3bf 8f6f 	isb	sy
 8015e66:	f3bf 8f4f 	dsb	sy
 8015e6a:	60bb      	str	r3, [r7, #8]
}
 8015e6c:	bf00      	nop
 8015e6e:	bf00      	nop
 8015e70:	e7fd      	b.n	8015e6e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8015e72:	4b0d      	ldr	r3, [pc, #52]	@ (8015ea8 <vTaskDelete+0xe4>)
 8015e74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e78:	601a      	str	r2, [r3, #0]
 8015e7a:	f3bf 8f4f 	dsb	sy
 8015e7e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8015e82:	bf00      	nop
 8015e84:	3710      	adds	r7, #16
 8015e86:	46bd      	mov	sp, r7
 8015e88:	bd80      	pop	{r7, pc}
 8015e8a:	bf00      	nop
 8015e8c:	20003090 	.word	0x20003090
 8015e90:	20003580 	.word	0x20003580
 8015e94:	20003538 	.word	0x20003538
 8015e98:	2000354c 	.word	0x2000354c
 8015e9c:	20003564 	.word	0x20003564
 8015ea0:	20003570 	.word	0x20003570
 8015ea4:	2000358c 	.word	0x2000358c
 8015ea8:	e000ed04 	.word	0xe000ed04

08015eac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015eac:	b580      	push	{r7, lr}
 8015eae:	b084      	sub	sp, #16
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	2b00      	cmp	r3, #0
 8015ebc:	d018      	beq.n	8015ef0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015ebe:	4b14      	ldr	r3, [pc, #80]	@ (8015f10 <vTaskDelay+0x64>)
 8015ec0:	681b      	ldr	r3, [r3, #0]
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d00b      	beq.n	8015ede <vTaskDelay+0x32>
	__asm volatile
 8015ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eca:	f383 8811 	msr	BASEPRI, r3
 8015ece:	f3bf 8f6f 	isb	sy
 8015ed2:	f3bf 8f4f 	dsb	sy
 8015ed6:	60bb      	str	r3, [r7, #8]
}
 8015ed8:	bf00      	nop
 8015eda:	bf00      	nop
 8015edc:	e7fd      	b.n	8015eda <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015ede:	f000 f883 	bl	8015fe8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015ee2:	2100      	movs	r1, #0
 8015ee4:	6878      	ldr	r0, [r7, #4]
 8015ee6:	f000 fe05 	bl	8016af4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015eea:	f000 f88b 	bl	8016004 <xTaskResumeAll>
 8015eee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d107      	bne.n	8015f06 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8015ef6:	4b07      	ldr	r3, [pc, #28]	@ (8015f14 <vTaskDelay+0x68>)
 8015ef8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015efc:	601a      	str	r2, [r3, #0]
 8015efe:	f3bf 8f4f 	dsb	sy
 8015f02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015f06:	bf00      	nop
 8015f08:	3710      	adds	r7, #16
 8015f0a:	46bd      	mov	sp, r7
 8015f0c:	bd80      	pop	{r7, pc}
 8015f0e:	bf00      	nop
 8015f10:	2000358c 	.word	0x2000358c
 8015f14:	e000ed04 	.word	0xe000ed04

08015f18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015f18:	b580      	push	{r7, lr}
 8015f1a:	b08a      	sub	sp, #40	@ 0x28
 8015f1c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015f1e:	2300      	movs	r3, #0
 8015f20:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015f22:	2300      	movs	r3, #0
 8015f24:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015f26:	463a      	mov	r2, r7
 8015f28:	1d39      	adds	r1, r7, #4
 8015f2a:	f107 0308 	add.w	r3, r7, #8
 8015f2e:	4618      	mov	r0, r3
 8015f30:	f7fe fc8e 	bl	8014850 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015f34:	6839      	ldr	r1, [r7, #0]
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	68ba      	ldr	r2, [r7, #8]
 8015f3a:	9202      	str	r2, [sp, #8]
 8015f3c:	9301      	str	r3, [sp, #4]
 8015f3e:	2300      	movs	r3, #0
 8015f40:	9300      	str	r3, [sp, #0]
 8015f42:	2300      	movs	r3, #0
 8015f44:	460a      	mov	r2, r1
 8015f46:	4922      	ldr	r1, [pc, #136]	@ (8015fd0 <vTaskStartScheduler+0xb8>)
 8015f48:	4822      	ldr	r0, [pc, #136]	@ (8015fd4 <vTaskStartScheduler+0xbc>)
 8015f4a:	f7ff fd95 	bl	8015a78 <xTaskCreateStatic>
 8015f4e:	4603      	mov	r3, r0
 8015f50:	4a21      	ldr	r2, [pc, #132]	@ (8015fd8 <vTaskStartScheduler+0xc0>)
 8015f52:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015f54:	4b20      	ldr	r3, [pc, #128]	@ (8015fd8 <vTaskStartScheduler+0xc0>)
 8015f56:	681b      	ldr	r3, [r3, #0]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d002      	beq.n	8015f62 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015f5c:	2301      	movs	r3, #1
 8015f5e:	617b      	str	r3, [r7, #20]
 8015f60:	e001      	b.n	8015f66 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015f62:	2300      	movs	r3, #0
 8015f64:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8015f66:	697b      	ldr	r3, [r7, #20]
 8015f68:	2b01      	cmp	r3, #1
 8015f6a:	d102      	bne.n	8015f72 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015f6c:	f000 fe16 	bl	8016b9c <xTimerCreateTimerTask>
 8015f70:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015f72:	697b      	ldr	r3, [r7, #20]
 8015f74:	2b01      	cmp	r3, #1
 8015f76:	d116      	bne.n	8015fa6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8015f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f7c:	f383 8811 	msr	BASEPRI, r3
 8015f80:	f3bf 8f6f 	isb	sy
 8015f84:	f3bf 8f4f 	dsb	sy
 8015f88:	613b      	str	r3, [r7, #16]
}
 8015f8a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015f8c:	4b13      	ldr	r3, [pc, #76]	@ (8015fdc <vTaskStartScheduler+0xc4>)
 8015f8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015f92:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015f94:	4b12      	ldr	r3, [pc, #72]	@ (8015fe0 <vTaskStartScheduler+0xc8>)
 8015f96:	2201      	movs	r2, #1
 8015f98:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015f9a:	4b12      	ldr	r3, [pc, #72]	@ (8015fe4 <vTaskStartScheduler+0xcc>)
 8015f9c:	2200      	movs	r2, #0
 8015f9e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015fa0:	f001 f9e6 	bl	8017370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015fa4:	e00f      	b.n	8015fc6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015fa6:	697b      	ldr	r3, [r7, #20]
 8015fa8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015fac:	d10b      	bne.n	8015fc6 <vTaskStartScheduler+0xae>
	__asm volatile
 8015fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fb2:	f383 8811 	msr	BASEPRI, r3
 8015fb6:	f3bf 8f6f 	isb	sy
 8015fba:	f3bf 8f4f 	dsb	sy
 8015fbe:	60fb      	str	r3, [r7, #12]
}
 8015fc0:	bf00      	nop
 8015fc2:	bf00      	nop
 8015fc4:	e7fd      	b.n	8015fc2 <vTaskStartScheduler+0xaa>
}
 8015fc6:	bf00      	nop
 8015fc8:	3718      	adds	r7, #24
 8015fca:	46bd      	mov	sp, r7
 8015fcc:	bd80      	pop	{r7, pc}
 8015fce:	bf00      	nop
 8015fd0:	0801a5d8 	.word	0x0801a5d8
 8015fd4:	0801662d 	.word	0x0801662d
 8015fd8:	20003588 	.word	0x20003588
 8015fdc:	20003584 	.word	0x20003584
 8015fe0:	20003570 	.word	0x20003570
 8015fe4:	20003568 	.word	0x20003568

08015fe8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015fe8:	b480      	push	{r7}
 8015fea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015fec:	4b04      	ldr	r3, [pc, #16]	@ (8016000 <vTaskSuspendAll+0x18>)
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	3301      	adds	r3, #1
 8015ff2:	4a03      	ldr	r2, [pc, #12]	@ (8016000 <vTaskSuspendAll+0x18>)
 8015ff4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015ff6:	bf00      	nop
 8015ff8:	46bd      	mov	sp, r7
 8015ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ffe:	4770      	bx	lr
 8016000:	2000358c 	.word	0x2000358c

08016004 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016004:	b580      	push	{r7, lr}
 8016006:	b084      	sub	sp, #16
 8016008:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801600a:	2300      	movs	r3, #0
 801600c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801600e:	2300      	movs	r3, #0
 8016010:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016012:	4b42      	ldr	r3, [pc, #264]	@ (801611c <xTaskResumeAll+0x118>)
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d10b      	bne.n	8016032 <xTaskResumeAll+0x2e>
	__asm volatile
 801601a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801601e:	f383 8811 	msr	BASEPRI, r3
 8016022:	f3bf 8f6f 	isb	sy
 8016026:	f3bf 8f4f 	dsb	sy
 801602a:	603b      	str	r3, [r7, #0]
}
 801602c:	bf00      	nop
 801602e:	bf00      	nop
 8016030:	e7fd      	b.n	801602e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016032:	f001 fa41 	bl	80174b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016036:	4b39      	ldr	r3, [pc, #228]	@ (801611c <xTaskResumeAll+0x118>)
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	3b01      	subs	r3, #1
 801603c:	4a37      	ldr	r2, [pc, #220]	@ (801611c <xTaskResumeAll+0x118>)
 801603e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016040:	4b36      	ldr	r3, [pc, #216]	@ (801611c <xTaskResumeAll+0x118>)
 8016042:	681b      	ldr	r3, [r3, #0]
 8016044:	2b00      	cmp	r3, #0
 8016046:	d162      	bne.n	801610e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016048:	4b35      	ldr	r3, [pc, #212]	@ (8016120 <xTaskResumeAll+0x11c>)
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d05e      	beq.n	801610e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016050:	e02f      	b.n	80160b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016052:	4b34      	ldr	r3, [pc, #208]	@ (8016124 <xTaskResumeAll+0x120>)
 8016054:	68db      	ldr	r3, [r3, #12]
 8016056:	68db      	ldr	r3, [r3, #12]
 8016058:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801605a:	68fb      	ldr	r3, [r7, #12]
 801605c:	3318      	adds	r3, #24
 801605e:	4618      	mov	r0, r3
 8016060:	f7fe fcb4 	bl	80149cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016064:	68fb      	ldr	r3, [r7, #12]
 8016066:	3304      	adds	r3, #4
 8016068:	4618      	mov	r0, r3
 801606a:	f7fe fcaf 	bl	80149cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801606e:	68fb      	ldr	r3, [r7, #12]
 8016070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016072:	4b2d      	ldr	r3, [pc, #180]	@ (8016128 <xTaskResumeAll+0x124>)
 8016074:	681b      	ldr	r3, [r3, #0]
 8016076:	429a      	cmp	r2, r3
 8016078:	d903      	bls.n	8016082 <xTaskResumeAll+0x7e>
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801607e:	4a2a      	ldr	r2, [pc, #168]	@ (8016128 <xTaskResumeAll+0x124>)
 8016080:	6013      	str	r3, [r2, #0]
 8016082:	68fb      	ldr	r3, [r7, #12]
 8016084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016086:	4613      	mov	r3, r2
 8016088:	009b      	lsls	r3, r3, #2
 801608a:	4413      	add	r3, r2
 801608c:	009b      	lsls	r3, r3, #2
 801608e:	4a27      	ldr	r2, [pc, #156]	@ (801612c <xTaskResumeAll+0x128>)
 8016090:	441a      	add	r2, r3
 8016092:	68fb      	ldr	r3, [r7, #12]
 8016094:	3304      	adds	r3, #4
 8016096:	4619      	mov	r1, r3
 8016098:	4610      	mov	r0, r2
 801609a:	f7fe fc3a 	bl	8014912 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801609e:	68fb      	ldr	r3, [r7, #12]
 80160a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80160a2:	4b23      	ldr	r3, [pc, #140]	@ (8016130 <xTaskResumeAll+0x12c>)
 80160a4:	681b      	ldr	r3, [r3, #0]
 80160a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160a8:	429a      	cmp	r2, r3
 80160aa:	d302      	bcc.n	80160b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80160ac:	4b21      	ldr	r3, [pc, #132]	@ (8016134 <xTaskResumeAll+0x130>)
 80160ae:	2201      	movs	r2, #1
 80160b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80160b2:	4b1c      	ldr	r3, [pc, #112]	@ (8016124 <xTaskResumeAll+0x120>)
 80160b4:	681b      	ldr	r3, [r3, #0]
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d1cb      	bne.n	8016052 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d001      	beq.n	80160c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80160c0:	f000 fb6a 	bl	8016798 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80160c4:	4b1c      	ldr	r3, [pc, #112]	@ (8016138 <xTaskResumeAll+0x134>)
 80160c6:	681b      	ldr	r3, [r3, #0]
 80160c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d010      	beq.n	80160f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80160d0:	f000 f858 	bl	8016184 <xTaskIncrementTick>
 80160d4:	4603      	mov	r3, r0
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d002      	beq.n	80160e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80160da:	4b16      	ldr	r3, [pc, #88]	@ (8016134 <xTaskResumeAll+0x130>)
 80160dc:	2201      	movs	r2, #1
 80160de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	3b01      	subs	r3, #1
 80160e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d1f1      	bne.n	80160d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80160ec:	4b12      	ldr	r3, [pc, #72]	@ (8016138 <xTaskResumeAll+0x134>)
 80160ee:	2200      	movs	r2, #0
 80160f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80160f2:	4b10      	ldr	r3, [pc, #64]	@ (8016134 <xTaskResumeAll+0x130>)
 80160f4:	681b      	ldr	r3, [r3, #0]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d009      	beq.n	801610e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80160fa:	2301      	movs	r3, #1
 80160fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80160fe:	4b0f      	ldr	r3, [pc, #60]	@ (801613c <xTaskResumeAll+0x138>)
 8016100:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016104:	601a      	str	r2, [r3, #0]
 8016106:	f3bf 8f4f 	dsb	sy
 801610a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801610e:	f001 fa05 	bl	801751c <vPortExitCritical>

	return xAlreadyYielded;
 8016112:	68bb      	ldr	r3, [r7, #8]
}
 8016114:	4618      	mov	r0, r3
 8016116:	3710      	adds	r7, #16
 8016118:	46bd      	mov	sp, r7
 801611a:	bd80      	pop	{r7, pc}
 801611c:	2000358c 	.word	0x2000358c
 8016120:	20003564 	.word	0x20003564
 8016124:	20003524 	.word	0x20003524
 8016128:	2000356c 	.word	0x2000356c
 801612c:	20003094 	.word	0x20003094
 8016130:	20003090 	.word	0x20003090
 8016134:	20003578 	.word	0x20003578
 8016138:	20003574 	.word	0x20003574
 801613c:	e000ed04 	.word	0xe000ed04

08016140 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016140:	b480      	push	{r7}
 8016142:	b083      	sub	sp, #12
 8016144:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016146:	4b05      	ldr	r3, [pc, #20]	@ (801615c <xTaskGetTickCount+0x1c>)
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801614c:	687b      	ldr	r3, [r7, #4]
}
 801614e:	4618      	mov	r0, r3
 8016150:	370c      	adds	r7, #12
 8016152:	46bd      	mov	sp, r7
 8016154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016158:	4770      	bx	lr
 801615a:	bf00      	nop
 801615c:	20003568 	.word	0x20003568

08016160 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016160:	b580      	push	{r7, lr}
 8016162:	b082      	sub	sp, #8
 8016164:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016166:	f001 fa87 	bl	8017678 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801616a:	2300      	movs	r3, #0
 801616c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801616e:	4b04      	ldr	r3, [pc, #16]	@ (8016180 <xTaskGetTickCountFromISR+0x20>)
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016174:	683b      	ldr	r3, [r7, #0]
}
 8016176:	4618      	mov	r0, r3
 8016178:	3708      	adds	r7, #8
 801617a:	46bd      	mov	sp, r7
 801617c:	bd80      	pop	{r7, pc}
 801617e:	bf00      	nop
 8016180:	20003568 	.word	0x20003568

08016184 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016184:	b580      	push	{r7, lr}
 8016186:	b086      	sub	sp, #24
 8016188:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801618a:	2300      	movs	r3, #0
 801618c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801618e:	4b4f      	ldr	r3, [pc, #316]	@ (80162cc <xTaskIncrementTick+0x148>)
 8016190:	681b      	ldr	r3, [r3, #0]
 8016192:	2b00      	cmp	r3, #0
 8016194:	f040 8090 	bne.w	80162b8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016198:	4b4d      	ldr	r3, [pc, #308]	@ (80162d0 <xTaskIncrementTick+0x14c>)
 801619a:	681b      	ldr	r3, [r3, #0]
 801619c:	3301      	adds	r3, #1
 801619e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80161a0:	4a4b      	ldr	r2, [pc, #300]	@ (80162d0 <xTaskIncrementTick+0x14c>)
 80161a2:	693b      	ldr	r3, [r7, #16]
 80161a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80161a6:	693b      	ldr	r3, [r7, #16]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d121      	bne.n	80161f0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80161ac:	4b49      	ldr	r3, [pc, #292]	@ (80162d4 <xTaskIncrementTick+0x150>)
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	681b      	ldr	r3, [r3, #0]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d00b      	beq.n	80161ce <xTaskIncrementTick+0x4a>
	__asm volatile
 80161b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161ba:	f383 8811 	msr	BASEPRI, r3
 80161be:	f3bf 8f6f 	isb	sy
 80161c2:	f3bf 8f4f 	dsb	sy
 80161c6:	603b      	str	r3, [r7, #0]
}
 80161c8:	bf00      	nop
 80161ca:	bf00      	nop
 80161cc:	e7fd      	b.n	80161ca <xTaskIncrementTick+0x46>
 80161ce:	4b41      	ldr	r3, [pc, #260]	@ (80162d4 <xTaskIncrementTick+0x150>)
 80161d0:	681b      	ldr	r3, [r3, #0]
 80161d2:	60fb      	str	r3, [r7, #12]
 80161d4:	4b40      	ldr	r3, [pc, #256]	@ (80162d8 <xTaskIncrementTick+0x154>)
 80161d6:	681b      	ldr	r3, [r3, #0]
 80161d8:	4a3e      	ldr	r2, [pc, #248]	@ (80162d4 <xTaskIncrementTick+0x150>)
 80161da:	6013      	str	r3, [r2, #0]
 80161dc:	4a3e      	ldr	r2, [pc, #248]	@ (80162d8 <xTaskIncrementTick+0x154>)
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	6013      	str	r3, [r2, #0]
 80161e2:	4b3e      	ldr	r3, [pc, #248]	@ (80162dc <xTaskIncrementTick+0x158>)
 80161e4:	681b      	ldr	r3, [r3, #0]
 80161e6:	3301      	adds	r3, #1
 80161e8:	4a3c      	ldr	r2, [pc, #240]	@ (80162dc <xTaskIncrementTick+0x158>)
 80161ea:	6013      	str	r3, [r2, #0]
 80161ec:	f000 fad4 	bl	8016798 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80161f0:	4b3b      	ldr	r3, [pc, #236]	@ (80162e0 <xTaskIncrementTick+0x15c>)
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	693a      	ldr	r2, [r7, #16]
 80161f6:	429a      	cmp	r2, r3
 80161f8:	d349      	bcc.n	801628e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80161fa:	4b36      	ldr	r3, [pc, #216]	@ (80162d4 <xTaskIncrementTick+0x150>)
 80161fc:	681b      	ldr	r3, [r3, #0]
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	2b00      	cmp	r3, #0
 8016202:	d104      	bne.n	801620e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016204:	4b36      	ldr	r3, [pc, #216]	@ (80162e0 <xTaskIncrementTick+0x15c>)
 8016206:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801620a:	601a      	str	r2, [r3, #0]
					break;
 801620c:	e03f      	b.n	801628e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801620e:	4b31      	ldr	r3, [pc, #196]	@ (80162d4 <xTaskIncrementTick+0x150>)
 8016210:	681b      	ldr	r3, [r3, #0]
 8016212:	68db      	ldr	r3, [r3, #12]
 8016214:	68db      	ldr	r3, [r3, #12]
 8016216:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016218:	68bb      	ldr	r3, [r7, #8]
 801621a:	685b      	ldr	r3, [r3, #4]
 801621c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801621e:	693a      	ldr	r2, [r7, #16]
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	429a      	cmp	r2, r3
 8016224:	d203      	bcs.n	801622e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016226:	4a2e      	ldr	r2, [pc, #184]	@ (80162e0 <xTaskIncrementTick+0x15c>)
 8016228:	687b      	ldr	r3, [r7, #4]
 801622a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801622c:	e02f      	b.n	801628e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801622e:	68bb      	ldr	r3, [r7, #8]
 8016230:	3304      	adds	r3, #4
 8016232:	4618      	mov	r0, r3
 8016234:	f7fe fbca 	bl	80149cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016238:	68bb      	ldr	r3, [r7, #8]
 801623a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801623c:	2b00      	cmp	r3, #0
 801623e:	d004      	beq.n	801624a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016240:	68bb      	ldr	r3, [r7, #8]
 8016242:	3318      	adds	r3, #24
 8016244:	4618      	mov	r0, r3
 8016246:	f7fe fbc1 	bl	80149cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801624a:	68bb      	ldr	r3, [r7, #8]
 801624c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801624e:	4b25      	ldr	r3, [pc, #148]	@ (80162e4 <xTaskIncrementTick+0x160>)
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	429a      	cmp	r2, r3
 8016254:	d903      	bls.n	801625e <xTaskIncrementTick+0xda>
 8016256:	68bb      	ldr	r3, [r7, #8]
 8016258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801625a:	4a22      	ldr	r2, [pc, #136]	@ (80162e4 <xTaskIncrementTick+0x160>)
 801625c:	6013      	str	r3, [r2, #0]
 801625e:	68bb      	ldr	r3, [r7, #8]
 8016260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016262:	4613      	mov	r3, r2
 8016264:	009b      	lsls	r3, r3, #2
 8016266:	4413      	add	r3, r2
 8016268:	009b      	lsls	r3, r3, #2
 801626a:	4a1f      	ldr	r2, [pc, #124]	@ (80162e8 <xTaskIncrementTick+0x164>)
 801626c:	441a      	add	r2, r3
 801626e:	68bb      	ldr	r3, [r7, #8]
 8016270:	3304      	adds	r3, #4
 8016272:	4619      	mov	r1, r3
 8016274:	4610      	mov	r0, r2
 8016276:	f7fe fb4c 	bl	8014912 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801627a:	68bb      	ldr	r3, [r7, #8]
 801627c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801627e:	4b1b      	ldr	r3, [pc, #108]	@ (80162ec <xTaskIncrementTick+0x168>)
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016284:	429a      	cmp	r2, r3
 8016286:	d3b8      	bcc.n	80161fa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8016288:	2301      	movs	r3, #1
 801628a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801628c:	e7b5      	b.n	80161fa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801628e:	4b17      	ldr	r3, [pc, #92]	@ (80162ec <xTaskIncrementTick+0x168>)
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016294:	4914      	ldr	r1, [pc, #80]	@ (80162e8 <xTaskIncrementTick+0x164>)
 8016296:	4613      	mov	r3, r2
 8016298:	009b      	lsls	r3, r3, #2
 801629a:	4413      	add	r3, r2
 801629c:	009b      	lsls	r3, r3, #2
 801629e:	440b      	add	r3, r1
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	2b01      	cmp	r3, #1
 80162a4:	d901      	bls.n	80162aa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80162a6:	2301      	movs	r3, #1
 80162a8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80162aa:	4b11      	ldr	r3, [pc, #68]	@ (80162f0 <xTaskIncrementTick+0x16c>)
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d007      	beq.n	80162c2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80162b2:	2301      	movs	r3, #1
 80162b4:	617b      	str	r3, [r7, #20]
 80162b6:	e004      	b.n	80162c2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80162b8:	4b0e      	ldr	r3, [pc, #56]	@ (80162f4 <xTaskIncrementTick+0x170>)
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	3301      	adds	r3, #1
 80162be:	4a0d      	ldr	r2, [pc, #52]	@ (80162f4 <xTaskIncrementTick+0x170>)
 80162c0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80162c2:	697b      	ldr	r3, [r7, #20]
}
 80162c4:	4618      	mov	r0, r3
 80162c6:	3718      	adds	r7, #24
 80162c8:	46bd      	mov	sp, r7
 80162ca:	bd80      	pop	{r7, pc}
 80162cc:	2000358c 	.word	0x2000358c
 80162d0:	20003568 	.word	0x20003568
 80162d4:	2000351c 	.word	0x2000351c
 80162d8:	20003520 	.word	0x20003520
 80162dc:	2000357c 	.word	0x2000357c
 80162e0:	20003584 	.word	0x20003584
 80162e4:	2000356c 	.word	0x2000356c
 80162e8:	20003094 	.word	0x20003094
 80162ec:	20003090 	.word	0x20003090
 80162f0:	20003578 	.word	0x20003578
 80162f4:	20003574 	.word	0x20003574

080162f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80162f8:	b480      	push	{r7}
 80162fa:	b085      	sub	sp, #20
 80162fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80162fe:	4b28      	ldr	r3, [pc, #160]	@ (80163a0 <vTaskSwitchContext+0xa8>)
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d003      	beq.n	801630e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016306:	4b27      	ldr	r3, [pc, #156]	@ (80163a4 <vTaskSwitchContext+0xac>)
 8016308:	2201      	movs	r2, #1
 801630a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801630c:	e042      	b.n	8016394 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 801630e:	4b25      	ldr	r3, [pc, #148]	@ (80163a4 <vTaskSwitchContext+0xac>)
 8016310:	2200      	movs	r2, #0
 8016312:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016314:	4b24      	ldr	r3, [pc, #144]	@ (80163a8 <vTaskSwitchContext+0xb0>)
 8016316:	681b      	ldr	r3, [r3, #0]
 8016318:	60fb      	str	r3, [r7, #12]
 801631a:	e011      	b.n	8016340 <vTaskSwitchContext+0x48>
 801631c:	68fb      	ldr	r3, [r7, #12]
 801631e:	2b00      	cmp	r3, #0
 8016320:	d10b      	bne.n	801633a <vTaskSwitchContext+0x42>
	__asm volatile
 8016322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016326:	f383 8811 	msr	BASEPRI, r3
 801632a:	f3bf 8f6f 	isb	sy
 801632e:	f3bf 8f4f 	dsb	sy
 8016332:	607b      	str	r3, [r7, #4]
}
 8016334:	bf00      	nop
 8016336:	bf00      	nop
 8016338:	e7fd      	b.n	8016336 <vTaskSwitchContext+0x3e>
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	3b01      	subs	r3, #1
 801633e:	60fb      	str	r3, [r7, #12]
 8016340:	491a      	ldr	r1, [pc, #104]	@ (80163ac <vTaskSwitchContext+0xb4>)
 8016342:	68fa      	ldr	r2, [r7, #12]
 8016344:	4613      	mov	r3, r2
 8016346:	009b      	lsls	r3, r3, #2
 8016348:	4413      	add	r3, r2
 801634a:	009b      	lsls	r3, r3, #2
 801634c:	440b      	add	r3, r1
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	2b00      	cmp	r3, #0
 8016352:	d0e3      	beq.n	801631c <vTaskSwitchContext+0x24>
 8016354:	68fa      	ldr	r2, [r7, #12]
 8016356:	4613      	mov	r3, r2
 8016358:	009b      	lsls	r3, r3, #2
 801635a:	4413      	add	r3, r2
 801635c:	009b      	lsls	r3, r3, #2
 801635e:	4a13      	ldr	r2, [pc, #76]	@ (80163ac <vTaskSwitchContext+0xb4>)
 8016360:	4413      	add	r3, r2
 8016362:	60bb      	str	r3, [r7, #8]
 8016364:	68bb      	ldr	r3, [r7, #8]
 8016366:	685b      	ldr	r3, [r3, #4]
 8016368:	685a      	ldr	r2, [r3, #4]
 801636a:	68bb      	ldr	r3, [r7, #8]
 801636c:	605a      	str	r2, [r3, #4]
 801636e:	68bb      	ldr	r3, [r7, #8]
 8016370:	685a      	ldr	r2, [r3, #4]
 8016372:	68bb      	ldr	r3, [r7, #8]
 8016374:	3308      	adds	r3, #8
 8016376:	429a      	cmp	r2, r3
 8016378:	d104      	bne.n	8016384 <vTaskSwitchContext+0x8c>
 801637a:	68bb      	ldr	r3, [r7, #8]
 801637c:	685b      	ldr	r3, [r3, #4]
 801637e:	685a      	ldr	r2, [r3, #4]
 8016380:	68bb      	ldr	r3, [r7, #8]
 8016382:	605a      	str	r2, [r3, #4]
 8016384:	68bb      	ldr	r3, [r7, #8]
 8016386:	685b      	ldr	r3, [r3, #4]
 8016388:	68db      	ldr	r3, [r3, #12]
 801638a:	4a09      	ldr	r2, [pc, #36]	@ (80163b0 <vTaskSwitchContext+0xb8>)
 801638c:	6013      	str	r3, [r2, #0]
 801638e:	4a06      	ldr	r2, [pc, #24]	@ (80163a8 <vTaskSwitchContext+0xb0>)
 8016390:	68fb      	ldr	r3, [r7, #12]
 8016392:	6013      	str	r3, [r2, #0]
}
 8016394:	bf00      	nop
 8016396:	3714      	adds	r7, #20
 8016398:	46bd      	mov	sp, r7
 801639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801639e:	4770      	bx	lr
 80163a0:	2000358c 	.word	0x2000358c
 80163a4:	20003578 	.word	0x20003578
 80163a8:	2000356c 	.word	0x2000356c
 80163ac:	20003094 	.word	0x20003094
 80163b0:	20003090 	.word	0x20003090

080163b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80163b4:	b580      	push	{r7, lr}
 80163b6:	b084      	sub	sp, #16
 80163b8:	af00      	add	r7, sp, #0
 80163ba:	6078      	str	r0, [r7, #4]
 80163bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d10b      	bne.n	80163dc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80163c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163c8:	f383 8811 	msr	BASEPRI, r3
 80163cc:	f3bf 8f6f 	isb	sy
 80163d0:	f3bf 8f4f 	dsb	sy
 80163d4:	60fb      	str	r3, [r7, #12]
}
 80163d6:	bf00      	nop
 80163d8:	bf00      	nop
 80163da:	e7fd      	b.n	80163d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80163dc:	4b07      	ldr	r3, [pc, #28]	@ (80163fc <vTaskPlaceOnEventList+0x48>)
 80163de:	681b      	ldr	r3, [r3, #0]
 80163e0:	3318      	adds	r3, #24
 80163e2:	4619      	mov	r1, r3
 80163e4:	6878      	ldr	r0, [r7, #4]
 80163e6:	f7fe fab8 	bl	801495a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80163ea:	2101      	movs	r1, #1
 80163ec:	6838      	ldr	r0, [r7, #0]
 80163ee:	f000 fb81 	bl	8016af4 <prvAddCurrentTaskToDelayedList>
}
 80163f2:	bf00      	nop
 80163f4:	3710      	adds	r7, #16
 80163f6:	46bd      	mov	sp, r7
 80163f8:	bd80      	pop	{r7, pc}
 80163fa:	bf00      	nop
 80163fc:	20003090 	.word	0x20003090

08016400 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8016400:	b580      	push	{r7, lr}
 8016402:	b086      	sub	sp, #24
 8016404:	af00      	add	r7, sp, #0
 8016406:	60f8      	str	r0, [r7, #12]
 8016408:	60b9      	str	r1, [r7, #8]
 801640a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801640c:	68fb      	ldr	r3, [r7, #12]
 801640e:	2b00      	cmp	r3, #0
 8016410:	d10b      	bne.n	801642a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8016412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016416:	f383 8811 	msr	BASEPRI, r3
 801641a:	f3bf 8f6f 	isb	sy
 801641e:	f3bf 8f4f 	dsb	sy
 8016422:	617b      	str	r3, [r7, #20]
}
 8016424:	bf00      	nop
 8016426:	bf00      	nop
 8016428:	e7fd      	b.n	8016426 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801642a:	4b0a      	ldr	r3, [pc, #40]	@ (8016454 <vTaskPlaceOnEventListRestricted+0x54>)
 801642c:	681b      	ldr	r3, [r3, #0]
 801642e:	3318      	adds	r3, #24
 8016430:	4619      	mov	r1, r3
 8016432:	68f8      	ldr	r0, [r7, #12]
 8016434:	f7fe fa6d 	bl	8014912 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d002      	beq.n	8016444 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801643e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016442:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016444:	6879      	ldr	r1, [r7, #4]
 8016446:	68b8      	ldr	r0, [r7, #8]
 8016448:	f000 fb54 	bl	8016af4 <prvAddCurrentTaskToDelayedList>
	}
 801644c:	bf00      	nop
 801644e:	3718      	adds	r7, #24
 8016450:	46bd      	mov	sp, r7
 8016452:	bd80      	pop	{r7, pc}
 8016454:	20003090 	.word	0x20003090

08016458 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016458:	b580      	push	{r7, lr}
 801645a:	b086      	sub	sp, #24
 801645c:	af00      	add	r7, sp, #0
 801645e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	68db      	ldr	r3, [r3, #12]
 8016464:	68db      	ldr	r3, [r3, #12]
 8016466:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016468:	693b      	ldr	r3, [r7, #16]
 801646a:	2b00      	cmp	r3, #0
 801646c:	d10b      	bne.n	8016486 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801646e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016472:	f383 8811 	msr	BASEPRI, r3
 8016476:	f3bf 8f6f 	isb	sy
 801647a:	f3bf 8f4f 	dsb	sy
 801647e:	60fb      	str	r3, [r7, #12]
}
 8016480:	bf00      	nop
 8016482:	bf00      	nop
 8016484:	e7fd      	b.n	8016482 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016486:	693b      	ldr	r3, [r7, #16]
 8016488:	3318      	adds	r3, #24
 801648a:	4618      	mov	r0, r3
 801648c:	f7fe fa9e 	bl	80149cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016490:	4b1d      	ldr	r3, [pc, #116]	@ (8016508 <xTaskRemoveFromEventList+0xb0>)
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	2b00      	cmp	r3, #0
 8016496:	d11d      	bne.n	80164d4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016498:	693b      	ldr	r3, [r7, #16]
 801649a:	3304      	adds	r3, #4
 801649c:	4618      	mov	r0, r3
 801649e:	f7fe fa95 	bl	80149cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80164a2:	693b      	ldr	r3, [r7, #16]
 80164a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164a6:	4b19      	ldr	r3, [pc, #100]	@ (801650c <xTaskRemoveFromEventList+0xb4>)
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	429a      	cmp	r2, r3
 80164ac:	d903      	bls.n	80164b6 <xTaskRemoveFromEventList+0x5e>
 80164ae:	693b      	ldr	r3, [r7, #16]
 80164b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164b2:	4a16      	ldr	r2, [pc, #88]	@ (801650c <xTaskRemoveFromEventList+0xb4>)
 80164b4:	6013      	str	r3, [r2, #0]
 80164b6:	693b      	ldr	r3, [r7, #16]
 80164b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164ba:	4613      	mov	r3, r2
 80164bc:	009b      	lsls	r3, r3, #2
 80164be:	4413      	add	r3, r2
 80164c0:	009b      	lsls	r3, r3, #2
 80164c2:	4a13      	ldr	r2, [pc, #76]	@ (8016510 <xTaskRemoveFromEventList+0xb8>)
 80164c4:	441a      	add	r2, r3
 80164c6:	693b      	ldr	r3, [r7, #16]
 80164c8:	3304      	adds	r3, #4
 80164ca:	4619      	mov	r1, r3
 80164cc:	4610      	mov	r0, r2
 80164ce:	f7fe fa20 	bl	8014912 <vListInsertEnd>
 80164d2:	e005      	b.n	80164e0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80164d4:	693b      	ldr	r3, [r7, #16]
 80164d6:	3318      	adds	r3, #24
 80164d8:	4619      	mov	r1, r3
 80164da:	480e      	ldr	r0, [pc, #56]	@ (8016514 <xTaskRemoveFromEventList+0xbc>)
 80164dc:	f7fe fa19 	bl	8014912 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80164e0:	693b      	ldr	r3, [r7, #16]
 80164e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164e4:	4b0c      	ldr	r3, [pc, #48]	@ (8016518 <xTaskRemoveFromEventList+0xc0>)
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164ea:	429a      	cmp	r2, r3
 80164ec:	d905      	bls.n	80164fa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80164ee:	2301      	movs	r3, #1
 80164f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80164f2:	4b0a      	ldr	r3, [pc, #40]	@ (801651c <xTaskRemoveFromEventList+0xc4>)
 80164f4:	2201      	movs	r2, #1
 80164f6:	601a      	str	r2, [r3, #0]
 80164f8:	e001      	b.n	80164fe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80164fa:	2300      	movs	r3, #0
 80164fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80164fe:	697b      	ldr	r3, [r7, #20]
}
 8016500:	4618      	mov	r0, r3
 8016502:	3718      	adds	r7, #24
 8016504:	46bd      	mov	sp, r7
 8016506:	bd80      	pop	{r7, pc}
 8016508:	2000358c 	.word	0x2000358c
 801650c:	2000356c 	.word	0x2000356c
 8016510:	20003094 	.word	0x20003094
 8016514:	20003524 	.word	0x20003524
 8016518:	20003090 	.word	0x20003090
 801651c:	20003578 	.word	0x20003578

08016520 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016520:	b480      	push	{r7}
 8016522:	b083      	sub	sp, #12
 8016524:	af00      	add	r7, sp, #0
 8016526:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016528:	4b06      	ldr	r3, [pc, #24]	@ (8016544 <vTaskInternalSetTimeOutState+0x24>)
 801652a:	681a      	ldr	r2, [r3, #0]
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016530:	4b05      	ldr	r3, [pc, #20]	@ (8016548 <vTaskInternalSetTimeOutState+0x28>)
 8016532:	681a      	ldr	r2, [r3, #0]
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	605a      	str	r2, [r3, #4]
}
 8016538:	bf00      	nop
 801653a:	370c      	adds	r7, #12
 801653c:	46bd      	mov	sp, r7
 801653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016542:	4770      	bx	lr
 8016544:	2000357c 	.word	0x2000357c
 8016548:	20003568 	.word	0x20003568

0801654c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801654c:	b580      	push	{r7, lr}
 801654e:	b088      	sub	sp, #32
 8016550:	af00      	add	r7, sp, #0
 8016552:	6078      	str	r0, [r7, #4]
 8016554:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	2b00      	cmp	r3, #0
 801655a:	d10b      	bne.n	8016574 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801655c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016560:	f383 8811 	msr	BASEPRI, r3
 8016564:	f3bf 8f6f 	isb	sy
 8016568:	f3bf 8f4f 	dsb	sy
 801656c:	613b      	str	r3, [r7, #16]
}
 801656e:	bf00      	nop
 8016570:	bf00      	nop
 8016572:	e7fd      	b.n	8016570 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8016574:	683b      	ldr	r3, [r7, #0]
 8016576:	2b00      	cmp	r3, #0
 8016578:	d10b      	bne.n	8016592 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801657a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801657e:	f383 8811 	msr	BASEPRI, r3
 8016582:	f3bf 8f6f 	isb	sy
 8016586:	f3bf 8f4f 	dsb	sy
 801658a:	60fb      	str	r3, [r7, #12]
}
 801658c:	bf00      	nop
 801658e:	bf00      	nop
 8016590:	e7fd      	b.n	801658e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8016592:	f000 ff91 	bl	80174b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016596:	4b1d      	ldr	r3, [pc, #116]	@ (801660c <xTaskCheckForTimeOut+0xc0>)
 8016598:	681b      	ldr	r3, [r3, #0]
 801659a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	685b      	ldr	r3, [r3, #4]
 80165a0:	69ba      	ldr	r2, [r7, #24]
 80165a2:	1ad3      	subs	r3, r2, r3
 80165a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80165a6:	683b      	ldr	r3, [r7, #0]
 80165a8:	681b      	ldr	r3, [r3, #0]
 80165aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80165ae:	d102      	bne.n	80165b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80165b0:	2300      	movs	r3, #0
 80165b2:	61fb      	str	r3, [r7, #28]
 80165b4:	e023      	b.n	80165fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	681a      	ldr	r2, [r3, #0]
 80165ba:	4b15      	ldr	r3, [pc, #84]	@ (8016610 <xTaskCheckForTimeOut+0xc4>)
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	429a      	cmp	r2, r3
 80165c0:	d007      	beq.n	80165d2 <xTaskCheckForTimeOut+0x86>
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	685b      	ldr	r3, [r3, #4]
 80165c6:	69ba      	ldr	r2, [r7, #24]
 80165c8:	429a      	cmp	r2, r3
 80165ca:	d302      	bcc.n	80165d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80165cc:	2301      	movs	r3, #1
 80165ce:	61fb      	str	r3, [r7, #28]
 80165d0:	e015      	b.n	80165fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80165d2:	683b      	ldr	r3, [r7, #0]
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	697a      	ldr	r2, [r7, #20]
 80165d8:	429a      	cmp	r2, r3
 80165da:	d20b      	bcs.n	80165f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80165dc:	683b      	ldr	r3, [r7, #0]
 80165de:	681a      	ldr	r2, [r3, #0]
 80165e0:	697b      	ldr	r3, [r7, #20]
 80165e2:	1ad2      	subs	r2, r2, r3
 80165e4:	683b      	ldr	r3, [r7, #0]
 80165e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80165e8:	6878      	ldr	r0, [r7, #4]
 80165ea:	f7ff ff99 	bl	8016520 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80165ee:	2300      	movs	r3, #0
 80165f0:	61fb      	str	r3, [r7, #28]
 80165f2:	e004      	b.n	80165fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80165f4:	683b      	ldr	r3, [r7, #0]
 80165f6:	2200      	movs	r2, #0
 80165f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80165fa:	2301      	movs	r3, #1
 80165fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80165fe:	f000 ff8d 	bl	801751c <vPortExitCritical>

	return xReturn;
 8016602:	69fb      	ldr	r3, [r7, #28]
}
 8016604:	4618      	mov	r0, r3
 8016606:	3720      	adds	r7, #32
 8016608:	46bd      	mov	sp, r7
 801660a:	bd80      	pop	{r7, pc}
 801660c:	20003568 	.word	0x20003568
 8016610:	2000357c 	.word	0x2000357c

08016614 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016614:	b480      	push	{r7}
 8016616:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016618:	4b03      	ldr	r3, [pc, #12]	@ (8016628 <vTaskMissedYield+0x14>)
 801661a:	2201      	movs	r2, #1
 801661c:	601a      	str	r2, [r3, #0]
}
 801661e:	bf00      	nop
 8016620:	46bd      	mov	sp, r7
 8016622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016626:	4770      	bx	lr
 8016628:	20003578 	.word	0x20003578

0801662c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801662c:	b580      	push	{r7, lr}
 801662e:	b082      	sub	sp, #8
 8016630:	af00      	add	r7, sp, #0
 8016632:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016634:	f000 f852 	bl	80166dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016638:	4b06      	ldr	r3, [pc, #24]	@ (8016654 <prvIdleTask+0x28>)
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	2b01      	cmp	r3, #1
 801663e:	d9f9      	bls.n	8016634 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016640:	4b05      	ldr	r3, [pc, #20]	@ (8016658 <prvIdleTask+0x2c>)
 8016642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016646:	601a      	str	r2, [r3, #0]
 8016648:	f3bf 8f4f 	dsb	sy
 801664c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016650:	e7f0      	b.n	8016634 <prvIdleTask+0x8>
 8016652:	bf00      	nop
 8016654:	20003094 	.word	0x20003094
 8016658:	e000ed04 	.word	0xe000ed04

0801665c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801665c:	b580      	push	{r7, lr}
 801665e:	b082      	sub	sp, #8
 8016660:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016662:	2300      	movs	r3, #0
 8016664:	607b      	str	r3, [r7, #4]
 8016666:	e00c      	b.n	8016682 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016668:	687a      	ldr	r2, [r7, #4]
 801666a:	4613      	mov	r3, r2
 801666c:	009b      	lsls	r3, r3, #2
 801666e:	4413      	add	r3, r2
 8016670:	009b      	lsls	r3, r3, #2
 8016672:	4a12      	ldr	r2, [pc, #72]	@ (80166bc <prvInitialiseTaskLists+0x60>)
 8016674:	4413      	add	r3, r2
 8016676:	4618      	mov	r0, r3
 8016678:	f7fe f91e 	bl	80148b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	3301      	adds	r3, #1
 8016680:	607b      	str	r3, [r7, #4]
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	2b37      	cmp	r3, #55	@ 0x37
 8016686:	d9ef      	bls.n	8016668 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016688:	480d      	ldr	r0, [pc, #52]	@ (80166c0 <prvInitialiseTaskLists+0x64>)
 801668a:	f7fe f915 	bl	80148b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801668e:	480d      	ldr	r0, [pc, #52]	@ (80166c4 <prvInitialiseTaskLists+0x68>)
 8016690:	f7fe f912 	bl	80148b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016694:	480c      	ldr	r0, [pc, #48]	@ (80166c8 <prvInitialiseTaskLists+0x6c>)
 8016696:	f7fe f90f 	bl	80148b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801669a:	480c      	ldr	r0, [pc, #48]	@ (80166cc <prvInitialiseTaskLists+0x70>)
 801669c:	f7fe f90c 	bl	80148b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80166a0:	480b      	ldr	r0, [pc, #44]	@ (80166d0 <prvInitialiseTaskLists+0x74>)
 80166a2:	f7fe f909 	bl	80148b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80166a6:	4b0b      	ldr	r3, [pc, #44]	@ (80166d4 <prvInitialiseTaskLists+0x78>)
 80166a8:	4a05      	ldr	r2, [pc, #20]	@ (80166c0 <prvInitialiseTaskLists+0x64>)
 80166aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80166ac:	4b0a      	ldr	r3, [pc, #40]	@ (80166d8 <prvInitialiseTaskLists+0x7c>)
 80166ae:	4a05      	ldr	r2, [pc, #20]	@ (80166c4 <prvInitialiseTaskLists+0x68>)
 80166b0:	601a      	str	r2, [r3, #0]
}
 80166b2:	bf00      	nop
 80166b4:	3708      	adds	r7, #8
 80166b6:	46bd      	mov	sp, r7
 80166b8:	bd80      	pop	{r7, pc}
 80166ba:	bf00      	nop
 80166bc:	20003094 	.word	0x20003094
 80166c0:	200034f4 	.word	0x200034f4
 80166c4:	20003508 	.word	0x20003508
 80166c8:	20003524 	.word	0x20003524
 80166cc:	20003538 	.word	0x20003538
 80166d0:	20003550 	.word	0x20003550
 80166d4:	2000351c 	.word	0x2000351c
 80166d8:	20003520 	.word	0x20003520

080166dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80166dc:	b580      	push	{r7, lr}
 80166de:	b082      	sub	sp, #8
 80166e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80166e2:	e019      	b.n	8016718 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80166e4:	f000 fee8 	bl	80174b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80166e8:	4b10      	ldr	r3, [pc, #64]	@ (801672c <prvCheckTasksWaitingTermination+0x50>)
 80166ea:	68db      	ldr	r3, [r3, #12]
 80166ec:	68db      	ldr	r3, [r3, #12]
 80166ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	3304      	adds	r3, #4
 80166f4:	4618      	mov	r0, r3
 80166f6:	f7fe f969 	bl	80149cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80166fa:	4b0d      	ldr	r3, [pc, #52]	@ (8016730 <prvCheckTasksWaitingTermination+0x54>)
 80166fc:	681b      	ldr	r3, [r3, #0]
 80166fe:	3b01      	subs	r3, #1
 8016700:	4a0b      	ldr	r2, [pc, #44]	@ (8016730 <prvCheckTasksWaitingTermination+0x54>)
 8016702:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016704:	4b0b      	ldr	r3, [pc, #44]	@ (8016734 <prvCheckTasksWaitingTermination+0x58>)
 8016706:	681b      	ldr	r3, [r3, #0]
 8016708:	3b01      	subs	r3, #1
 801670a:	4a0a      	ldr	r2, [pc, #40]	@ (8016734 <prvCheckTasksWaitingTermination+0x58>)
 801670c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801670e:	f000 ff05 	bl	801751c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016712:	6878      	ldr	r0, [r7, #4]
 8016714:	f000 f810 	bl	8016738 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016718:	4b06      	ldr	r3, [pc, #24]	@ (8016734 <prvCheckTasksWaitingTermination+0x58>)
 801671a:	681b      	ldr	r3, [r3, #0]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d1e1      	bne.n	80166e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016720:	bf00      	nop
 8016722:	bf00      	nop
 8016724:	3708      	adds	r7, #8
 8016726:	46bd      	mov	sp, r7
 8016728:	bd80      	pop	{r7, pc}
 801672a:	bf00      	nop
 801672c:	20003538 	.word	0x20003538
 8016730:	20003564 	.word	0x20003564
 8016734:	2000354c 	.word	0x2000354c

08016738 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016738:	b580      	push	{r7, lr}
 801673a:	b084      	sub	sp, #16
 801673c:	af00      	add	r7, sp, #0
 801673e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016746:	2b00      	cmp	r3, #0
 8016748:	d108      	bne.n	801675c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801674e:	4618      	mov	r0, r3
 8016750:	f001 f8a2 	bl	8017898 <vPortFree>
				vPortFree( pxTCB );
 8016754:	6878      	ldr	r0, [r7, #4]
 8016756:	f001 f89f 	bl	8017898 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801675a:	e019      	b.n	8016790 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016762:	2b01      	cmp	r3, #1
 8016764:	d103      	bne.n	801676e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016766:	6878      	ldr	r0, [r7, #4]
 8016768:	f001 f896 	bl	8017898 <vPortFree>
	}
 801676c:	e010      	b.n	8016790 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016774:	2b02      	cmp	r3, #2
 8016776:	d00b      	beq.n	8016790 <prvDeleteTCB+0x58>
	__asm volatile
 8016778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801677c:	f383 8811 	msr	BASEPRI, r3
 8016780:	f3bf 8f6f 	isb	sy
 8016784:	f3bf 8f4f 	dsb	sy
 8016788:	60fb      	str	r3, [r7, #12]
}
 801678a:	bf00      	nop
 801678c:	bf00      	nop
 801678e:	e7fd      	b.n	801678c <prvDeleteTCB+0x54>
	}
 8016790:	bf00      	nop
 8016792:	3710      	adds	r7, #16
 8016794:	46bd      	mov	sp, r7
 8016796:	bd80      	pop	{r7, pc}

08016798 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016798:	b480      	push	{r7}
 801679a:	b083      	sub	sp, #12
 801679c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801679e:	4b0c      	ldr	r3, [pc, #48]	@ (80167d0 <prvResetNextTaskUnblockTime+0x38>)
 80167a0:	681b      	ldr	r3, [r3, #0]
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	2b00      	cmp	r3, #0
 80167a6:	d104      	bne.n	80167b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80167a8:	4b0a      	ldr	r3, [pc, #40]	@ (80167d4 <prvResetNextTaskUnblockTime+0x3c>)
 80167aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80167ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80167b0:	e008      	b.n	80167c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167b2:	4b07      	ldr	r3, [pc, #28]	@ (80167d0 <prvResetNextTaskUnblockTime+0x38>)
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	68db      	ldr	r3, [r3, #12]
 80167b8:	68db      	ldr	r3, [r3, #12]
 80167ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	685b      	ldr	r3, [r3, #4]
 80167c0:	4a04      	ldr	r2, [pc, #16]	@ (80167d4 <prvResetNextTaskUnblockTime+0x3c>)
 80167c2:	6013      	str	r3, [r2, #0]
}
 80167c4:	bf00      	nop
 80167c6:	370c      	adds	r7, #12
 80167c8:	46bd      	mov	sp, r7
 80167ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167ce:	4770      	bx	lr
 80167d0:	2000351c 	.word	0x2000351c
 80167d4:	20003584 	.word	0x20003584

080167d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80167d8:	b480      	push	{r7}
 80167da:	b083      	sub	sp, #12
 80167dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80167de:	4b0b      	ldr	r3, [pc, #44]	@ (801680c <xTaskGetSchedulerState+0x34>)
 80167e0:	681b      	ldr	r3, [r3, #0]
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d102      	bne.n	80167ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80167e6:	2301      	movs	r3, #1
 80167e8:	607b      	str	r3, [r7, #4]
 80167ea:	e008      	b.n	80167fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80167ec:	4b08      	ldr	r3, [pc, #32]	@ (8016810 <xTaskGetSchedulerState+0x38>)
 80167ee:	681b      	ldr	r3, [r3, #0]
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	d102      	bne.n	80167fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80167f4:	2302      	movs	r3, #2
 80167f6:	607b      	str	r3, [r7, #4]
 80167f8:	e001      	b.n	80167fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80167fa:	2300      	movs	r3, #0
 80167fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80167fe:	687b      	ldr	r3, [r7, #4]
	}
 8016800:	4618      	mov	r0, r3
 8016802:	370c      	adds	r7, #12
 8016804:	46bd      	mov	sp, r7
 8016806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801680a:	4770      	bx	lr
 801680c:	20003570 	.word	0x20003570
 8016810:	2000358c 	.word	0x2000358c

08016814 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016814:	b580      	push	{r7, lr}
 8016816:	b084      	sub	sp, #16
 8016818:	af00      	add	r7, sp, #0
 801681a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8016820:	2300      	movs	r3, #0
 8016822:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8016824:	687b      	ldr	r3, [r7, #4]
 8016826:	2b00      	cmp	r3, #0
 8016828:	d051      	beq.n	80168ce <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801682a:	68bb      	ldr	r3, [r7, #8]
 801682c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801682e:	4b2a      	ldr	r3, [pc, #168]	@ (80168d8 <xTaskPriorityInherit+0xc4>)
 8016830:	681b      	ldr	r3, [r3, #0]
 8016832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016834:	429a      	cmp	r2, r3
 8016836:	d241      	bcs.n	80168bc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016838:	68bb      	ldr	r3, [r7, #8]
 801683a:	699b      	ldr	r3, [r3, #24]
 801683c:	2b00      	cmp	r3, #0
 801683e:	db06      	blt.n	801684e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016840:	4b25      	ldr	r3, [pc, #148]	@ (80168d8 <xTaskPriorityInherit+0xc4>)
 8016842:	681b      	ldr	r3, [r3, #0]
 8016844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016846:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801684a:	68bb      	ldr	r3, [r7, #8]
 801684c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801684e:	68bb      	ldr	r3, [r7, #8]
 8016850:	6959      	ldr	r1, [r3, #20]
 8016852:	68bb      	ldr	r3, [r7, #8]
 8016854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016856:	4613      	mov	r3, r2
 8016858:	009b      	lsls	r3, r3, #2
 801685a:	4413      	add	r3, r2
 801685c:	009b      	lsls	r3, r3, #2
 801685e:	4a1f      	ldr	r2, [pc, #124]	@ (80168dc <xTaskPriorityInherit+0xc8>)
 8016860:	4413      	add	r3, r2
 8016862:	4299      	cmp	r1, r3
 8016864:	d122      	bne.n	80168ac <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016866:	68bb      	ldr	r3, [r7, #8]
 8016868:	3304      	adds	r3, #4
 801686a:	4618      	mov	r0, r3
 801686c:	f7fe f8ae 	bl	80149cc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016870:	4b19      	ldr	r3, [pc, #100]	@ (80168d8 <xTaskPriorityInherit+0xc4>)
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016876:	68bb      	ldr	r3, [r7, #8]
 8016878:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801687a:	68bb      	ldr	r3, [r7, #8]
 801687c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801687e:	4b18      	ldr	r3, [pc, #96]	@ (80168e0 <xTaskPriorityInherit+0xcc>)
 8016880:	681b      	ldr	r3, [r3, #0]
 8016882:	429a      	cmp	r2, r3
 8016884:	d903      	bls.n	801688e <xTaskPriorityInherit+0x7a>
 8016886:	68bb      	ldr	r3, [r7, #8]
 8016888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801688a:	4a15      	ldr	r2, [pc, #84]	@ (80168e0 <xTaskPriorityInherit+0xcc>)
 801688c:	6013      	str	r3, [r2, #0]
 801688e:	68bb      	ldr	r3, [r7, #8]
 8016890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016892:	4613      	mov	r3, r2
 8016894:	009b      	lsls	r3, r3, #2
 8016896:	4413      	add	r3, r2
 8016898:	009b      	lsls	r3, r3, #2
 801689a:	4a10      	ldr	r2, [pc, #64]	@ (80168dc <xTaskPriorityInherit+0xc8>)
 801689c:	441a      	add	r2, r3
 801689e:	68bb      	ldr	r3, [r7, #8]
 80168a0:	3304      	adds	r3, #4
 80168a2:	4619      	mov	r1, r3
 80168a4:	4610      	mov	r0, r2
 80168a6:	f7fe f834 	bl	8014912 <vListInsertEnd>
 80168aa:	e004      	b.n	80168b6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80168ac:	4b0a      	ldr	r3, [pc, #40]	@ (80168d8 <xTaskPriorityInherit+0xc4>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168b2:	68bb      	ldr	r3, [r7, #8]
 80168b4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80168b6:	2301      	movs	r3, #1
 80168b8:	60fb      	str	r3, [r7, #12]
 80168ba:	e008      	b.n	80168ce <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80168bc:	68bb      	ldr	r3, [r7, #8]
 80168be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80168c0:	4b05      	ldr	r3, [pc, #20]	@ (80168d8 <xTaskPriorityInherit+0xc4>)
 80168c2:	681b      	ldr	r3, [r3, #0]
 80168c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168c6:	429a      	cmp	r2, r3
 80168c8:	d201      	bcs.n	80168ce <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80168ca:	2301      	movs	r3, #1
 80168cc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80168ce:	68fb      	ldr	r3, [r7, #12]
	}
 80168d0:	4618      	mov	r0, r3
 80168d2:	3710      	adds	r7, #16
 80168d4:	46bd      	mov	sp, r7
 80168d6:	bd80      	pop	{r7, pc}
 80168d8:	20003090 	.word	0x20003090
 80168dc:	20003094 	.word	0x20003094
 80168e0:	2000356c 	.word	0x2000356c

080168e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	b086      	sub	sp, #24
 80168e8:	af00      	add	r7, sp, #0
 80168ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80168f0:	2300      	movs	r3, #0
 80168f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80168f4:	687b      	ldr	r3, [r7, #4]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d058      	beq.n	80169ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80168fa:	4b2f      	ldr	r3, [pc, #188]	@ (80169b8 <xTaskPriorityDisinherit+0xd4>)
 80168fc:	681b      	ldr	r3, [r3, #0]
 80168fe:	693a      	ldr	r2, [r7, #16]
 8016900:	429a      	cmp	r2, r3
 8016902:	d00b      	beq.n	801691c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8016904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016908:	f383 8811 	msr	BASEPRI, r3
 801690c:	f3bf 8f6f 	isb	sy
 8016910:	f3bf 8f4f 	dsb	sy
 8016914:	60fb      	str	r3, [r7, #12]
}
 8016916:	bf00      	nop
 8016918:	bf00      	nop
 801691a:	e7fd      	b.n	8016918 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801691c:	693b      	ldr	r3, [r7, #16]
 801691e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016920:	2b00      	cmp	r3, #0
 8016922:	d10b      	bne.n	801693c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8016924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016928:	f383 8811 	msr	BASEPRI, r3
 801692c:	f3bf 8f6f 	isb	sy
 8016930:	f3bf 8f4f 	dsb	sy
 8016934:	60bb      	str	r3, [r7, #8]
}
 8016936:	bf00      	nop
 8016938:	bf00      	nop
 801693a:	e7fd      	b.n	8016938 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801693c:	693b      	ldr	r3, [r7, #16]
 801693e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016940:	1e5a      	subs	r2, r3, #1
 8016942:	693b      	ldr	r3, [r7, #16]
 8016944:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016946:	693b      	ldr	r3, [r7, #16]
 8016948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801694a:	693b      	ldr	r3, [r7, #16]
 801694c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801694e:	429a      	cmp	r2, r3
 8016950:	d02c      	beq.n	80169ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016952:	693b      	ldr	r3, [r7, #16]
 8016954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016956:	2b00      	cmp	r3, #0
 8016958:	d128      	bne.n	80169ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801695a:	693b      	ldr	r3, [r7, #16]
 801695c:	3304      	adds	r3, #4
 801695e:	4618      	mov	r0, r3
 8016960:	f7fe f834 	bl	80149cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016964:	693b      	ldr	r3, [r7, #16]
 8016966:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016968:	693b      	ldr	r3, [r7, #16]
 801696a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801696c:	693b      	ldr	r3, [r7, #16]
 801696e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016970:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016974:	693b      	ldr	r3, [r7, #16]
 8016976:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016978:	693b      	ldr	r3, [r7, #16]
 801697a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801697c:	4b0f      	ldr	r3, [pc, #60]	@ (80169bc <xTaskPriorityDisinherit+0xd8>)
 801697e:	681b      	ldr	r3, [r3, #0]
 8016980:	429a      	cmp	r2, r3
 8016982:	d903      	bls.n	801698c <xTaskPriorityDisinherit+0xa8>
 8016984:	693b      	ldr	r3, [r7, #16]
 8016986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016988:	4a0c      	ldr	r2, [pc, #48]	@ (80169bc <xTaskPriorityDisinherit+0xd8>)
 801698a:	6013      	str	r3, [r2, #0]
 801698c:	693b      	ldr	r3, [r7, #16]
 801698e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016990:	4613      	mov	r3, r2
 8016992:	009b      	lsls	r3, r3, #2
 8016994:	4413      	add	r3, r2
 8016996:	009b      	lsls	r3, r3, #2
 8016998:	4a09      	ldr	r2, [pc, #36]	@ (80169c0 <xTaskPriorityDisinherit+0xdc>)
 801699a:	441a      	add	r2, r3
 801699c:	693b      	ldr	r3, [r7, #16]
 801699e:	3304      	adds	r3, #4
 80169a0:	4619      	mov	r1, r3
 80169a2:	4610      	mov	r0, r2
 80169a4:	f7fd ffb5 	bl	8014912 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80169a8:	2301      	movs	r3, #1
 80169aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80169ac:	697b      	ldr	r3, [r7, #20]
	}
 80169ae:	4618      	mov	r0, r3
 80169b0:	3718      	adds	r7, #24
 80169b2:	46bd      	mov	sp, r7
 80169b4:	bd80      	pop	{r7, pc}
 80169b6:	bf00      	nop
 80169b8:	20003090 	.word	0x20003090
 80169bc:	2000356c 	.word	0x2000356c
 80169c0:	20003094 	.word	0x20003094

080169c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80169c4:	b580      	push	{r7, lr}
 80169c6:	b088      	sub	sp, #32
 80169c8:	af00      	add	r7, sp, #0
 80169ca:	6078      	str	r0, [r7, #4]
 80169cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80169d2:	2301      	movs	r3, #1
 80169d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d06c      	beq.n	8016ab6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80169dc:	69bb      	ldr	r3, [r7, #24]
 80169de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	d10b      	bne.n	80169fc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80169e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169e8:	f383 8811 	msr	BASEPRI, r3
 80169ec:	f3bf 8f6f 	isb	sy
 80169f0:	f3bf 8f4f 	dsb	sy
 80169f4:	60fb      	str	r3, [r7, #12]
}
 80169f6:	bf00      	nop
 80169f8:	bf00      	nop
 80169fa:	e7fd      	b.n	80169f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80169fc:	69bb      	ldr	r3, [r7, #24]
 80169fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016a00:	683a      	ldr	r2, [r7, #0]
 8016a02:	429a      	cmp	r2, r3
 8016a04:	d902      	bls.n	8016a0c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016a06:	683b      	ldr	r3, [r7, #0]
 8016a08:	61fb      	str	r3, [r7, #28]
 8016a0a:	e002      	b.n	8016a12 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8016a0c:	69bb      	ldr	r3, [r7, #24]
 8016a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016a10:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016a12:	69bb      	ldr	r3, [r7, #24]
 8016a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a16:	69fa      	ldr	r2, [r7, #28]
 8016a18:	429a      	cmp	r2, r3
 8016a1a:	d04c      	beq.n	8016ab6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8016a1c:	69bb      	ldr	r3, [r7, #24]
 8016a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016a20:	697a      	ldr	r2, [r7, #20]
 8016a22:	429a      	cmp	r2, r3
 8016a24:	d147      	bne.n	8016ab6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016a26:	4b26      	ldr	r3, [pc, #152]	@ (8016ac0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8016a28:	681b      	ldr	r3, [r3, #0]
 8016a2a:	69ba      	ldr	r2, [r7, #24]
 8016a2c:	429a      	cmp	r2, r3
 8016a2e:	d10b      	bne.n	8016a48 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8016a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a34:	f383 8811 	msr	BASEPRI, r3
 8016a38:	f3bf 8f6f 	isb	sy
 8016a3c:	f3bf 8f4f 	dsb	sy
 8016a40:	60bb      	str	r3, [r7, #8]
}
 8016a42:	bf00      	nop
 8016a44:	bf00      	nop
 8016a46:	e7fd      	b.n	8016a44 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016a48:	69bb      	ldr	r3, [r7, #24]
 8016a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a4c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8016a4e:	69bb      	ldr	r3, [r7, #24]
 8016a50:	69fa      	ldr	r2, [r7, #28]
 8016a52:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016a54:	69bb      	ldr	r3, [r7, #24]
 8016a56:	699b      	ldr	r3, [r3, #24]
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	db04      	blt.n	8016a66 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016a5c:	69fb      	ldr	r3, [r7, #28]
 8016a5e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016a62:	69bb      	ldr	r3, [r7, #24]
 8016a64:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016a66:	69bb      	ldr	r3, [r7, #24]
 8016a68:	6959      	ldr	r1, [r3, #20]
 8016a6a:	693a      	ldr	r2, [r7, #16]
 8016a6c:	4613      	mov	r3, r2
 8016a6e:	009b      	lsls	r3, r3, #2
 8016a70:	4413      	add	r3, r2
 8016a72:	009b      	lsls	r3, r3, #2
 8016a74:	4a13      	ldr	r2, [pc, #76]	@ (8016ac4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016a76:	4413      	add	r3, r2
 8016a78:	4299      	cmp	r1, r3
 8016a7a:	d11c      	bne.n	8016ab6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016a7c:	69bb      	ldr	r3, [r7, #24]
 8016a7e:	3304      	adds	r3, #4
 8016a80:	4618      	mov	r0, r3
 8016a82:	f7fd ffa3 	bl	80149cc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016a86:	69bb      	ldr	r3, [r7, #24]
 8016a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8016ac8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	429a      	cmp	r2, r3
 8016a90:	d903      	bls.n	8016a9a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8016a92:	69bb      	ldr	r3, [r7, #24]
 8016a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a96:	4a0c      	ldr	r2, [pc, #48]	@ (8016ac8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016a98:	6013      	str	r3, [r2, #0]
 8016a9a:	69bb      	ldr	r3, [r7, #24]
 8016a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a9e:	4613      	mov	r3, r2
 8016aa0:	009b      	lsls	r3, r3, #2
 8016aa2:	4413      	add	r3, r2
 8016aa4:	009b      	lsls	r3, r3, #2
 8016aa6:	4a07      	ldr	r2, [pc, #28]	@ (8016ac4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016aa8:	441a      	add	r2, r3
 8016aaa:	69bb      	ldr	r3, [r7, #24]
 8016aac:	3304      	adds	r3, #4
 8016aae:	4619      	mov	r1, r3
 8016ab0:	4610      	mov	r0, r2
 8016ab2:	f7fd ff2e 	bl	8014912 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016ab6:	bf00      	nop
 8016ab8:	3720      	adds	r7, #32
 8016aba:	46bd      	mov	sp, r7
 8016abc:	bd80      	pop	{r7, pc}
 8016abe:	bf00      	nop
 8016ac0:	20003090 	.word	0x20003090
 8016ac4:	20003094 	.word	0x20003094
 8016ac8:	2000356c 	.word	0x2000356c

08016acc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8016acc:	b480      	push	{r7}
 8016ace:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8016ad0:	4b07      	ldr	r3, [pc, #28]	@ (8016af0 <pvTaskIncrementMutexHeldCount+0x24>)
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d004      	beq.n	8016ae2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8016ad8:	4b05      	ldr	r3, [pc, #20]	@ (8016af0 <pvTaskIncrementMutexHeldCount+0x24>)
 8016ada:	681b      	ldr	r3, [r3, #0]
 8016adc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016ade:	3201      	adds	r2, #1
 8016ae0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8016ae2:	4b03      	ldr	r3, [pc, #12]	@ (8016af0 <pvTaskIncrementMutexHeldCount+0x24>)
 8016ae4:	681b      	ldr	r3, [r3, #0]
	}
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	46bd      	mov	sp, r7
 8016aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016aee:	4770      	bx	lr
 8016af0:	20003090 	.word	0x20003090

08016af4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016af4:	b580      	push	{r7, lr}
 8016af6:	b084      	sub	sp, #16
 8016af8:	af00      	add	r7, sp, #0
 8016afa:	6078      	str	r0, [r7, #4]
 8016afc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016afe:	4b21      	ldr	r3, [pc, #132]	@ (8016b84 <prvAddCurrentTaskToDelayedList+0x90>)
 8016b00:	681b      	ldr	r3, [r3, #0]
 8016b02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016b04:	4b20      	ldr	r3, [pc, #128]	@ (8016b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8016b06:	681b      	ldr	r3, [r3, #0]
 8016b08:	3304      	adds	r3, #4
 8016b0a:	4618      	mov	r0, r3
 8016b0c:	f7fd ff5e 	bl	80149cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016b16:	d10a      	bne.n	8016b2e <prvAddCurrentTaskToDelayedList+0x3a>
 8016b18:	683b      	ldr	r3, [r7, #0]
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d007      	beq.n	8016b2e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8016b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8016b20:	681b      	ldr	r3, [r3, #0]
 8016b22:	3304      	adds	r3, #4
 8016b24:	4619      	mov	r1, r3
 8016b26:	4819      	ldr	r0, [pc, #100]	@ (8016b8c <prvAddCurrentTaskToDelayedList+0x98>)
 8016b28:	f7fd fef3 	bl	8014912 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016b2c:	e026      	b.n	8016b7c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016b2e:	68fa      	ldr	r2, [r7, #12]
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	4413      	add	r3, r2
 8016b34:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016b36:	4b14      	ldr	r3, [pc, #80]	@ (8016b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8016b38:	681b      	ldr	r3, [r3, #0]
 8016b3a:	68ba      	ldr	r2, [r7, #8]
 8016b3c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016b3e:	68ba      	ldr	r2, [r7, #8]
 8016b40:	68fb      	ldr	r3, [r7, #12]
 8016b42:	429a      	cmp	r2, r3
 8016b44:	d209      	bcs.n	8016b5a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016b46:	4b12      	ldr	r3, [pc, #72]	@ (8016b90 <prvAddCurrentTaskToDelayedList+0x9c>)
 8016b48:	681a      	ldr	r2, [r3, #0]
 8016b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8016b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8016b4c:	681b      	ldr	r3, [r3, #0]
 8016b4e:	3304      	adds	r3, #4
 8016b50:	4619      	mov	r1, r3
 8016b52:	4610      	mov	r0, r2
 8016b54:	f7fd ff01 	bl	801495a <vListInsert>
}
 8016b58:	e010      	b.n	8016b7c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8016b94 <prvAddCurrentTaskToDelayedList+0xa0>)
 8016b5c:	681a      	ldr	r2, [r3, #0]
 8016b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8016b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	3304      	adds	r3, #4
 8016b64:	4619      	mov	r1, r3
 8016b66:	4610      	mov	r0, r2
 8016b68:	f7fd fef7 	bl	801495a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8016b98 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016b6e:	681b      	ldr	r3, [r3, #0]
 8016b70:	68ba      	ldr	r2, [r7, #8]
 8016b72:	429a      	cmp	r2, r3
 8016b74:	d202      	bcs.n	8016b7c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8016b76:	4a08      	ldr	r2, [pc, #32]	@ (8016b98 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016b78:	68bb      	ldr	r3, [r7, #8]
 8016b7a:	6013      	str	r3, [r2, #0]
}
 8016b7c:	bf00      	nop
 8016b7e:	3710      	adds	r7, #16
 8016b80:	46bd      	mov	sp, r7
 8016b82:	bd80      	pop	{r7, pc}
 8016b84:	20003568 	.word	0x20003568
 8016b88:	20003090 	.word	0x20003090
 8016b8c:	20003550 	.word	0x20003550
 8016b90:	20003520 	.word	0x20003520
 8016b94:	2000351c 	.word	0x2000351c
 8016b98:	20003584 	.word	0x20003584

08016b9c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8016b9c:	b580      	push	{r7, lr}
 8016b9e:	b08a      	sub	sp, #40	@ 0x28
 8016ba0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8016ba2:	2300      	movs	r3, #0
 8016ba4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8016ba6:	f000 fb13 	bl	80171d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8016baa:	4b1d      	ldr	r3, [pc, #116]	@ (8016c20 <xTimerCreateTimerTask+0x84>)
 8016bac:	681b      	ldr	r3, [r3, #0]
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d021      	beq.n	8016bf6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8016bb2:	2300      	movs	r3, #0
 8016bb4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8016bb6:	2300      	movs	r3, #0
 8016bb8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8016bba:	1d3a      	adds	r2, r7, #4
 8016bbc:	f107 0108 	add.w	r1, r7, #8
 8016bc0:	f107 030c 	add.w	r3, r7, #12
 8016bc4:	4618      	mov	r0, r3
 8016bc6:	f7fd fe5d 	bl	8014884 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8016bca:	6879      	ldr	r1, [r7, #4]
 8016bcc:	68bb      	ldr	r3, [r7, #8]
 8016bce:	68fa      	ldr	r2, [r7, #12]
 8016bd0:	9202      	str	r2, [sp, #8]
 8016bd2:	9301      	str	r3, [sp, #4]
 8016bd4:	2302      	movs	r3, #2
 8016bd6:	9300      	str	r3, [sp, #0]
 8016bd8:	2300      	movs	r3, #0
 8016bda:	460a      	mov	r2, r1
 8016bdc:	4911      	ldr	r1, [pc, #68]	@ (8016c24 <xTimerCreateTimerTask+0x88>)
 8016bde:	4812      	ldr	r0, [pc, #72]	@ (8016c28 <xTimerCreateTimerTask+0x8c>)
 8016be0:	f7fe ff4a 	bl	8015a78 <xTaskCreateStatic>
 8016be4:	4603      	mov	r3, r0
 8016be6:	4a11      	ldr	r2, [pc, #68]	@ (8016c2c <xTimerCreateTimerTask+0x90>)
 8016be8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8016bea:	4b10      	ldr	r3, [pc, #64]	@ (8016c2c <xTimerCreateTimerTask+0x90>)
 8016bec:	681b      	ldr	r3, [r3, #0]
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d001      	beq.n	8016bf6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8016bf2:	2301      	movs	r3, #1
 8016bf4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8016bf6:	697b      	ldr	r3, [r7, #20]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d10b      	bne.n	8016c14 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8016bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c00:	f383 8811 	msr	BASEPRI, r3
 8016c04:	f3bf 8f6f 	isb	sy
 8016c08:	f3bf 8f4f 	dsb	sy
 8016c0c:	613b      	str	r3, [r7, #16]
}
 8016c0e:	bf00      	nop
 8016c10:	bf00      	nop
 8016c12:	e7fd      	b.n	8016c10 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8016c14:	697b      	ldr	r3, [r7, #20]
}
 8016c16:	4618      	mov	r0, r3
 8016c18:	3718      	adds	r7, #24
 8016c1a:	46bd      	mov	sp, r7
 8016c1c:	bd80      	pop	{r7, pc}
 8016c1e:	bf00      	nop
 8016c20:	200035c0 	.word	0x200035c0
 8016c24:	0801a5e0 	.word	0x0801a5e0
 8016c28:	08016d69 	.word	0x08016d69
 8016c2c:	200035c4 	.word	0x200035c4

08016c30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8016c30:	b580      	push	{r7, lr}
 8016c32:	b08a      	sub	sp, #40	@ 0x28
 8016c34:	af00      	add	r7, sp, #0
 8016c36:	60f8      	str	r0, [r7, #12]
 8016c38:	60b9      	str	r1, [r7, #8]
 8016c3a:	607a      	str	r2, [r7, #4]
 8016c3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8016c3e:	2300      	movs	r3, #0
 8016c40:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8016c42:	68fb      	ldr	r3, [r7, #12]
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	d10b      	bne.n	8016c60 <xTimerGenericCommand+0x30>
	__asm volatile
 8016c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c4c:	f383 8811 	msr	BASEPRI, r3
 8016c50:	f3bf 8f6f 	isb	sy
 8016c54:	f3bf 8f4f 	dsb	sy
 8016c58:	623b      	str	r3, [r7, #32]
}
 8016c5a:	bf00      	nop
 8016c5c:	bf00      	nop
 8016c5e:	e7fd      	b.n	8016c5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8016c60:	4b19      	ldr	r3, [pc, #100]	@ (8016cc8 <xTimerGenericCommand+0x98>)
 8016c62:	681b      	ldr	r3, [r3, #0]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d02a      	beq.n	8016cbe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8016c68:	68bb      	ldr	r3, [r7, #8]
 8016c6a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8016c70:	68fb      	ldr	r3, [r7, #12]
 8016c72:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8016c74:	68bb      	ldr	r3, [r7, #8]
 8016c76:	2b05      	cmp	r3, #5
 8016c78:	dc18      	bgt.n	8016cac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8016c7a:	f7ff fdad 	bl	80167d8 <xTaskGetSchedulerState>
 8016c7e:	4603      	mov	r3, r0
 8016c80:	2b02      	cmp	r3, #2
 8016c82:	d109      	bne.n	8016c98 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8016c84:	4b10      	ldr	r3, [pc, #64]	@ (8016cc8 <xTimerGenericCommand+0x98>)
 8016c86:	6818      	ldr	r0, [r3, #0]
 8016c88:	f107 0110 	add.w	r1, r7, #16
 8016c8c:	2300      	movs	r3, #0
 8016c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016c90:	f7fe f87a 	bl	8014d88 <xQueueGenericSend>
 8016c94:	6278      	str	r0, [r7, #36]	@ 0x24
 8016c96:	e012      	b.n	8016cbe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8016c98:	4b0b      	ldr	r3, [pc, #44]	@ (8016cc8 <xTimerGenericCommand+0x98>)
 8016c9a:	6818      	ldr	r0, [r3, #0]
 8016c9c:	f107 0110 	add.w	r1, r7, #16
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	2200      	movs	r2, #0
 8016ca4:	f7fe f870 	bl	8014d88 <xQueueGenericSend>
 8016ca8:	6278      	str	r0, [r7, #36]	@ 0x24
 8016caa:	e008      	b.n	8016cbe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8016cac:	4b06      	ldr	r3, [pc, #24]	@ (8016cc8 <xTimerGenericCommand+0x98>)
 8016cae:	6818      	ldr	r0, [r3, #0]
 8016cb0:	f107 0110 	add.w	r1, r7, #16
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	683a      	ldr	r2, [r7, #0]
 8016cb8:	f7fe f968 	bl	8014f8c <xQueueGenericSendFromISR>
 8016cbc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8016cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016cc0:	4618      	mov	r0, r3
 8016cc2:	3728      	adds	r7, #40	@ 0x28
 8016cc4:	46bd      	mov	sp, r7
 8016cc6:	bd80      	pop	{r7, pc}
 8016cc8:	200035c0 	.word	0x200035c0

08016ccc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8016ccc:	b580      	push	{r7, lr}
 8016cce:	b088      	sub	sp, #32
 8016cd0:	af02      	add	r7, sp, #8
 8016cd2:	6078      	str	r0, [r7, #4]
 8016cd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016cd6:	4b23      	ldr	r3, [pc, #140]	@ (8016d64 <prvProcessExpiredTimer+0x98>)
 8016cd8:	681b      	ldr	r3, [r3, #0]
 8016cda:	68db      	ldr	r3, [r3, #12]
 8016cdc:	68db      	ldr	r3, [r3, #12]
 8016cde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016ce0:	697b      	ldr	r3, [r7, #20]
 8016ce2:	3304      	adds	r3, #4
 8016ce4:	4618      	mov	r0, r3
 8016ce6:	f7fd fe71 	bl	80149cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016cea:	697b      	ldr	r3, [r7, #20]
 8016cec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016cf0:	f003 0304 	and.w	r3, r3, #4
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	d023      	beq.n	8016d40 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8016cf8:	697b      	ldr	r3, [r7, #20]
 8016cfa:	699a      	ldr	r2, [r3, #24]
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	18d1      	adds	r1, r2, r3
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	683a      	ldr	r2, [r7, #0]
 8016d04:	6978      	ldr	r0, [r7, #20]
 8016d06:	f000 f8d5 	bl	8016eb4 <prvInsertTimerInActiveList>
 8016d0a:	4603      	mov	r3, r0
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	d020      	beq.n	8016d52 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016d10:	2300      	movs	r3, #0
 8016d12:	9300      	str	r3, [sp, #0]
 8016d14:	2300      	movs	r3, #0
 8016d16:	687a      	ldr	r2, [r7, #4]
 8016d18:	2100      	movs	r1, #0
 8016d1a:	6978      	ldr	r0, [r7, #20]
 8016d1c:	f7ff ff88 	bl	8016c30 <xTimerGenericCommand>
 8016d20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8016d22:	693b      	ldr	r3, [r7, #16]
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d114      	bne.n	8016d52 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8016d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d2c:	f383 8811 	msr	BASEPRI, r3
 8016d30:	f3bf 8f6f 	isb	sy
 8016d34:	f3bf 8f4f 	dsb	sy
 8016d38:	60fb      	str	r3, [r7, #12]
}
 8016d3a:	bf00      	nop
 8016d3c:	bf00      	nop
 8016d3e:	e7fd      	b.n	8016d3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016d40:	697b      	ldr	r3, [r7, #20]
 8016d42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016d46:	f023 0301 	bic.w	r3, r3, #1
 8016d4a:	b2da      	uxtb	r2, r3
 8016d4c:	697b      	ldr	r3, [r7, #20]
 8016d4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016d52:	697b      	ldr	r3, [r7, #20]
 8016d54:	6a1b      	ldr	r3, [r3, #32]
 8016d56:	6978      	ldr	r0, [r7, #20]
 8016d58:	4798      	blx	r3
}
 8016d5a:	bf00      	nop
 8016d5c:	3718      	adds	r7, #24
 8016d5e:	46bd      	mov	sp, r7
 8016d60:	bd80      	pop	{r7, pc}
 8016d62:	bf00      	nop
 8016d64:	200035b8 	.word	0x200035b8

08016d68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8016d68:	b580      	push	{r7, lr}
 8016d6a:	b084      	sub	sp, #16
 8016d6c:	af00      	add	r7, sp, #0
 8016d6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016d70:	f107 0308 	add.w	r3, r7, #8
 8016d74:	4618      	mov	r0, r3
 8016d76:	f000 f859 	bl	8016e2c <prvGetNextExpireTime>
 8016d7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8016d7c:	68bb      	ldr	r3, [r7, #8]
 8016d7e:	4619      	mov	r1, r3
 8016d80:	68f8      	ldr	r0, [r7, #12]
 8016d82:	f000 f805 	bl	8016d90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8016d86:	f000 f8d7 	bl	8016f38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016d8a:	bf00      	nop
 8016d8c:	e7f0      	b.n	8016d70 <prvTimerTask+0x8>
	...

08016d90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8016d90:	b580      	push	{r7, lr}
 8016d92:	b084      	sub	sp, #16
 8016d94:	af00      	add	r7, sp, #0
 8016d96:	6078      	str	r0, [r7, #4]
 8016d98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8016d9a:	f7ff f925 	bl	8015fe8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016d9e:	f107 0308 	add.w	r3, r7, #8
 8016da2:	4618      	mov	r0, r3
 8016da4:	f000 f866 	bl	8016e74 <prvSampleTimeNow>
 8016da8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8016daa:	68bb      	ldr	r3, [r7, #8]
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	d130      	bne.n	8016e12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8016db0:	683b      	ldr	r3, [r7, #0]
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d10a      	bne.n	8016dcc <prvProcessTimerOrBlockTask+0x3c>
 8016db6:	687a      	ldr	r2, [r7, #4]
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	429a      	cmp	r2, r3
 8016dbc:	d806      	bhi.n	8016dcc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8016dbe:	f7ff f921 	bl	8016004 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8016dc2:	68f9      	ldr	r1, [r7, #12]
 8016dc4:	6878      	ldr	r0, [r7, #4]
 8016dc6:	f7ff ff81 	bl	8016ccc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8016dca:	e024      	b.n	8016e16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8016dcc:	683b      	ldr	r3, [r7, #0]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d008      	beq.n	8016de4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8016dd2:	4b13      	ldr	r3, [pc, #76]	@ (8016e20 <prvProcessTimerOrBlockTask+0x90>)
 8016dd4:	681b      	ldr	r3, [r3, #0]
 8016dd6:	681b      	ldr	r3, [r3, #0]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d101      	bne.n	8016de0 <prvProcessTimerOrBlockTask+0x50>
 8016ddc:	2301      	movs	r3, #1
 8016dde:	e000      	b.n	8016de2 <prvProcessTimerOrBlockTask+0x52>
 8016de0:	2300      	movs	r3, #0
 8016de2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8016de4:	4b0f      	ldr	r3, [pc, #60]	@ (8016e24 <prvProcessTimerOrBlockTask+0x94>)
 8016de6:	6818      	ldr	r0, [r3, #0]
 8016de8:	687a      	ldr	r2, [r7, #4]
 8016dea:	68fb      	ldr	r3, [r7, #12]
 8016dec:	1ad3      	subs	r3, r2, r3
 8016dee:	683a      	ldr	r2, [r7, #0]
 8016df0:	4619      	mov	r1, r3
 8016df2:	f7fe fe0d 	bl	8015a10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8016df6:	f7ff f905 	bl	8016004 <xTaskResumeAll>
 8016dfa:	4603      	mov	r3, r0
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	d10a      	bne.n	8016e16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8016e00:	4b09      	ldr	r3, [pc, #36]	@ (8016e28 <prvProcessTimerOrBlockTask+0x98>)
 8016e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016e06:	601a      	str	r2, [r3, #0]
 8016e08:	f3bf 8f4f 	dsb	sy
 8016e0c:	f3bf 8f6f 	isb	sy
}
 8016e10:	e001      	b.n	8016e16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8016e12:	f7ff f8f7 	bl	8016004 <xTaskResumeAll>
}
 8016e16:	bf00      	nop
 8016e18:	3710      	adds	r7, #16
 8016e1a:	46bd      	mov	sp, r7
 8016e1c:	bd80      	pop	{r7, pc}
 8016e1e:	bf00      	nop
 8016e20:	200035bc 	.word	0x200035bc
 8016e24:	200035c0 	.word	0x200035c0
 8016e28:	e000ed04 	.word	0xe000ed04

08016e2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8016e2c:	b480      	push	{r7}
 8016e2e:	b085      	sub	sp, #20
 8016e30:	af00      	add	r7, sp, #0
 8016e32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016e34:	4b0e      	ldr	r3, [pc, #56]	@ (8016e70 <prvGetNextExpireTime+0x44>)
 8016e36:	681b      	ldr	r3, [r3, #0]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d101      	bne.n	8016e42 <prvGetNextExpireTime+0x16>
 8016e3e:	2201      	movs	r2, #1
 8016e40:	e000      	b.n	8016e44 <prvGetNextExpireTime+0x18>
 8016e42:	2200      	movs	r2, #0
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	681b      	ldr	r3, [r3, #0]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d105      	bne.n	8016e5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016e50:	4b07      	ldr	r3, [pc, #28]	@ (8016e70 <prvGetNextExpireTime+0x44>)
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	68db      	ldr	r3, [r3, #12]
 8016e56:	681b      	ldr	r3, [r3, #0]
 8016e58:	60fb      	str	r3, [r7, #12]
 8016e5a:	e001      	b.n	8016e60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8016e5c:	2300      	movs	r3, #0
 8016e5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8016e60:	68fb      	ldr	r3, [r7, #12]
}
 8016e62:	4618      	mov	r0, r3
 8016e64:	3714      	adds	r7, #20
 8016e66:	46bd      	mov	sp, r7
 8016e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e6c:	4770      	bx	lr
 8016e6e:	bf00      	nop
 8016e70:	200035b8 	.word	0x200035b8

08016e74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8016e74:	b580      	push	{r7, lr}
 8016e76:	b084      	sub	sp, #16
 8016e78:	af00      	add	r7, sp, #0
 8016e7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8016e7c:	f7ff f960 	bl	8016140 <xTaskGetTickCount>
 8016e80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8016e82:	4b0b      	ldr	r3, [pc, #44]	@ (8016eb0 <prvSampleTimeNow+0x3c>)
 8016e84:	681b      	ldr	r3, [r3, #0]
 8016e86:	68fa      	ldr	r2, [r7, #12]
 8016e88:	429a      	cmp	r2, r3
 8016e8a:	d205      	bcs.n	8016e98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8016e8c:	f000 f93a 	bl	8017104 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	2201      	movs	r2, #1
 8016e94:	601a      	str	r2, [r3, #0]
 8016e96:	e002      	b.n	8016e9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	2200      	movs	r2, #0
 8016e9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8016e9e:	4a04      	ldr	r2, [pc, #16]	@ (8016eb0 <prvSampleTimeNow+0x3c>)
 8016ea0:	68fb      	ldr	r3, [r7, #12]
 8016ea2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8016ea4:	68fb      	ldr	r3, [r7, #12]
}
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	3710      	adds	r7, #16
 8016eaa:	46bd      	mov	sp, r7
 8016eac:	bd80      	pop	{r7, pc}
 8016eae:	bf00      	nop
 8016eb0:	200035c8 	.word	0x200035c8

08016eb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8016eb4:	b580      	push	{r7, lr}
 8016eb6:	b086      	sub	sp, #24
 8016eb8:	af00      	add	r7, sp, #0
 8016eba:	60f8      	str	r0, [r7, #12]
 8016ebc:	60b9      	str	r1, [r7, #8]
 8016ebe:	607a      	str	r2, [r7, #4]
 8016ec0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8016ec2:	2300      	movs	r3, #0
 8016ec4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8016ec6:	68fb      	ldr	r3, [r7, #12]
 8016ec8:	68ba      	ldr	r2, [r7, #8]
 8016eca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016ecc:	68fb      	ldr	r3, [r7, #12]
 8016ece:	68fa      	ldr	r2, [r7, #12]
 8016ed0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016ed2:	68ba      	ldr	r2, [r7, #8]
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	429a      	cmp	r2, r3
 8016ed8:	d812      	bhi.n	8016f00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016eda:	687a      	ldr	r2, [r7, #4]
 8016edc:	683b      	ldr	r3, [r7, #0]
 8016ede:	1ad2      	subs	r2, r2, r3
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	699b      	ldr	r3, [r3, #24]
 8016ee4:	429a      	cmp	r2, r3
 8016ee6:	d302      	bcc.n	8016eee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8016ee8:	2301      	movs	r3, #1
 8016eea:	617b      	str	r3, [r7, #20]
 8016eec:	e01b      	b.n	8016f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8016eee:	4b10      	ldr	r3, [pc, #64]	@ (8016f30 <prvInsertTimerInActiveList+0x7c>)
 8016ef0:	681a      	ldr	r2, [r3, #0]
 8016ef2:	68fb      	ldr	r3, [r7, #12]
 8016ef4:	3304      	adds	r3, #4
 8016ef6:	4619      	mov	r1, r3
 8016ef8:	4610      	mov	r0, r2
 8016efa:	f7fd fd2e 	bl	801495a <vListInsert>
 8016efe:	e012      	b.n	8016f26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016f00:	687a      	ldr	r2, [r7, #4]
 8016f02:	683b      	ldr	r3, [r7, #0]
 8016f04:	429a      	cmp	r2, r3
 8016f06:	d206      	bcs.n	8016f16 <prvInsertTimerInActiveList+0x62>
 8016f08:	68ba      	ldr	r2, [r7, #8]
 8016f0a:	683b      	ldr	r3, [r7, #0]
 8016f0c:	429a      	cmp	r2, r3
 8016f0e:	d302      	bcc.n	8016f16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016f10:	2301      	movs	r3, #1
 8016f12:	617b      	str	r3, [r7, #20]
 8016f14:	e007      	b.n	8016f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016f16:	4b07      	ldr	r3, [pc, #28]	@ (8016f34 <prvInsertTimerInActiveList+0x80>)
 8016f18:	681a      	ldr	r2, [r3, #0]
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	3304      	adds	r3, #4
 8016f1e:	4619      	mov	r1, r3
 8016f20:	4610      	mov	r0, r2
 8016f22:	f7fd fd1a 	bl	801495a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8016f26:	697b      	ldr	r3, [r7, #20]
}
 8016f28:	4618      	mov	r0, r3
 8016f2a:	3718      	adds	r7, #24
 8016f2c:	46bd      	mov	sp, r7
 8016f2e:	bd80      	pop	{r7, pc}
 8016f30:	200035bc 	.word	0x200035bc
 8016f34:	200035b8 	.word	0x200035b8

08016f38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8016f38:	b580      	push	{r7, lr}
 8016f3a:	b08e      	sub	sp, #56	@ 0x38
 8016f3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016f3e:	e0ce      	b.n	80170de <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	da19      	bge.n	8016f7a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8016f46:	1d3b      	adds	r3, r7, #4
 8016f48:	3304      	adds	r3, #4
 8016f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8016f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	d10b      	bne.n	8016f6a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8016f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f56:	f383 8811 	msr	BASEPRI, r3
 8016f5a:	f3bf 8f6f 	isb	sy
 8016f5e:	f3bf 8f4f 	dsb	sy
 8016f62:	61fb      	str	r3, [r7, #28]
}
 8016f64:	bf00      	nop
 8016f66:	bf00      	nop
 8016f68:	e7fd      	b.n	8016f66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8016f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f6c:	681b      	ldr	r3, [r3, #0]
 8016f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016f70:	6850      	ldr	r0, [r2, #4]
 8016f72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016f74:	6892      	ldr	r2, [r2, #8]
 8016f76:	4611      	mov	r1, r2
 8016f78:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8016f7a:	687b      	ldr	r3, [r7, #4]
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	f2c0 80ae 	blt.w	80170de <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8016f82:	68fb      	ldr	r3, [r7, #12]
 8016f84:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8016f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f88:	695b      	ldr	r3, [r3, #20]
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d004      	beq.n	8016f98 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f90:	3304      	adds	r3, #4
 8016f92:	4618      	mov	r0, r3
 8016f94:	f7fd fd1a 	bl	80149cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016f98:	463b      	mov	r3, r7
 8016f9a:	4618      	mov	r0, r3
 8016f9c:	f7ff ff6a 	bl	8016e74 <prvSampleTimeNow>
 8016fa0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	2b09      	cmp	r3, #9
 8016fa6:	f200 8097 	bhi.w	80170d8 <prvProcessReceivedCommands+0x1a0>
 8016faa:	a201      	add	r2, pc, #4	@ (adr r2, 8016fb0 <prvProcessReceivedCommands+0x78>)
 8016fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016fb0:	08016fd9 	.word	0x08016fd9
 8016fb4:	08016fd9 	.word	0x08016fd9
 8016fb8:	08016fd9 	.word	0x08016fd9
 8016fbc:	0801704f 	.word	0x0801704f
 8016fc0:	08017063 	.word	0x08017063
 8016fc4:	080170af 	.word	0x080170af
 8016fc8:	08016fd9 	.word	0x08016fd9
 8016fcc:	08016fd9 	.word	0x08016fd9
 8016fd0:	0801704f 	.word	0x0801704f
 8016fd4:	08017063 	.word	0x08017063
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016fde:	f043 0301 	orr.w	r3, r3, #1
 8016fe2:	b2da      	uxtb	r2, r3
 8016fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fe6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016fea:	68ba      	ldr	r2, [r7, #8]
 8016fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fee:	699b      	ldr	r3, [r3, #24]
 8016ff0:	18d1      	adds	r1, r2, r3
 8016ff2:	68bb      	ldr	r3, [r7, #8]
 8016ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016ff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016ff8:	f7ff ff5c 	bl	8016eb4 <prvInsertTimerInActiveList>
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d06c      	beq.n	80170dc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8017002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017004:	6a1b      	ldr	r3, [r3, #32]
 8017006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017008:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801700a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801700c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017010:	f003 0304 	and.w	r3, r3, #4
 8017014:	2b00      	cmp	r3, #0
 8017016:	d061      	beq.n	80170dc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8017018:	68ba      	ldr	r2, [r7, #8]
 801701a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801701c:	699b      	ldr	r3, [r3, #24]
 801701e:	441a      	add	r2, r3
 8017020:	2300      	movs	r3, #0
 8017022:	9300      	str	r3, [sp, #0]
 8017024:	2300      	movs	r3, #0
 8017026:	2100      	movs	r1, #0
 8017028:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801702a:	f7ff fe01 	bl	8016c30 <xTimerGenericCommand>
 801702e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8017030:	6a3b      	ldr	r3, [r7, #32]
 8017032:	2b00      	cmp	r3, #0
 8017034:	d152      	bne.n	80170dc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8017036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801703a:	f383 8811 	msr	BASEPRI, r3
 801703e:	f3bf 8f6f 	isb	sy
 8017042:	f3bf 8f4f 	dsb	sy
 8017046:	61bb      	str	r3, [r7, #24]
}
 8017048:	bf00      	nop
 801704a:	bf00      	nop
 801704c:	e7fd      	b.n	801704a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801704e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017050:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017054:	f023 0301 	bic.w	r3, r3, #1
 8017058:	b2da      	uxtb	r2, r3
 801705a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801705c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8017060:	e03d      	b.n	80170de <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017064:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017068:	f043 0301 	orr.w	r3, r3, #1
 801706c:	b2da      	uxtb	r2, r3
 801706e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017070:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8017074:	68ba      	ldr	r2, [r7, #8]
 8017076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017078:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801707a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801707c:	699b      	ldr	r3, [r3, #24]
 801707e:	2b00      	cmp	r3, #0
 8017080:	d10b      	bne.n	801709a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8017082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017086:	f383 8811 	msr	BASEPRI, r3
 801708a:	f3bf 8f6f 	isb	sy
 801708e:	f3bf 8f4f 	dsb	sy
 8017092:	617b      	str	r3, [r7, #20]
}
 8017094:	bf00      	nop
 8017096:	bf00      	nop
 8017098:	e7fd      	b.n	8017096 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801709a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801709c:	699a      	ldr	r2, [r3, #24]
 801709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170a0:	18d1      	adds	r1, r2, r3
 80170a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80170a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170a8:	f7ff ff04 	bl	8016eb4 <prvInsertTimerInActiveList>
					break;
 80170ac:	e017      	b.n	80170de <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80170ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80170b4:	f003 0302 	and.w	r3, r3, #2
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d103      	bne.n	80170c4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80170bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170be:	f000 fbeb 	bl	8017898 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80170c2:	e00c      	b.n	80170de <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80170c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80170ca:	f023 0301 	bic.w	r3, r3, #1
 80170ce:	b2da      	uxtb	r2, r3
 80170d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80170d6:	e002      	b.n	80170de <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80170d8:	bf00      	nop
 80170da:	e000      	b.n	80170de <prvProcessReceivedCommands+0x1a6>
					break;
 80170dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80170de:	4b08      	ldr	r3, [pc, #32]	@ (8017100 <prvProcessReceivedCommands+0x1c8>)
 80170e0:	681b      	ldr	r3, [r3, #0]
 80170e2:	1d39      	adds	r1, r7, #4
 80170e4:	2200      	movs	r2, #0
 80170e6:	4618      	mov	r0, r3
 80170e8:	f7fe f87e 	bl	80151e8 <xQueueReceive>
 80170ec:	4603      	mov	r3, r0
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	f47f af26 	bne.w	8016f40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80170f4:	bf00      	nop
 80170f6:	bf00      	nop
 80170f8:	3730      	adds	r7, #48	@ 0x30
 80170fa:	46bd      	mov	sp, r7
 80170fc:	bd80      	pop	{r7, pc}
 80170fe:	bf00      	nop
 8017100:	200035c0 	.word	0x200035c0

08017104 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8017104:	b580      	push	{r7, lr}
 8017106:	b088      	sub	sp, #32
 8017108:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801710a:	e049      	b.n	80171a0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801710c:	4b2e      	ldr	r3, [pc, #184]	@ (80171c8 <prvSwitchTimerLists+0xc4>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	68db      	ldr	r3, [r3, #12]
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017116:	4b2c      	ldr	r3, [pc, #176]	@ (80171c8 <prvSwitchTimerLists+0xc4>)
 8017118:	681b      	ldr	r3, [r3, #0]
 801711a:	68db      	ldr	r3, [r3, #12]
 801711c:	68db      	ldr	r3, [r3, #12]
 801711e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8017120:	68fb      	ldr	r3, [r7, #12]
 8017122:	3304      	adds	r3, #4
 8017124:	4618      	mov	r0, r3
 8017126:	f7fd fc51 	bl	80149cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801712a:	68fb      	ldr	r3, [r7, #12]
 801712c:	6a1b      	ldr	r3, [r3, #32]
 801712e:	68f8      	ldr	r0, [r7, #12]
 8017130:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8017132:	68fb      	ldr	r3, [r7, #12]
 8017134:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017138:	f003 0304 	and.w	r3, r3, #4
 801713c:	2b00      	cmp	r3, #0
 801713e:	d02f      	beq.n	80171a0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8017140:	68fb      	ldr	r3, [r7, #12]
 8017142:	699b      	ldr	r3, [r3, #24]
 8017144:	693a      	ldr	r2, [r7, #16]
 8017146:	4413      	add	r3, r2
 8017148:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801714a:	68ba      	ldr	r2, [r7, #8]
 801714c:	693b      	ldr	r3, [r7, #16]
 801714e:	429a      	cmp	r2, r3
 8017150:	d90e      	bls.n	8017170 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8017152:	68fb      	ldr	r3, [r7, #12]
 8017154:	68ba      	ldr	r2, [r7, #8]
 8017156:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	68fa      	ldr	r2, [r7, #12]
 801715c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801715e:	4b1a      	ldr	r3, [pc, #104]	@ (80171c8 <prvSwitchTimerLists+0xc4>)
 8017160:	681a      	ldr	r2, [r3, #0]
 8017162:	68fb      	ldr	r3, [r7, #12]
 8017164:	3304      	adds	r3, #4
 8017166:	4619      	mov	r1, r3
 8017168:	4610      	mov	r0, r2
 801716a:	f7fd fbf6 	bl	801495a <vListInsert>
 801716e:	e017      	b.n	80171a0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017170:	2300      	movs	r3, #0
 8017172:	9300      	str	r3, [sp, #0]
 8017174:	2300      	movs	r3, #0
 8017176:	693a      	ldr	r2, [r7, #16]
 8017178:	2100      	movs	r1, #0
 801717a:	68f8      	ldr	r0, [r7, #12]
 801717c:	f7ff fd58 	bl	8016c30 <xTimerGenericCommand>
 8017180:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	2b00      	cmp	r3, #0
 8017186:	d10b      	bne.n	80171a0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8017188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801718c:	f383 8811 	msr	BASEPRI, r3
 8017190:	f3bf 8f6f 	isb	sy
 8017194:	f3bf 8f4f 	dsb	sy
 8017198:	603b      	str	r3, [r7, #0]
}
 801719a:	bf00      	nop
 801719c:	bf00      	nop
 801719e:	e7fd      	b.n	801719c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80171a0:	4b09      	ldr	r3, [pc, #36]	@ (80171c8 <prvSwitchTimerLists+0xc4>)
 80171a2:	681b      	ldr	r3, [r3, #0]
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	2b00      	cmp	r3, #0
 80171a8:	d1b0      	bne.n	801710c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80171aa:	4b07      	ldr	r3, [pc, #28]	@ (80171c8 <prvSwitchTimerLists+0xc4>)
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80171b0:	4b06      	ldr	r3, [pc, #24]	@ (80171cc <prvSwitchTimerLists+0xc8>)
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	4a04      	ldr	r2, [pc, #16]	@ (80171c8 <prvSwitchTimerLists+0xc4>)
 80171b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80171b8:	4a04      	ldr	r2, [pc, #16]	@ (80171cc <prvSwitchTimerLists+0xc8>)
 80171ba:	697b      	ldr	r3, [r7, #20]
 80171bc:	6013      	str	r3, [r2, #0]
}
 80171be:	bf00      	nop
 80171c0:	3718      	adds	r7, #24
 80171c2:	46bd      	mov	sp, r7
 80171c4:	bd80      	pop	{r7, pc}
 80171c6:	bf00      	nop
 80171c8:	200035b8 	.word	0x200035b8
 80171cc:	200035bc 	.word	0x200035bc

080171d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80171d0:	b580      	push	{r7, lr}
 80171d2:	b082      	sub	sp, #8
 80171d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80171d6:	f000 f96f 	bl	80174b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80171da:	4b15      	ldr	r3, [pc, #84]	@ (8017230 <prvCheckForValidListAndQueue+0x60>)
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d120      	bne.n	8017224 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80171e2:	4814      	ldr	r0, [pc, #80]	@ (8017234 <prvCheckForValidListAndQueue+0x64>)
 80171e4:	f7fd fb68 	bl	80148b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80171e8:	4813      	ldr	r0, [pc, #76]	@ (8017238 <prvCheckForValidListAndQueue+0x68>)
 80171ea:	f7fd fb65 	bl	80148b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80171ee:	4b13      	ldr	r3, [pc, #76]	@ (801723c <prvCheckForValidListAndQueue+0x6c>)
 80171f0:	4a10      	ldr	r2, [pc, #64]	@ (8017234 <prvCheckForValidListAndQueue+0x64>)
 80171f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80171f4:	4b12      	ldr	r3, [pc, #72]	@ (8017240 <prvCheckForValidListAndQueue+0x70>)
 80171f6:	4a10      	ldr	r2, [pc, #64]	@ (8017238 <prvCheckForValidListAndQueue+0x68>)
 80171f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80171fa:	2300      	movs	r3, #0
 80171fc:	9300      	str	r3, [sp, #0]
 80171fe:	4b11      	ldr	r3, [pc, #68]	@ (8017244 <prvCheckForValidListAndQueue+0x74>)
 8017200:	4a11      	ldr	r2, [pc, #68]	@ (8017248 <prvCheckForValidListAndQueue+0x78>)
 8017202:	2110      	movs	r1, #16
 8017204:	200a      	movs	r0, #10
 8017206:	f7fd fc75 	bl	8014af4 <xQueueGenericCreateStatic>
 801720a:	4603      	mov	r3, r0
 801720c:	4a08      	ldr	r2, [pc, #32]	@ (8017230 <prvCheckForValidListAndQueue+0x60>)
 801720e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8017210:	4b07      	ldr	r3, [pc, #28]	@ (8017230 <prvCheckForValidListAndQueue+0x60>)
 8017212:	681b      	ldr	r3, [r3, #0]
 8017214:	2b00      	cmp	r3, #0
 8017216:	d005      	beq.n	8017224 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8017218:	4b05      	ldr	r3, [pc, #20]	@ (8017230 <prvCheckForValidListAndQueue+0x60>)
 801721a:	681b      	ldr	r3, [r3, #0]
 801721c:	490b      	ldr	r1, [pc, #44]	@ (801724c <prvCheckForValidListAndQueue+0x7c>)
 801721e:	4618      	mov	r0, r3
 8017220:	f7fe fba2 	bl	8015968 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017224:	f000 f97a 	bl	801751c <vPortExitCritical>
}
 8017228:	bf00      	nop
 801722a:	46bd      	mov	sp, r7
 801722c:	bd80      	pop	{r7, pc}
 801722e:	bf00      	nop
 8017230:	200035c0 	.word	0x200035c0
 8017234:	20003590 	.word	0x20003590
 8017238:	200035a4 	.word	0x200035a4
 801723c:	200035b8 	.word	0x200035b8
 8017240:	200035bc 	.word	0x200035bc
 8017244:	2000366c 	.word	0x2000366c
 8017248:	200035cc 	.word	0x200035cc
 801724c:	0801a5e8 	.word	0x0801a5e8

08017250 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017250:	b480      	push	{r7}
 8017252:	b085      	sub	sp, #20
 8017254:	af00      	add	r7, sp, #0
 8017256:	60f8      	str	r0, [r7, #12]
 8017258:	60b9      	str	r1, [r7, #8]
 801725a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801725c:	68fb      	ldr	r3, [r7, #12]
 801725e:	3b04      	subs	r3, #4
 8017260:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8017262:	68fb      	ldr	r3, [r7, #12]
 8017264:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8017268:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801726a:	68fb      	ldr	r3, [r7, #12]
 801726c:	3b04      	subs	r3, #4
 801726e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017270:	68bb      	ldr	r3, [r7, #8]
 8017272:	f023 0201 	bic.w	r2, r3, #1
 8017276:	68fb      	ldr	r3, [r7, #12]
 8017278:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801727a:	68fb      	ldr	r3, [r7, #12]
 801727c:	3b04      	subs	r3, #4
 801727e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017280:	4a0c      	ldr	r2, [pc, #48]	@ (80172b4 <pxPortInitialiseStack+0x64>)
 8017282:	68fb      	ldr	r3, [r7, #12]
 8017284:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8017286:	68fb      	ldr	r3, [r7, #12]
 8017288:	3b14      	subs	r3, #20
 801728a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801728c:	687a      	ldr	r2, [r7, #4]
 801728e:	68fb      	ldr	r3, [r7, #12]
 8017290:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8017292:	68fb      	ldr	r3, [r7, #12]
 8017294:	3b04      	subs	r3, #4
 8017296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017298:	68fb      	ldr	r3, [r7, #12]
 801729a:	f06f 0202 	mvn.w	r2, #2
 801729e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80172a0:	68fb      	ldr	r3, [r7, #12]
 80172a2:	3b20      	subs	r3, #32
 80172a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80172a6:	68fb      	ldr	r3, [r7, #12]
}
 80172a8:	4618      	mov	r0, r3
 80172aa:	3714      	adds	r7, #20
 80172ac:	46bd      	mov	sp, r7
 80172ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172b2:	4770      	bx	lr
 80172b4:	080172b9 	.word	0x080172b9

080172b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80172b8:	b480      	push	{r7}
 80172ba:	b085      	sub	sp, #20
 80172bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80172be:	2300      	movs	r3, #0
 80172c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80172c2:	4b13      	ldr	r3, [pc, #76]	@ (8017310 <prvTaskExitError+0x58>)
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80172ca:	d00b      	beq.n	80172e4 <prvTaskExitError+0x2c>
	__asm volatile
 80172cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172d0:	f383 8811 	msr	BASEPRI, r3
 80172d4:	f3bf 8f6f 	isb	sy
 80172d8:	f3bf 8f4f 	dsb	sy
 80172dc:	60fb      	str	r3, [r7, #12]
}
 80172de:	bf00      	nop
 80172e0:	bf00      	nop
 80172e2:	e7fd      	b.n	80172e0 <prvTaskExitError+0x28>
	__asm volatile
 80172e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172e8:	f383 8811 	msr	BASEPRI, r3
 80172ec:	f3bf 8f6f 	isb	sy
 80172f0:	f3bf 8f4f 	dsb	sy
 80172f4:	60bb      	str	r3, [r7, #8]
}
 80172f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80172f8:	bf00      	nop
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d0fc      	beq.n	80172fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8017300:	bf00      	nop
 8017302:	bf00      	nop
 8017304:	3714      	adds	r7, #20
 8017306:	46bd      	mov	sp, r7
 8017308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801730c:	4770      	bx	lr
 801730e:	bf00      	nop
 8017310:	2000008c 	.word	0x2000008c
	...

08017320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017320:	4b07      	ldr	r3, [pc, #28]	@ (8017340 <pxCurrentTCBConst2>)
 8017322:	6819      	ldr	r1, [r3, #0]
 8017324:	6808      	ldr	r0, [r1, #0]
 8017326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801732a:	f380 8809 	msr	PSP, r0
 801732e:	f3bf 8f6f 	isb	sy
 8017332:	f04f 0000 	mov.w	r0, #0
 8017336:	f380 8811 	msr	BASEPRI, r0
 801733a:	4770      	bx	lr
 801733c:	f3af 8000 	nop.w

08017340 <pxCurrentTCBConst2>:
 8017340:	20003090 	.word	0x20003090
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017344:	bf00      	nop
 8017346:	bf00      	nop

08017348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017348:	4808      	ldr	r0, [pc, #32]	@ (801736c <prvPortStartFirstTask+0x24>)
 801734a:	6800      	ldr	r0, [r0, #0]
 801734c:	6800      	ldr	r0, [r0, #0]
 801734e:	f380 8808 	msr	MSP, r0
 8017352:	f04f 0000 	mov.w	r0, #0
 8017356:	f380 8814 	msr	CONTROL, r0
 801735a:	b662      	cpsie	i
 801735c:	b661      	cpsie	f
 801735e:	f3bf 8f4f 	dsb	sy
 8017362:	f3bf 8f6f 	isb	sy
 8017366:	df00      	svc	0
 8017368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801736a:	bf00      	nop
 801736c:	e000ed08 	.word	0xe000ed08

08017370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017370:	b580      	push	{r7, lr}
 8017372:	b086      	sub	sp, #24
 8017374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8017376:	4b47      	ldr	r3, [pc, #284]	@ (8017494 <xPortStartScheduler+0x124>)
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	4a47      	ldr	r2, [pc, #284]	@ (8017498 <xPortStartScheduler+0x128>)
 801737c:	4293      	cmp	r3, r2
 801737e:	d10b      	bne.n	8017398 <xPortStartScheduler+0x28>
	__asm volatile
 8017380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017384:	f383 8811 	msr	BASEPRI, r3
 8017388:	f3bf 8f6f 	isb	sy
 801738c:	f3bf 8f4f 	dsb	sy
 8017390:	60fb      	str	r3, [r7, #12]
}
 8017392:	bf00      	nop
 8017394:	bf00      	nop
 8017396:	e7fd      	b.n	8017394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8017398:	4b3e      	ldr	r3, [pc, #248]	@ (8017494 <xPortStartScheduler+0x124>)
 801739a:	681b      	ldr	r3, [r3, #0]
 801739c:	4a3f      	ldr	r2, [pc, #252]	@ (801749c <xPortStartScheduler+0x12c>)
 801739e:	4293      	cmp	r3, r2
 80173a0:	d10b      	bne.n	80173ba <xPortStartScheduler+0x4a>
	__asm volatile
 80173a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173a6:	f383 8811 	msr	BASEPRI, r3
 80173aa:	f3bf 8f6f 	isb	sy
 80173ae:	f3bf 8f4f 	dsb	sy
 80173b2:	613b      	str	r3, [r7, #16]
}
 80173b4:	bf00      	nop
 80173b6:	bf00      	nop
 80173b8:	e7fd      	b.n	80173b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80173ba:	4b39      	ldr	r3, [pc, #228]	@ (80174a0 <xPortStartScheduler+0x130>)
 80173bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80173be:	697b      	ldr	r3, [r7, #20]
 80173c0:	781b      	ldrb	r3, [r3, #0]
 80173c2:	b2db      	uxtb	r3, r3
 80173c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80173c6:	697b      	ldr	r3, [r7, #20]
 80173c8:	22ff      	movs	r2, #255	@ 0xff
 80173ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80173cc:	697b      	ldr	r3, [r7, #20]
 80173ce:	781b      	ldrb	r3, [r3, #0]
 80173d0:	b2db      	uxtb	r3, r3
 80173d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80173d4:	78fb      	ldrb	r3, [r7, #3]
 80173d6:	b2db      	uxtb	r3, r3
 80173d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80173dc:	b2da      	uxtb	r2, r3
 80173de:	4b31      	ldr	r3, [pc, #196]	@ (80174a4 <xPortStartScheduler+0x134>)
 80173e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80173e2:	4b31      	ldr	r3, [pc, #196]	@ (80174a8 <xPortStartScheduler+0x138>)
 80173e4:	2207      	movs	r2, #7
 80173e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80173e8:	e009      	b.n	80173fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80173ea:	4b2f      	ldr	r3, [pc, #188]	@ (80174a8 <xPortStartScheduler+0x138>)
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	3b01      	subs	r3, #1
 80173f0:	4a2d      	ldr	r2, [pc, #180]	@ (80174a8 <xPortStartScheduler+0x138>)
 80173f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80173f4:	78fb      	ldrb	r3, [r7, #3]
 80173f6:	b2db      	uxtb	r3, r3
 80173f8:	005b      	lsls	r3, r3, #1
 80173fa:	b2db      	uxtb	r3, r3
 80173fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80173fe:	78fb      	ldrb	r3, [r7, #3]
 8017400:	b2db      	uxtb	r3, r3
 8017402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017406:	2b80      	cmp	r3, #128	@ 0x80
 8017408:	d0ef      	beq.n	80173ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801740a:	4b27      	ldr	r3, [pc, #156]	@ (80174a8 <xPortStartScheduler+0x138>)
 801740c:	681b      	ldr	r3, [r3, #0]
 801740e:	f1c3 0307 	rsb	r3, r3, #7
 8017412:	2b04      	cmp	r3, #4
 8017414:	d00b      	beq.n	801742e <xPortStartScheduler+0xbe>
	__asm volatile
 8017416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801741a:	f383 8811 	msr	BASEPRI, r3
 801741e:	f3bf 8f6f 	isb	sy
 8017422:	f3bf 8f4f 	dsb	sy
 8017426:	60bb      	str	r3, [r7, #8]
}
 8017428:	bf00      	nop
 801742a:	bf00      	nop
 801742c:	e7fd      	b.n	801742a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801742e:	4b1e      	ldr	r3, [pc, #120]	@ (80174a8 <xPortStartScheduler+0x138>)
 8017430:	681b      	ldr	r3, [r3, #0]
 8017432:	021b      	lsls	r3, r3, #8
 8017434:	4a1c      	ldr	r2, [pc, #112]	@ (80174a8 <xPortStartScheduler+0x138>)
 8017436:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017438:	4b1b      	ldr	r3, [pc, #108]	@ (80174a8 <xPortStartScheduler+0x138>)
 801743a:	681b      	ldr	r3, [r3, #0]
 801743c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017440:	4a19      	ldr	r2, [pc, #100]	@ (80174a8 <xPortStartScheduler+0x138>)
 8017442:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	b2da      	uxtb	r2, r3
 8017448:	697b      	ldr	r3, [r7, #20]
 801744a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801744c:	4b17      	ldr	r3, [pc, #92]	@ (80174ac <xPortStartScheduler+0x13c>)
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	4a16      	ldr	r2, [pc, #88]	@ (80174ac <xPortStartScheduler+0x13c>)
 8017452:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017456:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017458:	4b14      	ldr	r3, [pc, #80]	@ (80174ac <xPortStartScheduler+0x13c>)
 801745a:	681b      	ldr	r3, [r3, #0]
 801745c:	4a13      	ldr	r2, [pc, #76]	@ (80174ac <xPortStartScheduler+0x13c>)
 801745e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017462:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017464:	f000 f8da 	bl	801761c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017468:	4b11      	ldr	r3, [pc, #68]	@ (80174b0 <xPortStartScheduler+0x140>)
 801746a:	2200      	movs	r2, #0
 801746c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801746e:	f000 f8f9 	bl	8017664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017472:	4b10      	ldr	r3, [pc, #64]	@ (80174b4 <xPortStartScheduler+0x144>)
 8017474:	681b      	ldr	r3, [r3, #0]
 8017476:	4a0f      	ldr	r2, [pc, #60]	@ (80174b4 <xPortStartScheduler+0x144>)
 8017478:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801747c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801747e:	f7ff ff63 	bl	8017348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017482:	f7fe ff39 	bl	80162f8 <vTaskSwitchContext>
	prvTaskExitError();
 8017486:	f7ff ff17 	bl	80172b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801748a:	2300      	movs	r3, #0
}
 801748c:	4618      	mov	r0, r3
 801748e:	3718      	adds	r7, #24
 8017490:	46bd      	mov	sp, r7
 8017492:	bd80      	pop	{r7, pc}
 8017494:	e000ed00 	.word	0xe000ed00
 8017498:	410fc271 	.word	0x410fc271
 801749c:	410fc270 	.word	0x410fc270
 80174a0:	e000e400 	.word	0xe000e400
 80174a4:	200036bc 	.word	0x200036bc
 80174a8:	200036c0 	.word	0x200036c0
 80174ac:	e000ed20 	.word	0xe000ed20
 80174b0:	2000008c 	.word	0x2000008c
 80174b4:	e000ef34 	.word	0xe000ef34

080174b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80174b8:	b480      	push	{r7}
 80174ba:	b083      	sub	sp, #12
 80174bc:	af00      	add	r7, sp, #0
	__asm volatile
 80174be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174c2:	f383 8811 	msr	BASEPRI, r3
 80174c6:	f3bf 8f6f 	isb	sy
 80174ca:	f3bf 8f4f 	dsb	sy
 80174ce:	607b      	str	r3, [r7, #4]
}
 80174d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80174d2:	4b10      	ldr	r3, [pc, #64]	@ (8017514 <vPortEnterCritical+0x5c>)
 80174d4:	681b      	ldr	r3, [r3, #0]
 80174d6:	3301      	adds	r3, #1
 80174d8:	4a0e      	ldr	r2, [pc, #56]	@ (8017514 <vPortEnterCritical+0x5c>)
 80174da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80174dc:	4b0d      	ldr	r3, [pc, #52]	@ (8017514 <vPortEnterCritical+0x5c>)
 80174de:	681b      	ldr	r3, [r3, #0]
 80174e0:	2b01      	cmp	r3, #1
 80174e2:	d110      	bne.n	8017506 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80174e4:	4b0c      	ldr	r3, [pc, #48]	@ (8017518 <vPortEnterCritical+0x60>)
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	b2db      	uxtb	r3, r3
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d00b      	beq.n	8017506 <vPortEnterCritical+0x4e>
	__asm volatile
 80174ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174f2:	f383 8811 	msr	BASEPRI, r3
 80174f6:	f3bf 8f6f 	isb	sy
 80174fa:	f3bf 8f4f 	dsb	sy
 80174fe:	603b      	str	r3, [r7, #0]
}
 8017500:	bf00      	nop
 8017502:	bf00      	nop
 8017504:	e7fd      	b.n	8017502 <vPortEnterCritical+0x4a>
	}
}
 8017506:	bf00      	nop
 8017508:	370c      	adds	r7, #12
 801750a:	46bd      	mov	sp, r7
 801750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017510:	4770      	bx	lr
 8017512:	bf00      	nop
 8017514:	2000008c 	.word	0x2000008c
 8017518:	e000ed04 	.word	0xe000ed04

0801751c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801751c:	b480      	push	{r7}
 801751e:	b083      	sub	sp, #12
 8017520:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8017522:	4b12      	ldr	r3, [pc, #72]	@ (801756c <vPortExitCritical+0x50>)
 8017524:	681b      	ldr	r3, [r3, #0]
 8017526:	2b00      	cmp	r3, #0
 8017528:	d10b      	bne.n	8017542 <vPortExitCritical+0x26>
	__asm volatile
 801752a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801752e:	f383 8811 	msr	BASEPRI, r3
 8017532:	f3bf 8f6f 	isb	sy
 8017536:	f3bf 8f4f 	dsb	sy
 801753a:	607b      	str	r3, [r7, #4]
}
 801753c:	bf00      	nop
 801753e:	bf00      	nop
 8017540:	e7fd      	b.n	801753e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8017542:	4b0a      	ldr	r3, [pc, #40]	@ (801756c <vPortExitCritical+0x50>)
 8017544:	681b      	ldr	r3, [r3, #0]
 8017546:	3b01      	subs	r3, #1
 8017548:	4a08      	ldr	r2, [pc, #32]	@ (801756c <vPortExitCritical+0x50>)
 801754a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801754c:	4b07      	ldr	r3, [pc, #28]	@ (801756c <vPortExitCritical+0x50>)
 801754e:	681b      	ldr	r3, [r3, #0]
 8017550:	2b00      	cmp	r3, #0
 8017552:	d105      	bne.n	8017560 <vPortExitCritical+0x44>
 8017554:	2300      	movs	r3, #0
 8017556:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017558:	683b      	ldr	r3, [r7, #0]
 801755a:	f383 8811 	msr	BASEPRI, r3
}
 801755e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017560:	bf00      	nop
 8017562:	370c      	adds	r7, #12
 8017564:	46bd      	mov	sp, r7
 8017566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801756a:	4770      	bx	lr
 801756c:	2000008c 	.word	0x2000008c

08017570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017570:	f3ef 8009 	mrs	r0, PSP
 8017574:	f3bf 8f6f 	isb	sy
 8017578:	4b15      	ldr	r3, [pc, #84]	@ (80175d0 <pxCurrentTCBConst>)
 801757a:	681a      	ldr	r2, [r3, #0]
 801757c:	f01e 0f10 	tst.w	lr, #16
 8017580:	bf08      	it	eq
 8017582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801758a:	6010      	str	r0, [r2, #0]
 801758c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017590:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017594:	f380 8811 	msr	BASEPRI, r0
 8017598:	f3bf 8f4f 	dsb	sy
 801759c:	f3bf 8f6f 	isb	sy
 80175a0:	f7fe feaa 	bl	80162f8 <vTaskSwitchContext>
 80175a4:	f04f 0000 	mov.w	r0, #0
 80175a8:	f380 8811 	msr	BASEPRI, r0
 80175ac:	bc09      	pop	{r0, r3}
 80175ae:	6819      	ldr	r1, [r3, #0]
 80175b0:	6808      	ldr	r0, [r1, #0]
 80175b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175b6:	f01e 0f10 	tst.w	lr, #16
 80175ba:	bf08      	it	eq
 80175bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80175c0:	f380 8809 	msr	PSP, r0
 80175c4:	f3bf 8f6f 	isb	sy
 80175c8:	4770      	bx	lr
 80175ca:	bf00      	nop
 80175cc:	f3af 8000 	nop.w

080175d0 <pxCurrentTCBConst>:
 80175d0:	20003090 	.word	0x20003090
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80175d4:	bf00      	nop
 80175d6:	bf00      	nop

080175d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80175d8:	b580      	push	{r7, lr}
 80175da:	b082      	sub	sp, #8
 80175dc:	af00      	add	r7, sp, #0
	__asm volatile
 80175de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175e2:	f383 8811 	msr	BASEPRI, r3
 80175e6:	f3bf 8f6f 	isb	sy
 80175ea:	f3bf 8f4f 	dsb	sy
 80175ee:	607b      	str	r3, [r7, #4]
}
 80175f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80175f2:	f7fe fdc7 	bl	8016184 <xTaskIncrementTick>
 80175f6:	4603      	mov	r3, r0
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	d003      	beq.n	8017604 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80175fc:	4b06      	ldr	r3, [pc, #24]	@ (8017618 <xPortSysTickHandler+0x40>)
 80175fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017602:	601a      	str	r2, [r3, #0]
 8017604:	2300      	movs	r3, #0
 8017606:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017608:	683b      	ldr	r3, [r7, #0]
 801760a:	f383 8811 	msr	BASEPRI, r3
}
 801760e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017610:	bf00      	nop
 8017612:	3708      	adds	r7, #8
 8017614:	46bd      	mov	sp, r7
 8017616:	bd80      	pop	{r7, pc}
 8017618:	e000ed04 	.word	0xe000ed04

0801761c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801761c:	b480      	push	{r7}
 801761e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017620:	4b0b      	ldr	r3, [pc, #44]	@ (8017650 <vPortSetupTimerInterrupt+0x34>)
 8017622:	2200      	movs	r2, #0
 8017624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8017626:	4b0b      	ldr	r3, [pc, #44]	@ (8017654 <vPortSetupTimerInterrupt+0x38>)
 8017628:	2200      	movs	r2, #0
 801762a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801762c:	4b0a      	ldr	r3, [pc, #40]	@ (8017658 <vPortSetupTimerInterrupt+0x3c>)
 801762e:	681b      	ldr	r3, [r3, #0]
 8017630:	4a0a      	ldr	r2, [pc, #40]	@ (801765c <vPortSetupTimerInterrupt+0x40>)
 8017632:	fba2 2303 	umull	r2, r3, r2, r3
 8017636:	099b      	lsrs	r3, r3, #6
 8017638:	4a09      	ldr	r2, [pc, #36]	@ (8017660 <vPortSetupTimerInterrupt+0x44>)
 801763a:	3b01      	subs	r3, #1
 801763c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801763e:	4b04      	ldr	r3, [pc, #16]	@ (8017650 <vPortSetupTimerInterrupt+0x34>)
 8017640:	2207      	movs	r2, #7
 8017642:	601a      	str	r2, [r3, #0]
}
 8017644:	bf00      	nop
 8017646:	46bd      	mov	sp, r7
 8017648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801764c:	4770      	bx	lr
 801764e:	bf00      	nop
 8017650:	e000e010 	.word	0xe000e010
 8017654:	e000e018 	.word	0xe000e018
 8017658:	20000000 	.word	0x20000000
 801765c:	10624dd3 	.word	0x10624dd3
 8017660:	e000e014 	.word	0xe000e014

08017664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017664:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017674 <vPortEnableVFP+0x10>
 8017668:	6801      	ldr	r1, [r0, #0]
 801766a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801766e:	6001      	str	r1, [r0, #0]
 8017670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017672:	bf00      	nop
 8017674:	e000ed88 	.word	0xe000ed88

08017678 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017678:	b480      	push	{r7}
 801767a:	b085      	sub	sp, #20
 801767c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801767e:	f3ef 8305 	mrs	r3, IPSR
 8017682:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017684:	68fb      	ldr	r3, [r7, #12]
 8017686:	2b0f      	cmp	r3, #15
 8017688:	d915      	bls.n	80176b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801768a:	4a18      	ldr	r2, [pc, #96]	@ (80176ec <vPortValidateInterruptPriority+0x74>)
 801768c:	68fb      	ldr	r3, [r7, #12]
 801768e:	4413      	add	r3, r2
 8017690:	781b      	ldrb	r3, [r3, #0]
 8017692:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017694:	4b16      	ldr	r3, [pc, #88]	@ (80176f0 <vPortValidateInterruptPriority+0x78>)
 8017696:	781b      	ldrb	r3, [r3, #0]
 8017698:	7afa      	ldrb	r2, [r7, #11]
 801769a:	429a      	cmp	r2, r3
 801769c:	d20b      	bcs.n	80176b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176a2:	f383 8811 	msr	BASEPRI, r3
 80176a6:	f3bf 8f6f 	isb	sy
 80176aa:	f3bf 8f4f 	dsb	sy
 80176ae:	607b      	str	r3, [r7, #4]
}
 80176b0:	bf00      	nop
 80176b2:	bf00      	nop
 80176b4:	e7fd      	b.n	80176b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80176b6:	4b0f      	ldr	r3, [pc, #60]	@ (80176f4 <vPortValidateInterruptPriority+0x7c>)
 80176b8:	681b      	ldr	r3, [r3, #0]
 80176ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80176be:	4b0e      	ldr	r3, [pc, #56]	@ (80176f8 <vPortValidateInterruptPriority+0x80>)
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	429a      	cmp	r2, r3
 80176c4:	d90b      	bls.n	80176de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80176c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176ca:	f383 8811 	msr	BASEPRI, r3
 80176ce:	f3bf 8f6f 	isb	sy
 80176d2:	f3bf 8f4f 	dsb	sy
 80176d6:	603b      	str	r3, [r7, #0]
}
 80176d8:	bf00      	nop
 80176da:	bf00      	nop
 80176dc:	e7fd      	b.n	80176da <vPortValidateInterruptPriority+0x62>
	}
 80176de:	bf00      	nop
 80176e0:	3714      	adds	r7, #20
 80176e2:	46bd      	mov	sp, r7
 80176e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176e8:	4770      	bx	lr
 80176ea:	bf00      	nop
 80176ec:	e000e3f0 	.word	0xe000e3f0
 80176f0:	200036bc 	.word	0x200036bc
 80176f4:	e000ed0c 	.word	0xe000ed0c
 80176f8:	200036c0 	.word	0x200036c0

080176fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b08a      	sub	sp, #40	@ 0x28
 8017700:	af00      	add	r7, sp, #0
 8017702:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017704:	2300      	movs	r3, #0
 8017706:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017708:	f7fe fc6e 	bl	8015fe8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801770c:	4b5c      	ldr	r3, [pc, #368]	@ (8017880 <pvPortMalloc+0x184>)
 801770e:	681b      	ldr	r3, [r3, #0]
 8017710:	2b00      	cmp	r3, #0
 8017712:	d101      	bne.n	8017718 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017714:	f000 f924 	bl	8017960 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017718:	4b5a      	ldr	r3, [pc, #360]	@ (8017884 <pvPortMalloc+0x188>)
 801771a:	681a      	ldr	r2, [r3, #0]
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	4013      	ands	r3, r2
 8017720:	2b00      	cmp	r3, #0
 8017722:	f040 8095 	bne.w	8017850 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d01e      	beq.n	801776a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801772c:	2208      	movs	r2, #8
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	4413      	add	r3, r2
 8017732:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017734:	687b      	ldr	r3, [r7, #4]
 8017736:	f003 0307 	and.w	r3, r3, #7
 801773a:	2b00      	cmp	r3, #0
 801773c:	d015      	beq.n	801776a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	f023 0307 	bic.w	r3, r3, #7
 8017744:	3308      	adds	r3, #8
 8017746:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	f003 0307 	and.w	r3, r3, #7
 801774e:	2b00      	cmp	r3, #0
 8017750:	d00b      	beq.n	801776a <pvPortMalloc+0x6e>
	__asm volatile
 8017752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017756:	f383 8811 	msr	BASEPRI, r3
 801775a:	f3bf 8f6f 	isb	sy
 801775e:	f3bf 8f4f 	dsb	sy
 8017762:	617b      	str	r3, [r7, #20]
}
 8017764:	bf00      	nop
 8017766:	bf00      	nop
 8017768:	e7fd      	b.n	8017766 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	2b00      	cmp	r3, #0
 801776e:	d06f      	beq.n	8017850 <pvPortMalloc+0x154>
 8017770:	4b45      	ldr	r3, [pc, #276]	@ (8017888 <pvPortMalloc+0x18c>)
 8017772:	681b      	ldr	r3, [r3, #0]
 8017774:	687a      	ldr	r2, [r7, #4]
 8017776:	429a      	cmp	r2, r3
 8017778:	d86a      	bhi.n	8017850 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801777a:	4b44      	ldr	r3, [pc, #272]	@ (801788c <pvPortMalloc+0x190>)
 801777c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801777e:	4b43      	ldr	r3, [pc, #268]	@ (801788c <pvPortMalloc+0x190>)
 8017780:	681b      	ldr	r3, [r3, #0]
 8017782:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017784:	e004      	b.n	8017790 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8017786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017788:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801778a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801778c:	681b      	ldr	r3, [r3, #0]
 801778e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017792:	685b      	ldr	r3, [r3, #4]
 8017794:	687a      	ldr	r2, [r7, #4]
 8017796:	429a      	cmp	r2, r3
 8017798:	d903      	bls.n	80177a2 <pvPortMalloc+0xa6>
 801779a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801779c:	681b      	ldr	r3, [r3, #0]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d1f1      	bne.n	8017786 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80177a2:	4b37      	ldr	r3, [pc, #220]	@ (8017880 <pvPortMalloc+0x184>)
 80177a4:	681b      	ldr	r3, [r3, #0]
 80177a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80177a8:	429a      	cmp	r2, r3
 80177aa:	d051      	beq.n	8017850 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80177ac:	6a3b      	ldr	r3, [r7, #32]
 80177ae:	681b      	ldr	r3, [r3, #0]
 80177b0:	2208      	movs	r2, #8
 80177b2:	4413      	add	r3, r2
 80177b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80177b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177b8:	681a      	ldr	r2, [r3, #0]
 80177ba:	6a3b      	ldr	r3, [r7, #32]
 80177bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80177be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177c0:	685a      	ldr	r2, [r3, #4]
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	1ad2      	subs	r2, r2, r3
 80177c6:	2308      	movs	r3, #8
 80177c8:	005b      	lsls	r3, r3, #1
 80177ca:	429a      	cmp	r2, r3
 80177cc:	d920      	bls.n	8017810 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80177ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	4413      	add	r3, r2
 80177d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80177d6:	69bb      	ldr	r3, [r7, #24]
 80177d8:	f003 0307 	and.w	r3, r3, #7
 80177dc:	2b00      	cmp	r3, #0
 80177de:	d00b      	beq.n	80177f8 <pvPortMalloc+0xfc>
	__asm volatile
 80177e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177e4:	f383 8811 	msr	BASEPRI, r3
 80177e8:	f3bf 8f6f 	isb	sy
 80177ec:	f3bf 8f4f 	dsb	sy
 80177f0:	613b      	str	r3, [r7, #16]
}
 80177f2:	bf00      	nop
 80177f4:	bf00      	nop
 80177f6:	e7fd      	b.n	80177f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80177f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177fa:	685a      	ldr	r2, [r3, #4]
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	1ad2      	subs	r2, r2, r3
 8017800:	69bb      	ldr	r3, [r7, #24]
 8017802:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017806:	687a      	ldr	r2, [r7, #4]
 8017808:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801780a:	69b8      	ldr	r0, [r7, #24]
 801780c:	f000 f90a 	bl	8017a24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017810:	4b1d      	ldr	r3, [pc, #116]	@ (8017888 <pvPortMalloc+0x18c>)
 8017812:	681a      	ldr	r2, [r3, #0]
 8017814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017816:	685b      	ldr	r3, [r3, #4]
 8017818:	1ad3      	subs	r3, r2, r3
 801781a:	4a1b      	ldr	r2, [pc, #108]	@ (8017888 <pvPortMalloc+0x18c>)
 801781c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801781e:	4b1a      	ldr	r3, [pc, #104]	@ (8017888 <pvPortMalloc+0x18c>)
 8017820:	681a      	ldr	r2, [r3, #0]
 8017822:	4b1b      	ldr	r3, [pc, #108]	@ (8017890 <pvPortMalloc+0x194>)
 8017824:	681b      	ldr	r3, [r3, #0]
 8017826:	429a      	cmp	r2, r3
 8017828:	d203      	bcs.n	8017832 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801782a:	4b17      	ldr	r3, [pc, #92]	@ (8017888 <pvPortMalloc+0x18c>)
 801782c:	681b      	ldr	r3, [r3, #0]
 801782e:	4a18      	ldr	r2, [pc, #96]	@ (8017890 <pvPortMalloc+0x194>)
 8017830:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017834:	685a      	ldr	r2, [r3, #4]
 8017836:	4b13      	ldr	r3, [pc, #76]	@ (8017884 <pvPortMalloc+0x188>)
 8017838:	681b      	ldr	r3, [r3, #0]
 801783a:	431a      	orrs	r2, r3
 801783c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801783e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017842:	2200      	movs	r2, #0
 8017844:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8017846:	4b13      	ldr	r3, [pc, #76]	@ (8017894 <pvPortMalloc+0x198>)
 8017848:	681b      	ldr	r3, [r3, #0]
 801784a:	3301      	adds	r3, #1
 801784c:	4a11      	ldr	r2, [pc, #68]	@ (8017894 <pvPortMalloc+0x198>)
 801784e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017850:	f7fe fbd8 	bl	8016004 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017854:	69fb      	ldr	r3, [r7, #28]
 8017856:	f003 0307 	and.w	r3, r3, #7
 801785a:	2b00      	cmp	r3, #0
 801785c:	d00b      	beq.n	8017876 <pvPortMalloc+0x17a>
	__asm volatile
 801785e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017862:	f383 8811 	msr	BASEPRI, r3
 8017866:	f3bf 8f6f 	isb	sy
 801786a:	f3bf 8f4f 	dsb	sy
 801786e:	60fb      	str	r3, [r7, #12]
}
 8017870:	bf00      	nop
 8017872:	bf00      	nop
 8017874:	e7fd      	b.n	8017872 <pvPortMalloc+0x176>
	return pvReturn;
 8017876:	69fb      	ldr	r3, [r7, #28]
}
 8017878:	4618      	mov	r0, r3
 801787a:	3728      	adds	r7, #40	@ 0x28
 801787c:	46bd      	mov	sp, r7
 801787e:	bd80      	pop	{r7, pc}
 8017880:	200072cc 	.word	0x200072cc
 8017884:	200072e0 	.word	0x200072e0
 8017888:	200072d0 	.word	0x200072d0
 801788c:	200072c4 	.word	0x200072c4
 8017890:	200072d4 	.word	0x200072d4
 8017894:	200072d8 	.word	0x200072d8

08017898 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017898:	b580      	push	{r7, lr}
 801789a:	b086      	sub	sp, #24
 801789c:	af00      	add	r7, sp, #0
 801789e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d04f      	beq.n	801794a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80178aa:	2308      	movs	r3, #8
 80178ac:	425b      	negs	r3, r3
 80178ae:	697a      	ldr	r2, [r7, #20]
 80178b0:	4413      	add	r3, r2
 80178b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80178b4:	697b      	ldr	r3, [r7, #20]
 80178b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80178b8:	693b      	ldr	r3, [r7, #16]
 80178ba:	685a      	ldr	r2, [r3, #4]
 80178bc:	4b25      	ldr	r3, [pc, #148]	@ (8017954 <vPortFree+0xbc>)
 80178be:	681b      	ldr	r3, [r3, #0]
 80178c0:	4013      	ands	r3, r2
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	d10b      	bne.n	80178de <vPortFree+0x46>
	__asm volatile
 80178c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178ca:	f383 8811 	msr	BASEPRI, r3
 80178ce:	f3bf 8f6f 	isb	sy
 80178d2:	f3bf 8f4f 	dsb	sy
 80178d6:	60fb      	str	r3, [r7, #12]
}
 80178d8:	bf00      	nop
 80178da:	bf00      	nop
 80178dc:	e7fd      	b.n	80178da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80178de:	693b      	ldr	r3, [r7, #16]
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d00b      	beq.n	80178fe <vPortFree+0x66>
	__asm volatile
 80178e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178ea:	f383 8811 	msr	BASEPRI, r3
 80178ee:	f3bf 8f6f 	isb	sy
 80178f2:	f3bf 8f4f 	dsb	sy
 80178f6:	60bb      	str	r3, [r7, #8]
}
 80178f8:	bf00      	nop
 80178fa:	bf00      	nop
 80178fc:	e7fd      	b.n	80178fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80178fe:	693b      	ldr	r3, [r7, #16]
 8017900:	685a      	ldr	r2, [r3, #4]
 8017902:	4b14      	ldr	r3, [pc, #80]	@ (8017954 <vPortFree+0xbc>)
 8017904:	681b      	ldr	r3, [r3, #0]
 8017906:	4013      	ands	r3, r2
 8017908:	2b00      	cmp	r3, #0
 801790a:	d01e      	beq.n	801794a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801790c:	693b      	ldr	r3, [r7, #16]
 801790e:	681b      	ldr	r3, [r3, #0]
 8017910:	2b00      	cmp	r3, #0
 8017912:	d11a      	bne.n	801794a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017914:	693b      	ldr	r3, [r7, #16]
 8017916:	685a      	ldr	r2, [r3, #4]
 8017918:	4b0e      	ldr	r3, [pc, #56]	@ (8017954 <vPortFree+0xbc>)
 801791a:	681b      	ldr	r3, [r3, #0]
 801791c:	43db      	mvns	r3, r3
 801791e:	401a      	ands	r2, r3
 8017920:	693b      	ldr	r3, [r7, #16]
 8017922:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017924:	f7fe fb60 	bl	8015fe8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017928:	693b      	ldr	r3, [r7, #16]
 801792a:	685a      	ldr	r2, [r3, #4]
 801792c:	4b0a      	ldr	r3, [pc, #40]	@ (8017958 <vPortFree+0xc0>)
 801792e:	681b      	ldr	r3, [r3, #0]
 8017930:	4413      	add	r3, r2
 8017932:	4a09      	ldr	r2, [pc, #36]	@ (8017958 <vPortFree+0xc0>)
 8017934:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017936:	6938      	ldr	r0, [r7, #16]
 8017938:	f000 f874 	bl	8017a24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801793c:	4b07      	ldr	r3, [pc, #28]	@ (801795c <vPortFree+0xc4>)
 801793e:	681b      	ldr	r3, [r3, #0]
 8017940:	3301      	adds	r3, #1
 8017942:	4a06      	ldr	r2, [pc, #24]	@ (801795c <vPortFree+0xc4>)
 8017944:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8017946:	f7fe fb5d 	bl	8016004 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801794a:	bf00      	nop
 801794c:	3718      	adds	r7, #24
 801794e:	46bd      	mov	sp, r7
 8017950:	bd80      	pop	{r7, pc}
 8017952:	bf00      	nop
 8017954:	200072e0 	.word	0x200072e0
 8017958:	200072d0 	.word	0x200072d0
 801795c:	200072dc 	.word	0x200072dc

08017960 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017960:	b480      	push	{r7}
 8017962:	b085      	sub	sp, #20
 8017964:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017966:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801796a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801796c:	4b27      	ldr	r3, [pc, #156]	@ (8017a0c <prvHeapInit+0xac>)
 801796e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017970:	68fb      	ldr	r3, [r7, #12]
 8017972:	f003 0307 	and.w	r3, r3, #7
 8017976:	2b00      	cmp	r3, #0
 8017978:	d00c      	beq.n	8017994 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801797a:	68fb      	ldr	r3, [r7, #12]
 801797c:	3307      	adds	r3, #7
 801797e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017980:	68fb      	ldr	r3, [r7, #12]
 8017982:	f023 0307 	bic.w	r3, r3, #7
 8017986:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017988:	68ba      	ldr	r2, [r7, #8]
 801798a:	68fb      	ldr	r3, [r7, #12]
 801798c:	1ad3      	subs	r3, r2, r3
 801798e:	4a1f      	ldr	r2, [pc, #124]	@ (8017a0c <prvHeapInit+0xac>)
 8017990:	4413      	add	r3, r2
 8017992:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017994:	68fb      	ldr	r3, [r7, #12]
 8017996:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017998:	4a1d      	ldr	r2, [pc, #116]	@ (8017a10 <prvHeapInit+0xb0>)
 801799a:	687b      	ldr	r3, [r7, #4]
 801799c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801799e:	4b1c      	ldr	r3, [pc, #112]	@ (8017a10 <prvHeapInit+0xb0>)
 80179a0:	2200      	movs	r2, #0
 80179a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	68ba      	ldr	r2, [r7, #8]
 80179a8:	4413      	add	r3, r2
 80179aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80179ac:	2208      	movs	r2, #8
 80179ae:	68fb      	ldr	r3, [r7, #12]
 80179b0:	1a9b      	subs	r3, r3, r2
 80179b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80179b4:	68fb      	ldr	r3, [r7, #12]
 80179b6:	f023 0307 	bic.w	r3, r3, #7
 80179ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	4a15      	ldr	r2, [pc, #84]	@ (8017a14 <prvHeapInit+0xb4>)
 80179c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80179c2:	4b14      	ldr	r3, [pc, #80]	@ (8017a14 <prvHeapInit+0xb4>)
 80179c4:	681b      	ldr	r3, [r3, #0]
 80179c6:	2200      	movs	r2, #0
 80179c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80179ca:	4b12      	ldr	r3, [pc, #72]	@ (8017a14 <prvHeapInit+0xb4>)
 80179cc:	681b      	ldr	r3, [r3, #0]
 80179ce:	2200      	movs	r2, #0
 80179d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80179d6:	683b      	ldr	r3, [r7, #0]
 80179d8:	68fa      	ldr	r2, [r7, #12]
 80179da:	1ad2      	subs	r2, r2, r3
 80179dc:	683b      	ldr	r3, [r7, #0]
 80179de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80179e0:	4b0c      	ldr	r3, [pc, #48]	@ (8017a14 <prvHeapInit+0xb4>)
 80179e2:	681a      	ldr	r2, [r3, #0]
 80179e4:	683b      	ldr	r3, [r7, #0]
 80179e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80179e8:	683b      	ldr	r3, [r7, #0]
 80179ea:	685b      	ldr	r3, [r3, #4]
 80179ec:	4a0a      	ldr	r2, [pc, #40]	@ (8017a18 <prvHeapInit+0xb8>)
 80179ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80179f0:	683b      	ldr	r3, [r7, #0]
 80179f2:	685b      	ldr	r3, [r3, #4]
 80179f4:	4a09      	ldr	r2, [pc, #36]	@ (8017a1c <prvHeapInit+0xbc>)
 80179f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80179f8:	4b09      	ldr	r3, [pc, #36]	@ (8017a20 <prvHeapInit+0xc0>)
 80179fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80179fe:	601a      	str	r2, [r3, #0]
}
 8017a00:	bf00      	nop
 8017a02:	3714      	adds	r7, #20
 8017a04:	46bd      	mov	sp, r7
 8017a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a0a:	4770      	bx	lr
 8017a0c:	200036c4 	.word	0x200036c4
 8017a10:	200072c4 	.word	0x200072c4
 8017a14:	200072cc 	.word	0x200072cc
 8017a18:	200072d4 	.word	0x200072d4
 8017a1c:	200072d0 	.word	0x200072d0
 8017a20:	200072e0 	.word	0x200072e0

08017a24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017a24:	b480      	push	{r7}
 8017a26:	b085      	sub	sp, #20
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017a2c:	4b28      	ldr	r3, [pc, #160]	@ (8017ad0 <prvInsertBlockIntoFreeList+0xac>)
 8017a2e:	60fb      	str	r3, [r7, #12]
 8017a30:	e002      	b.n	8017a38 <prvInsertBlockIntoFreeList+0x14>
 8017a32:	68fb      	ldr	r3, [r7, #12]
 8017a34:	681b      	ldr	r3, [r3, #0]
 8017a36:	60fb      	str	r3, [r7, #12]
 8017a38:	68fb      	ldr	r3, [r7, #12]
 8017a3a:	681b      	ldr	r3, [r3, #0]
 8017a3c:	687a      	ldr	r2, [r7, #4]
 8017a3e:	429a      	cmp	r2, r3
 8017a40:	d8f7      	bhi.n	8017a32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017a42:	68fb      	ldr	r3, [r7, #12]
 8017a44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017a46:	68fb      	ldr	r3, [r7, #12]
 8017a48:	685b      	ldr	r3, [r3, #4]
 8017a4a:	68ba      	ldr	r2, [r7, #8]
 8017a4c:	4413      	add	r3, r2
 8017a4e:	687a      	ldr	r2, [r7, #4]
 8017a50:	429a      	cmp	r2, r3
 8017a52:	d108      	bne.n	8017a66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017a54:	68fb      	ldr	r3, [r7, #12]
 8017a56:	685a      	ldr	r2, [r3, #4]
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	685b      	ldr	r3, [r3, #4]
 8017a5c:	441a      	add	r2, r3
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017a62:	68fb      	ldr	r3, [r7, #12]
 8017a64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017a66:	687b      	ldr	r3, [r7, #4]
 8017a68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	685b      	ldr	r3, [r3, #4]
 8017a6e:	68ba      	ldr	r2, [r7, #8]
 8017a70:	441a      	add	r2, r3
 8017a72:	68fb      	ldr	r3, [r7, #12]
 8017a74:	681b      	ldr	r3, [r3, #0]
 8017a76:	429a      	cmp	r2, r3
 8017a78:	d118      	bne.n	8017aac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017a7a:	68fb      	ldr	r3, [r7, #12]
 8017a7c:	681a      	ldr	r2, [r3, #0]
 8017a7e:	4b15      	ldr	r3, [pc, #84]	@ (8017ad4 <prvInsertBlockIntoFreeList+0xb0>)
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	429a      	cmp	r2, r3
 8017a84:	d00d      	beq.n	8017aa2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	685a      	ldr	r2, [r3, #4]
 8017a8a:	68fb      	ldr	r3, [r7, #12]
 8017a8c:	681b      	ldr	r3, [r3, #0]
 8017a8e:	685b      	ldr	r3, [r3, #4]
 8017a90:	441a      	add	r2, r3
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017a96:	68fb      	ldr	r3, [r7, #12]
 8017a98:	681b      	ldr	r3, [r3, #0]
 8017a9a:	681a      	ldr	r2, [r3, #0]
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	601a      	str	r2, [r3, #0]
 8017aa0:	e008      	b.n	8017ab4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8017ad4 <prvInsertBlockIntoFreeList+0xb0>)
 8017aa4:	681a      	ldr	r2, [r3, #0]
 8017aa6:	687b      	ldr	r3, [r7, #4]
 8017aa8:	601a      	str	r2, [r3, #0]
 8017aaa:	e003      	b.n	8017ab4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017aac:	68fb      	ldr	r3, [r7, #12]
 8017aae:	681a      	ldr	r2, [r3, #0]
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017ab4:	68fa      	ldr	r2, [r7, #12]
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	429a      	cmp	r2, r3
 8017aba:	d002      	beq.n	8017ac2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017abc:	68fb      	ldr	r3, [r7, #12]
 8017abe:	687a      	ldr	r2, [r7, #4]
 8017ac0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017ac2:	bf00      	nop
 8017ac4:	3714      	adds	r7, #20
 8017ac6:	46bd      	mov	sp, r7
 8017ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017acc:	4770      	bx	lr
 8017ace:	bf00      	nop
 8017ad0:	200072c4 	.word	0x200072c4
 8017ad4:	200072cc 	.word	0x200072cc

08017ad8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017adc:	2200      	movs	r2, #0
 8017ade:	4912      	ldr	r1, [pc, #72]	@ (8017b28 <MX_USB_DEVICE_Init+0x50>)
 8017ae0:	4812      	ldr	r0, [pc, #72]	@ (8017b2c <MX_USB_DEVICE_Init+0x54>)
 8017ae2:	f7f5 fef2 	bl	800d8ca <USBD_Init>
 8017ae6:	4603      	mov	r3, r0
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d001      	beq.n	8017af0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017aec:	f7e9 fba0 	bl	8001230 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8017af0:	490f      	ldr	r1, [pc, #60]	@ (8017b30 <MX_USB_DEVICE_Init+0x58>)
 8017af2:	480e      	ldr	r0, [pc, #56]	@ (8017b2c <MX_USB_DEVICE_Init+0x54>)
 8017af4:	f7f5 ff19 	bl	800d92a <USBD_RegisterClass>
 8017af8:	4603      	mov	r3, r0
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d001      	beq.n	8017b02 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017afe:	f7e9 fb97 	bl	8001230 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8017b02:	490c      	ldr	r1, [pc, #48]	@ (8017b34 <MX_USB_DEVICE_Init+0x5c>)
 8017b04:	4809      	ldr	r0, [pc, #36]	@ (8017b2c <MX_USB_DEVICE_Init+0x54>)
 8017b06:	f7f4 f8d5 	bl	800bcb4 <USBD_MSC_RegisterStorage>
 8017b0a:	4603      	mov	r3, r0
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d001      	beq.n	8017b14 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017b10:	f7e9 fb8e 	bl	8001230 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017b14:	4805      	ldr	r0, [pc, #20]	@ (8017b2c <MX_USB_DEVICE_Init+0x54>)
 8017b16:	f7f5 ff3e 	bl	800d996 <USBD_Start>
 8017b1a:	4603      	mov	r3, r0
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d001      	beq.n	8017b24 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017b20:	f7e9 fb86 	bl	8001230 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017b24:	bf00      	nop
 8017b26:	bd80      	pop	{r7, pc}
 8017b28:	20000090 	.word	0x20000090
 8017b2c:	200072e4 	.word	0x200072e4
 8017b30:	2000000c 	.word	0x2000000c
 8017b34:	200000e0 	.word	0x200000e0

08017b38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017b38:	b480      	push	{r7}
 8017b3a:	b083      	sub	sp, #12
 8017b3c:	af00      	add	r7, sp, #0
 8017b3e:	4603      	mov	r3, r0
 8017b40:	6039      	str	r1, [r7, #0]
 8017b42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8017b44:	683b      	ldr	r3, [r7, #0]
 8017b46:	2212      	movs	r2, #18
 8017b48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8017b4a:	4b03      	ldr	r3, [pc, #12]	@ (8017b58 <USBD_FS_DeviceDescriptor+0x20>)
}
 8017b4c:	4618      	mov	r0, r3
 8017b4e:	370c      	adds	r7, #12
 8017b50:	46bd      	mov	sp, r7
 8017b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b56:	4770      	bx	lr
 8017b58:	200000ac 	.word	0x200000ac

08017b5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017b5c:	b480      	push	{r7}
 8017b5e:	b083      	sub	sp, #12
 8017b60:	af00      	add	r7, sp, #0
 8017b62:	4603      	mov	r3, r0
 8017b64:	6039      	str	r1, [r7, #0]
 8017b66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017b68:	683b      	ldr	r3, [r7, #0]
 8017b6a:	2204      	movs	r2, #4
 8017b6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017b6e:	4b03      	ldr	r3, [pc, #12]	@ (8017b7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017b70:	4618      	mov	r0, r3
 8017b72:	370c      	adds	r7, #12
 8017b74:	46bd      	mov	sp, r7
 8017b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b7a:	4770      	bx	lr
 8017b7c:	200000c0 	.word	0x200000c0

08017b80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017b80:	b580      	push	{r7, lr}
 8017b82:	b082      	sub	sp, #8
 8017b84:	af00      	add	r7, sp, #0
 8017b86:	4603      	mov	r3, r0
 8017b88:	6039      	str	r1, [r7, #0]
 8017b8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017b8c:	79fb      	ldrb	r3, [r7, #7]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d105      	bne.n	8017b9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017b92:	683a      	ldr	r2, [r7, #0]
 8017b94:	4907      	ldr	r1, [pc, #28]	@ (8017bb4 <USBD_FS_ProductStrDescriptor+0x34>)
 8017b96:	4808      	ldr	r0, [pc, #32]	@ (8017bb8 <USBD_FS_ProductStrDescriptor+0x38>)
 8017b98:	f7f7 f8c2 	bl	800ed20 <USBD_GetString>
 8017b9c:	e004      	b.n	8017ba8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017b9e:	683a      	ldr	r2, [r7, #0]
 8017ba0:	4904      	ldr	r1, [pc, #16]	@ (8017bb4 <USBD_FS_ProductStrDescriptor+0x34>)
 8017ba2:	4805      	ldr	r0, [pc, #20]	@ (8017bb8 <USBD_FS_ProductStrDescriptor+0x38>)
 8017ba4:	f7f7 f8bc 	bl	800ed20 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017ba8:	4b02      	ldr	r3, [pc, #8]	@ (8017bb4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8017baa:	4618      	mov	r0, r3
 8017bac:	3708      	adds	r7, #8
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	bd80      	pop	{r7, pc}
 8017bb2:	bf00      	nop
 8017bb4:	200075c0 	.word	0x200075c0
 8017bb8:	0801a5f0 	.word	0x0801a5f0

08017bbc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	b082      	sub	sp, #8
 8017bc0:	af00      	add	r7, sp, #0
 8017bc2:	4603      	mov	r3, r0
 8017bc4:	6039      	str	r1, [r7, #0]
 8017bc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017bc8:	683a      	ldr	r2, [r7, #0]
 8017bca:	4904      	ldr	r1, [pc, #16]	@ (8017bdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017bcc:	4804      	ldr	r0, [pc, #16]	@ (8017be0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017bce:	f7f7 f8a7 	bl	800ed20 <USBD_GetString>
  return USBD_StrDesc;
 8017bd2:	4b02      	ldr	r3, [pc, #8]	@ (8017bdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017bd4:	4618      	mov	r0, r3
 8017bd6:	3708      	adds	r7, #8
 8017bd8:	46bd      	mov	sp, r7
 8017bda:	bd80      	pop	{r7, pc}
 8017bdc:	200075c0 	.word	0x200075c0
 8017be0:	0801a604 	.word	0x0801a604

08017be4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017be4:	b580      	push	{r7, lr}
 8017be6:	b082      	sub	sp, #8
 8017be8:	af00      	add	r7, sp, #0
 8017bea:	4603      	mov	r3, r0
 8017bec:	6039      	str	r1, [r7, #0]
 8017bee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017bf0:	683b      	ldr	r3, [r7, #0]
 8017bf2:	221a      	movs	r2, #26
 8017bf4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017bf6:	f000 f843 	bl	8017c80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8017bfa:	4b02      	ldr	r3, [pc, #8]	@ (8017c04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017bfc:	4618      	mov	r0, r3
 8017bfe:	3708      	adds	r7, #8
 8017c00:	46bd      	mov	sp, r7
 8017c02:	bd80      	pop	{r7, pc}
 8017c04:	200000c4 	.word	0x200000c4

08017c08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017c08:	b580      	push	{r7, lr}
 8017c0a:	b082      	sub	sp, #8
 8017c0c:	af00      	add	r7, sp, #0
 8017c0e:	4603      	mov	r3, r0
 8017c10:	6039      	str	r1, [r7, #0]
 8017c12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017c14:	79fb      	ldrb	r3, [r7, #7]
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	d105      	bne.n	8017c26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017c1a:	683a      	ldr	r2, [r7, #0]
 8017c1c:	4907      	ldr	r1, [pc, #28]	@ (8017c3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8017c1e:	4808      	ldr	r0, [pc, #32]	@ (8017c40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017c20:	f7f7 f87e 	bl	800ed20 <USBD_GetString>
 8017c24:	e004      	b.n	8017c30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017c26:	683a      	ldr	r2, [r7, #0]
 8017c28:	4904      	ldr	r1, [pc, #16]	@ (8017c3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8017c2a:	4805      	ldr	r0, [pc, #20]	@ (8017c40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017c2c:	f7f7 f878 	bl	800ed20 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017c30:	4b02      	ldr	r3, [pc, #8]	@ (8017c3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8017c32:	4618      	mov	r0, r3
 8017c34:	3708      	adds	r7, #8
 8017c36:	46bd      	mov	sp, r7
 8017c38:	bd80      	pop	{r7, pc}
 8017c3a:	bf00      	nop
 8017c3c:	200075c0 	.word	0x200075c0
 8017c40:	0801a618 	.word	0x0801a618

08017c44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017c44:	b580      	push	{r7, lr}
 8017c46:	b082      	sub	sp, #8
 8017c48:	af00      	add	r7, sp, #0
 8017c4a:	4603      	mov	r3, r0
 8017c4c:	6039      	str	r1, [r7, #0]
 8017c4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017c50:	79fb      	ldrb	r3, [r7, #7]
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d105      	bne.n	8017c62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017c56:	683a      	ldr	r2, [r7, #0]
 8017c58:	4907      	ldr	r1, [pc, #28]	@ (8017c78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017c5a:	4808      	ldr	r0, [pc, #32]	@ (8017c7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017c5c:	f7f7 f860 	bl	800ed20 <USBD_GetString>
 8017c60:	e004      	b.n	8017c6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017c62:	683a      	ldr	r2, [r7, #0]
 8017c64:	4904      	ldr	r1, [pc, #16]	@ (8017c78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017c66:	4805      	ldr	r0, [pc, #20]	@ (8017c7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017c68:	f7f7 f85a 	bl	800ed20 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017c6c:	4b02      	ldr	r3, [pc, #8]	@ (8017c78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017c6e:	4618      	mov	r0, r3
 8017c70:	3708      	adds	r7, #8
 8017c72:	46bd      	mov	sp, r7
 8017c74:	bd80      	pop	{r7, pc}
 8017c76:	bf00      	nop
 8017c78:	200075c0 	.word	0x200075c0
 8017c7c:	0801a624 	.word	0x0801a624

08017c80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017c80:	b580      	push	{r7, lr}
 8017c82:	b084      	sub	sp, #16
 8017c84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017c86:	4b0f      	ldr	r3, [pc, #60]	@ (8017cc4 <Get_SerialNum+0x44>)
 8017c88:	681b      	ldr	r3, [r3, #0]
 8017c8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8017cc8 <Get_SerialNum+0x48>)
 8017c8e:	681b      	ldr	r3, [r3, #0]
 8017c90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017c92:	4b0e      	ldr	r3, [pc, #56]	@ (8017ccc <Get_SerialNum+0x4c>)
 8017c94:	681b      	ldr	r3, [r3, #0]
 8017c96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017c98:	68fa      	ldr	r2, [r7, #12]
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	4413      	add	r3, r2
 8017c9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017ca0:	68fb      	ldr	r3, [r7, #12]
 8017ca2:	2b00      	cmp	r3, #0
 8017ca4:	d009      	beq.n	8017cba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017ca6:	2208      	movs	r2, #8
 8017ca8:	4909      	ldr	r1, [pc, #36]	@ (8017cd0 <Get_SerialNum+0x50>)
 8017caa:	68f8      	ldr	r0, [r7, #12]
 8017cac:	f000 f814 	bl	8017cd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017cb0:	2204      	movs	r2, #4
 8017cb2:	4908      	ldr	r1, [pc, #32]	@ (8017cd4 <Get_SerialNum+0x54>)
 8017cb4:	68b8      	ldr	r0, [r7, #8]
 8017cb6:	f000 f80f 	bl	8017cd8 <IntToUnicode>
  }
}
 8017cba:	bf00      	nop
 8017cbc:	3710      	adds	r7, #16
 8017cbe:	46bd      	mov	sp, r7
 8017cc0:	bd80      	pop	{r7, pc}
 8017cc2:	bf00      	nop
 8017cc4:	1fff7a10 	.word	0x1fff7a10
 8017cc8:	1fff7a14 	.word	0x1fff7a14
 8017ccc:	1fff7a18 	.word	0x1fff7a18
 8017cd0:	200000c6 	.word	0x200000c6
 8017cd4:	200000d6 	.word	0x200000d6

08017cd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017cd8:	b480      	push	{r7}
 8017cda:	b087      	sub	sp, #28
 8017cdc:	af00      	add	r7, sp, #0
 8017cde:	60f8      	str	r0, [r7, #12]
 8017ce0:	60b9      	str	r1, [r7, #8]
 8017ce2:	4613      	mov	r3, r2
 8017ce4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017ce6:	2300      	movs	r3, #0
 8017ce8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017cea:	2300      	movs	r3, #0
 8017cec:	75fb      	strb	r3, [r7, #23]
 8017cee:	e027      	b.n	8017d40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	0f1b      	lsrs	r3, r3, #28
 8017cf4:	2b09      	cmp	r3, #9
 8017cf6:	d80b      	bhi.n	8017d10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	0f1b      	lsrs	r3, r3, #28
 8017cfc:	b2da      	uxtb	r2, r3
 8017cfe:	7dfb      	ldrb	r3, [r7, #23]
 8017d00:	005b      	lsls	r3, r3, #1
 8017d02:	4619      	mov	r1, r3
 8017d04:	68bb      	ldr	r3, [r7, #8]
 8017d06:	440b      	add	r3, r1
 8017d08:	3230      	adds	r2, #48	@ 0x30
 8017d0a:	b2d2      	uxtb	r2, r2
 8017d0c:	701a      	strb	r2, [r3, #0]
 8017d0e:	e00a      	b.n	8017d26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017d10:	68fb      	ldr	r3, [r7, #12]
 8017d12:	0f1b      	lsrs	r3, r3, #28
 8017d14:	b2da      	uxtb	r2, r3
 8017d16:	7dfb      	ldrb	r3, [r7, #23]
 8017d18:	005b      	lsls	r3, r3, #1
 8017d1a:	4619      	mov	r1, r3
 8017d1c:	68bb      	ldr	r3, [r7, #8]
 8017d1e:	440b      	add	r3, r1
 8017d20:	3237      	adds	r2, #55	@ 0x37
 8017d22:	b2d2      	uxtb	r2, r2
 8017d24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017d26:	68fb      	ldr	r3, [r7, #12]
 8017d28:	011b      	lsls	r3, r3, #4
 8017d2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017d2c:	7dfb      	ldrb	r3, [r7, #23]
 8017d2e:	005b      	lsls	r3, r3, #1
 8017d30:	3301      	adds	r3, #1
 8017d32:	68ba      	ldr	r2, [r7, #8]
 8017d34:	4413      	add	r3, r2
 8017d36:	2200      	movs	r2, #0
 8017d38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017d3a:	7dfb      	ldrb	r3, [r7, #23]
 8017d3c:	3301      	adds	r3, #1
 8017d3e:	75fb      	strb	r3, [r7, #23]
 8017d40:	7dfa      	ldrb	r2, [r7, #23]
 8017d42:	79fb      	ldrb	r3, [r7, #7]
 8017d44:	429a      	cmp	r2, r3
 8017d46:	d3d3      	bcc.n	8017cf0 <IntToUnicode+0x18>
  }
}
 8017d48:	bf00      	nop
 8017d4a:	bf00      	nop
 8017d4c:	371c      	adds	r7, #28
 8017d4e:	46bd      	mov	sp, r7
 8017d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d54:	4770      	bx	lr

08017d56 <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8017d56:	b480      	push	{r7}
 8017d58:	b083      	sub	sp, #12
 8017d5a:	af00      	add	r7, sp, #0
 8017d5c:	4603      	mov	r3, r0
 8017d5e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
 UNUSED(lun);

  return (USBD_OK);
 8017d60:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8017d62:	4618      	mov	r0, r3
 8017d64:	370c      	adds	r7, #12
 8017d66:	46bd      	mov	sp, r7
 8017d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d6c:	4770      	bx	lr
	...

08017d70 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8017d70:	b580      	push	{r7, lr}
 8017d72:	b08c      	sub	sp, #48	@ 0x30
 8017d74:	af00      	add	r7, sp, #0
 8017d76:	4603      	mov	r3, r0
 8017d78:	60b9      	str	r1, [r7, #8]
 8017d7a:	607a      	str	r2, [r7, #4]
 8017d7c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  UNUSED(lun);
  HAL_SD_CardInfoTypeDef info;
  if(HAL_SD_GetCardInfo(&hsd, &info) == HAL_OK)
 8017d7e:	f107 0310 	add.w	r3, r7, #16
 8017d82:	4619      	mov	r1, r3
 8017d84:	4809      	ldr	r0, [pc, #36]	@ (8017dac <STORAGE_GetCapacity_FS+0x3c>)
 8017d86:	f7ef fadf 	bl	8007348 <HAL_SD_GetCardInfo>
 8017d8a:	4603      	mov	r3, r0
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d108      	bne.n	8017da2 <STORAGE_GetCapacity_FS+0x32>
  {
    *block_num = info.BlockNbr;
 8017d90:	6a3a      	ldr	r2, [r7, #32]
 8017d92:	68bb      	ldr	r3, [r7, #8]
 8017d94:	601a      	str	r2, [r3, #0]
    *block_size = info.BlockSize;
 8017d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d98:	b29a      	uxth	r2, r3
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	801a      	strh	r2, [r3, #0]
    return USBD_OK;
 8017d9e:	2300      	movs	r3, #0
 8017da0:	e000      	b.n	8017da4 <STORAGE_GetCapacity_FS+0x34>
  }
  return USBD_FAIL;
 8017da2:	2303      	movs	r3, #3
  /* USER CODE END 3 */
}
 8017da4:	4618      	mov	r0, r3
 8017da6:	3730      	adds	r7, #48	@ 0x30
 8017da8:	46bd      	mov	sp, r7
 8017daa:	bd80      	pop	{r7, pc}
 8017dac:	200024bc 	.word	0x200024bc

08017db0 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8017db0:	b580      	push	{r7, lr}
 8017db2:	b082      	sub	sp, #8
 8017db4:	af00      	add	r7, sp, #0
 8017db6:	4603      	mov	r3, r0
 8017db8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(lun);
  if(HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER)
 8017dba:	4806      	ldr	r0, [pc, #24]	@ (8017dd4 <STORAGE_IsReady_FS+0x24>)
 8017dbc:	f7ef fb8a 	bl	80074d4 <HAL_SD_GetCardState>
 8017dc0:	4603      	mov	r3, r0
 8017dc2:	2b04      	cmp	r3, #4
 8017dc4:	d101      	bne.n	8017dca <STORAGE_IsReady_FS+0x1a>
  {
      return USBD_OK;
 8017dc6:	2300      	movs	r3, #0
 8017dc8:	e000      	b.n	8017dcc <STORAGE_IsReady_FS+0x1c>
  }
  return USBD_FAIL;
 8017dca:	2303      	movs	r3, #3
  /* USER CODE END 4 */
}
 8017dcc:	4618      	mov	r0, r3
 8017dce:	3708      	adds	r7, #8
 8017dd0:	46bd      	mov	sp, r7
 8017dd2:	bd80      	pop	{r7, pc}
 8017dd4:	200024bc 	.word	0x200024bc

08017dd8 <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8017dd8:	b480      	push	{r7}
 8017dda:	b083      	sub	sp, #12
 8017ddc:	af00      	add	r7, sp, #0
 8017dde:	4603      	mov	r3, r0
 8017de0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
 8017de2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017de4:	4618      	mov	r0, r3
 8017de6:	370c      	adds	r7, #12
 8017de8:	46bd      	mov	sp, r7
 8017dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dee:	4770      	bx	lr

08017df0 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017df0:	b580      	push	{r7, lr}
 8017df2:	b086      	sub	sp, #24
 8017df4:	af02      	add	r7, sp, #8
 8017df6:	60b9      	str	r1, [r7, #8]
 8017df8:	607a      	str	r2, [r7, #4]
 8017dfa:	461a      	mov	r2, r3
 8017dfc:	4603      	mov	r3, r0
 8017dfe:	73fb      	strb	r3, [r7, #15]
 8017e00:	4613      	mov	r3, r2
 8017e02:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  UNUSED(lun);
  
  if(HAL_SD_ReadBlocks(&hsd, buf, blk_addr, blk_len, 1000) == HAL_OK)
 8017e04:	89bb      	ldrh	r3, [r7, #12]
 8017e06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017e0a:	9200      	str	r2, [sp, #0]
 8017e0c:	687a      	ldr	r2, [r7, #4]
 8017e0e:	68b9      	ldr	r1, [r7, #8]
 8017e10:	4806      	ldr	r0, [pc, #24]	@ (8017e2c <STORAGE_Read_FS+0x3c>)
 8017e12:	f7ee fa29 	bl	8006268 <HAL_SD_ReadBlocks>
 8017e16:	4603      	mov	r3, r0
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d101      	bne.n	8017e20 <STORAGE_Read_FS+0x30>
  {
      return USBD_OK;
 8017e1c:	2300      	movs	r3, #0
 8017e1e:	e000      	b.n	8017e22 <STORAGE_Read_FS+0x32>
  }
  return USBD_FAIL;
 8017e20:	2303      	movs	r3, #3
  /* USER CODE END 6 */
}
 8017e22:	4618      	mov	r0, r3
 8017e24:	3710      	adds	r7, #16
 8017e26:	46bd      	mov	sp, r7
 8017e28:	bd80      	pop	{r7, pc}
 8017e2a:	bf00      	nop
 8017e2c:	200024bc 	.word	0x200024bc

08017e30 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017e30:	b580      	push	{r7, lr}
 8017e32:	b086      	sub	sp, #24
 8017e34:	af02      	add	r7, sp, #8
 8017e36:	60b9      	str	r1, [r7, #8]
 8017e38:	607a      	str	r2, [r7, #4]
 8017e3a:	461a      	mov	r2, r3
 8017e3c:	4603      	mov	r3, r0
 8017e3e:	73fb      	strb	r3, [r7, #15]
 8017e40:	4613      	mov	r3, r2
 8017e42:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  UNUSED(lun);
  if(HAL_SD_WriteBlocks(&hsd, buf, blk_addr, blk_len, 1000) == HAL_OK)
 8017e44:	89bb      	ldrh	r3, [r7, #12]
 8017e46:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017e4a:	9200      	str	r2, [sp, #0]
 8017e4c:	687a      	ldr	r2, [r7, #4]
 8017e4e:	68b9      	ldr	r1, [r7, #8]
 8017e50:	4806      	ldr	r0, [pc, #24]	@ (8017e6c <STORAGE_Write_FS+0x3c>)
 8017e52:	f7ee fbef 	bl	8006634 <HAL_SD_WriteBlocks>
 8017e56:	4603      	mov	r3, r0
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d101      	bne.n	8017e60 <STORAGE_Write_FS+0x30>
  {
      return USBD_OK;
 8017e5c:	2300      	movs	r3, #0
 8017e5e:	e000      	b.n	8017e62 <STORAGE_Write_FS+0x32>
  }
  return USBD_FAIL;
 8017e60:	2303      	movs	r3, #3
  /* USER CODE END 7 */
}
 8017e62:	4618      	mov	r0, r3
 8017e64:	3710      	adds	r7, #16
 8017e66:	46bd      	mov	sp, r7
 8017e68:	bd80      	pop	{r7, pc}
 8017e6a:	bf00      	nop
 8017e6c:	200024bc 	.word	0x200024bc

08017e70 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017e70:	b480      	push	{r7}
 8017e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8017e74:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017e76:	4618      	mov	r0, r3
 8017e78:	46bd      	mov	sp, r7
 8017e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e7e:	4770      	bx	lr

08017e80 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017e80:	b580      	push	{r7, lr}
 8017e82:	b08a      	sub	sp, #40	@ 0x28
 8017e84:	af00      	add	r7, sp, #0
 8017e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017e88:	f107 0314 	add.w	r3, r7, #20
 8017e8c:	2200      	movs	r2, #0
 8017e8e:	601a      	str	r2, [r3, #0]
 8017e90:	605a      	str	r2, [r3, #4]
 8017e92:	609a      	str	r2, [r3, #8]
 8017e94:	60da      	str	r2, [r3, #12]
 8017e96:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017e98:	687b      	ldr	r3, [r7, #4]
 8017e9a:	681b      	ldr	r3, [r3, #0]
 8017e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017ea0:	d13a      	bne.n	8017f18 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	613b      	str	r3, [r7, #16]
 8017ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017eac:	f043 0301 	orr.w	r3, r3, #1
 8017eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8017eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017eb6:	f003 0301 	and.w	r3, r3, #1
 8017eba:	613b      	str	r3, [r7, #16]
 8017ebc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017ebe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8017ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017ec4:	2302      	movs	r3, #2
 8017ec6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017ec8:	2300      	movs	r3, #0
 8017eca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017ecc:	2303      	movs	r3, #3
 8017ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017ed0:	230a      	movs	r3, #10
 8017ed2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017ed4:	f107 0314 	add.w	r3, r7, #20
 8017ed8:	4619      	mov	r1, r3
 8017eda:	4812      	ldr	r0, [pc, #72]	@ (8017f24 <HAL_PCD_MspInit+0xa4>)
 8017edc:	f7ea fc6e 	bl	80027bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017eea:	6353      	str	r3, [r2, #52]	@ 0x34
 8017eec:	2300      	movs	r3, #0
 8017eee:	60fb      	str	r3, [r7, #12]
 8017ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017ef4:	4a0a      	ldr	r2, [pc, #40]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017ef6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017efa:	6453      	str	r3, [r2, #68]	@ 0x44
 8017efc:	4b08      	ldr	r3, [pc, #32]	@ (8017f20 <HAL_PCD_MspInit+0xa0>)
 8017efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017f04:	60fb      	str	r3, [r7, #12]
 8017f06:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017f08:	2200      	movs	r2, #0
 8017f0a:	2105      	movs	r1, #5
 8017f0c:	2043      	movs	r0, #67	@ 0x43
 8017f0e:	f7ea f810 	bl	8001f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017f12:	2043      	movs	r0, #67	@ 0x43
 8017f14:	f7ea f829 	bl	8001f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017f18:	bf00      	nop
 8017f1a:	3728      	adds	r7, #40	@ 0x28
 8017f1c:	46bd      	mov	sp, r7
 8017f1e:	bd80      	pop	{r7, pc}
 8017f20:	40023800 	.word	0x40023800
 8017f24:	40020000 	.word	0x40020000

08017f28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017f28:	b580      	push	{r7, lr}
 8017f2a:	b082      	sub	sp, #8
 8017f2c:	af00      	add	r7, sp, #0
 8017f2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017f30:	687b      	ldr	r3, [r7, #4]
 8017f32:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8017f3c:	4619      	mov	r1, r3
 8017f3e:	4610      	mov	r0, r2
 8017f40:	f7f5 fd76 	bl	800da30 <USBD_LL_SetupStage>
}
 8017f44:	bf00      	nop
 8017f46:	3708      	adds	r7, #8
 8017f48:	46bd      	mov	sp, r7
 8017f4a:	bd80      	pop	{r7, pc}

08017f4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017f4c:	b580      	push	{r7, lr}
 8017f4e:	b082      	sub	sp, #8
 8017f50:	af00      	add	r7, sp, #0
 8017f52:	6078      	str	r0, [r7, #4]
 8017f54:	460b      	mov	r3, r1
 8017f56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017f5e:	78fa      	ldrb	r2, [r7, #3]
 8017f60:	6879      	ldr	r1, [r7, #4]
 8017f62:	4613      	mov	r3, r2
 8017f64:	00db      	lsls	r3, r3, #3
 8017f66:	4413      	add	r3, r2
 8017f68:	009b      	lsls	r3, r3, #2
 8017f6a:	440b      	add	r3, r1
 8017f6c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8017f70:	681a      	ldr	r2, [r3, #0]
 8017f72:	78fb      	ldrb	r3, [r7, #3]
 8017f74:	4619      	mov	r1, r3
 8017f76:	f7f5 fdb0 	bl	800dada <USBD_LL_DataOutStage>
}
 8017f7a:	bf00      	nop
 8017f7c:	3708      	adds	r7, #8
 8017f7e:	46bd      	mov	sp, r7
 8017f80:	bd80      	pop	{r7, pc}

08017f82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017f82:	b580      	push	{r7, lr}
 8017f84:	b082      	sub	sp, #8
 8017f86:	af00      	add	r7, sp, #0
 8017f88:	6078      	str	r0, [r7, #4]
 8017f8a:	460b      	mov	r3, r1
 8017f8c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017f8e:	687b      	ldr	r3, [r7, #4]
 8017f90:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017f94:	78fa      	ldrb	r2, [r7, #3]
 8017f96:	6879      	ldr	r1, [r7, #4]
 8017f98:	4613      	mov	r3, r2
 8017f9a:	00db      	lsls	r3, r3, #3
 8017f9c:	4413      	add	r3, r2
 8017f9e:	009b      	lsls	r3, r3, #2
 8017fa0:	440b      	add	r3, r1
 8017fa2:	3320      	adds	r3, #32
 8017fa4:	681a      	ldr	r2, [r3, #0]
 8017fa6:	78fb      	ldrb	r3, [r7, #3]
 8017fa8:	4619      	mov	r1, r3
 8017faa:	f7f5 fe52 	bl	800dc52 <USBD_LL_DataInStage>
}
 8017fae:	bf00      	nop
 8017fb0:	3708      	adds	r7, #8
 8017fb2:	46bd      	mov	sp, r7
 8017fb4:	bd80      	pop	{r7, pc}

08017fb6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017fb6:	b580      	push	{r7, lr}
 8017fb8:	b082      	sub	sp, #8
 8017fba:	af00      	add	r7, sp, #0
 8017fbc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017fc4:	4618      	mov	r0, r3
 8017fc6:	f7f5 ff96 	bl	800def6 <USBD_LL_SOF>
}
 8017fca:	bf00      	nop
 8017fcc:	3708      	adds	r7, #8
 8017fce:	46bd      	mov	sp, r7
 8017fd0:	bd80      	pop	{r7, pc}

08017fd2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017fd2:	b580      	push	{r7, lr}
 8017fd4:	b084      	sub	sp, #16
 8017fd6:	af00      	add	r7, sp, #0
 8017fd8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017fda:	2301      	movs	r3, #1
 8017fdc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	79db      	ldrb	r3, [r3, #7]
 8017fe2:	2b02      	cmp	r3, #2
 8017fe4:	d001      	beq.n	8017fea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017fe6:	f7e9 f923 	bl	8001230 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017ff0:	7bfa      	ldrb	r2, [r7, #15]
 8017ff2:	4611      	mov	r1, r2
 8017ff4:	4618      	mov	r0, r3
 8017ff6:	f7f5 ff3a 	bl	800de6e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017ffa:	687b      	ldr	r3, [r7, #4]
 8017ffc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018000:	4618      	mov	r0, r3
 8018002:	f7f5 fee1 	bl	800ddc8 <USBD_LL_Reset>
}
 8018006:	bf00      	nop
 8018008:	3710      	adds	r7, #16
 801800a:	46bd      	mov	sp, r7
 801800c:	bd80      	pop	{r7, pc}
	...

08018010 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018010:	b580      	push	{r7, lr}
 8018012:	b082      	sub	sp, #8
 8018014:	af00      	add	r7, sp, #0
 8018016:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801801e:	4618      	mov	r0, r3
 8018020:	f7f5 ff35 	bl	800de8e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018024:	687b      	ldr	r3, [r7, #4]
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801802c:	681b      	ldr	r3, [r3, #0]
 801802e:	687a      	ldr	r2, [r7, #4]
 8018030:	6812      	ldr	r2, [r2, #0]
 8018032:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8018036:	f043 0301 	orr.w	r3, r3, #1
 801803a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801803c:	687b      	ldr	r3, [r7, #4]
 801803e:	7adb      	ldrb	r3, [r3, #11]
 8018040:	2b00      	cmp	r3, #0
 8018042:	d005      	beq.n	8018050 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018044:	4b04      	ldr	r3, [pc, #16]	@ (8018058 <HAL_PCD_SuspendCallback+0x48>)
 8018046:	691b      	ldr	r3, [r3, #16]
 8018048:	4a03      	ldr	r2, [pc, #12]	@ (8018058 <HAL_PCD_SuspendCallback+0x48>)
 801804a:	f043 0306 	orr.w	r3, r3, #6
 801804e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018050:	bf00      	nop
 8018052:	3708      	adds	r7, #8
 8018054:	46bd      	mov	sp, r7
 8018056:	bd80      	pop	{r7, pc}
 8018058:	e000ed00 	.word	0xe000ed00

0801805c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801805c:	b580      	push	{r7, lr}
 801805e:	b082      	sub	sp, #8
 8018060:	af00      	add	r7, sp, #0
 8018062:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018064:	687b      	ldr	r3, [r7, #4]
 8018066:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801806a:	4618      	mov	r0, r3
 801806c:	f7f5 ff2b 	bl	800dec6 <USBD_LL_Resume>
}
 8018070:	bf00      	nop
 8018072:	3708      	adds	r7, #8
 8018074:	46bd      	mov	sp, r7
 8018076:	bd80      	pop	{r7, pc}

08018078 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018078:	b580      	push	{r7, lr}
 801807a:	b082      	sub	sp, #8
 801807c:	af00      	add	r7, sp, #0
 801807e:	6078      	str	r0, [r7, #4]
 8018080:	460b      	mov	r3, r1
 8018082:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018084:	687b      	ldr	r3, [r7, #4]
 8018086:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801808a:	78fa      	ldrb	r2, [r7, #3]
 801808c:	4611      	mov	r1, r2
 801808e:	4618      	mov	r0, r3
 8018090:	f7f5 ff83 	bl	800df9a <USBD_LL_IsoOUTIncomplete>
}
 8018094:	bf00      	nop
 8018096:	3708      	adds	r7, #8
 8018098:	46bd      	mov	sp, r7
 801809a:	bd80      	pop	{r7, pc}

0801809c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801809c:	b580      	push	{r7, lr}
 801809e:	b082      	sub	sp, #8
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	6078      	str	r0, [r7, #4]
 80180a4:	460b      	mov	r3, r1
 80180a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80180ae:	78fa      	ldrb	r2, [r7, #3]
 80180b0:	4611      	mov	r1, r2
 80180b2:	4618      	mov	r0, r3
 80180b4:	f7f5 ff3f 	bl	800df36 <USBD_LL_IsoINIncomplete>
}
 80180b8:	bf00      	nop
 80180ba:	3708      	adds	r7, #8
 80180bc:	46bd      	mov	sp, r7
 80180be:	bd80      	pop	{r7, pc}

080180c0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80180c0:	b580      	push	{r7, lr}
 80180c2:	b082      	sub	sp, #8
 80180c4:	af00      	add	r7, sp, #0
 80180c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80180ce:	4618      	mov	r0, r3
 80180d0:	f7f5 ff95 	bl	800dffe <USBD_LL_DevConnected>
}
 80180d4:	bf00      	nop
 80180d6:	3708      	adds	r7, #8
 80180d8:	46bd      	mov	sp, r7
 80180da:	bd80      	pop	{r7, pc}

080180dc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80180dc:	b580      	push	{r7, lr}
 80180de:	b082      	sub	sp, #8
 80180e0:	af00      	add	r7, sp, #0
 80180e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80180e4:	687b      	ldr	r3, [r7, #4]
 80180e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80180ea:	4618      	mov	r0, r3
 80180ec:	f7f5 ff92 	bl	800e014 <USBD_LL_DevDisconnected>
}
 80180f0:	bf00      	nop
 80180f2:	3708      	adds	r7, #8
 80180f4:	46bd      	mov	sp, r7
 80180f6:	bd80      	pop	{r7, pc}

080180f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b082      	sub	sp, #8
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	781b      	ldrb	r3, [r3, #0]
 8018104:	2b00      	cmp	r3, #0
 8018106:	d13c      	bne.n	8018182 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018108:	4a20      	ldr	r2, [pc, #128]	@ (801818c <USBD_LL_Init+0x94>)
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	4a1e      	ldr	r2, [pc, #120]	@ (801818c <USBD_LL_Init+0x94>)
 8018114:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018118:	4b1c      	ldr	r3, [pc, #112]	@ (801818c <USBD_LL_Init+0x94>)
 801811a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 801811e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8018120:	4b1a      	ldr	r3, [pc, #104]	@ (801818c <USBD_LL_Init+0x94>)
 8018122:	2204      	movs	r2, #4
 8018124:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8018126:	4b19      	ldr	r3, [pc, #100]	@ (801818c <USBD_LL_Init+0x94>)
 8018128:	2202      	movs	r2, #2
 801812a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801812c:	4b17      	ldr	r3, [pc, #92]	@ (801818c <USBD_LL_Init+0x94>)
 801812e:	2200      	movs	r2, #0
 8018130:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018132:	4b16      	ldr	r3, [pc, #88]	@ (801818c <USBD_LL_Init+0x94>)
 8018134:	2202      	movs	r2, #2
 8018136:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8018138:	4b14      	ldr	r3, [pc, #80]	@ (801818c <USBD_LL_Init+0x94>)
 801813a:	2200      	movs	r2, #0
 801813c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801813e:	4b13      	ldr	r3, [pc, #76]	@ (801818c <USBD_LL_Init+0x94>)
 8018140:	2200      	movs	r2, #0
 8018142:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8018144:	4b11      	ldr	r3, [pc, #68]	@ (801818c <USBD_LL_Init+0x94>)
 8018146:	2200      	movs	r2, #0
 8018148:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801814a:	4b10      	ldr	r3, [pc, #64]	@ (801818c <USBD_LL_Init+0x94>)
 801814c:	2200      	movs	r2, #0
 801814e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8018150:	4b0e      	ldr	r3, [pc, #56]	@ (801818c <USBD_LL_Init+0x94>)
 8018152:	2200      	movs	r2, #0
 8018154:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8018156:	480d      	ldr	r0, [pc, #52]	@ (801818c <USBD_LL_Init+0x94>)
 8018158:	f7eb fc90 	bl	8003a7c <HAL_PCD_Init>
 801815c:	4603      	mov	r3, r0
 801815e:	2b00      	cmp	r3, #0
 8018160:	d001      	beq.n	8018166 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8018162:	f7e9 f865 	bl	8001230 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8018166:	2180      	movs	r1, #128	@ 0x80
 8018168:	4808      	ldr	r0, [pc, #32]	@ (801818c <USBD_LL_Init+0x94>)
 801816a:	f7ec feea 	bl	8004f42 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801816e:	2240      	movs	r2, #64	@ 0x40
 8018170:	2100      	movs	r1, #0
 8018172:	4806      	ldr	r0, [pc, #24]	@ (801818c <USBD_LL_Init+0x94>)
 8018174:	f7ec fe9e 	bl	8004eb4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8018178:	2280      	movs	r2, #128	@ 0x80
 801817a:	2101      	movs	r1, #1
 801817c:	4803      	ldr	r0, [pc, #12]	@ (801818c <USBD_LL_Init+0x94>)
 801817e:	f7ec fe99 	bl	8004eb4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8018182:	2300      	movs	r3, #0
}
 8018184:	4618      	mov	r0, r3
 8018186:	3708      	adds	r7, #8
 8018188:	46bd      	mov	sp, r7
 801818a:	bd80      	pop	{r7, pc}
 801818c:	200077c0 	.word	0x200077c0

08018190 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018190:	b580      	push	{r7, lr}
 8018192:	b084      	sub	sp, #16
 8018194:	af00      	add	r7, sp, #0
 8018196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018198:	2300      	movs	r3, #0
 801819a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801819c:	2300      	movs	r3, #0
 801819e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80181a0:	687b      	ldr	r3, [r7, #4]
 80181a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80181a6:	4618      	mov	r0, r3
 80181a8:	f7eb fd77 	bl	8003c9a <HAL_PCD_Start>
 80181ac:	4603      	mov	r3, r0
 80181ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80181b0:	7bfb      	ldrb	r3, [r7, #15]
 80181b2:	4618      	mov	r0, r3
 80181b4:	f000 f962 	bl	801847c <USBD_Get_USB_Status>
 80181b8:	4603      	mov	r3, r0
 80181ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80181bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80181be:	4618      	mov	r0, r3
 80181c0:	3710      	adds	r7, #16
 80181c2:	46bd      	mov	sp, r7
 80181c4:	bd80      	pop	{r7, pc}

080181c6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80181c6:	b580      	push	{r7, lr}
 80181c8:	b084      	sub	sp, #16
 80181ca:	af00      	add	r7, sp, #0
 80181cc:	6078      	str	r0, [r7, #4]
 80181ce:	4608      	mov	r0, r1
 80181d0:	4611      	mov	r1, r2
 80181d2:	461a      	mov	r2, r3
 80181d4:	4603      	mov	r3, r0
 80181d6:	70fb      	strb	r3, [r7, #3]
 80181d8:	460b      	mov	r3, r1
 80181da:	70bb      	strb	r3, [r7, #2]
 80181dc:	4613      	mov	r3, r2
 80181de:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80181e0:	2300      	movs	r3, #0
 80181e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80181e4:	2300      	movs	r3, #0
 80181e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80181ee:	78bb      	ldrb	r3, [r7, #2]
 80181f0:	883a      	ldrh	r2, [r7, #0]
 80181f2:	78f9      	ldrb	r1, [r7, #3]
 80181f4:	f7ec fa4b 	bl	800468e <HAL_PCD_EP_Open>
 80181f8:	4603      	mov	r3, r0
 80181fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80181fc:	7bfb      	ldrb	r3, [r7, #15]
 80181fe:	4618      	mov	r0, r3
 8018200:	f000 f93c 	bl	801847c <USBD_Get_USB_Status>
 8018204:	4603      	mov	r3, r0
 8018206:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018208:	7bbb      	ldrb	r3, [r7, #14]
}
 801820a:	4618      	mov	r0, r3
 801820c:	3710      	adds	r7, #16
 801820e:	46bd      	mov	sp, r7
 8018210:	bd80      	pop	{r7, pc}

08018212 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018212:	b580      	push	{r7, lr}
 8018214:	b084      	sub	sp, #16
 8018216:	af00      	add	r7, sp, #0
 8018218:	6078      	str	r0, [r7, #4]
 801821a:	460b      	mov	r3, r1
 801821c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801821e:	2300      	movs	r3, #0
 8018220:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018222:	2300      	movs	r3, #0
 8018224:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801822c:	78fa      	ldrb	r2, [r7, #3]
 801822e:	4611      	mov	r1, r2
 8018230:	4618      	mov	r0, r3
 8018232:	f7ec fa96 	bl	8004762 <HAL_PCD_EP_Close>
 8018236:	4603      	mov	r3, r0
 8018238:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801823a:	7bfb      	ldrb	r3, [r7, #15]
 801823c:	4618      	mov	r0, r3
 801823e:	f000 f91d 	bl	801847c <USBD_Get_USB_Status>
 8018242:	4603      	mov	r3, r0
 8018244:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018246:	7bbb      	ldrb	r3, [r7, #14]
}
 8018248:	4618      	mov	r0, r3
 801824a:	3710      	adds	r7, #16
 801824c:	46bd      	mov	sp, r7
 801824e:	bd80      	pop	{r7, pc}

08018250 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018250:	b580      	push	{r7, lr}
 8018252:	b084      	sub	sp, #16
 8018254:	af00      	add	r7, sp, #0
 8018256:	6078      	str	r0, [r7, #4]
 8018258:	460b      	mov	r3, r1
 801825a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801825c:	2300      	movs	r3, #0
 801825e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018260:	2300      	movs	r3, #0
 8018262:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801826a:	78fa      	ldrb	r2, [r7, #3]
 801826c:	4611      	mov	r1, r2
 801826e:	4618      	mov	r0, r3
 8018270:	f7ec fc38 	bl	8004ae4 <HAL_PCD_EP_Flush>
 8018274:	4603      	mov	r3, r0
 8018276:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018278:	7bfb      	ldrb	r3, [r7, #15]
 801827a:	4618      	mov	r0, r3
 801827c:	f000 f8fe 	bl	801847c <USBD_Get_USB_Status>
 8018280:	4603      	mov	r3, r0
 8018282:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018284:	7bbb      	ldrb	r3, [r7, #14]
}
 8018286:	4618      	mov	r0, r3
 8018288:	3710      	adds	r7, #16
 801828a:	46bd      	mov	sp, r7
 801828c:	bd80      	pop	{r7, pc}

0801828e <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801828e:	b580      	push	{r7, lr}
 8018290:	b084      	sub	sp, #16
 8018292:	af00      	add	r7, sp, #0
 8018294:	6078      	str	r0, [r7, #4]
 8018296:	460b      	mov	r3, r1
 8018298:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801829a:	2300      	movs	r3, #0
 801829c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801829e:	2300      	movs	r3, #0
 80182a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80182a8:	78fa      	ldrb	r2, [r7, #3]
 80182aa:	4611      	mov	r1, r2
 80182ac:	4618      	mov	r0, r3
 80182ae:	f7ec fb2f 	bl	8004910 <HAL_PCD_EP_SetStall>
 80182b2:	4603      	mov	r3, r0
 80182b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80182b6:	7bfb      	ldrb	r3, [r7, #15]
 80182b8:	4618      	mov	r0, r3
 80182ba:	f000 f8df 	bl	801847c <USBD_Get_USB_Status>
 80182be:	4603      	mov	r3, r0
 80182c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80182c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80182c4:	4618      	mov	r0, r3
 80182c6:	3710      	adds	r7, #16
 80182c8:	46bd      	mov	sp, r7
 80182ca:	bd80      	pop	{r7, pc}

080182cc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80182cc:	b580      	push	{r7, lr}
 80182ce:	b084      	sub	sp, #16
 80182d0:	af00      	add	r7, sp, #0
 80182d2:	6078      	str	r0, [r7, #4]
 80182d4:	460b      	mov	r3, r1
 80182d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80182d8:	2300      	movs	r3, #0
 80182da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80182dc:	2300      	movs	r3, #0
 80182de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80182e0:	687b      	ldr	r3, [r7, #4]
 80182e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80182e6:	78fa      	ldrb	r2, [r7, #3]
 80182e8:	4611      	mov	r1, r2
 80182ea:	4618      	mov	r0, r3
 80182ec:	f7ec fb73 	bl	80049d6 <HAL_PCD_EP_ClrStall>
 80182f0:	4603      	mov	r3, r0
 80182f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80182f4:	7bfb      	ldrb	r3, [r7, #15]
 80182f6:	4618      	mov	r0, r3
 80182f8:	f000 f8c0 	bl	801847c <USBD_Get_USB_Status>
 80182fc:	4603      	mov	r3, r0
 80182fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018300:	7bbb      	ldrb	r3, [r7, #14]
}
 8018302:	4618      	mov	r0, r3
 8018304:	3710      	adds	r7, #16
 8018306:	46bd      	mov	sp, r7
 8018308:	bd80      	pop	{r7, pc}

0801830a <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801830a:	b480      	push	{r7}
 801830c:	b085      	sub	sp, #20
 801830e:	af00      	add	r7, sp, #0
 8018310:	6078      	str	r0, [r7, #4]
 8018312:	460b      	mov	r3, r1
 8018314:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018316:	687b      	ldr	r3, [r7, #4]
 8018318:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801831c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801831e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018322:	2b00      	cmp	r3, #0
 8018324:	da0b      	bge.n	801833e <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018326:	78fb      	ldrb	r3, [r7, #3]
 8018328:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801832c:	68f9      	ldr	r1, [r7, #12]
 801832e:	4613      	mov	r3, r2
 8018330:	00db      	lsls	r3, r3, #3
 8018332:	4413      	add	r3, r2
 8018334:	009b      	lsls	r3, r3, #2
 8018336:	440b      	add	r3, r1
 8018338:	3316      	adds	r3, #22
 801833a:	781b      	ldrb	r3, [r3, #0]
 801833c:	e00b      	b.n	8018356 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801833e:	78fb      	ldrb	r3, [r7, #3]
 8018340:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018344:	68f9      	ldr	r1, [r7, #12]
 8018346:	4613      	mov	r3, r2
 8018348:	00db      	lsls	r3, r3, #3
 801834a:	4413      	add	r3, r2
 801834c:	009b      	lsls	r3, r3, #2
 801834e:	440b      	add	r3, r1
 8018350:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8018354:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018356:	4618      	mov	r0, r3
 8018358:	3714      	adds	r7, #20
 801835a:	46bd      	mov	sp, r7
 801835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018360:	4770      	bx	lr

08018362 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018362:	b580      	push	{r7, lr}
 8018364:	b084      	sub	sp, #16
 8018366:	af00      	add	r7, sp, #0
 8018368:	6078      	str	r0, [r7, #4]
 801836a:	460b      	mov	r3, r1
 801836c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801836e:	2300      	movs	r3, #0
 8018370:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018372:	2300      	movs	r3, #0
 8018374:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018376:	687b      	ldr	r3, [r7, #4]
 8018378:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801837c:	78fa      	ldrb	r2, [r7, #3]
 801837e:	4611      	mov	r1, r2
 8018380:	4618      	mov	r0, r3
 8018382:	f7ec f960 	bl	8004646 <HAL_PCD_SetAddress>
 8018386:	4603      	mov	r3, r0
 8018388:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801838a:	7bfb      	ldrb	r3, [r7, #15]
 801838c:	4618      	mov	r0, r3
 801838e:	f000 f875 	bl	801847c <USBD_Get_USB_Status>
 8018392:	4603      	mov	r3, r0
 8018394:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018396:	7bbb      	ldrb	r3, [r7, #14]
}
 8018398:	4618      	mov	r0, r3
 801839a:	3710      	adds	r7, #16
 801839c:	46bd      	mov	sp, r7
 801839e:	bd80      	pop	{r7, pc}

080183a0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80183a0:	b580      	push	{r7, lr}
 80183a2:	b086      	sub	sp, #24
 80183a4:	af00      	add	r7, sp, #0
 80183a6:	60f8      	str	r0, [r7, #12]
 80183a8:	607a      	str	r2, [r7, #4]
 80183aa:	603b      	str	r3, [r7, #0]
 80183ac:	460b      	mov	r3, r1
 80183ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183b0:	2300      	movs	r3, #0
 80183b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183b4:	2300      	movs	r3, #0
 80183b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80183b8:	68fb      	ldr	r3, [r7, #12]
 80183ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80183be:	7af9      	ldrb	r1, [r7, #11]
 80183c0:	683b      	ldr	r3, [r7, #0]
 80183c2:	687a      	ldr	r2, [r7, #4]
 80183c4:	f7ec fa6a 	bl	800489c <HAL_PCD_EP_Transmit>
 80183c8:	4603      	mov	r3, r0
 80183ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183cc:	7dfb      	ldrb	r3, [r7, #23]
 80183ce:	4618      	mov	r0, r3
 80183d0:	f000 f854 	bl	801847c <USBD_Get_USB_Status>
 80183d4:	4603      	mov	r3, r0
 80183d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80183d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80183da:	4618      	mov	r0, r3
 80183dc:	3718      	adds	r7, #24
 80183de:	46bd      	mov	sp, r7
 80183e0:	bd80      	pop	{r7, pc}

080183e2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80183e2:	b580      	push	{r7, lr}
 80183e4:	b086      	sub	sp, #24
 80183e6:	af00      	add	r7, sp, #0
 80183e8:	60f8      	str	r0, [r7, #12]
 80183ea:	607a      	str	r2, [r7, #4]
 80183ec:	603b      	str	r3, [r7, #0]
 80183ee:	460b      	mov	r3, r1
 80183f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183f2:	2300      	movs	r3, #0
 80183f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183f6:	2300      	movs	r3, #0
 80183f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80183fa:	68fb      	ldr	r3, [r7, #12]
 80183fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018400:	7af9      	ldrb	r1, [r7, #11]
 8018402:	683b      	ldr	r3, [r7, #0]
 8018404:	687a      	ldr	r2, [r7, #4]
 8018406:	f7ec f9f6 	bl	80047f6 <HAL_PCD_EP_Receive>
 801840a:	4603      	mov	r3, r0
 801840c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801840e:	7dfb      	ldrb	r3, [r7, #23]
 8018410:	4618      	mov	r0, r3
 8018412:	f000 f833 	bl	801847c <USBD_Get_USB_Status>
 8018416:	4603      	mov	r3, r0
 8018418:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801841a:	7dbb      	ldrb	r3, [r7, #22]
}
 801841c:	4618      	mov	r0, r3
 801841e:	3718      	adds	r7, #24
 8018420:	46bd      	mov	sp, r7
 8018422:	bd80      	pop	{r7, pc}

08018424 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018424:	b580      	push	{r7, lr}
 8018426:	b082      	sub	sp, #8
 8018428:	af00      	add	r7, sp, #0
 801842a:	6078      	str	r0, [r7, #4]
 801842c:	460b      	mov	r3, r1
 801842e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018436:	78fa      	ldrb	r2, [r7, #3]
 8018438:	4611      	mov	r1, r2
 801843a:	4618      	mov	r0, r3
 801843c:	f7ec fa16 	bl	800486c <HAL_PCD_EP_GetRxCount>
 8018440:	4603      	mov	r3, r0
}
 8018442:	4618      	mov	r0, r3
 8018444:	3708      	adds	r7, #8
 8018446:	46bd      	mov	sp, r7
 8018448:	bd80      	pop	{r7, pc}
	...

0801844c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801844c:	b480      	push	{r7}
 801844e:	b083      	sub	sp, #12
 8018450:	af00      	add	r7, sp, #0
 8018452:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018454:	4b03      	ldr	r3, [pc, #12]	@ (8018464 <USBD_static_malloc+0x18>)
}
 8018456:	4618      	mov	r0, r3
 8018458:	370c      	adds	r7, #12
 801845a:	46bd      	mov	sp, r7
 801845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018460:	4770      	bx	lr
 8018462:	bf00      	nop
 8018464:	20007ca4 	.word	0x20007ca4

08018468 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018468:	b480      	push	{r7}
 801846a:	b083      	sub	sp, #12
 801846c:	af00      	add	r7, sp, #0
 801846e:	6078      	str	r0, [r7, #4]

}
 8018470:	bf00      	nop
 8018472:	370c      	adds	r7, #12
 8018474:	46bd      	mov	sp, r7
 8018476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801847a:	4770      	bx	lr

0801847c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801847c:	b480      	push	{r7}
 801847e:	b085      	sub	sp, #20
 8018480:	af00      	add	r7, sp, #0
 8018482:	4603      	mov	r3, r0
 8018484:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018486:	2300      	movs	r3, #0
 8018488:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801848a:	79fb      	ldrb	r3, [r7, #7]
 801848c:	2b03      	cmp	r3, #3
 801848e:	d817      	bhi.n	80184c0 <USBD_Get_USB_Status+0x44>
 8018490:	a201      	add	r2, pc, #4	@ (adr r2, 8018498 <USBD_Get_USB_Status+0x1c>)
 8018492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018496:	bf00      	nop
 8018498:	080184a9 	.word	0x080184a9
 801849c:	080184af 	.word	0x080184af
 80184a0:	080184b5 	.word	0x080184b5
 80184a4:	080184bb 	.word	0x080184bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80184a8:	2300      	movs	r3, #0
 80184aa:	73fb      	strb	r3, [r7, #15]
    break;
 80184ac:	e00b      	b.n	80184c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80184ae:	2303      	movs	r3, #3
 80184b0:	73fb      	strb	r3, [r7, #15]
    break;
 80184b2:	e008      	b.n	80184c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80184b4:	2301      	movs	r3, #1
 80184b6:	73fb      	strb	r3, [r7, #15]
    break;
 80184b8:	e005      	b.n	80184c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80184ba:	2303      	movs	r3, #3
 80184bc:	73fb      	strb	r3, [r7, #15]
    break;
 80184be:	e002      	b.n	80184c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80184c0:	2303      	movs	r3, #3
 80184c2:	73fb      	strb	r3, [r7, #15]
    break;
 80184c4:	bf00      	nop
  }
  return usb_status;
 80184c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80184c8:	4618      	mov	r0, r3
 80184ca:	3714      	adds	r7, #20
 80184cc:	46bd      	mov	sp, r7
 80184ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184d2:	4770      	bx	lr

080184d4 <sniprintf>:
 80184d4:	b40c      	push	{r2, r3}
 80184d6:	b530      	push	{r4, r5, lr}
 80184d8:	4b18      	ldr	r3, [pc, #96]	@ (801853c <sniprintf+0x68>)
 80184da:	1e0c      	subs	r4, r1, #0
 80184dc:	681d      	ldr	r5, [r3, #0]
 80184de:	b09d      	sub	sp, #116	@ 0x74
 80184e0:	da08      	bge.n	80184f4 <sniprintf+0x20>
 80184e2:	238b      	movs	r3, #139	@ 0x8b
 80184e4:	602b      	str	r3, [r5, #0]
 80184e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80184ea:	b01d      	add	sp, #116	@ 0x74
 80184ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80184f0:	b002      	add	sp, #8
 80184f2:	4770      	bx	lr
 80184f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80184f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80184fc:	f04f 0300 	mov.w	r3, #0
 8018500:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018502:	bf14      	ite	ne
 8018504:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8018508:	4623      	moveq	r3, r4
 801850a:	9304      	str	r3, [sp, #16]
 801850c:	9307      	str	r3, [sp, #28]
 801850e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018512:	9002      	str	r0, [sp, #8]
 8018514:	9006      	str	r0, [sp, #24]
 8018516:	f8ad 3016 	strh.w	r3, [sp, #22]
 801851a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801851c:	ab21      	add	r3, sp, #132	@ 0x84
 801851e:	a902      	add	r1, sp, #8
 8018520:	4628      	mov	r0, r5
 8018522:	9301      	str	r3, [sp, #4]
 8018524:	f000 faf6 	bl	8018b14 <_svfiprintf_r>
 8018528:	1c43      	adds	r3, r0, #1
 801852a:	bfbc      	itt	lt
 801852c:	238b      	movlt	r3, #139	@ 0x8b
 801852e:	602b      	strlt	r3, [r5, #0]
 8018530:	2c00      	cmp	r4, #0
 8018532:	d0da      	beq.n	80184ea <sniprintf+0x16>
 8018534:	9b02      	ldr	r3, [sp, #8]
 8018536:	2200      	movs	r2, #0
 8018538:	701a      	strb	r2, [r3, #0]
 801853a:	e7d6      	b.n	80184ea <sniprintf+0x16>
 801853c:	2000010c 	.word	0x2000010c

08018540 <siscanf>:
 8018540:	b40e      	push	{r1, r2, r3}
 8018542:	b570      	push	{r4, r5, r6, lr}
 8018544:	b09d      	sub	sp, #116	@ 0x74
 8018546:	ac21      	add	r4, sp, #132	@ 0x84
 8018548:	2500      	movs	r5, #0
 801854a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801854e:	f854 6b04 	ldr.w	r6, [r4], #4
 8018552:	f8ad 2014 	strh.w	r2, [sp, #20]
 8018556:	951b      	str	r5, [sp, #108]	@ 0x6c
 8018558:	9002      	str	r0, [sp, #8]
 801855a:	9006      	str	r0, [sp, #24]
 801855c:	f7e7 fe40 	bl	80001e0 <strlen>
 8018560:	4b0b      	ldr	r3, [pc, #44]	@ (8018590 <siscanf+0x50>)
 8018562:	9003      	str	r0, [sp, #12]
 8018564:	9007      	str	r0, [sp, #28]
 8018566:	480b      	ldr	r0, [pc, #44]	@ (8018594 <siscanf+0x54>)
 8018568:	930b      	str	r3, [sp, #44]	@ 0x2c
 801856a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801856e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018572:	4632      	mov	r2, r6
 8018574:	4623      	mov	r3, r4
 8018576:	a902      	add	r1, sp, #8
 8018578:	6800      	ldr	r0, [r0, #0]
 801857a:	950f      	str	r5, [sp, #60]	@ 0x3c
 801857c:	9514      	str	r5, [sp, #80]	@ 0x50
 801857e:	9401      	str	r4, [sp, #4]
 8018580:	f000 fc1e 	bl	8018dc0 <__ssvfiscanf_r>
 8018584:	b01d      	add	sp, #116	@ 0x74
 8018586:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801858a:	b003      	add	sp, #12
 801858c:	4770      	bx	lr
 801858e:	bf00      	nop
 8018590:	080185bb 	.word	0x080185bb
 8018594:	2000010c 	.word	0x2000010c

08018598 <__sread>:
 8018598:	b510      	push	{r4, lr}
 801859a:	460c      	mov	r4, r1
 801859c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185a0:	f000 f9a2 	bl	80188e8 <_read_r>
 80185a4:	2800      	cmp	r0, #0
 80185a6:	bfab      	itete	ge
 80185a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80185aa:	89a3      	ldrhlt	r3, [r4, #12]
 80185ac:	181b      	addge	r3, r3, r0
 80185ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80185b2:	bfac      	ite	ge
 80185b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80185b6:	81a3      	strhlt	r3, [r4, #12]
 80185b8:	bd10      	pop	{r4, pc}

080185ba <__seofread>:
 80185ba:	2000      	movs	r0, #0
 80185bc:	4770      	bx	lr

080185be <__swrite>:
 80185be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185c2:	461f      	mov	r7, r3
 80185c4:	898b      	ldrh	r3, [r1, #12]
 80185c6:	05db      	lsls	r3, r3, #23
 80185c8:	4605      	mov	r5, r0
 80185ca:	460c      	mov	r4, r1
 80185cc:	4616      	mov	r6, r2
 80185ce:	d505      	bpl.n	80185dc <__swrite+0x1e>
 80185d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185d4:	2302      	movs	r3, #2
 80185d6:	2200      	movs	r2, #0
 80185d8:	f000 f974 	bl	80188c4 <_lseek_r>
 80185dc:	89a3      	ldrh	r3, [r4, #12]
 80185de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80185e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80185e6:	81a3      	strh	r3, [r4, #12]
 80185e8:	4632      	mov	r2, r6
 80185ea:	463b      	mov	r3, r7
 80185ec:	4628      	mov	r0, r5
 80185ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80185f2:	f000 b98b 	b.w	801890c <_write_r>

080185f6 <__sseek>:
 80185f6:	b510      	push	{r4, lr}
 80185f8:	460c      	mov	r4, r1
 80185fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185fe:	f000 f961 	bl	80188c4 <_lseek_r>
 8018602:	1c43      	adds	r3, r0, #1
 8018604:	89a3      	ldrh	r3, [r4, #12]
 8018606:	bf15      	itete	ne
 8018608:	6560      	strne	r0, [r4, #84]	@ 0x54
 801860a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801860e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018612:	81a3      	strheq	r3, [r4, #12]
 8018614:	bf18      	it	ne
 8018616:	81a3      	strhne	r3, [r4, #12]
 8018618:	bd10      	pop	{r4, pc}

0801861a <__sclose>:
 801861a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801861e:	f000 b9b5 	b.w	801898c <_close_r>
	...

08018624 <std>:
 8018624:	2300      	movs	r3, #0
 8018626:	b510      	push	{r4, lr}
 8018628:	4604      	mov	r4, r0
 801862a:	e9c0 3300 	strd	r3, r3, [r0]
 801862e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018632:	6083      	str	r3, [r0, #8]
 8018634:	8181      	strh	r1, [r0, #12]
 8018636:	6643      	str	r3, [r0, #100]	@ 0x64
 8018638:	81c2      	strh	r2, [r0, #14]
 801863a:	6183      	str	r3, [r0, #24]
 801863c:	4619      	mov	r1, r3
 801863e:	2208      	movs	r2, #8
 8018640:	305c      	adds	r0, #92	@ 0x5c
 8018642:	f000 f921 	bl	8018888 <memset>
 8018646:	4b0d      	ldr	r3, [pc, #52]	@ (801867c <std+0x58>)
 8018648:	6263      	str	r3, [r4, #36]	@ 0x24
 801864a:	4b0d      	ldr	r3, [pc, #52]	@ (8018680 <std+0x5c>)
 801864c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801864e:	4b0d      	ldr	r3, [pc, #52]	@ (8018684 <std+0x60>)
 8018650:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018652:	4b0d      	ldr	r3, [pc, #52]	@ (8018688 <std+0x64>)
 8018654:	6323      	str	r3, [r4, #48]	@ 0x30
 8018656:	4b0d      	ldr	r3, [pc, #52]	@ (801868c <std+0x68>)
 8018658:	6224      	str	r4, [r4, #32]
 801865a:	429c      	cmp	r4, r3
 801865c:	d006      	beq.n	801866c <std+0x48>
 801865e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018662:	4294      	cmp	r4, r2
 8018664:	d002      	beq.n	801866c <std+0x48>
 8018666:	33d0      	adds	r3, #208	@ 0xd0
 8018668:	429c      	cmp	r4, r3
 801866a:	d105      	bne.n	8018678 <std+0x54>
 801866c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018674:	f000 b986 	b.w	8018984 <__retarget_lock_init_recursive>
 8018678:	bd10      	pop	{r4, pc}
 801867a:	bf00      	nop
 801867c:	08018599 	.word	0x08018599
 8018680:	080185bf 	.word	0x080185bf
 8018684:	080185f7 	.word	0x080185f7
 8018688:	0801861b 	.word	0x0801861b
 801868c:	20007f2c 	.word	0x20007f2c

08018690 <stdio_exit_handler>:
 8018690:	4a02      	ldr	r2, [pc, #8]	@ (801869c <stdio_exit_handler+0xc>)
 8018692:	4903      	ldr	r1, [pc, #12]	@ (80186a0 <stdio_exit_handler+0x10>)
 8018694:	4803      	ldr	r0, [pc, #12]	@ (80186a4 <stdio_exit_handler+0x14>)
 8018696:	f000 b869 	b.w	801876c <_fwalk_sglue>
 801869a:	bf00      	nop
 801869c:	20000100 	.word	0x20000100
 80186a0:	08019ba5 	.word	0x08019ba5
 80186a4:	20000110 	.word	0x20000110

080186a8 <cleanup_stdio>:
 80186a8:	6841      	ldr	r1, [r0, #4]
 80186aa:	4b0c      	ldr	r3, [pc, #48]	@ (80186dc <cleanup_stdio+0x34>)
 80186ac:	4299      	cmp	r1, r3
 80186ae:	b510      	push	{r4, lr}
 80186b0:	4604      	mov	r4, r0
 80186b2:	d001      	beq.n	80186b8 <cleanup_stdio+0x10>
 80186b4:	f001 fa76 	bl	8019ba4 <_fflush_r>
 80186b8:	68a1      	ldr	r1, [r4, #8]
 80186ba:	4b09      	ldr	r3, [pc, #36]	@ (80186e0 <cleanup_stdio+0x38>)
 80186bc:	4299      	cmp	r1, r3
 80186be:	d002      	beq.n	80186c6 <cleanup_stdio+0x1e>
 80186c0:	4620      	mov	r0, r4
 80186c2:	f001 fa6f 	bl	8019ba4 <_fflush_r>
 80186c6:	68e1      	ldr	r1, [r4, #12]
 80186c8:	4b06      	ldr	r3, [pc, #24]	@ (80186e4 <cleanup_stdio+0x3c>)
 80186ca:	4299      	cmp	r1, r3
 80186cc:	d004      	beq.n	80186d8 <cleanup_stdio+0x30>
 80186ce:	4620      	mov	r0, r4
 80186d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80186d4:	f001 ba66 	b.w	8019ba4 <_fflush_r>
 80186d8:	bd10      	pop	{r4, pc}
 80186da:	bf00      	nop
 80186dc:	20007f2c 	.word	0x20007f2c
 80186e0:	20007f94 	.word	0x20007f94
 80186e4:	20007ffc 	.word	0x20007ffc

080186e8 <global_stdio_init.part.0>:
 80186e8:	b510      	push	{r4, lr}
 80186ea:	4b0b      	ldr	r3, [pc, #44]	@ (8018718 <global_stdio_init.part.0+0x30>)
 80186ec:	4c0b      	ldr	r4, [pc, #44]	@ (801871c <global_stdio_init.part.0+0x34>)
 80186ee:	4a0c      	ldr	r2, [pc, #48]	@ (8018720 <global_stdio_init.part.0+0x38>)
 80186f0:	601a      	str	r2, [r3, #0]
 80186f2:	4620      	mov	r0, r4
 80186f4:	2200      	movs	r2, #0
 80186f6:	2104      	movs	r1, #4
 80186f8:	f7ff ff94 	bl	8018624 <std>
 80186fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018700:	2201      	movs	r2, #1
 8018702:	2109      	movs	r1, #9
 8018704:	f7ff ff8e 	bl	8018624 <std>
 8018708:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801870c:	2202      	movs	r2, #2
 801870e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018712:	2112      	movs	r1, #18
 8018714:	f7ff bf86 	b.w	8018624 <std>
 8018718:	20008064 	.word	0x20008064
 801871c:	20007f2c 	.word	0x20007f2c
 8018720:	08018691 	.word	0x08018691

08018724 <__sfp_lock_acquire>:
 8018724:	4801      	ldr	r0, [pc, #4]	@ (801872c <__sfp_lock_acquire+0x8>)
 8018726:	f000 b92e 	b.w	8018986 <__retarget_lock_acquire_recursive>
 801872a:	bf00      	nop
 801872c:	20008069 	.word	0x20008069

08018730 <__sfp_lock_release>:
 8018730:	4801      	ldr	r0, [pc, #4]	@ (8018738 <__sfp_lock_release+0x8>)
 8018732:	f000 b929 	b.w	8018988 <__retarget_lock_release_recursive>
 8018736:	bf00      	nop
 8018738:	20008069 	.word	0x20008069

0801873c <__sinit>:
 801873c:	b510      	push	{r4, lr}
 801873e:	4604      	mov	r4, r0
 8018740:	f7ff fff0 	bl	8018724 <__sfp_lock_acquire>
 8018744:	6a23      	ldr	r3, [r4, #32]
 8018746:	b11b      	cbz	r3, 8018750 <__sinit+0x14>
 8018748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801874c:	f7ff bff0 	b.w	8018730 <__sfp_lock_release>
 8018750:	4b04      	ldr	r3, [pc, #16]	@ (8018764 <__sinit+0x28>)
 8018752:	6223      	str	r3, [r4, #32]
 8018754:	4b04      	ldr	r3, [pc, #16]	@ (8018768 <__sinit+0x2c>)
 8018756:	681b      	ldr	r3, [r3, #0]
 8018758:	2b00      	cmp	r3, #0
 801875a:	d1f5      	bne.n	8018748 <__sinit+0xc>
 801875c:	f7ff ffc4 	bl	80186e8 <global_stdio_init.part.0>
 8018760:	e7f2      	b.n	8018748 <__sinit+0xc>
 8018762:	bf00      	nop
 8018764:	080186a9 	.word	0x080186a9
 8018768:	20008064 	.word	0x20008064

0801876c <_fwalk_sglue>:
 801876c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018770:	4607      	mov	r7, r0
 8018772:	4688      	mov	r8, r1
 8018774:	4614      	mov	r4, r2
 8018776:	2600      	movs	r6, #0
 8018778:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801877c:	f1b9 0901 	subs.w	r9, r9, #1
 8018780:	d505      	bpl.n	801878e <_fwalk_sglue+0x22>
 8018782:	6824      	ldr	r4, [r4, #0]
 8018784:	2c00      	cmp	r4, #0
 8018786:	d1f7      	bne.n	8018778 <_fwalk_sglue+0xc>
 8018788:	4630      	mov	r0, r6
 801878a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801878e:	89ab      	ldrh	r3, [r5, #12]
 8018790:	2b01      	cmp	r3, #1
 8018792:	d907      	bls.n	80187a4 <_fwalk_sglue+0x38>
 8018794:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018798:	3301      	adds	r3, #1
 801879a:	d003      	beq.n	80187a4 <_fwalk_sglue+0x38>
 801879c:	4629      	mov	r1, r5
 801879e:	4638      	mov	r0, r7
 80187a0:	47c0      	blx	r8
 80187a2:	4306      	orrs	r6, r0
 80187a4:	3568      	adds	r5, #104	@ 0x68
 80187a6:	e7e9      	b.n	801877c <_fwalk_sglue+0x10>

080187a8 <iprintf>:
 80187a8:	b40f      	push	{r0, r1, r2, r3}
 80187aa:	b507      	push	{r0, r1, r2, lr}
 80187ac:	4906      	ldr	r1, [pc, #24]	@ (80187c8 <iprintf+0x20>)
 80187ae:	ab04      	add	r3, sp, #16
 80187b0:	6808      	ldr	r0, [r1, #0]
 80187b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80187b6:	6881      	ldr	r1, [r0, #8]
 80187b8:	9301      	str	r3, [sp, #4]
 80187ba:	f000 fca1 	bl	8019100 <_vfiprintf_r>
 80187be:	b003      	add	sp, #12
 80187c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80187c4:	b004      	add	sp, #16
 80187c6:	4770      	bx	lr
 80187c8:	2000010c 	.word	0x2000010c

080187cc <_puts_r>:
 80187cc:	6a03      	ldr	r3, [r0, #32]
 80187ce:	b570      	push	{r4, r5, r6, lr}
 80187d0:	6884      	ldr	r4, [r0, #8]
 80187d2:	4605      	mov	r5, r0
 80187d4:	460e      	mov	r6, r1
 80187d6:	b90b      	cbnz	r3, 80187dc <_puts_r+0x10>
 80187d8:	f7ff ffb0 	bl	801873c <__sinit>
 80187dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80187de:	07db      	lsls	r3, r3, #31
 80187e0:	d405      	bmi.n	80187ee <_puts_r+0x22>
 80187e2:	89a3      	ldrh	r3, [r4, #12]
 80187e4:	0598      	lsls	r0, r3, #22
 80187e6:	d402      	bmi.n	80187ee <_puts_r+0x22>
 80187e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80187ea:	f000 f8cc 	bl	8018986 <__retarget_lock_acquire_recursive>
 80187ee:	89a3      	ldrh	r3, [r4, #12]
 80187f0:	0719      	lsls	r1, r3, #28
 80187f2:	d502      	bpl.n	80187fa <_puts_r+0x2e>
 80187f4:	6923      	ldr	r3, [r4, #16]
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d135      	bne.n	8018866 <_puts_r+0x9a>
 80187fa:	4621      	mov	r1, r4
 80187fc:	4628      	mov	r0, r5
 80187fe:	f001 fb97 	bl	8019f30 <__swsetup_r>
 8018802:	b380      	cbz	r0, 8018866 <_puts_r+0x9a>
 8018804:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018808:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801880a:	07da      	lsls	r2, r3, #31
 801880c:	d405      	bmi.n	801881a <_puts_r+0x4e>
 801880e:	89a3      	ldrh	r3, [r4, #12]
 8018810:	059b      	lsls	r3, r3, #22
 8018812:	d402      	bmi.n	801881a <_puts_r+0x4e>
 8018814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018816:	f000 f8b7 	bl	8018988 <__retarget_lock_release_recursive>
 801881a:	4628      	mov	r0, r5
 801881c:	bd70      	pop	{r4, r5, r6, pc}
 801881e:	2b00      	cmp	r3, #0
 8018820:	da04      	bge.n	801882c <_puts_r+0x60>
 8018822:	69a2      	ldr	r2, [r4, #24]
 8018824:	429a      	cmp	r2, r3
 8018826:	dc17      	bgt.n	8018858 <_puts_r+0x8c>
 8018828:	290a      	cmp	r1, #10
 801882a:	d015      	beq.n	8018858 <_puts_r+0x8c>
 801882c:	6823      	ldr	r3, [r4, #0]
 801882e:	1c5a      	adds	r2, r3, #1
 8018830:	6022      	str	r2, [r4, #0]
 8018832:	7019      	strb	r1, [r3, #0]
 8018834:	68a3      	ldr	r3, [r4, #8]
 8018836:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801883a:	3b01      	subs	r3, #1
 801883c:	60a3      	str	r3, [r4, #8]
 801883e:	2900      	cmp	r1, #0
 8018840:	d1ed      	bne.n	801881e <_puts_r+0x52>
 8018842:	2b00      	cmp	r3, #0
 8018844:	da11      	bge.n	801886a <_puts_r+0x9e>
 8018846:	4622      	mov	r2, r4
 8018848:	210a      	movs	r1, #10
 801884a:	4628      	mov	r0, r5
 801884c:	f001 fa46 	bl	8019cdc <__swbuf_r>
 8018850:	3001      	adds	r0, #1
 8018852:	d0d7      	beq.n	8018804 <_puts_r+0x38>
 8018854:	250a      	movs	r5, #10
 8018856:	e7d7      	b.n	8018808 <_puts_r+0x3c>
 8018858:	4622      	mov	r2, r4
 801885a:	4628      	mov	r0, r5
 801885c:	f001 fa3e 	bl	8019cdc <__swbuf_r>
 8018860:	3001      	adds	r0, #1
 8018862:	d1e7      	bne.n	8018834 <_puts_r+0x68>
 8018864:	e7ce      	b.n	8018804 <_puts_r+0x38>
 8018866:	3e01      	subs	r6, #1
 8018868:	e7e4      	b.n	8018834 <_puts_r+0x68>
 801886a:	6823      	ldr	r3, [r4, #0]
 801886c:	1c5a      	adds	r2, r3, #1
 801886e:	6022      	str	r2, [r4, #0]
 8018870:	220a      	movs	r2, #10
 8018872:	701a      	strb	r2, [r3, #0]
 8018874:	e7ee      	b.n	8018854 <_puts_r+0x88>
	...

08018878 <puts>:
 8018878:	4b02      	ldr	r3, [pc, #8]	@ (8018884 <puts+0xc>)
 801887a:	4601      	mov	r1, r0
 801887c:	6818      	ldr	r0, [r3, #0]
 801887e:	f7ff bfa5 	b.w	80187cc <_puts_r>
 8018882:	bf00      	nop
 8018884:	2000010c 	.word	0x2000010c

08018888 <memset>:
 8018888:	4402      	add	r2, r0
 801888a:	4603      	mov	r3, r0
 801888c:	4293      	cmp	r3, r2
 801888e:	d100      	bne.n	8018892 <memset+0xa>
 8018890:	4770      	bx	lr
 8018892:	f803 1b01 	strb.w	r1, [r3], #1
 8018896:	e7f9      	b.n	801888c <memset+0x4>

08018898 <strstr>:
 8018898:	780a      	ldrb	r2, [r1, #0]
 801889a:	b570      	push	{r4, r5, r6, lr}
 801889c:	b96a      	cbnz	r2, 80188ba <strstr+0x22>
 801889e:	bd70      	pop	{r4, r5, r6, pc}
 80188a0:	429a      	cmp	r2, r3
 80188a2:	d109      	bne.n	80188b8 <strstr+0x20>
 80188a4:	460c      	mov	r4, r1
 80188a6:	4605      	mov	r5, r0
 80188a8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d0f6      	beq.n	801889e <strstr+0x6>
 80188b0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80188b4:	429e      	cmp	r6, r3
 80188b6:	d0f7      	beq.n	80188a8 <strstr+0x10>
 80188b8:	3001      	adds	r0, #1
 80188ba:	7803      	ldrb	r3, [r0, #0]
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d1ef      	bne.n	80188a0 <strstr+0x8>
 80188c0:	4618      	mov	r0, r3
 80188c2:	e7ec      	b.n	801889e <strstr+0x6>

080188c4 <_lseek_r>:
 80188c4:	b538      	push	{r3, r4, r5, lr}
 80188c6:	4d07      	ldr	r5, [pc, #28]	@ (80188e4 <_lseek_r+0x20>)
 80188c8:	4604      	mov	r4, r0
 80188ca:	4608      	mov	r0, r1
 80188cc:	4611      	mov	r1, r2
 80188ce:	2200      	movs	r2, #0
 80188d0:	602a      	str	r2, [r5, #0]
 80188d2:	461a      	mov	r2, r3
 80188d4:	f7e8 ffb2 	bl	800183c <_lseek>
 80188d8:	1c43      	adds	r3, r0, #1
 80188da:	d102      	bne.n	80188e2 <_lseek_r+0x1e>
 80188dc:	682b      	ldr	r3, [r5, #0]
 80188de:	b103      	cbz	r3, 80188e2 <_lseek_r+0x1e>
 80188e0:	6023      	str	r3, [r4, #0]
 80188e2:	bd38      	pop	{r3, r4, r5, pc}
 80188e4:	2000806c 	.word	0x2000806c

080188e8 <_read_r>:
 80188e8:	b538      	push	{r3, r4, r5, lr}
 80188ea:	4d07      	ldr	r5, [pc, #28]	@ (8018908 <_read_r+0x20>)
 80188ec:	4604      	mov	r4, r0
 80188ee:	4608      	mov	r0, r1
 80188f0:	4611      	mov	r1, r2
 80188f2:	2200      	movs	r2, #0
 80188f4:	602a      	str	r2, [r5, #0]
 80188f6:	461a      	mov	r2, r3
 80188f8:	f7e8 ff5c 	bl	80017b4 <_read>
 80188fc:	1c43      	adds	r3, r0, #1
 80188fe:	d102      	bne.n	8018906 <_read_r+0x1e>
 8018900:	682b      	ldr	r3, [r5, #0]
 8018902:	b103      	cbz	r3, 8018906 <_read_r+0x1e>
 8018904:	6023      	str	r3, [r4, #0]
 8018906:	bd38      	pop	{r3, r4, r5, pc}
 8018908:	2000806c 	.word	0x2000806c

0801890c <_write_r>:
 801890c:	b538      	push	{r3, r4, r5, lr}
 801890e:	4d07      	ldr	r5, [pc, #28]	@ (801892c <_write_r+0x20>)
 8018910:	4604      	mov	r4, r0
 8018912:	4608      	mov	r0, r1
 8018914:	4611      	mov	r1, r2
 8018916:	2200      	movs	r2, #0
 8018918:	602a      	str	r2, [r5, #0]
 801891a:	461a      	mov	r2, r3
 801891c:	f7e8 fbb6 	bl	800108c <_write>
 8018920:	1c43      	adds	r3, r0, #1
 8018922:	d102      	bne.n	801892a <_write_r+0x1e>
 8018924:	682b      	ldr	r3, [r5, #0]
 8018926:	b103      	cbz	r3, 801892a <_write_r+0x1e>
 8018928:	6023      	str	r3, [r4, #0]
 801892a:	bd38      	pop	{r3, r4, r5, pc}
 801892c:	2000806c 	.word	0x2000806c

08018930 <__errno>:
 8018930:	4b01      	ldr	r3, [pc, #4]	@ (8018938 <__errno+0x8>)
 8018932:	6818      	ldr	r0, [r3, #0]
 8018934:	4770      	bx	lr
 8018936:	bf00      	nop
 8018938:	2000010c 	.word	0x2000010c

0801893c <__libc_init_array>:
 801893c:	b570      	push	{r4, r5, r6, lr}
 801893e:	4d0d      	ldr	r5, [pc, #52]	@ (8018974 <__libc_init_array+0x38>)
 8018940:	4c0d      	ldr	r4, [pc, #52]	@ (8018978 <__libc_init_array+0x3c>)
 8018942:	1b64      	subs	r4, r4, r5
 8018944:	10a4      	asrs	r4, r4, #2
 8018946:	2600      	movs	r6, #0
 8018948:	42a6      	cmp	r6, r4
 801894a:	d109      	bne.n	8018960 <__libc_init_array+0x24>
 801894c:	4d0b      	ldr	r5, [pc, #44]	@ (801897c <__libc_init_array+0x40>)
 801894e:	4c0c      	ldr	r4, [pc, #48]	@ (8018980 <__libc_init_array+0x44>)
 8018950:	f001 fbfa 	bl	801a148 <_init>
 8018954:	1b64      	subs	r4, r4, r5
 8018956:	10a4      	asrs	r4, r4, #2
 8018958:	2600      	movs	r6, #0
 801895a:	42a6      	cmp	r6, r4
 801895c:	d105      	bne.n	801896a <__libc_init_array+0x2e>
 801895e:	bd70      	pop	{r4, r5, r6, pc}
 8018960:	f855 3b04 	ldr.w	r3, [r5], #4
 8018964:	4798      	blx	r3
 8018966:	3601      	adds	r6, #1
 8018968:	e7ee      	b.n	8018948 <__libc_init_array+0xc>
 801896a:	f855 3b04 	ldr.w	r3, [r5], #4
 801896e:	4798      	blx	r3
 8018970:	3601      	adds	r6, #1
 8018972:	e7f2      	b.n	801895a <__libc_init_array+0x1e>
 8018974:	0801acd8 	.word	0x0801acd8
 8018978:	0801acd8 	.word	0x0801acd8
 801897c:	0801acd8 	.word	0x0801acd8
 8018980:	0801acdc 	.word	0x0801acdc

08018984 <__retarget_lock_init_recursive>:
 8018984:	4770      	bx	lr

08018986 <__retarget_lock_acquire_recursive>:
 8018986:	4770      	bx	lr

08018988 <__retarget_lock_release_recursive>:
 8018988:	4770      	bx	lr
	...

0801898c <_close_r>:
 801898c:	b538      	push	{r3, r4, r5, lr}
 801898e:	4d06      	ldr	r5, [pc, #24]	@ (80189a8 <_close_r+0x1c>)
 8018990:	2300      	movs	r3, #0
 8018992:	4604      	mov	r4, r0
 8018994:	4608      	mov	r0, r1
 8018996:	602b      	str	r3, [r5, #0]
 8018998:	f7e8 ff29 	bl	80017ee <_close>
 801899c:	1c43      	adds	r3, r0, #1
 801899e:	d102      	bne.n	80189a6 <_close_r+0x1a>
 80189a0:	682b      	ldr	r3, [r5, #0]
 80189a2:	b103      	cbz	r3, 80189a6 <_close_r+0x1a>
 80189a4:	6023      	str	r3, [r4, #0]
 80189a6:	bd38      	pop	{r3, r4, r5, pc}
 80189a8:	2000806c 	.word	0x2000806c

080189ac <memcpy>:
 80189ac:	440a      	add	r2, r1
 80189ae:	4291      	cmp	r1, r2
 80189b0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80189b4:	d100      	bne.n	80189b8 <memcpy+0xc>
 80189b6:	4770      	bx	lr
 80189b8:	b510      	push	{r4, lr}
 80189ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80189be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80189c2:	4291      	cmp	r1, r2
 80189c4:	d1f9      	bne.n	80189ba <memcpy+0xe>
 80189c6:	bd10      	pop	{r4, pc}

080189c8 <_free_r>:
 80189c8:	b538      	push	{r3, r4, r5, lr}
 80189ca:	4605      	mov	r5, r0
 80189cc:	2900      	cmp	r1, #0
 80189ce:	d041      	beq.n	8018a54 <_free_r+0x8c>
 80189d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80189d4:	1f0c      	subs	r4, r1, #4
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	bfb8      	it	lt
 80189da:	18e4      	addlt	r4, r4, r3
 80189dc:	f001 f90a 	bl	8019bf4 <__malloc_lock>
 80189e0:	4a1d      	ldr	r2, [pc, #116]	@ (8018a58 <_free_r+0x90>)
 80189e2:	6813      	ldr	r3, [r2, #0]
 80189e4:	b933      	cbnz	r3, 80189f4 <_free_r+0x2c>
 80189e6:	6063      	str	r3, [r4, #4]
 80189e8:	6014      	str	r4, [r2, #0]
 80189ea:	4628      	mov	r0, r5
 80189ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80189f0:	f001 b906 	b.w	8019c00 <__malloc_unlock>
 80189f4:	42a3      	cmp	r3, r4
 80189f6:	d908      	bls.n	8018a0a <_free_r+0x42>
 80189f8:	6820      	ldr	r0, [r4, #0]
 80189fa:	1821      	adds	r1, r4, r0
 80189fc:	428b      	cmp	r3, r1
 80189fe:	bf01      	itttt	eq
 8018a00:	6819      	ldreq	r1, [r3, #0]
 8018a02:	685b      	ldreq	r3, [r3, #4]
 8018a04:	1809      	addeq	r1, r1, r0
 8018a06:	6021      	streq	r1, [r4, #0]
 8018a08:	e7ed      	b.n	80189e6 <_free_r+0x1e>
 8018a0a:	461a      	mov	r2, r3
 8018a0c:	685b      	ldr	r3, [r3, #4]
 8018a0e:	b10b      	cbz	r3, 8018a14 <_free_r+0x4c>
 8018a10:	42a3      	cmp	r3, r4
 8018a12:	d9fa      	bls.n	8018a0a <_free_r+0x42>
 8018a14:	6811      	ldr	r1, [r2, #0]
 8018a16:	1850      	adds	r0, r2, r1
 8018a18:	42a0      	cmp	r0, r4
 8018a1a:	d10b      	bne.n	8018a34 <_free_r+0x6c>
 8018a1c:	6820      	ldr	r0, [r4, #0]
 8018a1e:	4401      	add	r1, r0
 8018a20:	1850      	adds	r0, r2, r1
 8018a22:	4283      	cmp	r3, r0
 8018a24:	6011      	str	r1, [r2, #0]
 8018a26:	d1e0      	bne.n	80189ea <_free_r+0x22>
 8018a28:	6818      	ldr	r0, [r3, #0]
 8018a2a:	685b      	ldr	r3, [r3, #4]
 8018a2c:	6053      	str	r3, [r2, #4]
 8018a2e:	4408      	add	r0, r1
 8018a30:	6010      	str	r0, [r2, #0]
 8018a32:	e7da      	b.n	80189ea <_free_r+0x22>
 8018a34:	d902      	bls.n	8018a3c <_free_r+0x74>
 8018a36:	230c      	movs	r3, #12
 8018a38:	602b      	str	r3, [r5, #0]
 8018a3a:	e7d6      	b.n	80189ea <_free_r+0x22>
 8018a3c:	6820      	ldr	r0, [r4, #0]
 8018a3e:	1821      	adds	r1, r4, r0
 8018a40:	428b      	cmp	r3, r1
 8018a42:	bf04      	itt	eq
 8018a44:	6819      	ldreq	r1, [r3, #0]
 8018a46:	685b      	ldreq	r3, [r3, #4]
 8018a48:	6063      	str	r3, [r4, #4]
 8018a4a:	bf04      	itt	eq
 8018a4c:	1809      	addeq	r1, r1, r0
 8018a4e:	6021      	streq	r1, [r4, #0]
 8018a50:	6054      	str	r4, [r2, #4]
 8018a52:	e7ca      	b.n	80189ea <_free_r+0x22>
 8018a54:	bd38      	pop	{r3, r4, r5, pc}
 8018a56:	bf00      	nop
 8018a58:	20008074 	.word	0x20008074

08018a5c <__ssputs_r>:
 8018a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a60:	688e      	ldr	r6, [r1, #8]
 8018a62:	461f      	mov	r7, r3
 8018a64:	42be      	cmp	r6, r7
 8018a66:	680b      	ldr	r3, [r1, #0]
 8018a68:	4682      	mov	sl, r0
 8018a6a:	460c      	mov	r4, r1
 8018a6c:	4690      	mov	r8, r2
 8018a6e:	d82d      	bhi.n	8018acc <__ssputs_r+0x70>
 8018a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018a74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018a78:	d026      	beq.n	8018ac8 <__ssputs_r+0x6c>
 8018a7a:	6965      	ldr	r5, [r4, #20]
 8018a7c:	6909      	ldr	r1, [r1, #16]
 8018a7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018a82:	eba3 0901 	sub.w	r9, r3, r1
 8018a86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018a8a:	1c7b      	adds	r3, r7, #1
 8018a8c:	444b      	add	r3, r9
 8018a8e:	106d      	asrs	r5, r5, #1
 8018a90:	429d      	cmp	r5, r3
 8018a92:	bf38      	it	cc
 8018a94:	461d      	movcc	r5, r3
 8018a96:	0553      	lsls	r3, r2, #21
 8018a98:	d527      	bpl.n	8018aea <__ssputs_r+0x8e>
 8018a9a:	4629      	mov	r1, r5
 8018a9c:	f000 fc6a 	bl	8019374 <_malloc_r>
 8018aa0:	4606      	mov	r6, r0
 8018aa2:	b360      	cbz	r0, 8018afe <__ssputs_r+0xa2>
 8018aa4:	6921      	ldr	r1, [r4, #16]
 8018aa6:	464a      	mov	r2, r9
 8018aa8:	f7ff ff80 	bl	80189ac <memcpy>
 8018aac:	89a3      	ldrh	r3, [r4, #12]
 8018aae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018ab6:	81a3      	strh	r3, [r4, #12]
 8018ab8:	6126      	str	r6, [r4, #16]
 8018aba:	6165      	str	r5, [r4, #20]
 8018abc:	444e      	add	r6, r9
 8018abe:	eba5 0509 	sub.w	r5, r5, r9
 8018ac2:	6026      	str	r6, [r4, #0]
 8018ac4:	60a5      	str	r5, [r4, #8]
 8018ac6:	463e      	mov	r6, r7
 8018ac8:	42be      	cmp	r6, r7
 8018aca:	d900      	bls.n	8018ace <__ssputs_r+0x72>
 8018acc:	463e      	mov	r6, r7
 8018ace:	6820      	ldr	r0, [r4, #0]
 8018ad0:	4632      	mov	r2, r6
 8018ad2:	4641      	mov	r1, r8
 8018ad4:	f001 fae4 	bl	801a0a0 <memmove>
 8018ad8:	68a3      	ldr	r3, [r4, #8]
 8018ada:	1b9b      	subs	r3, r3, r6
 8018adc:	60a3      	str	r3, [r4, #8]
 8018ade:	6823      	ldr	r3, [r4, #0]
 8018ae0:	4433      	add	r3, r6
 8018ae2:	6023      	str	r3, [r4, #0]
 8018ae4:	2000      	movs	r0, #0
 8018ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018aea:	462a      	mov	r2, r5
 8018aec:	f001 f8c8 	bl	8019c80 <_realloc_r>
 8018af0:	4606      	mov	r6, r0
 8018af2:	2800      	cmp	r0, #0
 8018af4:	d1e0      	bne.n	8018ab8 <__ssputs_r+0x5c>
 8018af6:	6921      	ldr	r1, [r4, #16]
 8018af8:	4650      	mov	r0, sl
 8018afa:	f7ff ff65 	bl	80189c8 <_free_r>
 8018afe:	230c      	movs	r3, #12
 8018b00:	f8ca 3000 	str.w	r3, [sl]
 8018b04:	89a3      	ldrh	r3, [r4, #12]
 8018b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018b0a:	81a3      	strh	r3, [r4, #12]
 8018b0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018b10:	e7e9      	b.n	8018ae6 <__ssputs_r+0x8a>
	...

08018b14 <_svfiprintf_r>:
 8018b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b18:	4698      	mov	r8, r3
 8018b1a:	898b      	ldrh	r3, [r1, #12]
 8018b1c:	061b      	lsls	r3, r3, #24
 8018b1e:	b09d      	sub	sp, #116	@ 0x74
 8018b20:	4607      	mov	r7, r0
 8018b22:	460d      	mov	r5, r1
 8018b24:	4614      	mov	r4, r2
 8018b26:	d510      	bpl.n	8018b4a <_svfiprintf_r+0x36>
 8018b28:	690b      	ldr	r3, [r1, #16]
 8018b2a:	b973      	cbnz	r3, 8018b4a <_svfiprintf_r+0x36>
 8018b2c:	2140      	movs	r1, #64	@ 0x40
 8018b2e:	f000 fc21 	bl	8019374 <_malloc_r>
 8018b32:	6028      	str	r0, [r5, #0]
 8018b34:	6128      	str	r0, [r5, #16]
 8018b36:	b930      	cbnz	r0, 8018b46 <_svfiprintf_r+0x32>
 8018b38:	230c      	movs	r3, #12
 8018b3a:	603b      	str	r3, [r7, #0]
 8018b3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018b40:	b01d      	add	sp, #116	@ 0x74
 8018b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b46:	2340      	movs	r3, #64	@ 0x40
 8018b48:	616b      	str	r3, [r5, #20]
 8018b4a:	2300      	movs	r3, #0
 8018b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018b4e:	2320      	movs	r3, #32
 8018b50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018b54:	f8cd 800c 	str.w	r8, [sp, #12]
 8018b58:	2330      	movs	r3, #48	@ 0x30
 8018b5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018cf8 <_svfiprintf_r+0x1e4>
 8018b5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018b62:	f04f 0901 	mov.w	r9, #1
 8018b66:	4623      	mov	r3, r4
 8018b68:	469a      	mov	sl, r3
 8018b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018b6e:	b10a      	cbz	r2, 8018b74 <_svfiprintf_r+0x60>
 8018b70:	2a25      	cmp	r2, #37	@ 0x25
 8018b72:	d1f9      	bne.n	8018b68 <_svfiprintf_r+0x54>
 8018b74:	ebba 0b04 	subs.w	fp, sl, r4
 8018b78:	d00b      	beq.n	8018b92 <_svfiprintf_r+0x7e>
 8018b7a:	465b      	mov	r3, fp
 8018b7c:	4622      	mov	r2, r4
 8018b7e:	4629      	mov	r1, r5
 8018b80:	4638      	mov	r0, r7
 8018b82:	f7ff ff6b 	bl	8018a5c <__ssputs_r>
 8018b86:	3001      	adds	r0, #1
 8018b88:	f000 80a7 	beq.w	8018cda <_svfiprintf_r+0x1c6>
 8018b8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018b8e:	445a      	add	r2, fp
 8018b90:	9209      	str	r2, [sp, #36]	@ 0x24
 8018b92:	f89a 3000 	ldrb.w	r3, [sl]
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	f000 809f 	beq.w	8018cda <_svfiprintf_r+0x1c6>
 8018b9c:	2300      	movs	r3, #0
 8018b9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018ba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018ba6:	f10a 0a01 	add.w	sl, sl, #1
 8018baa:	9304      	str	r3, [sp, #16]
 8018bac:	9307      	str	r3, [sp, #28]
 8018bae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018bb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8018bb4:	4654      	mov	r4, sl
 8018bb6:	2205      	movs	r2, #5
 8018bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018bbc:	484e      	ldr	r0, [pc, #312]	@ (8018cf8 <_svfiprintf_r+0x1e4>)
 8018bbe:	f7e7 fb17 	bl	80001f0 <memchr>
 8018bc2:	9a04      	ldr	r2, [sp, #16]
 8018bc4:	b9d8      	cbnz	r0, 8018bfe <_svfiprintf_r+0xea>
 8018bc6:	06d0      	lsls	r0, r2, #27
 8018bc8:	bf44      	itt	mi
 8018bca:	2320      	movmi	r3, #32
 8018bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018bd0:	0711      	lsls	r1, r2, #28
 8018bd2:	bf44      	itt	mi
 8018bd4:	232b      	movmi	r3, #43	@ 0x2b
 8018bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018bda:	f89a 3000 	ldrb.w	r3, [sl]
 8018bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8018be0:	d015      	beq.n	8018c0e <_svfiprintf_r+0xfa>
 8018be2:	9a07      	ldr	r2, [sp, #28]
 8018be4:	4654      	mov	r4, sl
 8018be6:	2000      	movs	r0, #0
 8018be8:	f04f 0c0a 	mov.w	ip, #10
 8018bec:	4621      	mov	r1, r4
 8018bee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018bf2:	3b30      	subs	r3, #48	@ 0x30
 8018bf4:	2b09      	cmp	r3, #9
 8018bf6:	d94b      	bls.n	8018c90 <_svfiprintf_r+0x17c>
 8018bf8:	b1b0      	cbz	r0, 8018c28 <_svfiprintf_r+0x114>
 8018bfa:	9207      	str	r2, [sp, #28]
 8018bfc:	e014      	b.n	8018c28 <_svfiprintf_r+0x114>
 8018bfe:	eba0 0308 	sub.w	r3, r0, r8
 8018c02:	fa09 f303 	lsl.w	r3, r9, r3
 8018c06:	4313      	orrs	r3, r2
 8018c08:	9304      	str	r3, [sp, #16]
 8018c0a:	46a2      	mov	sl, r4
 8018c0c:	e7d2      	b.n	8018bb4 <_svfiprintf_r+0xa0>
 8018c0e:	9b03      	ldr	r3, [sp, #12]
 8018c10:	1d19      	adds	r1, r3, #4
 8018c12:	681b      	ldr	r3, [r3, #0]
 8018c14:	9103      	str	r1, [sp, #12]
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	bfbb      	ittet	lt
 8018c1a:	425b      	neglt	r3, r3
 8018c1c:	f042 0202 	orrlt.w	r2, r2, #2
 8018c20:	9307      	strge	r3, [sp, #28]
 8018c22:	9307      	strlt	r3, [sp, #28]
 8018c24:	bfb8      	it	lt
 8018c26:	9204      	strlt	r2, [sp, #16]
 8018c28:	7823      	ldrb	r3, [r4, #0]
 8018c2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8018c2c:	d10a      	bne.n	8018c44 <_svfiprintf_r+0x130>
 8018c2e:	7863      	ldrb	r3, [r4, #1]
 8018c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8018c32:	d132      	bne.n	8018c9a <_svfiprintf_r+0x186>
 8018c34:	9b03      	ldr	r3, [sp, #12]
 8018c36:	1d1a      	adds	r2, r3, #4
 8018c38:	681b      	ldr	r3, [r3, #0]
 8018c3a:	9203      	str	r2, [sp, #12]
 8018c3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018c40:	3402      	adds	r4, #2
 8018c42:	9305      	str	r3, [sp, #20]
 8018c44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018d08 <_svfiprintf_r+0x1f4>
 8018c48:	7821      	ldrb	r1, [r4, #0]
 8018c4a:	2203      	movs	r2, #3
 8018c4c:	4650      	mov	r0, sl
 8018c4e:	f7e7 facf 	bl	80001f0 <memchr>
 8018c52:	b138      	cbz	r0, 8018c64 <_svfiprintf_r+0x150>
 8018c54:	9b04      	ldr	r3, [sp, #16]
 8018c56:	eba0 000a 	sub.w	r0, r0, sl
 8018c5a:	2240      	movs	r2, #64	@ 0x40
 8018c5c:	4082      	lsls	r2, r0
 8018c5e:	4313      	orrs	r3, r2
 8018c60:	3401      	adds	r4, #1
 8018c62:	9304      	str	r3, [sp, #16]
 8018c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c68:	4824      	ldr	r0, [pc, #144]	@ (8018cfc <_svfiprintf_r+0x1e8>)
 8018c6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018c6e:	2206      	movs	r2, #6
 8018c70:	f7e7 fabe 	bl	80001f0 <memchr>
 8018c74:	2800      	cmp	r0, #0
 8018c76:	d036      	beq.n	8018ce6 <_svfiprintf_r+0x1d2>
 8018c78:	4b21      	ldr	r3, [pc, #132]	@ (8018d00 <_svfiprintf_r+0x1ec>)
 8018c7a:	bb1b      	cbnz	r3, 8018cc4 <_svfiprintf_r+0x1b0>
 8018c7c:	9b03      	ldr	r3, [sp, #12]
 8018c7e:	3307      	adds	r3, #7
 8018c80:	f023 0307 	bic.w	r3, r3, #7
 8018c84:	3308      	adds	r3, #8
 8018c86:	9303      	str	r3, [sp, #12]
 8018c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c8a:	4433      	add	r3, r6
 8018c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c8e:	e76a      	b.n	8018b66 <_svfiprintf_r+0x52>
 8018c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8018c94:	460c      	mov	r4, r1
 8018c96:	2001      	movs	r0, #1
 8018c98:	e7a8      	b.n	8018bec <_svfiprintf_r+0xd8>
 8018c9a:	2300      	movs	r3, #0
 8018c9c:	3401      	adds	r4, #1
 8018c9e:	9305      	str	r3, [sp, #20]
 8018ca0:	4619      	mov	r1, r3
 8018ca2:	f04f 0c0a 	mov.w	ip, #10
 8018ca6:	4620      	mov	r0, r4
 8018ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018cac:	3a30      	subs	r2, #48	@ 0x30
 8018cae:	2a09      	cmp	r2, #9
 8018cb0:	d903      	bls.n	8018cba <_svfiprintf_r+0x1a6>
 8018cb2:	2b00      	cmp	r3, #0
 8018cb4:	d0c6      	beq.n	8018c44 <_svfiprintf_r+0x130>
 8018cb6:	9105      	str	r1, [sp, #20]
 8018cb8:	e7c4      	b.n	8018c44 <_svfiprintf_r+0x130>
 8018cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8018cbe:	4604      	mov	r4, r0
 8018cc0:	2301      	movs	r3, #1
 8018cc2:	e7f0      	b.n	8018ca6 <_svfiprintf_r+0x192>
 8018cc4:	ab03      	add	r3, sp, #12
 8018cc6:	9300      	str	r3, [sp, #0]
 8018cc8:	462a      	mov	r2, r5
 8018cca:	4b0e      	ldr	r3, [pc, #56]	@ (8018d04 <_svfiprintf_r+0x1f0>)
 8018ccc:	a904      	add	r1, sp, #16
 8018cce:	4638      	mov	r0, r7
 8018cd0:	f3af 8000 	nop.w
 8018cd4:	1c42      	adds	r2, r0, #1
 8018cd6:	4606      	mov	r6, r0
 8018cd8:	d1d6      	bne.n	8018c88 <_svfiprintf_r+0x174>
 8018cda:	89ab      	ldrh	r3, [r5, #12]
 8018cdc:	065b      	lsls	r3, r3, #25
 8018cde:	f53f af2d 	bmi.w	8018b3c <_svfiprintf_r+0x28>
 8018ce2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018ce4:	e72c      	b.n	8018b40 <_svfiprintf_r+0x2c>
 8018ce6:	ab03      	add	r3, sp, #12
 8018ce8:	9300      	str	r3, [sp, #0]
 8018cea:	462a      	mov	r2, r5
 8018cec:	4b05      	ldr	r3, [pc, #20]	@ (8018d04 <_svfiprintf_r+0x1f0>)
 8018cee:	a904      	add	r1, sp, #16
 8018cf0:	4638      	mov	r0, r7
 8018cf2:	f000 fc2d 	bl	8019550 <_printf_i>
 8018cf6:	e7ed      	b.n	8018cd4 <_svfiprintf_r+0x1c0>
 8018cf8:	0801ab80 	.word	0x0801ab80
 8018cfc:	0801ab8a 	.word	0x0801ab8a
 8018d00:	00000000 	.word	0x00000000
 8018d04:	08018a5d 	.word	0x08018a5d
 8018d08:	0801ab86 	.word	0x0801ab86

08018d0c <_sungetc_r>:
 8018d0c:	b538      	push	{r3, r4, r5, lr}
 8018d0e:	1c4b      	adds	r3, r1, #1
 8018d10:	4614      	mov	r4, r2
 8018d12:	d103      	bne.n	8018d1c <_sungetc_r+0x10>
 8018d14:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018d18:	4628      	mov	r0, r5
 8018d1a:	bd38      	pop	{r3, r4, r5, pc}
 8018d1c:	8993      	ldrh	r3, [r2, #12]
 8018d1e:	f023 0320 	bic.w	r3, r3, #32
 8018d22:	8193      	strh	r3, [r2, #12]
 8018d24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018d26:	6852      	ldr	r2, [r2, #4]
 8018d28:	b2cd      	uxtb	r5, r1
 8018d2a:	b18b      	cbz	r3, 8018d50 <_sungetc_r+0x44>
 8018d2c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8018d2e:	4293      	cmp	r3, r2
 8018d30:	dd08      	ble.n	8018d44 <_sungetc_r+0x38>
 8018d32:	6823      	ldr	r3, [r4, #0]
 8018d34:	1e5a      	subs	r2, r3, #1
 8018d36:	6022      	str	r2, [r4, #0]
 8018d38:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018d3c:	6863      	ldr	r3, [r4, #4]
 8018d3e:	3301      	adds	r3, #1
 8018d40:	6063      	str	r3, [r4, #4]
 8018d42:	e7e9      	b.n	8018d18 <_sungetc_r+0xc>
 8018d44:	4621      	mov	r1, r4
 8018d46:	f000 ff61 	bl	8019c0c <__submore>
 8018d4a:	2800      	cmp	r0, #0
 8018d4c:	d0f1      	beq.n	8018d32 <_sungetc_r+0x26>
 8018d4e:	e7e1      	b.n	8018d14 <_sungetc_r+0x8>
 8018d50:	6921      	ldr	r1, [r4, #16]
 8018d52:	6823      	ldr	r3, [r4, #0]
 8018d54:	b151      	cbz	r1, 8018d6c <_sungetc_r+0x60>
 8018d56:	4299      	cmp	r1, r3
 8018d58:	d208      	bcs.n	8018d6c <_sungetc_r+0x60>
 8018d5a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8018d5e:	42a9      	cmp	r1, r5
 8018d60:	d104      	bne.n	8018d6c <_sungetc_r+0x60>
 8018d62:	3b01      	subs	r3, #1
 8018d64:	3201      	adds	r2, #1
 8018d66:	6023      	str	r3, [r4, #0]
 8018d68:	6062      	str	r2, [r4, #4]
 8018d6a:	e7d5      	b.n	8018d18 <_sungetc_r+0xc>
 8018d6c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8018d70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018d74:	6363      	str	r3, [r4, #52]	@ 0x34
 8018d76:	2303      	movs	r3, #3
 8018d78:	63a3      	str	r3, [r4, #56]	@ 0x38
 8018d7a:	4623      	mov	r3, r4
 8018d7c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018d80:	6023      	str	r3, [r4, #0]
 8018d82:	2301      	movs	r3, #1
 8018d84:	e7dc      	b.n	8018d40 <_sungetc_r+0x34>

08018d86 <__ssrefill_r>:
 8018d86:	b510      	push	{r4, lr}
 8018d88:	460c      	mov	r4, r1
 8018d8a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8018d8c:	b169      	cbz	r1, 8018daa <__ssrefill_r+0x24>
 8018d8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018d92:	4299      	cmp	r1, r3
 8018d94:	d001      	beq.n	8018d9a <__ssrefill_r+0x14>
 8018d96:	f7ff fe17 	bl	80189c8 <_free_r>
 8018d9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018d9c:	6063      	str	r3, [r4, #4]
 8018d9e:	2000      	movs	r0, #0
 8018da0:	6360      	str	r0, [r4, #52]	@ 0x34
 8018da2:	b113      	cbz	r3, 8018daa <__ssrefill_r+0x24>
 8018da4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8018da6:	6023      	str	r3, [r4, #0]
 8018da8:	bd10      	pop	{r4, pc}
 8018daa:	6923      	ldr	r3, [r4, #16]
 8018dac:	6023      	str	r3, [r4, #0]
 8018dae:	2300      	movs	r3, #0
 8018db0:	6063      	str	r3, [r4, #4]
 8018db2:	89a3      	ldrh	r3, [r4, #12]
 8018db4:	f043 0320 	orr.w	r3, r3, #32
 8018db8:	81a3      	strh	r3, [r4, #12]
 8018dba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018dbe:	e7f3      	b.n	8018da8 <__ssrefill_r+0x22>

08018dc0 <__ssvfiscanf_r>:
 8018dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018dc4:	460c      	mov	r4, r1
 8018dc6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8018dca:	2100      	movs	r1, #0
 8018dcc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8018dd0:	49a6      	ldr	r1, [pc, #664]	@ (801906c <__ssvfiscanf_r+0x2ac>)
 8018dd2:	91a0      	str	r1, [sp, #640]	@ 0x280
 8018dd4:	f10d 0804 	add.w	r8, sp, #4
 8018dd8:	49a5      	ldr	r1, [pc, #660]	@ (8019070 <__ssvfiscanf_r+0x2b0>)
 8018dda:	4fa6      	ldr	r7, [pc, #664]	@ (8019074 <__ssvfiscanf_r+0x2b4>)
 8018ddc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8018de0:	4606      	mov	r6, r0
 8018de2:	91a1      	str	r1, [sp, #644]	@ 0x284
 8018de4:	9300      	str	r3, [sp, #0]
 8018de6:	f892 9000 	ldrb.w	r9, [r2]
 8018dea:	f1b9 0f00 	cmp.w	r9, #0
 8018dee:	f000 8158 	beq.w	80190a2 <__ssvfiscanf_r+0x2e2>
 8018df2:	f817 3009 	ldrb.w	r3, [r7, r9]
 8018df6:	f013 0308 	ands.w	r3, r3, #8
 8018dfa:	f102 0501 	add.w	r5, r2, #1
 8018dfe:	d019      	beq.n	8018e34 <__ssvfiscanf_r+0x74>
 8018e00:	6863      	ldr	r3, [r4, #4]
 8018e02:	2b00      	cmp	r3, #0
 8018e04:	dd0f      	ble.n	8018e26 <__ssvfiscanf_r+0x66>
 8018e06:	6823      	ldr	r3, [r4, #0]
 8018e08:	781a      	ldrb	r2, [r3, #0]
 8018e0a:	5cba      	ldrb	r2, [r7, r2]
 8018e0c:	0712      	lsls	r2, r2, #28
 8018e0e:	d401      	bmi.n	8018e14 <__ssvfiscanf_r+0x54>
 8018e10:	462a      	mov	r2, r5
 8018e12:	e7e8      	b.n	8018de6 <__ssvfiscanf_r+0x26>
 8018e14:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018e16:	3201      	adds	r2, #1
 8018e18:	9245      	str	r2, [sp, #276]	@ 0x114
 8018e1a:	6862      	ldr	r2, [r4, #4]
 8018e1c:	3301      	adds	r3, #1
 8018e1e:	3a01      	subs	r2, #1
 8018e20:	6062      	str	r2, [r4, #4]
 8018e22:	6023      	str	r3, [r4, #0]
 8018e24:	e7ec      	b.n	8018e00 <__ssvfiscanf_r+0x40>
 8018e26:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018e28:	4621      	mov	r1, r4
 8018e2a:	4630      	mov	r0, r6
 8018e2c:	4798      	blx	r3
 8018e2e:	2800      	cmp	r0, #0
 8018e30:	d0e9      	beq.n	8018e06 <__ssvfiscanf_r+0x46>
 8018e32:	e7ed      	b.n	8018e10 <__ssvfiscanf_r+0x50>
 8018e34:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8018e38:	f040 8085 	bne.w	8018f46 <__ssvfiscanf_r+0x186>
 8018e3c:	9341      	str	r3, [sp, #260]	@ 0x104
 8018e3e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8018e40:	7853      	ldrb	r3, [r2, #1]
 8018e42:	2b2a      	cmp	r3, #42	@ 0x2a
 8018e44:	bf02      	ittt	eq
 8018e46:	2310      	moveq	r3, #16
 8018e48:	1c95      	addeq	r5, r2, #2
 8018e4a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8018e4c:	220a      	movs	r2, #10
 8018e4e:	46aa      	mov	sl, r5
 8018e50:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8018e54:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8018e58:	2b09      	cmp	r3, #9
 8018e5a:	d91e      	bls.n	8018e9a <__ssvfiscanf_r+0xda>
 8018e5c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8019078 <__ssvfiscanf_r+0x2b8>
 8018e60:	2203      	movs	r2, #3
 8018e62:	4658      	mov	r0, fp
 8018e64:	f7e7 f9c4 	bl	80001f0 <memchr>
 8018e68:	b138      	cbz	r0, 8018e7a <__ssvfiscanf_r+0xba>
 8018e6a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018e6c:	eba0 000b 	sub.w	r0, r0, fp
 8018e70:	2301      	movs	r3, #1
 8018e72:	4083      	lsls	r3, r0
 8018e74:	4313      	orrs	r3, r2
 8018e76:	9341      	str	r3, [sp, #260]	@ 0x104
 8018e78:	4655      	mov	r5, sl
 8018e7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018e7e:	2b78      	cmp	r3, #120	@ 0x78
 8018e80:	d806      	bhi.n	8018e90 <__ssvfiscanf_r+0xd0>
 8018e82:	2b57      	cmp	r3, #87	@ 0x57
 8018e84:	d810      	bhi.n	8018ea8 <__ssvfiscanf_r+0xe8>
 8018e86:	2b25      	cmp	r3, #37	@ 0x25
 8018e88:	d05d      	beq.n	8018f46 <__ssvfiscanf_r+0x186>
 8018e8a:	d857      	bhi.n	8018f3c <__ssvfiscanf_r+0x17c>
 8018e8c:	2b00      	cmp	r3, #0
 8018e8e:	d075      	beq.n	8018f7c <__ssvfiscanf_r+0x1bc>
 8018e90:	2303      	movs	r3, #3
 8018e92:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018e94:	230a      	movs	r3, #10
 8018e96:	9342      	str	r3, [sp, #264]	@ 0x108
 8018e98:	e088      	b.n	8018fac <__ssvfiscanf_r+0x1ec>
 8018e9a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8018e9c:	fb02 1103 	mla	r1, r2, r3, r1
 8018ea0:	3930      	subs	r1, #48	@ 0x30
 8018ea2:	9143      	str	r1, [sp, #268]	@ 0x10c
 8018ea4:	4655      	mov	r5, sl
 8018ea6:	e7d2      	b.n	8018e4e <__ssvfiscanf_r+0x8e>
 8018ea8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8018eac:	2a20      	cmp	r2, #32
 8018eae:	d8ef      	bhi.n	8018e90 <__ssvfiscanf_r+0xd0>
 8018eb0:	a101      	add	r1, pc, #4	@ (adr r1, 8018eb8 <__ssvfiscanf_r+0xf8>)
 8018eb2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018eb6:	bf00      	nop
 8018eb8:	08018f8b 	.word	0x08018f8b
 8018ebc:	08018e91 	.word	0x08018e91
 8018ec0:	08018e91 	.word	0x08018e91
 8018ec4:	08018fe5 	.word	0x08018fe5
 8018ec8:	08018e91 	.word	0x08018e91
 8018ecc:	08018e91 	.word	0x08018e91
 8018ed0:	08018e91 	.word	0x08018e91
 8018ed4:	08018e91 	.word	0x08018e91
 8018ed8:	08018e91 	.word	0x08018e91
 8018edc:	08018e91 	.word	0x08018e91
 8018ee0:	08018e91 	.word	0x08018e91
 8018ee4:	08018ffb 	.word	0x08018ffb
 8018ee8:	08018fe1 	.word	0x08018fe1
 8018eec:	08018f43 	.word	0x08018f43
 8018ef0:	08018f43 	.word	0x08018f43
 8018ef4:	08018f43 	.word	0x08018f43
 8018ef8:	08018e91 	.word	0x08018e91
 8018efc:	08018f9d 	.word	0x08018f9d
 8018f00:	08018e91 	.word	0x08018e91
 8018f04:	08018e91 	.word	0x08018e91
 8018f08:	08018e91 	.word	0x08018e91
 8018f0c:	08018e91 	.word	0x08018e91
 8018f10:	0801900b 	.word	0x0801900b
 8018f14:	08018fa5 	.word	0x08018fa5
 8018f18:	08018f83 	.word	0x08018f83
 8018f1c:	08018e91 	.word	0x08018e91
 8018f20:	08018e91 	.word	0x08018e91
 8018f24:	08019007 	.word	0x08019007
 8018f28:	08018e91 	.word	0x08018e91
 8018f2c:	08018fe1 	.word	0x08018fe1
 8018f30:	08018e91 	.word	0x08018e91
 8018f34:	08018e91 	.word	0x08018e91
 8018f38:	08018f8b 	.word	0x08018f8b
 8018f3c:	3b45      	subs	r3, #69	@ 0x45
 8018f3e:	2b02      	cmp	r3, #2
 8018f40:	d8a6      	bhi.n	8018e90 <__ssvfiscanf_r+0xd0>
 8018f42:	2305      	movs	r3, #5
 8018f44:	e031      	b.n	8018faa <__ssvfiscanf_r+0x1ea>
 8018f46:	6863      	ldr	r3, [r4, #4]
 8018f48:	2b00      	cmp	r3, #0
 8018f4a:	dd0d      	ble.n	8018f68 <__ssvfiscanf_r+0x1a8>
 8018f4c:	6823      	ldr	r3, [r4, #0]
 8018f4e:	781a      	ldrb	r2, [r3, #0]
 8018f50:	454a      	cmp	r2, r9
 8018f52:	f040 80a6 	bne.w	80190a2 <__ssvfiscanf_r+0x2e2>
 8018f56:	3301      	adds	r3, #1
 8018f58:	6862      	ldr	r2, [r4, #4]
 8018f5a:	6023      	str	r3, [r4, #0]
 8018f5c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8018f5e:	3a01      	subs	r2, #1
 8018f60:	3301      	adds	r3, #1
 8018f62:	6062      	str	r2, [r4, #4]
 8018f64:	9345      	str	r3, [sp, #276]	@ 0x114
 8018f66:	e753      	b.n	8018e10 <__ssvfiscanf_r+0x50>
 8018f68:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018f6a:	4621      	mov	r1, r4
 8018f6c:	4630      	mov	r0, r6
 8018f6e:	4798      	blx	r3
 8018f70:	2800      	cmp	r0, #0
 8018f72:	d0eb      	beq.n	8018f4c <__ssvfiscanf_r+0x18c>
 8018f74:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8018f76:	2800      	cmp	r0, #0
 8018f78:	f040 808b 	bne.w	8019092 <__ssvfiscanf_r+0x2d2>
 8018f7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018f80:	e08b      	b.n	801909a <__ssvfiscanf_r+0x2da>
 8018f82:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018f84:	f042 0220 	orr.w	r2, r2, #32
 8018f88:	9241      	str	r2, [sp, #260]	@ 0x104
 8018f8a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018f8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018f90:	9241      	str	r2, [sp, #260]	@ 0x104
 8018f92:	2210      	movs	r2, #16
 8018f94:	2b6e      	cmp	r3, #110	@ 0x6e
 8018f96:	9242      	str	r2, [sp, #264]	@ 0x108
 8018f98:	d902      	bls.n	8018fa0 <__ssvfiscanf_r+0x1e0>
 8018f9a:	e005      	b.n	8018fa8 <__ssvfiscanf_r+0x1e8>
 8018f9c:	2300      	movs	r3, #0
 8018f9e:	9342      	str	r3, [sp, #264]	@ 0x108
 8018fa0:	2303      	movs	r3, #3
 8018fa2:	e002      	b.n	8018faa <__ssvfiscanf_r+0x1ea>
 8018fa4:	2308      	movs	r3, #8
 8018fa6:	9342      	str	r3, [sp, #264]	@ 0x108
 8018fa8:	2304      	movs	r3, #4
 8018faa:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018fac:	6863      	ldr	r3, [r4, #4]
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	dd39      	ble.n	8019026 <__ssvfiscanf_r+0x266>
 8018fb2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018fb4:	0659      	lsls	r1, r3, #25
 8018fb6:	d404      	bmi.n	8018fc2 <__ssvfiscanf_r+0x202>
 8018fb8:	6823      	ldr	r3, [r4, #0]
 8018fba:	781a      	ldrb	r2, [r3, #0]
 8018fbc:	5cba      	ldrb	r2, [r7, r2]
 8018fbe:	0712      	lsls	r2, r2, #28
 8018fc0:	d438      	bmi.n	8019034 <__ssvfiscanf_r+0x274>
 8018fc2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8018fc4:	2b02      	cmp	r3, #2
 8018fc6:	dc47      	bgt.n	8019058 <__ssvfiscanf_r+0x298>
 8018fc8:	466b      	mov	r3, sp
 8018fca:	4622      	mov	r2, r4
 8018fcc:	a941      	add	r1, sp, #260	@ 0x104
 8018fce:	4630      	mov	r0, r6
 8018fd0:	f000 fbdc 	bl	801978c <_scanf_chars>
 8018fd4:	2801      	cmp	r0, #1
 8018fd6:	d064      	beq.n	80190a2 <__ssvfiscanf_r+0x2e2>
 8018fd8:	2802      	cmp	r0, #2
 8018fda:	f47f af19 	bne.w	8018e10 <__ssvfiscanf_r+0x50>
 8018fde:	e7c9      	b.n	8018f74 <__ssvfiscanf_r+0x1b4>
 8018fe0:	220a      	movs	r2, #10
 8018fe2:	e7d7      	b.n	8018f94 <__ssvfiscanf_r+0x1d4>
 8018fe4:	4629      	mov	r1, r5
 8018fe6:	4640      	mov	r0, r8
 8018fe8:	f000 fd1e 	bl	8019a28 <__sccl>
 8018fec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018ff2:	9341      	str	r3, [sp, #260]	@ 0x104
 8018ff4:	4605      	mov	r5, r0
 8018ff6:	2301      	movs	r3, #1
 8018ff8:	e7d7      	b.n	8018faa <__ssvfiscanf_r+0x1ea>
 8018ffa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018ffc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019000:	9341      	str	r3, [sp, #260]	@ 0x104
 8019002:	2300      	movs	r3, #0
 8019004:	e7d1      	b.n	8018faa <__ssvfiscanf_r+0x1ea>
 8019006:	2302      	movs	r3, #2
 8019008:	e7cf      	b.n	8018faa <__ssvfiscanf_r+0x1ea>
 801900a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801900c:	06c3      	lsls	r3, r0, #27
 801900e:	f53f aeff 	bmi.w	8018e10 <__ssvfiscanf_r+0x50>
 8019012:	9b00      	ldr	r3, [sp, #0]
 8019014:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8019016:	1d19      	adds	r1, r3, #4
 8019018:	9100      	str	r1, [sp, #0]
 801901a:	681b      	ldr	r3, [r3, #0]
 801901c:	07c0      	lsls	r0, r0, #31
 801901e:	bf4c      	ite	mi
 8019020:	801a      	strhmi	r2, [r3, #0]
 8019022:	601a      	strpl	r2, [r3, #0]
 8019024:	e6f4      	b.n	8018e10 <__ssvfiscanf_r+0x50>
 8019026:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019028:	4621      	mov	r1, r4
 801902a:	4630      	mov	r0, r6
 801902c:	4798      	blx	r3
 801902e:	2800      	cmp	r0, #0
 8019030:	d0bf      	beq.n	8018fb2 <__ssvfiscanf_r+0x1f2>
 8019032:	e79f      	b.n	8018f74 <__ssvfiscanf_r+0x1b4>
 8019034:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8019036:	3201      	adds	r2, #1
 8019038:	9245      	str	r2, [sp, #276]	@ 0x114
 801903a:	6862      	ldr	r2, [r4, #4]
 801903c:	3a01      	subs	r2, #1
 801903e:	2a00      	cmp	r2, #0
 8019040:	6062      	str	r2, [r4, #4]
 8019042:	dd02      	ble.n	801904a <__ssvfiscanf_r+0x28a>
 8019044:	3301      	adds	r3, #1
 8019046:	6023      	str	r3, [r4, #0]
 8019048:	e7b6      	b.n	8018fb8 <__ssvfiscanf_r+0x1f8>
 801904a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801904c:	4621      	mov	r1, r4
 801904e:	4630      	mov	r0, r6
 8019050:	4798      	blx	r3
 8019052:	2800      	cmp	r0, #0
 8019054:	d0b0      	beq.n	8018fb8 <__ssvfiscanf_r+0x1f8>
 8019056:	e78d      	b.n	8018f74 <__ssvfiscanf_r+0x1b4>
 8019058:	2b04      	cmp	r3, #4
 801905a:	dc0f      	bgt.n	801907c <__ssvfiscanf_r+0x2bc>
 801905c:	466b      	mov	r3, sp
 801905e:	4622      	mov	r2, r4
 8019060:	a941      	add	r1, sp, #260	@ 0x104
 8019062:	4630      	mov	r0, r6
 8019064:	f000 fbec 	bl	8019840 <_scanf_i>
 8019068:	e7b4      	b.n	8018fd4 <__ssvfiscanf_r+0x214>
 801906a:	bf00      	nop
 801906c:	08018d0d 	.word	0x08018d0d
 8019070:	08018d87 	.word	0x08018d87
 8019074:	0801abcf 	.word	0x0801abcf
 8019078:	0801ab86 	.word	0x0801ab86
 801907c:	4b0a      	ldr	r3, [pc, #40]	@ (80190a8 <__ssvfiscanf_r+0x2e8>)
 801907e:	2b00      	cmp	r3, #0
 8019080:	f43f aec6 	beq.w	8018e10 <__ssvfiscanf_r+0x50>
 8019084:	466b      	mov	r3, sp
 8019086:	4622      	mov	r2, r4
 8019088:	a941      	add	r1, sp, #260	@ 0x104
 801908a:	4630      	mov	r0, r6
 801908c:	f3af 8000 	nop.w
 8019090:	e7a0      	b.n	8018fd4 <__ssvfiscanf_r+0x214>
 8019092:	89a3      	ldrh	r3, [r4, #12]
 8019094:	065b      	lsls	r3, r3, #25
 8019096:	f53f af71 	bmi.w	8018f7c <__ssvfiscanf_r+0x1bc>
 801909a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801909e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80190a2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80190a4:	e7f9      	b.n	801909a <__ssvfiscanf_r+0x2da>
 80190a6:	bf00      	nop
 80190a8:	00000000 	.word	0x00000000

080190ac <__sfputc_r>:
 80190ac:	6893      	ldr	r3, [r2, #8]
 80190ae:	3b01      	subs	r3, #1
 80190b0:	2b00      	cmp	r3, #0
 80190b2:	b410      	push	{r4}
 80190b4:	6093      	str	r3, [r2, #8]
 80190b6:	da08      	bge.n	80190ca <__sfputc_r+0x1e>
 80190b8:	6994      	ldr	r4, [r2, #24]
 80190ba:	42a3      	cmp	r3, r4
 80190bc:	db01      	blt.n	80190c2 <__sfputc_r+0x16>
 80190be:	290a      	cmp	r1, #10
 80190c0:	d103      	bne.n	80190ca <__sfputc_r+0x1e>
 80190c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80190c6:	f000 be09 	b.w	8019cdc <__swbuf_r>
 80190ca:	6813      	ldr	r3, [r2, #0]
 80190cc:	1c58      	adds	r0, r3, #1
 80190ce:	6010      	str	r0, [r2, #0]
 80190d0:	7019      	strb	r1, [r3, #0]
 80190d2:	4608      	mov	r0, r1
 80190d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80190d8:	4770      	bx	lr

080190da <__sfputs_r>:
 80190da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190dc:	4606      	mov	r6, r0
 80190de:	460f      	mov	r7, r1
 80190e0:	4614      	mov	r4, r2
 80190e2:	18d5      	adds	r5, r2, r3
 80190e4:	42ac      	cmp	r4, r5
 80190e6:	d101      	bne.n	80190ec <__sfputs_r+0x12>
 80190e8:	2000      	movs	r0, #0
 80190ea:	e007      	b.n	80190fc <__sfputs_r+0x22>
 80190ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80190f0:	463a      	mov	r2, r7
 80190f2:	4630      	mov	r0, r6
 80190f4:	f7ff ffda 	bl	80190ac <__sfputc_r>
 80190f8:	1c43      	adds	r3, r0, #1
 80190fa:	d1f3      	bne.n	80190e4 <__sfputs_r+0xa>
 80190fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019100 <_vfiprintf_r>:
 8019100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019104:	460d      	mov	r5, r1
 8019106:	b09d      	sub	sp, #116	@ 0x74
 8019108:	4614      	mov	r4, r2
 801910a:	4698      	mov	r8, r3
 801910c:	4606      	mov	r6, r0
 801910e:	b118      	cbz	r0, 8019118 <_vfiprintf_r+0x18>
 8019110:	6a03      	ldr	r3, [r0, #32]
 8019112:	b90b      	cbnz	r3, 8019118 <_vfiprintf_r+0x18>
 8019114:	f7ff fb12 	bl	801873c <__sinit>
 8019118:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801911a:	07d9      	lsls	r1, r3, #31
 801911c:	d405      	bmi.n	801912a <_vfiprintf_r+0x2a>
 801911e:	89ab      	ldrh	r3, [r5, #12]
 8019120:	059a      	lsls	r2, r3, #22
 8019122:	d402      	bmi.n	801912a <_vfiprintf_r+0x2a>
 8019124:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019126:	f7ff fc2e 	bl	8018986 <__retarget_lock_acquire_recursive>
 801912a:	89ab      	ldrh	r3, [r5, #12]
 801912c:	071b      	lsls	r3, r3, #28
 801912e:	d501      	bpl.n	8019134 <_vfiprintf_r+0x34>
 8019130:	692b      	ldr	r3, [r5, #16]
 8019132:	b99b      	cbnz	r3, 801915c <_vfiprintf_r+0x5c>
 8019134:	4629      	mov	r1, r5
 8019136:	4630      	mov	r0, r6
 8019138:	f000 fefa 	bl	8019f30 <__swsetup_r>
 801913c:	b170      	cbz	r0, 801915c <_vfiprintf_r+0x5c>
 801913e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019140:	07dc      	lsls	r4, r3, #31
 8019142:	d504      	bpl.n	801914e <_vfiprintf_r+0x4e>
 8019144:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019148:	b01d      	add	sp, #116	@ 0x74
 801914a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801914e:	89ab      	ldrh	r3, [r5, #12]
 8019150:	0598      	lsls	r0, r3, #22
 8019152:	d4f7      	bmi.n	8019144 <_vfiprintf_r+0x44>
 8019154:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019156:	f7ff fc17 	bl	8018988 <__retarget_lock_release_recursive>
 801915a:	e7f3      	b.n	8019144 <_vfiprintf_r+0x44>
 801915c:	2300      	movs	r3, #0
 801915e:	9309      	str	r3, [sp, #36]	@ 0x24
 8019160:	2320      	movs	r3, #32
 8019162:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019166:	f8cd 800c 	str.w	r8, [sp, #12]
 801916a:	2330      	movs	r3, #48	@ 0x30
 801916c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801931c <_vfiprintf_r+0x21c>
 8019170:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019174:	f04f 0901 	mov.w	r9, #1
 8019178:	4623      	mov	r3, r4
 801917a:	469a      	mov	sl, r3
 801917c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019180:	b10a      	cbz	r2, 8019186 <_vfiprintf_r+0x86>
 8019182:	2a25      	cmp	r2, #37	@ 0x25
 8019184:	d1f9      	bne.n	801917a <_vfiprintf_r+0x7a>
 8019186:	ebba 0b04 	subs.w	fp, sl, r4
 801918a:	d00b      	beq.n	80191a4 <_vfiprintf_r+0xa4>
 801918c:	465b      	mov	r3, fp
 801918e:	4622      	mov	r2, r4
 8019190:	4629      	mov	r1, r5
 8019192:	4630      	mov	r0, r6
 8019194:	f7ff ffa1 	bl	80190da <__sfputs_r>
 8019198:	3001      	adds	r0, #1
 801919a:	f000 80a7 	beq.w	80192ec <_vfiprintf_r+0x1ec>
 801919e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80191a0:	445a      	add	r2, fp
 80191a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80191a4:	f89a 3000 	ldrb.w	r3, [sl]
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	f000 809f 	beq.w	80192ec <_vfiprintf_r+0x1ec>
 80191ae:	2300      	movs	r3, #0
 80191b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80191b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80191b8:	f10a 0a01 	add.w	sl, sl, #1
 80191bc:	9304      	str	r3, [sp, #16]
 80191be:	9307      	str	r3, [sp, #28]
 80191c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80191c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80191c6:	4654      	mov	r4, sl
 80191c8:	2205      	movs	r2, #5
 80191ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80191ce:	4853      	ldr	r0, [pc, #332]	@ (801931c <_vfiprintf_r+0x21c>)
 80191d0:	f7e7 f80e 	bl	80001f0 <memchr>
 80191d4:	9a04      	ldr	r2, [sp, #16]
 80191d6:	b9d8      	cbnz	r0, 8019210 <_vfiprintf_r+0x110>
 80191d8:	06d1      	lsls	r1, r2, #27
 80191da:	bf44      	itt	mi
 80191dc:	2320      	movmi	r3, #32
 80191de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80191e2:	0713      	lsls	r3, r2, #28
 80191e4:	bf44      	itt	mi
 80191e6:	232b      	movmi	r3, #43	@ 0x2b
 80191e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80191ec:	f89a 3000 	ldrb.w	r3, [sl]
 80191f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80191f2:	d015      	beq.n	8019220 <_vfiprintf_r+0x120>
 80191f4:	9a07      	ldr	r2, [sp, #28]
 80191f6:	4654      	mov	r4, sl
 80191f8:	2000      	movs	r0, #0
 80191fa:	f04f 0c0a 	mov.w	ip, #10
 80191fe:	4621      	mov	r1, r4
 8019200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019204:	3b30      	subs	r3, #48	@ 0x30
 8019206:	2b09      	cmp	r3, #9
 8019208:	d94b      	bls.n	80192a2 <_vfiprintf_r+0x1a2>
 801920a:	b1b0      	cbz	r0, 801923a <_vfiprintf_r+0x13a>
 801920c:	9207      	str	r2, [sp, #28]
 801920e:	e014      	b.n	801923a <_vfiprintf_r+0x13a>
 8019210:	eba0 0308 	sub.w	r3, r0, r8
 8019214:	fa09 f303 	lsl.w	r3, r9, r3
 8019218:	4313      	orrs	r3, r2
 801921a:	9304      	str	r3, [sp, #16]
 801921c:	46a2      	mov	sl, r4
 801921e:	e7d2      	b.n	80191c6 <_vfiprintf_r+0xc6>
 8019220:	9b03      	ldr	r3, [sp, #12]
 8019222:	1d19      	adds	r1, r3, #4
 8019224:	681b      	ldr	r3, [r3, #0]
 8019226:	9103      	str	r1, [sp, #12]
 8019228:	2b00      	cmp	r3, #0
 801922a:	bfbb      	ittet	lt
 801922c:	425b      	neglt	r3, r3
 801922e:	f042 0202 	orrlt.w	r2, r2, #2
 8019232:	9307      	strge	r3, [sp, #28]
 8019234:	9307      	strlt	r3, [sp, #28]
 8019236:	bfb8      	it	lt
 8019238:	9204      	strlt	r2, [sp, #16]
 801923a:	7823      	ldrb	r3, [r4, #0]
 801923c:	2b2e      	cmp	r3, #46	@ 0x2e
 801923e:	d10a      	bne.n	8019256 <_vfiprintf_r+0x156>
 8019240:	7863      	ldrb	r3, [r4, #1]
 8019242:	2b2a      	cmp	r3, #42	@ 0x2a
 8019244:	d132      	bne.n	80192ac <_vfiprintf_r+0x1ac>
 8019246:	9b03      	ldr	r3, [sp, #12]
 8019248:	1d1a      	adds	r2, r3, #4
 801924a:	681b      	ldr	r3, [r3, #0]
 801924c:	9203      	str	r2, [sp, #12]
 801924e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019252:	3402      	adds	r4, #2
 8019254:	9305      	str	r3, [sp, #20]
 8019256:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801932c <_vfiprintf_r+0x22c>
 801925a:	7821      	ldrb	r1, [r4, #0]
 801925c:	2203      	movs	r2, #3
 801925e:	4650      	mov	r0, sl
 8019260:	f7e6 ffc6 	bl	80001f0 <memchr>
 8019264:	b138      	cbz	r0, 8019276 <_vfiprintf_r+0x176>
 8019266:	9b04      	ldr	r3, [sp, #16]
 8019268:	eba0 000a 	sub.w	r0, r0, sl
 801926c:	2240      	movs	r2, #64	@ 0x40
 801926e:	4082      	lsls	r2, r0
 8019270:	4313      	orrs	r3, r2
 8019272:	3401      	adds	r4, #1
 8019274:	9304      	str	r3, [sp, #16]
 8019276:	f814 1b01 	ldrb.w	r1, [r4], #1
 801927a:	4829      	ldr	r0, [pc, #164]	@ (8019320 <_vfiprintf_r+0x220>)
 801927c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019280:	2206      	movs	r2, #6
 8019282:	f7e6 ffb5 	bl	80001f0 <memchr>
 8019286:	2800      	cmp	r0, #0
 8019288:	d03f      	beq.n	801930a <_vfiprintf_r+0x20a>
 801928a:	4b26      	ldr	r3, [pc, #152]	@ (8019324 <_vfiprintf_r+0x224>)
 801928c:	bb1b      	cbnz	r3, 80192d6 <_vfiprintf_r+0x1d6>
 801928e:	9b03      	ldr	r3, [sp, #12]
 8019290:	3307      	adds	r3, #7
 8019292:	f023 0307 	bic.w	r3, r3, #7
 8019296:	3308      	adds	r3, #8
 8019298:	9303      	str	r3, [sp, #12]
 801929a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801929c:	443b      	add	r3, r7
 801929e:	9309      	str	r3, [sp, #36]	@ 0x24
 80192a0:	e76a      	b.n	8019178 <_vfiprintf_r+0x78>
 80192a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80192a6:	460c      	mov	r4, r1
 80192a8:	2001      	movs	r0, #1
 80192aa:	e7a8      	b.n	80191fe <_vfiprintf_r+0xfe>
 80192ac:	2300      	movs	r3, #0
 80192ae:	3401      	adds	r4, #1
 80192b0:	9305      	str	r3, [sp, #20]
 80192b2:	4619      	mov	r1, r3
 80192b4:	f04f 0c0a 	mov.w	ip, #10
 80192b8:	4620      	mov	r0, r4
 80192ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80192be:	3a30      	subs	r2, #48	@ 0x30
 80192c0:	2a09      	cmp	r2, #9
 80192c2:	d903      	bls.n	80192cc <_vfiprintf_r+0x1cc>
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	d0c6      	beq.n	8019256 <_vfiprintf_r+0x156>
 80192c8:	9105      	str	r1, [sp, #20]
 80192ca:	e7c4      	b.n	8019256 <_vfiprintf_r+0x156>
 80192cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80192d0:	4604      	mov	r4, r0
 80192d2:	2301      	movs	r3, #1
 80192d4:	e7f0      	b.n	80192b8 <_vfiprintf_r+0x1b8>
 80192d6:	ab03      	add	r3, sp, #12
 80192d8:	9300      	str	r3, [sp, #0]
 80192da:	462a      	mov	r2, r5
 80192dc:	4b12      	ldr	r3, [pc, #72]	@ (8019328 <_vfiprintf_r+0x228>)
 80192de:	a904      	add	r1, sp, #16
 80192e0:	4630      	mov	r0, r6
 80192e2:	f3af 8000 	nop.w
 80192e6:	4607      	mov	r7, r0
 80192e8:	1c78      	adds	r0, r7, #1
 80192ea:	d1d6      	bne.n	801929a <_vfiprintf_r+0x19a>
 80192ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80192ee:	07d9      	lsls	r1, r3, #31
 80192f0:	d405      	bmi.n	80192fe <_vfiprintf_r+0x1fe>
 80192f2:	89ab      	ldrh	r3, [r5, #12]
 80192f4:	059a      	lsls	r2, r3, #22
 80192f6:	d402      	bmi.n	80192fe <_vfiprintf_r+0x1fe>
 80192f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80192fa:	f7ff fb45 	bl	8018988 <__retarget_lock_release_recursive>
 80192fe:	89ab      	ldrh	r3, [r5, #12]
 8019300:	065b      	lsls	r3, r3, #25
 8019302:	f53f af1f 	bmi.w	8019144 <_vfiprintf_r+0x44>
 8019306:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019308:	e71e      	b.n	8019148 <_vfiprintf_r+0x48>
 801930a:	ab03      	add	r3, sp, #12
 801930c:	9300      	str	r3, [sp, #0]
 801930e:	462a      	mov	r2, r5
 8019310:	4b05      	ldr	r3, [pc, #20]	@ (8019328 <_vfiprintf_r+0x228>)
 8019312:	a904      	add	r1, sp, #16
 8019314:	4630      	mov	r0, r6
 8019316:	f000 f91b 	bl	8019550 <_printf_i>
 801931a:	e7e4      	b.n	80192e6 <_vfiprintf_r+0x1e6>
 801931c:	0801ab80 	.word	0x0801ab80
 8019320:	0801ab8a 	.word	0x0801ab8a
 8019324:	00000000 	.word	0x00000000
 8019328:	080190db 	.word	0x080190db
 801932c:	0801ab86 	.word	0x0801ab86

08019330 <sbrk_aligned>:
 8019330:	b570      	push	{r4, r5, r6, lr}
 8019332:	4e0f      	ldr	r6, [pc, #60]	@ (8019370 <sbrk_aligned+0x40>)
 8019334:	460c      	mov	r4, r1
 8019336:	6831      	ldr	r1, [r6, #0]
 8019338:	4605      	mov	r5, r0
 801933a:	b911      	cbnz	r1, 8019342 <sbrk_aligned+0x12>
 801933c:	f000 feda 	bl	801a0f4 <_sbrk_r>
 8019340:	6030      	str	r0, [r6, #0]
 8019342:	4621      	mov	r1, r4
 8019344:	4628      	mov	r0, r5
 8019346:	f000 fed5 	bl	801a0f4 <_sbrk_r>
 801934a:	1c43      	adds	r3, r0, #1
 801934c:	d103      	bne.n	8019356 <sbrk_aligned+0x26>
 801934e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8019352:	4620      	mov	r0, r4
 8019354:	bd70      	pop	{r4, r5, r6, pc}
 8019356:	1cc4      	adds	r4, r0, #3
 8019358:	f024 0403 	bic.w	r4, r4, #3
 801935c:	42a0      	cmp	r0, r4
 801935e:	d0f8      	beq.n	8019352 <sbrk_aligned+0x22>
 8019360:	1a21      	subs	r1, r4, r0
 8019362:	4628      	mov	r0, r5
 8019364:	f000 fec6 	bl	801a0f4 <_sbrk_r>
 8019368:	3001      	adds	r0, #1
 801936a:	d1f2      	bne.n	8019352 <sbrk_aligned+0x22>
 801936c:	e7ef      	b.n	801934e <sbrk_aligned+0x1e>
 801936e:	bf00      	nop
 8019370:	20008070 	.word	0x20008070

08019374 <_malloc_r>:
 8019374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019378:	1ccd      	adds	r5, r1, #3
 801937a:	f025 0503 	bic.w	r5, r5, #3
 801937e:	3508      	adds	r5, #8
 8019380:	2d0c      	cmp	r5, #12
 8019382:	bf38      	it	cc
 8019384:	250c      	movcc	r5, #12
 8019386:	2d00      	cmp	r5, #0
 8019388:	4606      	mov	r6, r0
 801938a:	db01      	blt.n	8019390 <_malloc_r+0x1c>
 801938c:	42a9      	cmp	r1, r5
 801938e:	d904      	bls.n	801939a <_malloc_r+0x26>
 8019390:	230c      	movs	r3, #12
 8019392:	6033      	str	r3, [r6, #0]
 8019394:	2000      	movs	r0, #0
 8019396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801939a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019470 <_malloc_r+0xfc>
 801939e:	f000 fc29 	bl	8019bf4 <__malloc_lock>
 80193a2:	f8d8 3000 	ldr.w	r3, [r8]
 80193a6:	461c      	mov	r4, r3
 80193a8:	bb44      	cbnz	r4, 80193fc <_malloc_r+0x88>
 80193aa:	4629      	mov	r1, r5
 80193ac:	4630      	mov	r0, r6
 80193ae:	f7ff ffbf 	bl	8019330 <sbrk_aligned>
 80193b2:	1c43      	adds	r3, r0, #1
 80193b4:	4604      	mov	r4, r0
 80193b6:	d158      	bne.n	801946a <_malloc_r+0xf6>
 80193b8:	f8d8 4000 	ldr.w	r4, [r8]
 80193bc:	4627      	mov	r7, r4
 80193be:	2f00      	cmp	r7, #0
 80193c0:	d143      	bne.n	801944a <_malloc_r+0xd6>
 80193c2:	2c00      	cmp	r4, #0
 80193c4:	d04b      	beq.n	801945e <_malloc_r+0xea>
 80193c6:	6823      	ldr	r3, [r4, #0]
 80193c8:	4639      	mov	r1, r7
 80193ca:	4630      	mov	r0, r6
 80193cc:	eb04 0903 	add.w	r9, r4, r3
 80193d0:	f000 fe90 	bl	801a0f4 <_sbrk_r>
 80193d4:	4581      	cmp	r9, r0
 80193d6:	d142      	bne.n	801945e <_malloc_r+0xea>
 80193d8:	6821      	ldr	r1, [r4, #0]
 80193da:	1a6d      	subs	r5, r5, r1
 80193dc:	4629      	mov	r1, r5
 80193de:	4630      	mov	r0, r6
 80193e0:	f7ff ffa6 	bl	8019330 <sbrk_aligned>
 80193e4:	3001      	adds	r0, #1
 80193e6:	d03a      	beq.n	801945e <_malloc_r+0xea>
 80193e8:	6823      	ldr	r3, [r4, #0]
 80193ea:	442b      	add	r3, r5
 80193ec:	6023      	str	r3, [r4, #0]
 80193ee:	f8d8 3000 	ldr.w	r3, [r8]
 80193f2:	685a      	ldr	r2, [r3, #4]
 80193f4:	bb62      	cbnz	r2, 8019450 <_malloc_r+0xdc>
 80193f6:	f8c8 7000 	str.w	r7, [r8]
 80193fa:	e00f      	b.n	801941c <_malloc_r+0xa8>
 80193fc:	6822      	ldr	r2, [r4, #0]
 80193fe:	1b52      	subs	r2, r2, r5
 8019400:	d420      	bmi.n	8019444 <_malloc_r+0xd0>
 8019402:	2a0b      	cmp	r2, #11
 8019404:	d917      	bls.n	8019436 <_malloc_r+0xc2>
 8019406:	1961      	adds	r1, r4, r5
 8019408:	42a3      	cmp	r3, r4
 801940a:	6025      	str	r5, [r4, #0]
 801940c:	bf18      	it	ne
 801940e:	6059      	strne	r1, [r3, #4]
 8019410:	6863      	ldr	r3, [r4, #4]
 8019412:	bf08      	it	eq
 8019414:	f8c8 1000 	streq.w	r1, [r8]
 8019418:	5162      	str	r2, [r4, r5]
 801941a:	604b      	str	r3, [r1, #4]
 801941c:	4630      	mov	r0, r6
 801941e:	f000 fbef 	bl	8019c00 <__malloc_unlock>
 8019422:	f104 000b 	add.w	r0, r4, #11
 8019426:	1d23      	adds	r3, r4, #4
 8019428:	f020 0007 	bic.w	r0, r0, #7
 801942c:	1ac2      	subs	r2, r0, r3
 801942e:	bf1c      	itt	ne
 8019430:	1a1b      	subne	r3, r3, r0
 8019432:	50a3      	strne	r3, [r4, r2]
 8019434:	e7af      	b.n	8019396 <_malloc_r+0x22>
 8019436:	6862      	ldr	r2, [r4, #4]
 8019438:	42a3      	cmp	r3, r4
 801943a:	bf0c      	ite	eq
 801943c:	f8c8 2000 	streq.w	r2, [r8]
 8019440:	605a      	strne	r2, [r3, #4]
 8019442:	e7eb      	b.n	801941c <_malloc_r+0xa8>
 8019444:	4623      	mov	r3, r4
 8019446:	6864      	ldr	r4, [r4, #4]
 8019448:	e7ae      	b.n	80193a8 <_malloc_r+0x34>
 801944a:	463c      	mov	r4, r7
 801944c:	687f      	ldr	r7, [r7, #4]
 801944e:	e7b6      	b.n	80193be <_malloc_r+0x4a>
 8019450:	461a      	mov	r2, r3
 8019452:	685b      	ldr	r3, [r3, #4]
 8019454:	42a3      	cmp	r3, r4
 8019456:	d1fb      	bne.n	8019450 <_malloc_r+0xdc>
 8019458:	2300      	movs	r3, #0
 801945a:	6053      	str	r3, [r2, #4]
 801945c:	e7de      	b.n	801941c <_malloc_r+0xa8>
 801945e:	230c      	movs	r3, #12
 8019460:	6033      	str	r3, [r6, #0]
 8019462:	4630      	mov	r0, r6
 8019464:	f000 fbcc 	bl	8019c00 <__malloc_unlock>
 8019468:	e794      	b.n	8019394 <_malloc_r+0x20>
 801946a:	6005      	str	r5, [r0, #0]
 801946c:	e7d6      	b.n	801941c <_malloc_r+0xa8>
 801946e:	bf00      	nop
 8019470:	20008074 	.word	0x20008074

08019474 <_printf_common>:
 8019474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019478:	4616      	mov	r6, r2
 801947a:	4698      	mov	r8, r3
 801947c:	688a      	ldr	r2, [r1, #8]
 801947e:	690b      	ldr	r3, [r1, #16]
 8019480:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019484:	4293      	cmp	r3, r2
 8019486:	bfb8      	it	lt
 8019488:	4613      	movlt	r3, r2
 801948a:	6033      	str	r3, [r6, #0]
 801948c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019490:	4607      	mov	r7, r0
 8019492:	460c      	mov	r4, r1
 8019494:	b10a      	cbz	r2, 801949a <_printf_common+0x26>
 8019496:	3301      	adds	r3, #1
 8019498:	6033      	str	r3, [r6, #0]
 801949a:	6823      	ldr	r3, [r4, #0]
 801949c:	0699      	lsls	r1, r3, #26
 801949e:	bf42      	ittt	mi
 80194a0:	6833      	ldrmi	r3, [r6, #0]
 80194a2:	3302      	addmi	r3, #2
 80194a4:	6033      	strmi	r3, [r6, #0]
 80194a6:	6825      	ldr	r5, [r4, #0]
 80194a8:	f015 0506 	ands.w	r5, r5, #6
 80194ac:	d106      	bne.n	80194bc <_printf_common+0x48>
 80194ae:	f104 0a19 	add.w	sl, r4, #25
 80194b2:	68e3      	ldr	r3, [r4, #12]
 80194b4:	6832      	ldr	r2, [r6, #0]
 80194b6:	1a9b      	subs	r3, r3, r2
 80194b8:	42ab      	cmp	r3, r5
 80194ba:	dc26      	bgt.n	801950a <_printf_common+0x96>
 80194bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80194c0:	6822      	ldr	r2, [r4, #0]
 80194c2:	3b00      	subs	r3, #0
 80194c4:	bf18      	it	ne
 80194c6:	2301      	movne	r3, #1
 80194c8:	0692      	lsls	r2, r2, #26
 80194ca:	d42b      	bmi.n	8019524 <_printf_common+0xb0>
 80194cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80194d0:	4641      	mov	r1, r8
 80194d2:	4638      	mov	r0, r7
 80194d4:	47c8      	blx	r9
 80194d6:	3001      	adds	r0, #1
 80194d8:	d01e      	beq.n	8019518 <_printf_common+0xa4>
 80194da:	6823      	ldr	r3, [r4, #0]
 80194dc:	6922      	ldr	r2, [r4, #16]
 80194de:	f003 0306 	and.w	r3, r3, #6
 80194e2:	2b04      	cmp	r3, #4
 80194e4:	bf02      	ittt	eq
 80194e6:	68e5      	ldreq	r5, [r4, #12]
 80194e8:	6833      	ldreq	r3, [r6, #0]
 80194ea:	1aed      	subeq	r5, r5, r3
 80194ec:	68a3      	ldr	r3, [r4, #8]
 80194ee:	bf0c      	ite	eq
 80194f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80194f4:	2500      	movne	r5, #0
 80194f6:	4293      	cmp	r3, r2
 80194f8:	bfc4      	itt	gt
 80194fa:	1a9b      	subgt	r3, r3, r2
 80194fc:	18ed      	addgt	r5, r5, r3
 80194fe:	2600      	movs	r6, #0
 8019500:	341a      	adds	r4, #26
 8019502:	42b5      	cmp	r5, r6
 8019504:	d11a      	bne.n	801953c <_printf_common+0xc8>
 8019506:	2000      	movs	r0, #0
 8019508:	e008      	b.n	801951c <_printf_common+0xa8>
 801950a:	2301      	movs	r3, #1
 801950c:	4652      	mov	r2, sl
 801950e:	4641      	mov	r1, r8
 8019510:	4638      	mov	r0, r7
 8019512:	47c8      	blx	r9
 8019514:	3001      	adds	r0, #1
 8019516:	d103      	bne.n	8019520 <_printf_common+0xac>
 8019518:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801951c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019520:	3501      	adds	r5, #1
 8019522:	e7c6      	b.n	80194b2 <_printf_common+0x3e>
 8019524:	18e1      	adds	r1, r4, r3
 8019526:	1c5a      	adds	r2, r3, #1
 8019528:	2030      	movs	r0, #48	@ 0x30
 801952a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801952e:	4422      	add	r2, r4
 8019530:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019534:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019538:	3302      	adds	r3, #2
 801953a:	e7c7      	b.n	80194cc <_printf_common+0x58>
 801953c:	2301      	movs	r3, #1
 801953e:	4622      	mov	r2, r4
 8019540:	4641      	mov	r1, r8
 8019542:	4638      	mov	r0, r7
 8019544:	47c8      	blx	r9
 8019546:	3001      	adds	r0, #1
 8019548:	d0e6      	beq.n	8019518 <_printf_common+0xa4>
 801954a:	3601      	adds	r6, #1
 801954c:	e7d9      	b.n	8019502 <_printf_common+0x8e>
	...

08019550 <_printf_i>:
 8019550:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019554:	7e0f      	ldrb	r7, [r1, #24]
 8019556:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019558:	2f78      	cmp	r7, #120	@ 0x78
 801955a:	4691      	mov	r9, r2
 801955c:	4680      	mov	r8, r0
 801955e:	460c      	mov	r4, r1
 8019560:	469a      	mov	sl, r3
 8019562:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019566:	d807      	bhi.n	8019578 <_printf_i+0x28>
 8019568:	2f62      	cmp	r7, #98	@ 0x62
 801956a:	d80a      	bhi.n	8019582 <_printf_i+0x32>
 801956c:	2f00      	cmp	r7, #0
 801956e:	f000 80d1 	beq.w	8019714 <_printf_i+0x1c4>
 8019572:	2f58      	cmp	r7, #88	@ 0x58
 8019574:	f000 80b8 	beq.w	80196e8 <_printf_i+0x198>
 8019578:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801957c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019580:	e03a      	b.n	80195f8 <_printf_i+0xa8>
 8019582:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019586:	2b15      	cmp	r3, #21
 8019588:	d8f6      	bhi.n	8019578 <_printf_i+0x28>
 801958a:	a101      	add	r1, pc, #4	@ (adr r1, 8019590 <_printf_i+0x40>)
 801958c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019590:	080195e9 	.word	0x080195e9
 8019594:	080195fd 	.word	0x080195fd
 8019598:	08019579 	.word	0x08019579
 801959c:	08019579 	.word	0x08019579
 80195a0:	08019579 	.word	0x08019579
 80195a4:	08019579 	.word	0x08019579
 80195a8:	080195fd 	.word	0x080195fd
 80195ac:	08019579 	.word	0x08019579
 80195b0:	08019579 	.word	0x08019579
 80195b4:	08019579 	.word	0x08019579
 80195b8:	08019579 	.word	0x08019579
 80195bc:	080196fb 	.word	0x080196fb
 80195c0:	08019627 	.word	0x08019627
 80195c4:	080196b5 	.word	0x080196b5
 80195c8:	08019579 	.word	0x08019579
 80195cc:	08019579 	.word	0x08019579
 80195d0:	0801971d 	.word	0x0801971d
 80195d4:	08019579 	.word	0x08019579
 80195d8:	08019627 	.word	0x08019627
 80195dc:	08019579 	.word	0x08019579
 80195e0:	08019579 	.word	0x08019579
 80195e4:	080196bd 	.word	0x080196bd
 80195e8:	6833      	ldr	r3, [r6, #0]
 80195ea:	1d1a      	adds	r2, r3, #4
 80195ec:	681b      	ldr	r3, [r3, #0]
 80195ee:	6032      	str	r2, [r6, #0]
 80195f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80195f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80195f8:	2301      	movs	r3, #1
 80195fa:	e09c      	b.n	8019736 <_printf_i+0x1e6>
 80195fc:	6833      	ldr	r3, [r6, #0]
 80195fe:	6820      	ldr	r0, [r4, #0]
 8019600:	1d19      	adds	r1, r3, #4
 8019602:	6031      	str	r1, [r6, #0]
 8019604:	0606      	lsls	r6, r0, #24
 8019606:	d501      	bpl.n	801960c <_printf_i+0xbc>
 8019608:	681d      	ldr	r5, [r3, #0]
 801960a:	e003      	b.n	8019614 <_printf_i+0xc4>
 801960c:	0645      	lsls	r5, r0, #25
 801960e:	d5fb      	bpl.n	8019608 <_printf_i+0xb8>
 8019610:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019614:	2d00      	cmp	r5, #0
 8019616:	da03      	bge.n	8019620 <_printf_i+0xd0>
 8019618:	232d      	movs	r3, #45	@ 0x2d
 801961a:	426d      	negs	r5, r5
 801961c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019620:	4858      	ldr	r0, [pc, #352]	@ (8019784 <_printf_i+0x234>)
 8019622:	230a      	movs	r3, #10
 8019624:	e011      	b.n	801964a <_printf_i+0xfa>
 8019626:	6821      	ldr	r1, [r4, #0]
 8019628:	6833      	ldr	r3, [r6, #0]
 801962a:	0608      	lsls	r0, r1, #24
 801962c:	f853 5b04 	ldr.w	r5, [r3], #4
 8019630:	d402      	bmi.n	8019638 <_printf_i+0xe8>
 8019632:	0649      	lsls	r1, r1, #25
 8019634:	bf48      	it	mi
 8019636:	b2ad      	uxthmi	r5, r5
 8019638:	2f6f      	cmp	r7, #111	@ 0x6f
 801963a:	4852      	ldr	r0, [pc, #328]	@ (8019784 <_printf_i+0x234>)
 801963c:	6033      	str	r3, [r6, #0]
 801963e:	bf14      	ite	ne
 8019640:	230a      	movne	r3, #10
 8019642:	2308      	moveq	r3, #8
 8019644:	2100      	movs	r1, #0
 8019646:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801964a:	6866      	ldr	r6, [r4, #4]
 801964c:	60a6      	str	r6, [r4, #8]
 801964e:	2e00      	cmp	r6, #0
 8019650:	db05      	blt.n	801965e <_printf_i+0x10e>
 8019652:	6821      	ldr	r1, [r4, #0]
 8019654:	432e      	orrs	r6, r5
 8019656:	f021 0104 	bic.w	r1, r1, #4
 801965a:	6021      	str	r1, [r4, #0]
 801965c:	d04b      	beq.n	80196f6 <_printf_i+0x1a6>
 801965e:	4616      	mov	r6, r2
 8019660:	fbb5 f1f3 	udiv	r1, r5, r3
 8019664:	fb03 5711 	mls	r7, r3, r1, r5
 8019668:	5dc7      	ldrb	r7, [r0, r7]
 801966a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801966e:	462f      	mov	r7, r5
 8019670:	42bb      	cmp	r3, r7
 8019672:	460d      	mov	r5, r1
 8019674:	d9f4      	bls.n	8019660 <_printf_i+0x110>
 8019676:	2b08      	cmp	r3, #8
 8019678:	d10b      	bne.n	8019692 <_printf_i+0x142>
 801967a:	6823      	ldr	r3, [r4, #0]
 801967c:	07df      	lsls	r7, r3, #31
 801967e:	d508      	bpl.n	8019692 <_printf_i+0x142>
 8019680:	6923      	ldr	r3, [r4, #16]
 8019682:	6861      	ldr	r1, [r4, #4]
 8019684:	4299      	cmp	r1, r3
 8019686:	bfde      	ittt	le
 8019688:	2330      	movle	r3, #48	@ 0x30
 801968a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801968e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8019692:	1b92      	subs	r2, r2, r6
 8019694:	6122      	str	r2, [r4, #16]
 8019696:	f8cd a000 	str.w	sl, [sp]
 801969a:	464b      	mov	r3, r9
 801969c:	aa03      	add	r2, sp, #12
 801969e:	4621      	mov	r1, r4
 80196a0:	4640      	mov	r0, r8
 80196a2:	f7ff fee7 	bl	8019474 <_printf_common>
 80196a6:	3001      	adds	r0, #1
 80196a8:	d14a      	bne.n	8019740 <_printf_i+0x1f0>
 80196aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80196ae:	b004      	add	sp, #16
 80196b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196b4:	6823      	ldr	r3, [r4, #0]
 80196b6:	f043 0320 	orr.w	r3, r3, #32
 80196ba:	6023      	str	r3, [r4, #0]
 80196bc:	4832      	ldr	r0, [pc, #200]	@ (8019788 <_printf_i+0x238>)
 80196be:	2778      	movs	r7, #120	@ 0x78
 80196c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80196c4:	6823      	ldr	r3, [r4, #0]
 80196c6:	6831      	ldr	r1, [r6, #0]
 80196c8:	061f      	lsls	r7, r3, #24
 80196ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80196ce:	d402      	bmi.n	80196d6 <_printf_i+0x186>
 80196d0:	065f      	lsls	r7, r3, #25
 80196d2:	bf48      	it	mi
 80196d4:	b2ad      	uxthmi	r5, r5
 80196d6:	6031      	str	r1, [r6, #0]
 80196d8:	07d9      	lsls	r1, r3, #31
 80196da:	bf44      	itt	mi
 80196dc:	f043 0320 	orrmi.w	r3, r3, #32
 80196e0:	6023      	strmi	r3, [r4, #0]
 80196e2:	b11d      	cbz	r5, 80196ec <_printf_i+0x19c>
 80196e4:	2310      	movs	r3, #16
 80196e6:	e7ad      	b.n	8019644 <_printf_i+0xf4>
 80196e8:	4826      	ldr	r0, [pc, #152]	@ (8019784 <_printf_i+0x234>)
 80196ea:	e7e9      	b.n	80196c0 <_printf_i+0x170>
 80196ec:	6823      	ldr	r3, [r4, #0]
 80196ee:	f023 0320 	bic.w	r3, r3, #32
 80196f2:	6023      	str	r3, [r4, #0]
 80196f4:	e7f6      	b.n	80196e4 <_printf_i+0x194>
 80196f6:	4616      	mov	r6, r2
 80196f8:	e7bd      	b.n	8019676 <_printf_i+0x126>
 80196fa:	6833      	ldr	r3, [r6, #0]
 80196fc:	6825      	ldr	r5, [r4, #0]
 80196fe:	6961      	ldr	r1, [r4, #20]
 8019700:	1d18      	adds	r0, r3, #4
 8019702:	6030      	str	r0, [r6, #0]
 8019704:	062e      	lsls	r6, r5, #24
 8019706:	681b      	ldr	r3, [r3, #0]
 8019708:	d501      	bpl.n	801970e <_printf_i+0x1be>
 801970a:	6019      	str	r1, [r3, #0]
 801970c:	e002      	b.n	8019714 <_printf_i+0x1c4>
 801970e:	0668      	lsls	r0, r5, #25
 8019710:	d5fb      	bpl.n	801970a <_printf_i+0x1ba>
 8019712:	8019      	strh	r1, [r3, #0]
 8019714:	2300      	movs	r3, #0
 8019716:	6123      	str	r3, [r4, #16]
 8019718:	4616      	mov	r6, r2
 801971a:	e7bc      	b.n	8019696 <_printf_i+0x146>
 801971c:	6833      	ldr	r3, [r6, #0]
 801971e:	1d1a      	adds	r2, r3, #4
 8019720:	6032      	str	r2, [r6, #0]
 8019722:	681e      	ldr	r6, [r3, #0]
 8019724:	6862      	ldr	r2, [r4, #4]
 8019726:	2100      	movs	r1, #0
 8019728:	4630      	mov	r0, r6
 801972a:	f7e6 fd61 	bl	80001f0 <memchr>
 801972e:	b108      	cbz	r0, 8019734 <_printf_i+0x1e4>
 8019730:	1b80      	subs	r0, r0, r6
 8019732:	6060      	str	r0, [r4, #4]
 8019734:	6863      	ldr	r3, [r4, #4]
 8019736:	6123      	str	r3, [r4, #16]
 8019738:	2300      	movs	r3, #0
 801973a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801973e:	e7aa      	b.n	8019696 <_printf_i+0x146>
 8019740:	6923      	ldr	r3, [r4, #16]
 8019742:	4632      	mov	r2, r6
 8019744:	4649      	mov	r1, r9
 8019746:	4640      	mov	r0, r8
 8019748:	47d0      	blx	sl
 801974a:	3001      	adds	r0, #1
 801974c:	d0ad      	beq.n	80196aa <_printf_i+0x15a>
 801974e:	6823      	ldr	r3, [r4, #0]
 8019750:	079b      	lsls	r3, r3, #30
 8019752:	d413      	bmi.n	801977c <_printf_i+0x22c>
 8019754:	68e0      	ldr	r0, [r4, #12]
 8019756:	9b03      	ldr	r3, [sp, #12]
 8019758:	4298      	cmp	r0, r3
 801975a:	bfb8      	it	lt
 801975c:	4618      	movlt	r0, r3
 801975e:	e7a6      	b.n	80196ae <_printf_i+0x15e>
 8019760:	2301      	movs	r3, #1
 8019762:	4632      	mov	r2, r6
 8019764:	4649      	mov	r1, r9
 8019766:	4640      	mov	r0, r8
 8019768:	47d0      	blx	sl
 801976a:	3001      	adds	r0, #1
 801976c:	d09d      	beq.n	80196aa <_printf_i+0x15a>
 801976e:	3501      	adds	r5, #1
 8019770:	68e3      	ldr	r3, [r4, #12]
 8019772:	9903      	ldr	r1, [sp, #12]
 8019774:	1a5b      	subs	r3, r3, r1
 8019776:	42ab      	cmp	r3, r5
 8019778:	dcf2      	bgt.n	8019760 <_printf_i+0x210>
 801977a:	e7eb      	b.n	8019754 <_printf_i+0x204>
 801977c:	2500      	movs	r5, #0
 801977e:	f104 0619 	add.w	r6, r4, #25
 8019782:	e7f5      	b.n	8019770 <_printf_i+0x220>
 8019784:	0801ab91 	.word	0x0801ab91
 8019788:	0801aba2 	.word	0x0801aba2

0801978c <_scanf_chars>:
 801978c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019790:	4615      	mov	r5, r2
 8019792:	688a      	ldr	r2, [r1, #8]
 8019794:	4680      	mov	r8, r0
 8019796:	460c      	mov	r4, r1
 8019798:	b932      	cbnz	r2, 80197a8 <_scanf_chars+0x1c>
 801979a:	698a      	ldr	r2, [r1, #24]
 801979c:	2a00      	cmp	r2, #0
 801979e:	bf14      	ite	ne
 80197a0:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 80197a4:	2201      	moveq	r2, #1
 80197a6:	608a      	str	r2, [r1, #8]
 80197a8:	6822      	ldr	r2, [r4, #0]
 80197aa:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801983c <_scanf_chars+0xb0>
 80197ae:	06d1      	lsls	r1, r2, #27
 80197b0:	bf5f      	itttt	pl
 80197b2:	681a      	ldrpl	r2, [r3, #0]
 80197b4:	1d11      	addpl	r1, r2, #4
 80197b6:	6019      	strpl	r1, [r3, #0]
 80197b8:	6816      	ldrpl	r6, [r2, #0]
 80197ba:	2700      	movs	r7, #0
 80197bc:	69a0      	ldr	r0, [r4, #24]
 80197be:	b188      	cbz	r0, 80197e4 <_scanf_chars+0x58>
 80197c0:	2801      	cmp	r0, #1
 80197c2:	d107      	bne.n	80197d4 <_scanf_chars+0x48>
 80197c4:	682b      	ldr	r3, [r5, #0]
 80197c6:	781a      	ldrb	r2, [r3, #0]
 80197c8:	6963      	ldr	r3, [r4, #20]
 80197ca:	5c9b      	ldrb	r3, [r3, r2]
 80197cc:	b953      	cbnz	r3, 80197e4 <_scanf_chars+0x58>
 80197ce:	2f00      	cmp	r7, #0
 80197d0:	d031      	beq.n	8019836 <_scanf_chars+0xaa>
 80197d2:	e022      	b.n	801981a <_scanf_chars+0x8e>
 80197d4:	2802      	cmp	r0, #2
 80197d6:	d120      	bne.n	801981a <_scanf_chars+0x8e>
 80197d8:	682b      	ldr	r3, [r5, #0]
 80197da:	781b      	ldrb	r3, [r3, #0]
 80197dc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80197e0:	071b      	lsls	r3, r3, #28
 80197e2:	d41a      	bmi.n	801981a <_scanf_chars+0x8e>
 80197e4:	6823      	ldr	r3, [r4, #0]
 80197e6:	06da      	lsls	r2, r3, #27
 80197e8:	bf5e      	ittt	pl
 80197ea:	682b      	ldrpl	r3, [r5, #0]
 80197ec:	781b      	ldrbpl	r3, [r3, #0]
 80197ee:	f806 3b01 	strbpl.w	r3, [r6], #1
 80197f2:	682a      	ldr	r2, [r5, #0]
 80197f4:	686b      	ldr	r3, [r5, #4]
 80197f6:	3201      	adds	r2, #1
 80197f8:	602a      	str	r2, [r5, #0]
 80197fa:	68a2      	ldr	r2, [r4, #8]
 80197fc:	3b01      	subs	r3, #1
 80197fe:	3a01      	subs	r2, #1
 8019800:	606b      	str	r3, [r5, #4]
 8019802:	3701      	adds	r7, #1
 8019804:	60a2      	str	r2, [r4, #8]
 8019806:	b142      	cbz	r2, 801981a <_scanf_chars+0x8e>
 8019808:	2b00      	cmp	r3, #0
 801980a:	dcd7      	bgt.n	80197bc <_scanf_chars+0x30>
 801980c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019810:	4629      	mov	r1, r5
 8019812:	4640      	mov	r0, r8
 8019814:	4798      	blx	r3
 8019816:	2800      	cmp	r0, #0
 8019818:	d0d0      	beq.n	80197bc <_scanf_chars+0x30>
 801981a:	6823      	ldr	r3, [r4, #0]
 801981c:	f013 0310 	ands.w	r3, r3, #16
 8019820:	d105      	bne.n	801982e <_scanf_chars+0xa2>
 8019822:	68e2      	ldr	r2, [r4, #12]
 8019824:	3201      	adds	r2, #1
 8019826:	60e2      	str	r2, [r4, #12]
 8019828:	69a2      	ldr	r2, [r4, #24]
 801982a:	b102      	cbz	r2, 801982e <_scanf_chars+0xa2>
 801982c:	7033      	strb	r3, [r6, #0]
 801982e:	6923      	ldr	r3, [r4, #16]
 8019830:	443b      	add	r3, r7
 8019832:	6123      	str	r3, [r4, #16]
 8019834:	2000      	movs	r0, #0
 8019836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801983a:	bf00      	nop
 801983c:	0801abcf 	.word	0x0801abcf

08019840 <_scanf_i>:
 8019840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019844:	4698      	mov	r8, r3
 8019846:	4b74      	ldr	r3, [pc, #464]	@ (8019a18 <_scanf_i+0x1d8>)
 8019848:	460c      	mov	r4, r1
 801984a:	4682      	mov	sl, r0
 801984c:	4616      	mov	r6, r2
 801984e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8019852:	b087      	sub	sp, #28
 8019854:	ab03      	add	r3, sp, #12
 8019856:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801985a:	4b70      	ldr	r3, [pc, #448]	@ (8019a1c <_scanf_i+0x1dc>)
 801985c:	69a1      	ldr	r1, [r4, #24]
 801985e:	4a70      	ldr	r2, [pc, #448]	@ (8019a20 <_scanf_i+0x1e0>)
 8019860:	2903      	cmp	r1, #3
 8019862:	bf08      	it	eq
 8019864:	461a      	moveq	r2, r3
 8019866:	68a3      	ldr	r3, [r4, #8]
 8019868:	9201      	str	r2, [sp, #4]
 801986a:	1e5a      	subs	r2, r3, #1
 801986c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8019870:	bf88      	it	hi
 8019872:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8019876:	4627      	mov	r7, r4
 8019878:	bf82      	ittt	hi
 801987a:	eb03 0905 	addhi.w	r9, r3, r5
 801987e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8019882:	60a3      	strhi	r3, [r4, #8]
 8019884:	f857 3b1c 	ldr.w	r3, [r7], #28
 8019888:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801988c:	bf98      	it	ls
 801988e:	f04f 0900 	movls.w	r9, #0
 8019892:	6023      	str	r3, [r4, #0]
 8019894:	463d      	mov	r5, r7
 8019896:	f04f 0b00 	mov.w	fp, #0
 801989a:	6831      	ldr	r1, [r6, #0]
 801989c:	ab03      	add	r3, sp, #12
 801989e:	7809      	ldrb	r1, [r1, #0]
 80198a0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80198a4:	2202      	movs	r2, #2
 80198a6:	f7e6 fca3 	bl	80001f0 <memchr>
 80198aa:	b328      	cbz	r0, 80198f8 <_scanf_i+0xb8>
 80198ac:	f1bb 0f01 	cmp.w	fp, #1
 80198b0:	d159      	bne.n	8019966 <_scanf_i+0x126>
 80198b2:	6862      	ldr	r2, [r4, #4]
 80198b4:	b92a      	cbnz	r2, 80198c2 <_scanf_i+0x82>
 80198b6:	6822      	ldr	r2, [r4, #0]
 80198b8:	2108      	movs	r1, #8
 80198ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80198be:	6061      	str	r1, [r4, #4]
 80198c0:	6022      	str	r2, [r4, #0]
 80198c2:	6822      	ldr	r2, [r4, #0]
 80198c4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80198c8:	6022      	str	r2, [r4, #0]
 80198ca:	68a2      	ldr	r2, [r4, #8]
 80198cc:	1e51      	subs	r1, r2, #1
 80198ce:	60a1      	str	r1, [r4, #8]
 80198d0:	b192      	cbz	r2, 80198f8 <_scanf_i+0xb8>
 80198d2:	6832      	ldr	r2, [r6, #0]
 80198d4:	1c51      	adds	r1, r2, #1
 80198d6:	6031      	str	r1, [r6, #0]
 80198d8:	7812      	ldrb	r2, [r2, #0]
 80198da:	f805 2b01 	strb.w	r2, [r5], #1
 80198de:	6872      	ldr	r2, [r6, #4]
 80198e0:	3a01      	subs	r2, #1
 80198e2:	2a00      	cmp	r2, #0
 80198e4:	6072      	str	r2, [r6, #4]
 80198e6:	dc07      	bgt.n	80198f8 <_scanf_i+0xb8>
 80198e8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80198ec:	4631      	mov	r1, r6
 80198ee:	4650      	mov	r0, sl
 80198f0:	4790      	blx	r2
 80198f2:	2800      	cmp	r0, #0
 80198f4:	f040 8085 	bne.w	8019a02 <_scanf_i+0x1c2>
 80198f8:	f10b 0b01 	add.w	fp, fp, #1
 80198fc:	f1bb 0f03 	cmp.w	fp, #3
 8019900:	d1cb      	bne.n	801989a <_scanf_i+0x5a>
 8019902:	6863      	ldr	r3, [r4, #4]
 8019904:	b90b      	cbnz	r3, 801990a <_scanf_i+0xca>
 8019906:	230a      	movs	r3, #10
 8019908:	6063      	str	r3, [r4, #4]
 801990a:	6863      	ldr	r3, [r4, #4]
 801990c:	4945      	ldr	r1, [pc, #276]	@ (8019a24 <_scanf_i+0x1e4>)
 801990e:	6960      	ldr	r0, [r4, #20]
 8019910:	1ac9      	subs	r1, r1, r3
 8019912:	f000 f889 	bl	8019a28 <__sccl>
 8019916:	f04f 0b00 	mov.w	fp, #0
 801991a:	68a3      	ldr	r3, [r4, #8]
 801991c:	6822      	ldr	r2, [r4, #0]
 801991e:	2b00      	cmp	r3, #0
 8019920:	d03d      	beq.n	801999e <_scanf_i+0x15e>
 8019922:	6831      	ldr	r1, [r6, #0]
 8019924:	6960      	ldr	r0, [r4, #20]
 8019926:	f891 c000 	ldrb.w	ip, [r1]
 801992a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801992e:	2800      	cmp	r0, #0
 8019930:	d035      	beq.n	801999e <_scanf_i+0x15e>
 8019932:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8019936:	d124      	bne.n	8019982 <_scanf_i+0x142>
 8019938:	0510      	lsls	r0, r2, #20
 801993a:	d522      	bpl.n	8019982 <_scanf_i+0x142>
 801993c:	f10b 0b01 	add.w	fp, fp, #1
 8019940:	f1b9 0f00 	cmp.w	r9, #0
 8019944:	d003      	beq.n	801994e <_scanf_i+0x10e>
 8019946:	3301      	adds	r3, #1
 8019948:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 801994c:	60a3      	str	r3, [r4, #8]
 801994e:	6873      	ldr	r3, [r6, #4]
 8019950:	3b01      	subs	r3, #1
 8019952:	2b00      	cmp	r3, #0
 8019954:	6073      	str	r3, [r6, #4]
 8019956:	dd1b      	ble.n	8019990 <_scanf_i+0x150>
 8019958:	6833      	ldr	r3, [r6, #0]
 801995a:	3301      	adds	r3, #1
 801995c:	6033      	str	r3, [r6, #0]
 801995e:	68a3      	ldr	r3, [r4, #8]
 8019960:	3b01      	subs	r3, #1
 8019962:	60a3      	str	r3, [r4, #8]
 8019964:	e7d9      	b.n	801991a <_scanf_i+0xda>
 8019966:	f1bb 0f02 	cmp.w	fp, #2
 801996a:	d1ae      	bne.n	80198ca <_scanf_i+0x8a>
 801996c:	6822      	ldr	r2, [r4, #0]
 801996e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8019972:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8019976:	d1c4      	bne.n	8019902 <_scanf_i+0xc2>
 8019978:	2110      	movs	r1, #16
 801997a:	6061      	str	r1, [r4, #4]
 801997c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8019980:	e7a2      	b.n	80198c8 <_scanf_i+0x88>
 8019982:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8019986:	6022      	str	r2, [r4, #0]
 8019988:	780b      	ldrb	r3, [r1, #0]
 801998a:	f805 3b01 	strb.w	r3, [r5], #1
 801998e:	e7de      	b.n	801994e <_scanf_i+0x10e>
 8019990:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019994:	4631      	mov	r1, r6
 8019996:	4650      	mov	r0, sl
 8019998:	4798      	blx	r3
 801999a:	2800      	cmp	r0, #0
 801999c:	d0df      	beq.n	801995e <_scanf_i+0x11e>
 801999e:	6823      	ldr	r3, [r4, #0]
 80199a0:	05d9      	lsls	r1, r3, #23
 80199a2:	d50d      	bpl.n	80199c0 <_scanf_i+0x180>
 80199a4:	42bd      	cmp	r5, r7
 80199a6:	d909      	bls.n	80199bc <_scanf_i+0x17c>
 80199a8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80199ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80199b0:	4632      	mov	r2, r6
 80199b2:	4650      	mov	r0, sl
 80199b4:	4798      	blx	r3
 80199b6:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 80199ba:	464d      	mov	r5, r9
 80199bc:	42bd      	cmp	r5, r7
 80199be:	d028      	beq.n	8019a12 <_scanf_i+0x1d2>
 80199c0:	6822      	ldr	r2, [r4, #0]
 80199c2:	f012 0210 	ands.w	r2, r2, #16
 80199c6:	d113      	bne.n	80199f0 <_scanf_i+0x1b0>
 80199c8:	702a      	strb	r2, [r5, #0]
 80199ca:	6863      	ldr	r3, [r4, #4]
 80199cc:	9e01      	ldr	r6, [sp, #4]
 80199ce:	4639      	mov	r1, r7
 80199d0:	4650      	mov	r0, sl
 80199d2:	47b0      	blx	r6
 80199d4:	f8d8 3000 	ldr.w	r3, [r8]
 80199d8:	6821      	ldr	r1, [r4, #0]
 80199da:	1d1a      	adds	r2, r3, #4
 80199dc:	f8c8 2000 	str.w	r2, [r8]
 80199e0:	f011 0f20 	tst.w	r1, #32
 80199e4:	681b      	ldr	r3, [r3, #0]
 80199e6:	d00f      	beq.n	8019a08 <_scanf_i+0x1c8>
 80199e8:	6018      	str	r0, [r3, #0]
 80199ea:	68e3      	ldr	r3, [r4, #12]
 80199ec:	3301      	adds	r3, #1
 80199ee:	60e3      	str	r3, [r4, #12]
 80199f0:	6923      	ldr	r3, [r4, #16]
 80199f2:	1bed      	subs	r5, r5, r7
 80199f4:	445d      	add	r5, fp
 80199f6:	442b      	add	r3, r5
 80199f8:	6123      	str	r3, [r4, #16]
 80199fa:	2000      	movs	r0, #0
 80199fc:	b007      	add	sp, #28
 80199fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a02:	f04f 0b00 	mov.w	fp, #0
 8019a06:	e7ca      	b.n	801999e <_scanf_i+0x15e>
 8019a08:	07ca      	lsls	r2, r1, #31
 8019a0a:	bf4c      	ite	mi
 8019a0c:	8018      	strhmi	r0, [r3, #0]
 8019a0e:	6018      	strpl	r0, [r3, #0]
 8019a10:	e7eb      	b.n	80199ea <_scanf_i+0x1aa>
 8019a12:	2001      	movs	r0, #1
 8019a14:	e7f2      	b.n	80199fc <_scanf_i+0x1bc>
 8019a16:	bf00      	nop
 8019a18:	0801a634 	.word	0x0801a634
 8019a1c:	08019e4d 	.word	0x08019e4d
 8019a20:	08019f2d 	.word	0x08019f2d
 8019a24:	0801abc3 	.word	0x0801abc3

08019a28 <__sccl>:
 8019a28:	b570      	push	{r4, r5, r6, lr}
 8019a2a:	780b      	ldrb	r3, [r1, #0]
 8019a2c:	4604      	mov	r4, r0
 8019a2e:	2b5e      	cmp	r3, #94	@ 0x5e
 8019a30:	bf0b      	itete	eq
 8019a32:	784b      	ldrbeq	r3, [r1, #1]
 8019a34:	1c4a      	addne	r2, r1, #1
 8019a36:	1c8a      	addeq	r2, r1, #2
 8019a38:	2100      	movne	r1, #0
 8019a3a:	bf08      	it	eq
 8019a3c:	2101      	moveq	r1, #1
 8019a3e:	3801      	subs	r0, #1
 8019a40:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8019a44:	f800 1f01 	strb.w	r1, [r0, #1]!
 8019a48:	42a8      	cmp	r0, r5
 8019a4a:	d1fb      	bne.n	8019a44 <__sccl+0x1c>
 8019a4c:	b90b      	cbnz	r3, 8019a52 <__sccl+0x2a>
 8019a4e:	1e50      	subs	r0, r2, #1
 8019a50:	bd70      	pop	{r4, r5, r6, pc}
 8019a52:	f081 0101 	eor.w	r1, r1, #1
 8019a56:	54e1      	strb	r1, [r4, r3]
 8019a58:	4610      	mov	r0, r2
 8019a5a:	4602      	mov	r2, r0
 8019a5c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8019a60:	2d2d      	cmp	r5, #45	@ 0x2d
 8019a62:	d005      	beq.n	8019a70 <__sccl+0x48>
 8019a64:	2d5d      	cmp	r5, #93	@ 0x5d
 8019a66:	d016      	beq.n	8019a96 <__sccl+0x6e>
 8019a68:	2d00      	cmp	r5, #0
 8019a6a:	d0f1      	beq.n	8019a50 <__sccl+0x28>
 8019a6c:	462b      	mov	r3, r5
 8019a6e:	e7f2      	b.n	8019a56 <__sccl+0x2e>
 8019a70:	7846      	ldrb	r6, [r0, #1]
 8019a72:	2e5d      	cmp	r6, #93	@ 0x5d
 8019a74:	d0fa      	beq.n	8019a6c <__sccl+0x44>
 8019a76:	42b3      	cmp	r3, r6
 8019a78:	dcf8      	bgt.n	8019a6c <__sccl+0x44>
 8019a7a:	3002      	adds	r0, #2
 8019a7c:	461a      	mov	r2, r3
 8019a7e:	3201      	adds	r2, #1
 8019a80:	4296      	cmp	r6, r2
 8019a82:	54a1      	strb	r1, [r4, r2]
 8019a84:	dcfb      	bgt.n	8019a7e <__sccl+0x56>
 8019a86:	1af2      	subs	r2, r6, r3
 8019a88:	3a01      	subs	r2, #1
 8019a8a:	1c5d      	adds	r5, r3, #1
 8019a8c:	42b3      	cmp	r3, r6
 8019a8e:	bfa8      	it	ge
 8019a90:	2200      	movge	r2, #0
 8019a92:	18ab      	adds	r3, r5, r2
 8019a94:	e7e1      	b.n	8019a5a <__sccl+0x32>
 8019a96:	4610      	mov	r0, r2
 8019a98:	e7da      	b.n	8019a50 <__sccl+0x28>
	...

08019a9c <__sflush_r>:
 8019a9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019aa4:	0716      	lsls	r6, r2, #28
 8019aa6:	4605      	mov	r5, r0
 8019aa8:	460c      	mov	r4, r1
 8019aaa:	d454      	bmi.n	8019b56 <__sflush_r+0xba>
 8019aac:	684b      	ldr	r3, [r1, #4]
 8019aae:	2b00      	cmp	r3, #0
 8019ab0:	dc02      	bgt.n	8019ab8 <__sflush_r+0x1c>
 8019ab2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019ab4:	2b00      	cmp	r3, #0
 8019ab6:	dd48      	ble.n	8019b4a <__sflush_r+0xae>
 8019ab8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019aba:	2e00      	cmp	r6, #0
 8019abc:	d045      	beq.n	8019b4a <__sflush_r+0xae>
 8019abe:	2300      	movs	r3, #0
 8019ac0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019ac4:	682f      	ldr	r7, [r5, #0]
 8019ac6:	6a21      	ldr	r1, [r4, #32]
 8019ac8:	602b      	str	r3, [r5, #0]
 8019aca:	d030      	beq.n	8019b2e <__sflush_r+0x92>
 8019acc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019ace:	89a3      	ldrh	r3, [r4, #12]
 8019ad0:	0759      	lsls	r1, r3, #29
 8019ad2:	d505      	bpl.n	8019ae0 <__sflush_r+0x44>
 8019ad4:	6863      	ldr	r3, [r4, #4]
 8019ad6:	1ad2      	subs	r2, r2, r3
 8019ad8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019ada:	b10b      	cbz	r3, 8019ae0 <__sflush_r+0x44>
 8019adc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019ade:	1ad2      	subs	r2, r2, r3
 8019ae0:	2300      	movs	r3, #0
 8019ae2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019ae4:	6a21      	ldr	r1, [r4, #32]
 8019ae6:	4628      	mov	r0, r5
 8019ae8:	47b0      	blx	r6
 8019aea:	1c43      	adds	r3, r0, #1
 8019aec:	89a3      	ldrh	r3, [r4, #12]
 8019aee:	d106      	bne.n	8019afe <__sflush_r+0x62>
 8019af0:	6829      	ldr	r1, [r5, #0]
 8019af2:	291d      	cmp	r1, #29
 8019af4:	d82b      	bhi.n	8019b4e <__sflush_r+0xb2>
 8019af6:	4a2a      	ldr	r2, [pc, #168]	@ (8019ba0 <__sflush_r+0x104>)
 8019af8:	40ca      	lsrs	r2, r1
 8019afa:	07d6      	lsls	r6, r2, #31
 8019afc:	d527      	bpl.n	8019b4e <__sflush_r+0xb2>
 8019afe:	2200      	movs	r2, #0
 8019b00:	6062      	str	r2, [r4, #4]
 8019b02:	04d9      	lsls	r1, r3, #19
 8019b04:	6922      	ldr	r2, [r4, #16]
 8019b06:	6022      	str	r2, [r4, #0]
 8019b08:	d504      	bpl.n	8019b14 <__sflush_r+0x78>
 8019b0a:	1c42      	adds	r2, r0, #1
 8019b0c:	d101      	bne.n	8019b12 <__sflush_r+0x76>
 8019b0e:	682b      	ldr	r3, [r5, #0]
 8019b10:	b903      	cbnz	r3, 8019b14 <__sflush_r+0x78>
 8019b12:	6560      	str	r0, [r4, #84]	@ 0x54
 8019b14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019b16:	602f      	str	r7, [r5, #0]
 8019b18:	b1b9      	cbz	r1, 8019b4a <__sflush_r+0xae>
 8019b1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019b1e:	4299      	cmp	r1, r3
 8019b20:	d002      	beq.n	8019b28 <__sflush_r+0x8c>
 8019b22:	4628      	mov	r0, r5
 8019b24:	f7fe ff50 	bl	80189c8 <_free_r>
 8019b28:	2300      	movs	r3, #0
 8019b2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8019b2c:	e00d      	b.n	8019b4a <__sflush_r+0xae>
 8019b2e:	2301      	movs	r3, #1
 8019b30:	4628      	mov	r0, r5
 8019b32:	47b0      	blx	r6
 8019b34:	4602      	mov	r2, r0
 8019b36:	1c50      	adds	r0, r2, #1
 8019b38:	d1c9      	bne.n	8019ace <__sflush_r+0x32>
 8019b3a:	682b      	ldr	r3, [r5, #0]
 8019b3c:	2b00      	cmp	r3, #0
 8019b3e:	d0c6      	beq.n	8019ace <__sflush_r+0x32>
 8019b40:	2b1d      	cmp	r3, #29
 8019b42:	d001      	beq.n	8019b48 <__sflush_r+0xac>
 8019b44:	2b16      	cmp	r3, #22
 8019b46:	d11e      	bne.n	8019b86 <__sflush_r+0xea>
 8019b48:	602f      	str	r7, [r5, #0]
 8019b4a:	2000      	movs	r0, #0
 8019b4c:	e022      	b.n	8019b94 <__sflush_r+0xf8>
 8019b4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b52:	b21b      	sxth	r3, r3
 8019b54:	e01b      	b.n	8019b8e <__sflush_r+0xf2>
 8019b56:	690f      	ldr	r7, [r1, #16]
 8019b58:	2f00      	cmp	r7, #0
 8019b5a:	d0f6      	beq.n	8019b4a <__sflush_r+0xae>
 8019b5c:	0793      	lsls	r3, r2, #30
 8019b5e:	680e      	ldr	r6, [r1, #0]
 8019b60:	bf08      	it	eq
 8019b62:	694b      	ldreq	r3, [r1, #20]
 8019b64:	600f      	str	r7, [r1, #0]
 8019b66:	bf18      	it	ne
 8019b68:	2300      	movne	r3, #0
 8019b6a:	eba6 0807 	sub.w	r8, r6, r7
 8019b6e:	608b      	str	r3, [r1, #8]
 8019b70:	f1b8 0f00 	cmp.w	r8, #0
 8019b74:	dde9      	ble.n	8019b4a <__sflush_r+0xae>
 8019b76:	6a21      	ldr	r1, [r4, #32]
 8019b78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019b7a:	4643      	mov	r3, r8
 8019b7c:	463a      	mov	r2, r7
 8019b7e:	4628      	mov	r0, r5
 8019b80:	47b0      	blx	r6
 8019b82:	2800      	cmp	r0, #0
 8019b84:	dc08      	bgt.n	8019b98 <__sflush_r+0xfc>
 8019b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b8e:	81a3      	strh	r3, [r4, #12]
 8019b90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b98:	4407      	add	r7, r0
 8019b9a:	eba8 0800 	sub.w	r8, r8, r0
 8019b9e:	e7e7      	b.n	8019b70 <__sflush_r+0xd4>
 8019ba0:	20400001 	.word	0x20400001

08019ba4 <_fflush_r>:
 8019ba4:	b538      	push	{r3, r4, r5, lr}
 8019ba6:	690b      	ldr	r3, [r1, #16]
 8019ba8:	4605      	mov	r5, r0
 8019baa:	460c      	mov	r4, r1
 8019bac:	b913      	cbnz	r3, 8019bb4 <_fflush_r+0x10>
 8019bae:	2500      	movs	r5, #0
 8019bb0:	4628      	mov	r0, r5
 8019bb2:	bd38      	pop	{r3, r4, r5, pc}
 8019bb4:	b118      	cbz	r0, 8019bbe <_fflush_r+0x1a>
 8019bb6:	6a03      	ldr	r3, [r0, #32]
 8019bb8:	b90b      	cbnz	r3, 8019bbe <_fflush_r+0x1a>
 8019bba:	f7fe fdbf 	bl	801873c <__sinit>
 8019bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019bc2:	2b00      	cmp	r3, #0
 8019bc4:	d0f3      	beq.n	8019bae <_fflush_r+0xa>
 8019bc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019bc8:	07d0      	lsls	r0, r2, #31
 8019bca:	d404      	bmi.n	8019bd6 <_fflush_r+0x32>
 8019bcc:	0599      	lsls	r1, r3, #22
 8019bce:	d402      	bmi.n	8019bd6 <_fflush_r+0x32>
 8019bd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019bd2:	f7fe fed8 	bl	8018986 <__retarget_lock_acquire_recursive>
 8019bd6:	4628      	mov	r0, r5
 8019bd8:	4621      	mov	r1, r4
 8019bda:	f7ff ff5f 	bl	8019a9c <__sflush_r>
 8019bde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019be0:	07da      	lsls	r2, r3, #31
 8019be2:	4605      	mov	r5, r0
 8019be4:	d4e4      	bmi.n	8019bb0 <_fflush_r+0xc>
 8019be6:	89a3      	ldrh	r3, [r4, #12]
 8019be8:	059b      	lsls	r3, r3, #22
 8019bea:	d4e1      	bmi.n	8019bb0 <_fflush_r+0xc>
 8019bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019bee:	f7fe fecb 	bl	8018988 <__retarget_lock_release_recursive>
 8019bf2:	e7dd      	b.n	8019bb0 <_fflush_r+0xc>

08019bf4 <__malloc_lock>:
 8019bf4:	4801      	ldr	r0, [pc, #4]	@ (8019bfc <__malloc_lock+0x8>)
 8019bf6:	f7fe bec6 	b.w	8018986 <__retarget_lock_acquire_recursive>
 8019bfa:	bf00      	nop
 8019bfc:	20008068 	.word	0x20008068

08019c00 <__malloc_unlock>:
 8019c00:	4801      	ldr	r0, [pc, #4]	@ (8019c08 <__malloc_unlock+0x8>)
 8019c02:	f7fe bec1 	b.w	8018988 <__retarget_lock_release_recursive>
 8019c06:	bf00      	nop
 8019c08:	20008068 	.word	0x20008068

08019c0c <__submore>:
 8019c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c10:	460c      	mov	r4, r1
 8019c12:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8019c14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019c18:	4299      	cmp	r1, r3
 8019c1a:	d11d      	bne.n	8019c58 <__submore+0x4c>
 8019c1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019c20:	f7ff fba8 	bl	8019374 <_malloc_r>
 8019c24:	b918      	cbnz	r0, 8019c2e <__submore+0x22>
 8019c26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019c32:	63a3      	str	r3, [r4, #56]	@ 0x38
 8019c34:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8019c38:	6360      	str	r0, [r4, #52]	@ 0x34
 8019c3a:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8019c3e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8019c42:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8019c46:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8019c4a:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8019c4e:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8019c52:	6020      	str	r0, [r4, #0]
 8019c54:	2000      	movs	r0, #0
 8019c56:	e7e8      	b.n	8019c2a <__submore+0x1e>
 8019c58:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8019c5a:	0077      	lsls	r7, r6, #1
 8019c5c:	463a      	mov	r2, r7
 8019c5e:	f000 f80f 	bl	8019c80 <_realloc_r>
 8019c62:	4605      	mov	r5, r0
 8019c64:	2800      	cmp	r0, #0
 8019c66:	d0de      	beq.n	8019c26 <__submore+0x1a>
 8019c68:	eb00 0806 	add.w	r8, r0, r6
 8019c6c:	4601      	mov	r1, r0
 8019c6e:	4632      	mov	r2, r6
 8019c70:	4640      	mov	r0, r8
 8019c72:	f7fe fe9b 	bl	80189ac <memcpy>
 8019c76:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8019c7a:	f8c4 8000 	str.w	r8, [r4]
 8019c7e:	e7e9      	b.n	8019c54 <__submore+0x48>

08019c80 <_realloc_r>:
 8019c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c84:	4607      	mov	r7, r0
 8019c86:	4614      	mov	r4, r2
 8019c88:	460d      	mov	r5, r1
 8019c8a:	b921      	cbnz	r1, 8019c96 <_realloc_r+0x16>
 8019c8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019c90:	4611      	mov	r1, r2
 8019c92:	f7ff bb6f 	b.w	8019374 <_malloc_r>
 8019c96:	b92a      	cbnz	r2, 8019ca4 <_realloc_r+0x24>
 8019c98:	f7fe fe96 	bl	80189c8 <_free_r>
 8019c9c:	4625      	mov	r5, r4
 8019c9e:	4628      	mov	r0, r5
 8019ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ca4:	f000 fa48 	bl	801a138 <_malloc_usable_size_r>
 8019ca8:	4284      	cmp	r4, r0
 8019caa:	4606      	mov	r6, r0
 8019cac:	d802      	bhi.n	8019cb4 <_realloc_r+0x34>
 8019cae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019cb2:	d8f4      	bhi.n	8019c9e <_realloc_r+0x1e>
 8019cb4:	4621      	mov	r1, r4
 8019cb6:	4638      	mov	r0, r7
 8019cb8:	f7ff fb5c 	bl	8019374 <_malloc_r>
 8019cbc:	4680      	mov	r8, r0
 8019cbe:	b908      	cbnz	r0, 8019cc4 <_realloc_r+0x44>
 8019cc0:	4645      	mov	r5, r8
 8019cc2:	e7ec      	b.n	8019c9e <_realloc_r+0x1e>
 8019cc4:	42b4      	cmp	r4, r6
 8019cc6:	4622      	mov	r2, r4
 8019cc8:	4629      	mov	r1, r5
 8019cca:	bf28      	it	cs
 8019ccc:	4632      	movcs	r2, r6
 8019cce:	f7fe fe6d 	bl	80189ac <memcpy>
 8019cd2:	4629      	mov	r1, r5
 8019cd4:	4638      	mov	r0, r7
 8019cd6:	f7fe fe77 	bl	80189c8 <_free_r>
 8019cda:	e7f1      	b.n	8019cc0 <_realloc_r+0x40>

08019cdc <__swbuf_r>:
 8019cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019cde:	460e      	mov	r6, r1
 8019ce0:	4614      	mov	r4, r2
 8019ce2:	4605      	mov	r5, r0
 8019ce4:	b118      	cbz	r0, 8019cee <__swbuf_r+0x12>
 8019ce6:	6a03      	ldr	r3, [r0, #32]
 8019ce8:	b90b      	cbnz	r3, 8019cee <__swbuf_r+0x12>
 8019cea:	f7fe fd27 	bl	801873c <__sinit>
 8019cee:	69a3      	ldr	r3, [r4, #24]
 8019cf0:	60a3      	str	r3, [r4, #8]
 8019cf2:	89a3      	ldrh	r3, [r4, #12]
 8019cf4:	071a      	lsls	r2, r3, #28
 8019cf6:	d501      	bpl.n	8019cfc <__swbuf_r+0x20>
 8019cf8:	6923      	ldr	r3, [r4, #16]
 8019cfa:	b943      	cbnz	r3, 8019d0e <__swbuf_r+0x32>
 8019cfc:	4621      	mov	r1, r4
 8019cfe:	4628      	mov	r0, r5
 8019d00:	f000 f916 	bl	8019f30 <__swsetup_r>
 8019d04:	b118      	cbz	r0, 8019d0e <__swbuf_r+0x32>
 8019d06:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019d0a:	4638      	mov	r0, r7
 8019d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d0e:	6823      	ldr	r3, [r4, #0]
 8019d10:	6922      	ldr	r2, [r4, #16]
 8019d12:	1a98      	subs	r0, r3, r2
 8019d14:	6963      	ldr	r3, [r4, #20]
 8019d16:	b2f6      	uxtb	r6, r6
 8019d18:	4283      	cmp	r3, r0
 8019d1a:	4637      	mov	r7, r6
 8019d1c:	dc05      	bgt.n	8019d2a <__swbuf_r+0x4e>
 8019d1e:	4621      	mov	r1, r4
 8019d20:	4628      	mov	r0, r5
 8019d22:	f7ff ff3f 	bl	8019ba4 <_fflush_r>
 8019d26:	2800      	cmp	r0, #0
 8019d28:	d1ed      	bne.n	8019d06 <__swbuf_r+0x2a>
 8019d2a:	68a3      	ldr	r3, [r4, #8]
 8019d2c:	3b01      	subs	r3, #1
 8019d2e:	60a3      	str	r3, [r4, #8]
 8019d30:	6823      	ldr	r3, [r4, #0]
 8019d32:	1c5a      	adds	r2, r3, #1
 8019d34:	6022      	str	r2, [r4, #0]
 8019d36:	701e      	strb	r6, [r3, #0]
 8019d38:	6962      	ldr	r2, [r4, #20]
 8019d3a:	1c43      	adds	r3, r0, #1
 8019d3c:	429a      	cmp	r2, r3
 8019d3e:	d004      	beq.n	8019d4a <__swbuf_r+0x6e>
 8019d40:	89a3      	ldrh	r3, [r4, #12]
 8019d42:	07db      	lsls	r3, r3, #31
 8019d44:	d5e1      	bpl.n	8019d0a <__swbuf_r+0x2e>
 8019d46:	2e0a      	cmp	r6, #10
 8019d48:	d1df      	bne.n	8019d0a <__swbuf_r+0x2e>
 8019d4a:	4621      	mov	r1, r4
 8019d4c:	4628      	mov	r0, r5
 8019d4e:	f7ff ff29 	bl	8019ba4 <_fflush_r>
 8019d52:	2800      	cmp	r0, #0
 8019d54:	d0d9      	beq.n	8019d0a <__swbuf_r+0x2e>
 8019d56:	e7d6      	b.n	8019d06 <__swbuf_r+0x2a>

08019d58 <_strtol_l.isra.0>:
 8019d58:	2b24      	cmp	r3, #36	@ 0x24
 8019d5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019d5e:	4686      	mov	lr, r0
 8019d60:	4690      	mov	r8, r2
 8019d62:	d801      	bhi.n	8019d68 <_strtol_l.isra.0+0x10>
 8019d64:	2b01      	cmp	r3, #1
 8019d66:	d106      	bne.n	8019d76 <_strtol_l.isra.0+0x1e>
 8019d68:	f7fe fde2 	bl	8018930 <__errno>
 8019d6c:	2316      	movs	r3, #22
 8019d6e:	6003      	str	r3, [r0, #0]
 8019d70:	2000      	movs	r0, #0
 8019d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d76:	4834      	ldr	r0, [pc, #208]	@ (8019e48 <_strtol_l.isra.0+0xf0>)
 8019d78:	460d      	mov	r5, r1
 8019d7a:	462a      	mov	r2, r5
 8019d7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019d80:	5d06      	ldrb	r6, [r0, r4]
 8019d82:	f016 0608 	ands.w	r6, r6, #8
 8019d86:	d1f8      	bne.n	8019d7a <_strtol_l.isra.0+0x22>
 8019d88:	2c2d      	cmp	r4, #45	@ 0x2d
 8019d8a:	d110      	bne.n	8019dae <_strtol_l.isra.0+0x56>
 8019d8c:	782c      	ldrb	r4, [r5, #0]
 8019d8e:	2601      	movs	r6, #1
 8019d90:	1c95      	adds	r5, r2, #2
 8019d92:	f033 0210 	bics.w	r2, r3, #16
 8019d96:	d115      	bne.n	8019dc4 <_strtol_l.isra.0+0x6c>
 8019d98:	2c30      	cmp	r4, #48	@ 0x30
 8019d9a:	d10d      	bne.n	8019db8 <_strtol_l.isra.0+0x60>
 8019d9c:	782a      	ldrb	r2, [r5, #0]
 8019d9e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019da2:	2a58      	cmp	r2, #88	@ 0x58
 8019da4:	d108      	bne.n	8019db8 <_strtol_l.isra.0+0x60>
 8019da6:	786c      	ldrb	r4, [r5, #1]
 8019da8:	3502      	adds	r5, #2
 8019daa:	2310      	movs	r3, #16
 8019dac:	e00a      	b.n	8019dc4 <_strtol_l.isra.0+0x6c>
 8019dae:	2c2b      	cmp	r4, #43	@ 0x2b
 8019db0:	bf04      	itt	eq
 8019db2:	782c      	ldrbeq	r4, [r5, #0]
 8019db4:	1c95      	addeq	r5, r2, #2
 8019db6:	e7ec      	b.n	8019d92 <_strtol_l.isra.0+0x3a>
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	d1f6      	bne.n	8019daa <_strtol_l.isra.0+0x52>
 8019dbc:	2c30      	cmp	r4, #48	@ 0x30
 8019dbe:	bf14      	ite	ne
 8019dc0:	230a      	movne	r3, #10
 8019dc2:	2308      	moveq	r3, #8
 8019dc4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019dc8:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8019dcc:	2200      	movs	r2, #0
 8019dce:	fbbc f9f3 	udiv	r9, ip, r3
 8019dd2:	4610      	mov	r0, r2
 8019dd4:	fb03 ca19 	mls	sl, r3, r9, ip
 8019dd8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019ddc:	2f09      	cmp	r7, #9
 8019dde:	d80f      	bhi.n	8019e00 <_strtol_l.isra.0+0xa8>
 8019de0:	463c      	mov	r4, r7
 8019de2:	42a3      	cmp	r3, r4
 8019de4:	dd1b      	ble.n	8019e1e <_strtol_l.isra.0+0xc6>
 8019de6:	1c57      	adds	r7, r2, #1
 8019de8:	d007      	beq.n	8019dfa <_strtol_l.isra.0+0xa2>
 8019dea:	4581      	cmp	r9, r0
 8019dec:	d314      	bcc.n	8019e18 <_strtol_l.isra.0+0xc0>
 8019dee:	d101      	bne.n	8019df4 <_strtol_l.isra.0+0x9c>
 8019df0:	45a2      	cmp	sl, r4
 8019df2:	db11      	blt.n	8019e18 <_strtol_l.isra.0+0xc0>
 8019df4:	fb00 4003 	mla	r0, r0, r3, r4
 8019df8:	2201      	movs	r2, #1
 8019dfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019dfe:	e7eb      	b.n	8019dd8 <_strtol_l.isra.0+0x80>
 8019e00:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019e04:	2f19      	cmp	r7, #25
 8019e06:	d801      	bhi.n	8019e0c <_strtol_l.isra.0+0xb4>
 8019e08:	3c37      	subs	r4, #55	@ 0x37
 8019e0a:	e7ea      	b.n	8019de2 <_strtol_l.isra.0+0x8a>
 8019e0c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019e10:	2f19      	cmp	r7, #25
 8019e12:	d804      	bhi.n	8019e1e <_strtol_l.isra.0+0xc6>
 8019e14:	3c57      	subs	r4, #87	@ 0x57
 8019e16:	e7e4      	b.n	8019de2 <_strtol_l.isra.0+0x8a>
 8019e18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019e1c:	e7ed      	b.n	8019dfa <_strtol_l.isra.0+0xa2>
 8019e1e:	1c53      	adds	r3, r2, #1
 8019e20:	d108      	bne.n	8019e34 <_strtol_l.isra.0+0xdc>
 8019e22:	2322      	movs	r3, #34	@ 0x22
 8019e24:	f8ce 3000 	str.w	r3, [lr]
 8019e28:	4660      	mov	r0, ip
 8019e2a:	f1b8 0f00 	cmp.w	r8, #0
 8019e2e:	d0a0      	beq.n	8019d72 <_strtol_l.isra.0+0x1a>
 8019e30:	1e69      	subs	r1, r5, #1
 8019e32:	e006      	b.n	8019e42 <_strtol_l.isra.0+0xea>
 8019e34:	b106      	cbz	r6, 8019e38 <_strtol_l.isra.0+0xe0>
 8019e36:	4240      	negs	r0, r0
 8019e38:	f1b8 0f00 	cmp.w	r8, #0
 8019e3c:	d099      	beq.n	8019d72 <_strtol_l.isra.0+0x1a>
 8019e3e:	2a00      	cmp	r2, #0
 8019e40:	d1f6      	bne.n	8019e30 <_strtol_l.isra.0+0xd8>
 8019e42:	f8c8 1000 	str.w	r1, [r8]
 8019e46:	e794      	b.n	8019d72 <_strtol_l.isra.0+0x1a>
 8019e48:	0801abcf 	.word	0x0801abcf

08019e4c <_strtol_r>:
 8019e4c:	f7ff bf84 	b.w	8019d58 <_strtol_l.isra.0>

08019e50 <_strtoul_l.isra.0>:
 8019e50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019e54:	4e34      	ldr	r6, [pc, #208]	@ (8019f28 <_strtoul_l.isra.0+0xd8>)
 8019e56:	4686      	mov	lr, r0
 8019e58:	460d      	mov	r5, r1
 8019e5a:	4628      	mov	r0, r5
 8019e5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019e60:	5d37      	ldrb	r7, [r6, r4]
 8019e62:	f017 0708 	ands.w	r7, r7, #8
 8019e66:	d1f8      	bne.n	8019e5a <_strtoul_l.isra.0+0xa>
 8019e68:	2c2d      	cmp	r4, #45	@ 0x2d
 8019e6a:	d110      	bne.n	8019e8e <_strtoul_l.isra.0+0x3e>
 8019e6c:	782c      	ldrb	r4, [r5, #0]
 8019e6e:	2701      	movs	r7, #1
 8019e70:	1c85      	adds	r5, r0, #2
 8019e72:	f033 0010 	bics.w	r0, r3, #16
 8019e76:	d115      	bne.n	8019ea4 <_strtoul_l.isra.0+0x54>
 8019e78:	2c30      	cmp	r4, #48	@ 0x30
 8019e7a:	d10d      	bne.n	8019e98 <_strtoul_l.isra.0+0x48>
 8019e7c:	7828      	ldrb	r0, [r5, #0]
 8019e7e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8019e82:	2858      	cmp	r0, #88	@ 0x58
 8019e84:	d108      	bne.n	8019e98 <_strtoul_l.isra.0+0x48>
 8019e86:	786c      	ldrb	r4, [r5, #1]
 8019e88:	3502      	adds	r5, #2
 8019e8a:	2310      	movs	r3, #16
 8019e8c:	e00a      	b.n	8019ea4 <_strtoul_l.isra.0+0x54>
 8019e8e:	2c2b      	cmp	r4, #43	@ 0x2b
 8019e90:	bf04      	itt	eq
 8019e92:	782c      	ldrbeq	r4, [r5, #0]
 8019e94:	1c85      	addeq	r5, r0, #2
 8019e96:	e7ec      	b.n	8019e72 <_strtoul_l.isra.0+0x22>
 8019e98:	2b00      	cmp	r3, #0
 8019e9a:	d1f6      	bne.n	8019e8a <_strtoul_l.isra.0+0x3a>
 8019e9c:	2c30      	cmp	r4, #48	@ 0x30
 8019e9e:	bf14      	ite	ne
 8019ea0:	230a      	movne	r3, #10
 8019ea2:	2308      	moveq	r3, #8
 8019ea4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8019ea8:	2600      	movs	r6, #0
 8019eaa:	fbb8 f8f3 	udiv	r8, r8, r3
 8019eae:	fb03 f908 	mul.w	r9, r3, r8
 8019eb2:	ea6f 0909 	mvn.w	r9, r9
 8019eb6:	4630      	mov	r0, r6
 8019eb8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019ebc:	f1bc 0f09 	cmp.w	ip, #9
 8019ec0:	d810      	bhi.n	8019ee4 <_strtoul_l.isra.0+0x94>
 8019ec2:	4664      	mov	r4, ip
 8019ec4:	42a3      	cmp	r3, r4
 8019ec6:	dd1e      	ble.n	8019f06 <_strtoul_l.isra.0+0xb6>
 8019ec8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8019ecc:	d007      	beq.n	8019ede <_strtoul_l.isra.0+0x8e>
 8019ece:	4580      	cmp	r8, r0
 8019ed0:	d316      	bcc.n	8019f00 <_strtoul_l.isra.0+0xb0>
 8019ed2:	d101      	bne.n	8019ed8 <_strtoul_l.isra.0+0x88>
 8019ed4:	45a1      	cmp	r9, r4
 8019ed6:	db13      	blt.n	8019f00 <_strtoul_l.isra.0+0xb0>
 8019ed8:	fb00 4003 	mla	r0, r0, r3, r4
 8019edc:	2601      	movs	r6, #1
 8019ede:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019ee2:	e7e9      	b.n	8019eb8 <_strtoul_l.isra.0+0x68>
 8019ee4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019ee8:	f1bc 0f19 	cmp.w	ip, #25
 8019eec:	d801      	bhi.n	8019ef2 <_strtoul_l.isra.0+0xa2>
 8019eee:	3c37      	subs	r4, #55	@ 0x37
 8019ef0:	e7e8      	b.n	8019ec4 <_strtoul_l.isra.0+0x74>
 8019ef2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8019ef6:	f1bc 0f19 	cmp.w	ip, #25
 8019efa:	d804      	bhi.n	8019f06 <_strtoul_l.isra.0+0xb6>
 8019efc:	3c57      	subs	r4, #87	@ 0x57
 8019efe:	e7e1      	b.n	8019ec4 <_strtoul_l.isra.0+0x74>
 8019f00:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8019f04:	e7eb      	b.n	8019ede <_strtoul_l.isra.0+0x8e>
 8019f06:	1c73      	adds	r3, r6, #1
 8019f08:	d106      	bne.n	8019f18 <_strtoul_l.isra.0+0xc8>
 8019f0a:	2322      	movs	r3, #34	@ 0x22
 8019f0c:	f8ce 3000 	str.w	r3, [lr]
 8019f10:	4630      	mov	r0, r6
 8019f12:	b932      	cbnz	r2, 8019f22 <_strtoul_l.isra.0+0xd2>
 8019f14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019f18:	b107      	cbz	r7, 8019f1c <_strtoul_l.isra.0+0xcc>
 8019f1a:	4240      	negs	r0, r0
 8019f1c:	2a00      	cmp	r2, #0
 8019f1e:	d0f9      	beq.n	8019f14 <_strtoul_l.isra.0+0xc4>
 8019f20:	b106      	cbz	r6, 8019f24 <_strtoul_l.isra.0+0xd4>
 8019f22:	1e69      	subs	r1, r5, #1
 8019f24:	6011      	str	r1, [r2, #0]
 8019f26:	e7f5      	b.n	8019f14 <_strtoul_l.isra.0+0xc4>
 8019f28:	0801abcf 	.word	0x0801abcf

08019f2c <_strtoul_r>:
 8019f2c:	f7ff bf90 	b.w	8019e50 <_strtoul_l.isra.0>

08019f30 <__swsetup_r>:
 8019f30:	b538      	push	{r3, r4, r5, lr}
 8019f32:	4b29      	ldr	r3, [pc, #164]	@ (8019fd8 <__swsetup_r+0xa8>)
 8019f34:	4605      	mov	r5, r0
 8019f36:	6818      	ldr	r0, [r3, #0]
 8019f38:	460c      	mov	r4, r1
 8019f3a:	b118      	cbz	r0, 8019f44 <__swsetup_r+0x14>
 8019f3c:	6a03      	ldr	r3, [r0, #32]
 8019f3e:	b90b      	cbnz	r3, 8019f44 <__swsetup_r+0x14>
 8019f40:	f7fe fbfc 	bl	801873c <__sinit>
 8019f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019f48:	0719      	lsls	r1, r3, #28
 8019f4a:	d422      	bmi.n	8019f92 <__swsetup_r+0x62>
 8019f4c:	06da      	lsls	r2, r3, #27
 8019f4e:	d407      	bmi.n	8019f60 <__swsetup_r+0x30>
 8019f50:	2209      	movs	r2, #9
 8019f52:	602a      	str	r2, [r5, #0]
 8019f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019f58:	81a3      	strh	r3, [r4, #12]
 8019f5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019f5e:	e033      	b.n	8019fc8 <__swsetup_r+0x98>
 8019f60:	0758      	lsls	r0, r3, #29
 8019f62:	d512      	bpl.n	8019f8a <__swsetup_r+0x5a>
 8019f64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019f66:	b141      	cbz	r1, 8019f7a <__swsetup_r+0x4a>
 8019f68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019f6c:	4299      	cmp	r1, r3
 8019f6e:	d002      	beq.n	8019f76 <__swsetup_r+0x46>
 8019f70:	4628      	mov	r0, r5
 8019f72:	f7fe fd29 	bl	80189c8 <_free_r>
 8019f76:	2300      	movs	r3, #0
 8019f78:	6363      	str	r3, [r4, #52]	@ 0x34
 8019f7a:	89a3      	ldrh	r3, [r4, #12]
 8019f7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019f80:	81a3      	strh	r3, [r4, #12]
 8019f82:	2300      	movs	r3, #0
 8019f84:	6063      	str	r3, [r4, #4]
 8019f86:	6923      	ldr	r3, [r4, #16]
 8019f88:	6023      	str	r3, [r4, #0]
 8019f8a:	89a3      	ldrh	r3, [r4, #12]
 8019f8c:	f043 0308 	orr.w	r3, r3, #8
 8019f90:	81a3      	strh	r3, [r4, #12]
 8019f92:	6923      	ldr	r3, [r4, #16]
 8019f94:	b94b      	cbnz	r3, 8019faa <__swsetup_r+0x7a>
 8019f96:	89a3      	ldrh	r3, [r4, #12]
 8019f98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019fa0:	d003      	beq.n	8019faa <__swsetup_r+0x7a>
 8019fa2:	4621      	mov	r1, r4
 8019fa4:	4628      	mov	r0, r5
 8019fa6:	f000 f83f 	bl	801a028 <__smakebuf_r>
 8019faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fae:	f013 0201 	ands.w	r2, r3, #1
 8019fb2:	d00a      	beq.n	8019fca <__swsetup_r+0x9a>
 8019fb4:	2200      	movs	r2, #0
 8019fb6:	60a2      	str	r2, [r4, #8]
 8019fb8:	6962      	ldr	r2, [r4, #20]
 8019fba:	4252      	negs	r2, r2
 8019fbc:	61a2      	str	r2, [r4, #24]
 8019fbe:	6922      	ldr	r2, [r4, #16]
 8019fc0:	b942      	cbnz	r2, 8019fd4 <__swsetup_r+0xa4>
 8019fc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019fc6:	d1c5      	bne.n	8019f54 <__swsetup_r+0x24>
 8019fc8:	bd38      	pop	{r3, r4, r5, pc}
 8019fca:	0799      	lsls	r1, r3, #30
 8019fcc:	bf58      	it	pl
 8019fce:	6962      	ldrpl	r2, [r4, #20]
 8019fd0:	60a2      	str	r2, [r4, #8]
 8019fd2:	e7f4      	b.n	8019fbe <__swsetup_r+0x8e>
 8019fd4:	2000      	movs	r0, #0
 8019fd6:	e7f7      	b.n	8019fc8 <__swsetup_r+0x98>
 8019fd8:	2000010c 	.word	0x2000010c

08019fdc <__swhatbuf_r>:
 8019fdc:	b570      	push	{r4, r5, r6, lr}
 8019fde:	460c      	mov	r4, r1
 8019fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fe4:	2900      	cmp	r1, #0
 8019fe6:	b096      	sub	sp, #88	@ 0x58
 8019fe8:	4615      	mov	r5, r2
 8019fea:	461e      	mov	r6, r3
 8019fec:	da0d      	bge.n	801a00a <__swhatbuf_r+0x2e>
 8019fee:	89a3      	ldrh	r3, [r4, #12]
 8019ff0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019ff4:	f04f 0100 	mov.w	r1, #0
 8019ff8:	bf14      	ite	ne
 8019ffa:	2340      	movne	r3, #64	@ 0x40
 8019ffc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a000:	2000      	movs	r0, #0
 801a002:	6031      	str	r1, [r6, #0]
 801a004:	602b      	str	r3, [r5, #0]
 801a006:	b016      	add	sp, #88	@ 0x58
 801a008:	bd70      	pop	{r4, r5, r6, pc}
 801a00a:	466a      	mov	r2, sp
 801a00c:	f000 f882 	bl	801a114 <_fstat_r>
 801a010:	2800      	cmp	r0, #0
 801a012:	dbec      	blt.n	8019fee <__swhatbuf_r+0x12>
 801a014:	9901      	ldr	r1, [sp, #4]
 801a016:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a01a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a01e:	4259      	negs	r1, r3
 801a020:	4159      	adcs	r1, r3
 801a022:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a026:	e7eb      	b.n	801a000 <__swhatbuf_r+0x24>

0801a028 <__smakebuf_r>:
 801a028:	898b      	ldrh	r3, [r1, #12]
 801a02a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a02c:	079d      	lsls	r5, r3, #30
 801a02e:	4606      	mov	r6, r0
 801a030:	460c      	mov	r4, r1
 801a032:	d507      	bpl.n	801a044 <__smakebuf_r+0x1c>
 801a034:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a038:	6023      	str	r3, [r4, #0]
 801a03a:	6123      	str	r3, [r4, #16]
 801a03c:	2301      	movs	r3, #1
 801a03e:	6163      	str	r3, [r4, #20]
 801a040:	b003      	add	sp, #12
 801a042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a044:	ab01      	add	r3, sp, #4
 801a046:	466a      	mov	r2, sp
 801a048:	f7ff ffc8 	bl	8019fdc <__swhatbuf_r>
 801a04c:	9f00      	ldr	r7, [sp, #0]
 801a04e:	4605      	mov	r5, r0
 801a050:	4639      	mov	r1, r7
 801a052:	4630      	mov	r0, r6
 801a054:	f7ff f98e 	bl	8019374 <_malloc_r>
 801a058:	b948      	cbnz	r0, 801a06e <__smakebuf_r+0x46>
 801a05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a05e:	059a      	lsls	r2, r3, #22
 801a060:	d4ee      	bmi.n	801a040 <__smakebuf_r+0x18>
 801a062:	f023 0303 	bic.w	r3, r3, #3
 801a066:	f043 0302 	orr.w	r3, r3, #2
 801a06a:	81a3      	strh	r3, [r4, #12]
 801a06c:	e7e2      	b.n	801a034 <__smakebuf_r+0xc>
 801a06e:	89a3      	ldrh	r3, [r4, #12]
 801a070:	6020      	str	r0, [r4, #0]
 801a072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a076:	81a3      	strh	r3, [r4, #12]
 801a078:	9b01      	ldr	r3, [sp, #4]
 801a07a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a07e:	b15b      	cbz	r3, 801a098 <__smakebuf_r+0x70>
 801a080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a084:	4630      	mov	r0, r6
 801a086:	f000 f825 	bl	801a0d4 <_isatty_r>
 801a08a:	b128      	cbz	r0, 801a098 <__smakebuf_r+0x70>
 801a08c:	89a3      	ldrh	r3, [r4, #12]
 801a08e:	f023 0303 	bic.w	r3, r3, #3
 801a092:	f043 0301 	orr.w	r3, r3, #1
 801a096:	81a3      	strh	r3, [r4, #12]
 801a098:	89a3      	ldrh	r3, [r4, #12]
 801a09a:	431d      	orrs	r5, r3
 801a09c:	81a5      	strh	r5, [r4, #12]
 801a09e:	e7cf      	b.n	801a040 <__smakebuf_r+0x18>

0801a0a0 <memmove>:
 801a0a0:	4288      	cmp	r0, r1
 801a0a2:	b510      	push	{r4, lr}
 801a0a4:	eb01 0402 	add.w	r4, r1, r2
 801a0a8:	d902      	bls.n	801a0b0 <memmove+0x10>
 801a0aa:	4284      	cmp	r4, r0
 801a0ac:	4623      	mov	r3, r4
 801a0ae:	d807      	bhi.n	801a0c0 <memmove+0x20>
 801a0b0:	1e43      	subs	r3, r0, #1
 801a0b2:	42a1      	cmp	r1, r4
 801a0b4:	d008      	beq.n	801a0c8 <memmove+0x28>
 801a0b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a0ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a0be:	e7f8      	b.n	801a0b2 <memmove+0x12>
 801a0c0:	4402      	add	r2, r0
 801a0c2:	4601      	mov	r1, r0
 801a0c4:	428a      	cmp	r2, r1
 801a0c6:	d100      	bne.n	801a0ca <memmove+0x2a>
 801a0c8:	bd10      	pop	{r4, pc}
 801a0ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a0ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a0d2:	e7f7      	b.n	801a0c4 <memmove+0x24>

0801a0d4 <_isatty_r>:
 801a0d4:	b538      	push	{r3, r4, r5, lr}
 801a0d6:	4d06      	ldr	r5, [pc, #24]	@ (801a0f0 <_isatty_r+0x1c>)
 801a0d8:	2300      	movs	r3, #0
 801a0da:	4604      	mov	r4, r0
 801a0dc:	4608      	mov	r0, r1
 801a0de:	602b      	str	r3, [r5, #0]
 801a0e0:	f7e7 fba1 	bl	8001826 <_isatty>
 801a0e4:	1c43      	adds	r3, r0, #1
 801a0e6:	d102      	bne.n	801a0ee <_isatty_r+0x1a>
 801a0e8:	682b      	ldr	r3, [r5, #0]
 801a0ea:	b103      	cbz	r3, 801a0ee <_isatty_r+0x1a>
 801a0ec:	6023      	str	r3, [r4, #0]
 801a0ee:	bd38      	pop	{r3, r4, r5, pc}
 801a0f0:	2000806c 	.word	0x2000806c

0801a0f4 <_sbrk_r>:
 801a0f4:	b538      	push	{r3, r4, r5, lr}
 801a0f6:	4d06      	ldr	r5, [pc, #24]	@ (801a110 <_sbrk_r+0x1c>)
 801a0f8:	2300      	movs	r3, #0
 801a0fa:	4604      	mov	r4, r0
 801a0fc:	4608      	mov	r0, r1
 801a0fe:	602b      	str	r3, [r5, #0]
 801a100:	f7e7 fbaa 	bl	8001858 <_sbrk>
 801a104:	1c43      	adds	r3, r0, #1
 801a106:	d102      	bne.n	801a10e <_sbrk_r+0x1a>
 801a108:	682b      	ldr	r3, [r5, #0]
 801a10a:	b103      	cbz	r3, 801a10e <_sbrk_r+0x1a>
 801a10c:	6023      	str	r3, [r4, #0]
 801a10e:	bd38      	pop	{r3, r4, r5, pc}
 801a110:	2000806c 	.word	0x2000806c

0801a114 <_fstat_r>:
 801a114:	b538      	push	{r3, r4, r5, lr}
 801a116:	4d07      	ldr	r5, [pc, #28]	@ (801a134 <_fstat_r+0x20>)
 801a118:	2300      	movs	r3, #0
 801a11a:	4604      	mov	r4, r0
 801a11c:	4608      	mov	r0, r1
 801a11e:	4611      	mov	r1, r2
 801a120:	602b      	str	r3, [r5, #0]
 801a122:	f7e7 fb70 	bl	8001806 <_fstat>
 801a126:	1c43      	adds	r3, r0, #1
 801a128:	d102      	bne.n	801a130 <_fstat_r+0x1c>
 801a12a:	682b      	ldr	r3, [r5, #0]
 801a12c:	b103      	cbz	r3, 801a130 <_fstat_r+0x1c>
 801a12e:	6023      	str	r3, [r4, #0]
 801a130:	bd38      	pop	{r3, r4, r5, pc}
 801a132:	bf00      	nop
 801a134:	2000806c 	.word	0x2000806c

0801a138 <_malloc_usable_size_r>:
 801a138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a13c:	1f18      	subs	r0, r3, #4
 801a13e:	2b00      	cmp	r3, #0
 801a140:	bfbc      	itt	lt
 801a142:	580b      	ldrlt	r3, [r1, r0]
 801a144:	18c0      	addlt	r0, r0, r3
 801a146:	4770      	bx	lr

0801a148 <_init>:
 801a148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a14a:	bf00      	nop
 801a14c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a14e:	bc08      	pop	{r3}
 801a150:	469e      	mov	lr, r3
 801a152:	4770      	bx	lr

0801a154 <_fini>:
 801a154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a156:	bf00      	nop
 801a158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a15a:	bc08      	pop	{r3}
 801a15c:	469e      	mov	lr, r3
 801a15e:	4770      	bx	lr
