# Simple-CPU

This is a project implemented in Verilog based on Xilinx Artix-7 FPGA development board, EGO1 (XC7A35T-1CSG324C).

**Modules**ï¼š

|  Name   | version |           description           |
| :-----: | :--: | :----------------------------------: |
| decoder.v | V1.0 | decode instruction |
|ALU.v|V1.0|executor|
|MUX|V1.0|mux in ALU|
|control.v| V1.0 | simple control unit, only compatible with a few specific instructions|
|...|...|...|

[*[Read the detailed project specifications]*]()

[*[Read the detailed project report]*]()

# Preview

### FPGA Board

<div style="display: flex; justify-content: space-between;">
  <div>
    <img src="/imgs/FPGA.png" width = "800">
  </div>
</div>

### Demo Video

<div style="display: flex; justify-content: space-between;">
  <div>
    <img src="" width = "800">
  </div>
</div>




# Functionalities
+
+
+
+


# Contributors
+ [Liu Gan](https://github.com/GanLiuuuu)
+ [Kary](https://github.com/Karyl01)
+ [viayuu](https://github.com/viayuu)
  
