$date
	Mon Sep  5 02:21:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module ram_testbench $end
$var wire 8 ! q2o [7:0] $end
$var wire 8 " q1o [7:0] $end
$var reg 6 # a [5:0] $end
$var reg 1 $ clk $end
$var reg 8 % d [7:0] $end
$var reg 1 & we $end
$scope module r $end
$var wire 6 ' a [5:0] $end
$var wire 1 $ clk $end
$var wire 8 ( d [7:0] $end
$var wire 8 ) q1 [7:0] $end
$var wire 8 * q2 [7:0] $end
$var wire 1 & we $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b0 (
b0 '
1&
b0 %
0$
b0 #
bx "
bx !
$end
#10
b0 "
b0 )
1$
#20
0$
#30
1$
#40
0$
#50
1$
b1100100 %
b1100100 (
b1100100 "
b1100100 )
b10 #
b10 '
#60
0$
#70
1$
#80
0$
#90
1$
#100
0$
#110
1$
b11110 %
b11110 (
b11110 "
b11110 )
b1100 #
b1100 '
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
b110000 %
b110000 (
b110000 "
b110000 )
b11 #
b11 '
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
#230
1$
0&
b1100100 %
b1100100 (
b1100100 "
b1100100 )
b110000 !
b110000 *
b10 #
b10 '
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
b110000 "
b110000 )
bx !
bx *
b11 #
b11 '
#300
0$
#310
1$
#320
0$
#330
1$
#340
0$
#350
1$
bx "
bx )
b1100100 !
b1100100 *
b1 #
b1 '
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
#410
1$
b1100100 "
b1100100 )
b110000 !
b110000 *
b10 #
b10 '
#420
0$
#430
1$
#440
0$
#450
1$
#460
0$
#470
1$
