Running: xsim.dir/tb_UART_Transmitter_func_synth/xsimk -simmode gui -wdb tb_UART_Transmitter_func_synth.wdb -simrunnum 0 -socket 36067
Design successfully loaded
Design Loading Memory Usage: 24112 KB (Peak: 24120 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 105848 KB (Peak: 163380 KB)
Simulation CPU Usage: 10 ms
