FPGA_VME_BUS_2=W_IRQ1,W_IRQ2,W_IRQ3,W_IRQ4,W_IRQ5,W_IRQ6,W_IRQ7,W_DTACK,BF_OFF,B_BGOUT0,B_BGOUT1,B_BGOUT2,B_BGOUT3,B_IACKOUT,BCLR_OFF,W_BCLR,W_BERR,W_SYSRESET,F_IACKIN,F_BCLR,F_BERR,F_SYSRESET,R_BR0,R_BR1,R_BR2,R_BR3,R_BGIN0,R_BGIN1,R_BGIN2,R_BGIN3
VME_BUS_2=IRQ1,IRQ2,IRQ3,IRQ4,IRQ5,IRQ6,IRQ7,DTACK,BGOUT0,BGOUT1,BGOUT2,BGOUT3,IACKOUT,IACKIN,BCLR,BERR,SYSRESET,BR0,BR1,BR2,BR3,BGIN0,BGIN1,BGIN2,BGIN3
