#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560b38d27230 .scope module, "FIFO_tb" "FIFO_tb" 2 5;
 .timescale -9 -12;
v0x560b38d57d50_0 .var "clk", 0 0;
v0x560b38d57e10_0 .net "dIn", 5 0, v0x560b38d576f0_0;  1 drivers
v0x560b38d57f20_0 .net "dOut", 5 0, v0x560b38d550b0_0;  1 drivers
v0x560b38d58010_0 .net "empty", 0 0, L_0x560b38d58570;  1 drivers
v0x560b38d58100_0 .net "full", 0 0, L_0x560b38d58c40;  1 drivers
v0x560b38d58240_0 .net "rEn", 0 0, v0x560b38d56cd0_0;  1 drivers
v0x560b38d582e0_0 .var "rst", 0 0;
v0x560b38d58380_0 .net "wEn", 0 0, v0x560b38d57b80_0;  1 drivers
E_0x560b38d1ae20 .event edge, v0x560b38d56a00_0;
E_0x560b38d1bb60 .event edge, v0x560b38d56bf0_0;
S_0x560b38d273b0 .scope module, "DUT" "SyncFIFO" 2 52, 3 2 0, S_0x560b38d27230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "full"
    .port_info 3 /INPUT 1 "wEn"
    .port_info 4 /INPUT 6 "dIn"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /INPUT 1 "rEn"
    .port_info 7 /OUTPUT 6 "dOut"
    .port_info 8 /INPUT 1 "faultEn"
P_0x560b38d16a80 .param/l "BITWIDTH" 0 3 3, +C4<00000000000000000000000000000110>;
P_0x560b38d16ac0 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000000100>;
L_0x560b38d27f40 .functor BUFZ 1, v0x560b38d57b80_0, C4<0>, C4<0>, C4<0>;
L_0x560b38d28050 .functor XOR 1, L_0x560b38d58980, L_0x560b38d58a60, C4<0>, C4<0>;
L_0x560b38d15cf0 .functor AND 1, L_0x560b38d58840, L_0x560b38d28050, C4<1>, C4<1>;
v0x560b38d349e0_0 .net *"_s11", 3 0, L_0x560b38d58660;  1 drivers
v0x560b38d13cf0_0 .net *"_s13", 3 0, L_0x560b38d58750;  1 drivers
v0x560b38d148a0_0 .net *"_s14", 0 0, L_0x560b38d58840;  1 drivers
v0x560b38d13170_0 .net *"_s17", 0 0, L_0x560b38d58980;  1 drivers
v0x560b38d13900_0 .net *"_s19", 0 0, L_0x560b38d58a60;  1 drivers
v0x560b38d32bc0_0 .net *"_s2", 0 0, L_0x560b38d584d0;  1 drivers
v0x560b38d160e0_0 .net *"_s20", 0 0, L_0x560b38d28050;  1 drivers
v0x560b38d54ab0_0 .net *"_s22", 0 0, L_0x560b38d15cf0;  1 drivers
L_0x7f00042db0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560b38d54b90_0 .net/2u *"_s24", 0 0, L_0x7f00042db0a8;  1 drivers
L_0x7f00042db0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b38d54c70_0 .net/2u *"_s26", 0 0, L_0x7f00042db0f0;  1 drivers
L_0x7f00042db018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560b38d54d50_0 .net/2u *"_s4", 0 0, L_0x7f00042db018;  1 drivers
L_0x7f00042db060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b38d54e30_0 .net/2u *"_s6", 0 0, L_0x7f00042db060;  1 drivers
v0x560b38d54f10_0 .net "clk", 0 0, v0x560b38d57d50_0;  1 drivers
v0x560b38d54fd0_0 .net "dIn", 5 0, v0x560b38d576f0_0;  alias, 1 drivers
v0x560b38d550b0_0 .var "dOut", 5 0;
v0x560b38d55190_0 .net "empty", 0 0, L_0x560b38d58570;  alias, 1 drivers
o0x7f0004324318 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b38d55250_0 .net "faultEn", 0 0, o0x7f0004324318;  0 drivers
v0x560b38d55310_0 .net "full", 0 0, L_0x560b38d58c40;  alias, 1 drivers
v0x560b38d553d0_0 .var/i "ii", 31 0;
v0x560b38d554b0_0 .net "rEn", 0 0, v0x560b38d56cd0_0;  alias, 1 drivers
v0x560b38d55570_0 .var "rPtr", 4 0;
v0x560b38d55650_0 .var "rPtrNxt", 4 0;
v0x560b38d55730_0 .net "rst", 0 0, v0x560b38d582e0_0;  1 drivers
v0x560b38d557f0 .array "vars", 15 0, 5 0;
v0x560b38d55ab0 .array "varsNxt", 15 0, 5 0;
v0x560b38d55b70_0 .net "wEn", 0 0, v0x560b38d57b80_0;  alias, 1 drivers
v0x560b38d55c30_0 .net "wEn1", 0 0, L_0x560b38d27f40;  1 drivers
v0x560b38d55cf0_0 .var "wPtr", 4 0;
v0x560b38d55dd0_0 .var "wPtrNxt", 4 0;
v0x560b38d55eb0_0 .var "wPtrPrev", 4 0;
v0x560b38d557f0_0 .array/port v0x560b38d557f0, 0;
v0x560b38d557f0_1 .array/port v0x560b38d557f0, 1;
v0x560b38d557f0_2 .array/port v0x560b38d557f0, 2;
E_0x560b38d1b080/0 .event edge, v0x560b38d553d0_0, v0x560b38d557f0_0, v0x560b38d557f0_1, v0x560b38d557f0_2;
v0x560b38d557f0_3 .array/port v0x560b38d557f0, 3;
v0x560b38d557f0_4 .array/port v0x560b38d557f0, 4;
v0x560b38d557f0_5 .array/port v0x560b38d557f0, 5;
v0x560b38d557f0_6 .array/port v0x560b38d557f0, 6;
E_0x560b38d1b080/1 .event edge, v0x560b38d557f0_3, v0x560b38d557f0_4, v0x560b38d557f0_5, v0x560b38d557f0_6;
v0x560b38d557f0_7 .array/port v0x560b38d557f0, 7;
v0x560b38d557f0_8 .array/port v0x560b38d557f0, 8;
v0x560b38d557f0_9 .array/port v0x560b38d557f0, 9;
v0x560b38d557f0_10 .array/port v0x560b38d557f0, 10;
E_0x560b38d1b080/2 .event edge, v0x560b38d557f0_7, v0x560b38d557f0_8, v0x560b38d557f0_9, v0x560b38d557f0_10;
v0x560b38d557f0_11 .array/port v0x560b38d557f0, 11;
v0x560b38d557f0_12 .array/port v0x560b38d557f0, 12;
v0x560b38d557f0_13 .array/port v0x560b38d557f0, 13;
v0x560b38d557f0_14 .array/port v0x560b38d557f0, 14;
E_0x560b38d1b080/3 .event edge, v0x560b38d557f0_11, v0x560b38d557f0_12, v0x560b38d557f0_13, v0x560b38d557f0_14;
v0x560b38d557f0_15 .array/port v0x560b38d557f0, 15;
E_0x560b38d1b080/4 .event edge, v0x560b38d557f0_15, v0x560b38d55570_0, v0x560b38d55cf0_0, v0x560b38d55730_0;
E_0x560b38d1b080/5 .event edge, v0x560b38d55190_0, v0x560b38d554b0_0, v0x560b38d55310_0, v0x560b38d55c30_0;
E_0x560b38d1b080/6 .event edge, v0x560b38d54fd0_0;
E_0x560b38d1b080 .event/or E_0x560b38d1b080/0, E_0x560b38d1b080/1, E_0x560b38d1b080/2, E_0x560b38d1b080/3, E_0x560b38d1b080/4, E_0x560b38d1b080/5, E_0x560b38d1b080/6;
E_0x560b38d1bc70 .event posedge, v0x560b38d54f10_0;
L_0x560b38d584d0 .cmp/eq 5, v0x560b38d55cf0_0, v0x560b38d55570_0;
L_0x560b38d58570 .functor MUXZ 1, L_0x7f00042db060, L_0x7f00042db018, L_0x560b38d584d0, C4<>;
L_0x560b38d58660 .part v0x560b38d55cf0_0, 0, 4;
L_0x560b38d58750 .part v0x560b38d55570_0, 0, 4;
L_0x560b38d58840 .cmp/eq 4, L_0x560b38d58660, L_0x560b38d58750;
L_0x560b38d58980 .part v0x560b38d55cf0_0, 4, 1;
L_0x560b38d58a60 .part v0x560b38d55570_0, 4, 1;
L_0x560b38d58c40 .functor MUXZ 1, L_0x7f00042db0f0, L_0x7f00042db0a8, L_0x560b38d15cf0, C4<>;
S_0x560b38d560b0 .scope module, "checker" "checker" 2 60, 2 112 0, S_0x560b38d27230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "empty"
    .port_info 3 /OUTPUT 1 "rEn"
    .port_info 4 /INPUT 6 "dOut"
    .port_info 5 /INPUT 1 "wEn"
v0x560b38d56730_0 .net "clk", 0 0, v0x560b38d57d50_0;  alias, 1 drivers
v0x560b38d567f0_0 .net "dOut", 5 0, v0x560b38d550b0_0;  alias, 1 drivers
v0x560b38d56890_0 .var "dOutRef", 5 0;
v0x560b38d56930_0 .net "empty", 0 0, L_0x560b38d58570;  alias, 1 drivers
v0x560b38d56a00_0 .var/i "errorCnt", 31 0;
v0x560b38d56b10_0 .var "len", 3 0;
v0x560b38d56bf0_0 .var/i "numRead", 31 0;
v0x560b38d56cd0_0 .var "rEn", 0 0;
v0x560b38d56d70_0 .net "rst", 0 0, v0x560b38d582e0_0;  alias, 1 drivers
v0x560b38d56ed0_0 .net "wEn", 0 0, v0x560b38d57b80_0;  alias, 1 drivers
E_0x560b38d1ba50 .event negedge, v0x560b38d55730_0;
S_0x560b38d56360 .scope task, "burstReadIfYouCan" "burstReadIfYouCan" 2 138, 2 138 0, S_0x560b38d560b0;
 .timescale -9 -12;
v0x560b38d56630_0 .var "burstRdLen", 3 0;
E_0x560b38d56550 .event negedge, v0x560b38d54f10_0;
E_0x560b38d565d0 .event edge, v0x560b38d55190_0, v0x560b38d55b70_0;
TD_FIFO_tb.checker.burstReadIfYouCan ;
    %load/vec4 v0x560b38d56630_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 4;
    %sub;
T_0.2 ;
    %load/vec4 v0x560b38d56930_0;
    %inv;
    %load/vec4 v0x560b38d56ed0_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x560b38d565d0;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x560b38d56bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560b38d56bf0_0, 1000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b38d56cd0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x560b38d567f0_0;
    %load/vec4 v0x560b38d56890_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 149 "$display", "======> Error at time=%0d: dOut=%d vs dOutRef=%d", $time, v0x560b38d567f0_0, v0x560b38d56890_0 {0 0 0};
    %load/vec4 v0x560b38d56a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b38d56a00_0, 0, 32;
T_0.4 ;
    %wait E_0x560b38d1bc70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b38d56cd0_0, 1000;
    %load/vec4 v0x560b38d56890_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 64, 0, 32;
    %mod;
    %pad/u 6;
    %assign/vec4 v0x560b38d56890_0, 1000;
    %wait E_0x560b38d56550;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_0x560b38d57040 .scope module, "driver" "driver" 2 56, 2 65 0, S_0x560b38d27230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "full"
    .port_info 3 /OUTPUT 1 "wEn"
    .port_info 4 /OUTPUT 6 "dIn"
    .port_info 5 /INPUT 1 "rEn"
v0x560b38d575e0_0 .net "clk", 0 0, v0x560b38d57d50_0;  alias, 1 drivers
v0x560b38d576f0_0 .var "dIn", 5 0;
v0x560b38d577b0_0 .net "full", 0 0, L_0x560b38d58c40;  alias, 1 drivers
v0x560b38d578b0_0 .var "len", 3 0;
v0x560b38d57950_0 .net "rEn", 0 0, v0x560b38d56cd0_0;  alias, 1 drivers
v0x560b38d57a90_0 .net "rst", 0 0, v0x560b38d582e0_0;  alias, 1 drivers
v0x560b38d57b80_0 .var "wEn", 0 0;
S_0x560b38d57290 .scope task, "burstWriteIfYouCan" "burstWriteIfYouCan" 2 92, 2 92 0, S_0x560b38d57040;
 .timescale -9 -12;
v0x560b38d574e0_0 .var "burstWrLen", 3 0;
E_0x560b38d57460 .event edge, v0x560b38d55310_0, v0x560b38d554b0_0;
TD_FIFO_tb.driver.burstWriteIfYouCan ;
    %load/vec4 v0x560b38d574e0_0;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 4;
    %sub;
T_1.8 ;
    %load/vec4 v0x560b38d577b0_0;
    %inv;
    %load/vec4 v0x560b38d57950_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.9, 6;
    %wait E_0x560b38d57460;
    %jmp T_1.8;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b38d57b80_0, 0, 1;
    %wait E_0x560b38d1bc70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b38d57b80_0, 1000;
    %load/vec4 v0x560b38d576f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 64, 0, 32;
    %mod;
    %pad/u 6;
    %assign/vec4 v0x560b38d576f0_0, 1000;
    %wait E_0x560b38d56550;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560b38d273b0;
T_2 ;
    %wait E_0x560b38d1bc70;
    %load/vec4 v0x560b38d55650_0;
    %assign/vec4 v0x560b38d55570_0, 1000;
    %load/vec4 v0x560b38d55dd0_0;
    %assign/vec4 v0x560b38d55cf0_0, 1000;
    %load/vec4 v0x560b38d55cf0_0;
    %assign/vec4 v0x560b38d55eb0_0, 1000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b38d553d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x560b38d553d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x560b38d553d0_0;
    %load/vec4a v0x560b38d55ab0, 4;
    %ix/getv/s 3, v0x560b38d553d0_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x560b38d557f0, 0, 4;
    %load/vec4 v0x560b38d553d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b38d553d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b38d273b0;
T_3 ;
    %wait E_0x560b38d1b080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b38d553d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x560b38d553d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x560b38d553d0_0;
    %load/vec4a v0x560b38d557f0, 4;
    %ix/getv/s 4, v0x560b38d553d0_0;
    %store/vec4a v0x560b38d55ab0, 4, 0;
    %load/vec4 v0x560b38d553d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b38d553d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v0x560b38d55570_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560b38d557f0, 4;
    %store/vec4 v0x560b38d550b0_0, 0, 6;
    %load/vec4 v0x560b38d55570_0;
    %store/vec4 v0x560b38d55650_0, 0, 5;
    %load/vec4 v0x560b38d55cf0_0;
    %store/vec4 v0x560b38d55dd0_0, 0, 5;
    %load/vec4 v0x560b38d55730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b38d55650_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b38d55dd0_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560b38d550b0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b38d553d0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x560b38d553d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.5, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v0x560b38d553d0_0;
    %store/vec4a v0x560b38d55ab0, 4, 0;
    %load/vec4 v0x560b38d553d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b38d553d0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x560b38d55190_0;
    %nor/r;
    %load/vec4 v0x560b38d554b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x560b38d55570_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560b38d55650_0, 0, 5;
T_3.6 ;
    %load/vec4 v0x560b38d55310_0;
    %nor/r;
    %load/vec4 v0x560b38d55c30_0;
    %and;
    %load/vec4 v0x560b38d55190_0;
    %load/vec4 v0x560b38d554b0_0;
    %and;
    %load/vec4 v0x560b38d55c30_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x560b38d55310_0;
    %load/vec4 v0x560b38d554b0_0;
    %and;
    %load/vec4 v0x560b38d55c30_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x560b38d54fd0_0;
    %load/vec4 v0x560b38d55cf0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x560b38d55ab0, 4, 0;
    %load/vec4 v0x560b38d55cf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560b38d55dd0_0, 0, 5;
T_3.8 ;
    %load/vec4 v0x560b38d55190_0;
    %load/vec4 v0x560b38d554b0_0;
    %and;
    %load/vec4 v0x560b38d55c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x560b38d54fd0_0;
    %store/vec4 v0x560b38d550b0_0, 0, 6;
T_3.10 ;
T_3.3 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560b38d57040;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560b38d576f0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b38d57b80_0, 0, 1;
    %wait E_0x560b38d1ba50;
T_4.0 ;
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x560b38d578b0_0, 0, 4;
    %load/vec4 v0x560b38d578b0_0;
T_4.1 %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 4;
    %pushi/vec4 1, 0, 4;
    %sub;
    %wait E_0x560b38d1bc70;
    %jmp T_4.1;
T_4.2 ;
    %pop/vec4 1;
    %vpi_func 2 87 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v0x560b38d578b0_0, 0, 4;
    %load/vec4 v0x560b38d578b0_0;
    %store/vec4 v0x560b38d574e0_0, 0, 4;
    %fork TD_FIFO_tb.driver.burstWriteIfYouCan, S_0x560b38d57290;
    %join;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x560b38d560b0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b38d56bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b38d56a00_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x560b38d560b0;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560b38d56890_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b38d56cd0_0, 0, 1;
    %wait E_0x560b38d1ba50;
T_6.0 ;
    %vpi_func 2 128 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x560b38d56b10_0, 0, 4;
    %load/vec4 v0x560b38d56b10_0;
T_6.1 %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 4;
    %pushi/vec4 1, 0, 4;
    %sub;
    %wait E_0x560b38d1bc70;
    %jmp T_6.1;
T_6.2 ;
    %pop/vec4 1;
    %vpi_func 2 131 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x560b38d56b10_0, 0, 4;
    %load/vec4 v0x560b38d56b10_0;
    %store/vec4 v0x560b38d56630_0, 0, 4;
    %fork TD_FIFO_tb.checker.burstReadIfYouCan, S_0x560b38d56360;
    %join;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x560b38d27230;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b38d57d50_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x560b38d57d50_0;
    %inv;
    %store/vec4 v0x560b38d57d50_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x560b38d27230;
T_8 ;
    %vpi_call 2 16 "$dumpfile", "FIFO.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x560b38d27230 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b38d582e0_0, 1000;
    %pushi/vec4 2, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560b38d1bc70;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b38d582e0_0, 1000;
    %end;
    .thread T_8;
    .scope S_0x560b38d27230;
T_9 ;
    %fork t_1, S_0x560b38d27230;
    %fork t_2, S_0x560b38d27230;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_9.0 ;
    %wait E_0x560b38d1bb60;
    %load/vec4 v0x560b38d56bf0_0;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.1, 4;
    %vpi_call 2 29 "$display", "numRead = ", v0x560b38d56bf0_0 {0 0 0};
T_9.1 ;
    %load/vec4 v0x560b38d56bf0_0;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_9.3, 4;
    %wait E_0x560b38d1bc70;
    %load/vec4 v0x560b38d56a00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %vpi_call 2 33 "$display", "pass ======> No errors. Congrats!" {0 0 0};
T_9.5 ;
    %vpi_call 2 34 "$finish" {0 0 0};
T_9.3 ;
    %jmp T_9.0;
    %end;
t_2 ;
T_9.7 ;
    %wait E_0x560b38d1ae20;
    %load/vec4 v0x560b38d56a00_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %vpi_call 2 40 "$display", "fail ======> Stopped after 5 errors!" {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
T_9.8 ;
    %jmp T_9.7;
    %end;
    .scope S_0x560b38d27230;
t_0 ;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TestingCode/FIFO_tb.v";
    "TestingCode/fifo.v";
