{
  "Top": "balance",
  "RtlTop": "balance",
  "RtlPrefix": "",
  "RtlSubPrefix": "balance_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "sum": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<3>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "sum_i",
          "name": "sum_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "sum_o",
          "name": "sum_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "sum_o_ap_vld",
          "name": "sum_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "cash": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<2>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "cash",
          "name": "cash",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tissue": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<2>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "tissue",
          "name": "tissue",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "tissue_ap_vld",
          "name": "tissue_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "balance"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "balance",
    "Version": "1.0",
    "DisplayName": "Balance",
    "Revision": "2112777506",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_balance_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/project_2_src\/vender.cpp"],
    "Vhdl": ["impl\/vhdl\/balance.vhd"],
    "Verilog": ["impl\/verilog\/balance.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/balance.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "sum_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "3",
      "portMap": {"sum_i": "DATA"},
      "ports": ["sum_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sum"
        }]
    },
    "sum_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"sum_o": "DATA"},
      "ports": ["sum_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sum"
        }]
    },
    "cash": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "2",
      "portMap": {"cash": "DATA"},
      "ports": ["cash"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cash"
        }]
    },
    "tissue": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"tissue": "DATA"},
      "ports": ["tissue"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "tissue"
        }]
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "sum_i": {
      "dir": "in",
      "width": "3"
    },
    "sum_o": {
      "dir": "out",
      "width": "3"
    },
    "sum_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "cash": {
      "dir": "in",
      "width": "2"
    },
    "tissue": {
      "dir": "out",
      "width": "2"
    },
    "tissue_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "balance"},
    "Info": {"balance": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"balance": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.978"
        },
        "Area": {
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-20 00:26:56 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
