package erythrina.frontend.isa

import chisel3._
import chisel3.util._
import erythrina.frontend._
import erythrina.backend.fu.{ALUop, BRUop, LDUop, STUop, CSRop}

object RV_Zicsr extends InstrType {
    def CSRRW   = BitPat("b???????_?????_?????_001_?????_11100_11")
    def CSRRS   = BitPat("b???????_?????_?????_010_?????_11100_11")
    def CSRRC   = BitPat("b???????_?????_?????_011_?????_11100_11")

    val table = Array(
        CSRRW -> List(TypeI, FuType.csr, CSRop.wrt),
        CSRRS -> List(TypeI, FuType.csr, CSRop.set),
        CSRRC -> List(TypeI, FuType.csr, CSRop.clr)
    )
}