
*** Running vivado
    with args -log vga_controller_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_controller_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vga_controller_top.tcl -notrace
Command: synth_design -top vga_controller_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12787
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2499.465 ; gain = 0.000 ; free physical = 230 ; free virtual = 20997
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controller_top' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_top.vhdl:43]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/.Xil/Vivado-12156-slab/realtime/clk_wiz_0_stub.v:5' bound to instance 'i_clk_wiz_0' of component 'clk_wiz_0' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_top.vhdl:129]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/.Xil/Vivado-12156-slab/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/.Xil/Vivado-12156-slab/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/.Xil/Vivado-12156-slab/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'i_blk_mem_gen_0' of component 'blk_mem_gen_0' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_top.vhdl:137]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/.Xil/Vivado-12156-slab/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/.Xil/Vivado-12156-slab/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'vga_controller' declared at '/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller.vhdl:24' bound to instance 'i_vga_controller' of component 'vga_controller' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_top.vhdl:151]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller.vhdl:52]
	Parameter BW bound to: 12 - type: integer 
	Parameter TOP bound to: 1024 - type: integer 
	Parameter FRONT_PORCH bound to: 24 - type: integer 
	Parameter PULSE bound to: 136 - type: integer 
	Parameter BACK_PORCH bound to: 144 - type: integer 
	Parameter POLARITY bound to: 1'b0 
INFO: [Synth 8-3491] module 'vga_controller_updater' declared at '/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_updater.vhdl:10' bound to instance 'PixelUpdater' of component 'vga_controller_updater' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'vga_controller_updater' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_updater.vhdl:34]
	Parameter BW bound to: 12 - type: integer 
	Parameter TOP bound to: 1024 - type: integer 
	Parameter FRONT_PORCH bound to: 24 - type: integer 
	Parameter PULSE bound to: 136 - type: integer 
	Parameter BACK_PORCH bound to: 144 - type: integer 
	Parameter POLARITY bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'vga_controller_updater' (3#1) [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_updater.vhdl:34]
	Parameter BW bound to: 12 - type: integer 
	Parameter TOP bound to: 768 - type: integer 
	Parameter FRONT_PORCH bound to: 3 - type: integer 
	Parameter PULSE bound to: 6 - type: integer 
	Parameter BACK_PORCH bound to: 29 - type: integer 
	Parameter POLARITY bound to: 1'b0 
INFO: [Synth 8-3491] module 'vga_controller_updater' declared at '/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_updater.vhdl:10' bound to instance 'LineUpdater' of component 'vga_controller_updater' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller.vhdl:143]
INFO: [Synth 8-638] synthesizing module 'vga_controller_updater__parameterized1' [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_updater.vhdl:34]
	Parameter BW bound to: 12 - type: integer 
	Parameter TOP bound to: 768 - type: integer 
	Parameter FRONT_PORCH bound to: 3 - type: integer 
	Parameter PULSE bound to: 6 - type: integer 
	Parameter BACK_PORCH bound to: 29 - type: integer 
	Parameter POLARITY bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'vga_controller_updater__parameterized1' (3#1) [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_updater.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (4#1) [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_top' (5#1) [/home/ayhon/Vivado/VGAProject/lab6/src/vga_controller_top.vhdl:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.465 ; gain = 0.000 ; free physical = 683 ; free virtual = 21303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.465 ; gain = 0.000 ; free physical = 813 ; free virtual = 21480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.465 ; gain = 0.000 ; free physical = 812 ; free virtual = 21478
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.465 ; gain = 0.000 ; free physical = 772 ; free virtual = 21444
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i_clk_wiz_0'
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i_clk_wiz_0'
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'i_blk_mem_gen_0'
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'i_blk_mem_gen_0'
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/constr/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/constr/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ayhon/Vivado/VGAProject/lab6/constr/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controller_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controller_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 646 ; free virtual = 21369
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 646 ; free virtual = 21369
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 726 ; free virtual = 21457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 726 ; free virtual = 21457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK125xCI. (constraint file  {/home/ayhon/Vivado/VGAProject/lab6/Lab 6.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK125xCI. (constraint file  {/home/ayhon/Vivado/VGAProject/lab6/Lab 6.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for i_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 725 ; free virtual = 21458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 720 ; free virtual = 21454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 720 ; free virtual = 21463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 389 ; free virtual = 21273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 385 ; free virtual = 21270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 385 ; free virtual = 21269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |CARRY4      |     9|
|4     |LUT1        |     2|
|5     |LUT2        |    14|
|6     |LUT3        |     6|
|7     |LUT4        |     2|
|8     |LUT5        |     8|
|9     |LUT6        |    26|
|10    |FDCE        |    36|
|11    |FDPE        |     2|
|12    |IBUF        |     1|
|13    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 197 ; free virtual = 21259
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 248 ; free virtual = 21311
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2563.391 ; gain = 63.926 ; free physical = 248 ; free virtual = 21311
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 214 ; free virtual = 21306
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 237 ; free virtual = 21342
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2563.391 ; gain = 64.031 ; free physical = 399 ; free virtual = 21504
INFO: [Common 17-1381] The checkpoint '/home/ayhon/Vivado/VGAProject/lab6/Lab 6.runs/synth_1/vga_controller_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_controller_top_utilization_synth.rpt -pb vga_controller_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 09:08:49 2021...
