INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_increment.cpp
   Compiling counter.cpp_pre.cpp.tb.cpp
   Compiling tb_counter.cpp_pre.cpp.tb.cpp
   Compiling apatb_increment_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
4-digit counter test:
Count: 1
Count: 2
Count: 3
Count: 4
Count: 5
Count: 6
Count: 7
Count: 8
Count: 9
Count: 0
Count: 1
Count: 2
Count: 3
Count: 4
Count: 5
12-digit counter test:
Count: 6
Count: 7
Count: 8
Count: 9
Count: 10
Count: 11
Count: 12
Count: 1
Count: 2
Count: 3
Count: 4
Count: 5
Count: 6
Count: 7
Count: 8
After reset (4-digit): 0
Next count after reset (4-digit): 1
After reset (12-digit): 1
Next count after reset (12-digit): 2

C:\Users\kwokt\HLS-Models\Simple-Designs\Sequential\Counters\4-digit-decimal-counter\4digit_decimalcounter\solution1\sim\verilog>set PATH= 

C:\Users\kwokt\HLS-Models\Simple-Designs\Sequential\Counters\4-digit-decimal-counter\4digit_decimalcounter\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_increment_top glbl -Oenable_linking_all_libraries  -prj increment.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s increment  
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_increment_top glbl -Oenable_linking_all_libraries -prj increment.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s increment 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Simple-Designs/Sequential/Counters/4-digit-decimal-counter/4digit_decimalcounter/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Simple-Designs/Sequential/Counters/4-digit-decimal-counter/4digit_decimalcounter/solution1/sim/verilog/increment.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_increment_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Simple-Designs/Sequential/Counters/4-digit-decimal-counter/4digit_decimalcounter/solution1/sim/verilog/increment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Simple-Designs/Sequential/Counters/4-digit-decimal-counter/4digit_decimalcounter/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.increment
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_increment_top
Compiling module work.glbl
Built simulation snapshot increment

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/increment/xsim_script.tcl
# xsim {increment} -autoloadwcfg -tclbatch {increment.tcl}
Time resolution is 1 ps
source increment.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 34 [n/a] @ "125000"
// RTL Simulation : 1 / 34 [n/a] @ "145000"
// RTL Simulation : 2 / 34 [n/a] @ "155000"
// RTL Simulation : 3 / 34 [n/a] @ "165000"
// RTL Simulation : 4 / 34 [n/a] @ "175000"
// RTL Simulation : 5 / 34 [n/a] @ "185000"
// RTL Simulation : 6 / 34 [n/a] @ "195000"
// RTL Simulation : 7 / 34 [n/a] @ "205000"
// RTL Simulation : 8 / 34 [n/a] @ "215000"
// RTL Simulation : 9 / 34 [n/a] @ "225000"
// RTL Simulation : 10 / 34 [n/a] @ "235000"
// RTL Simulation : 11 / 34 [n/a] @ "245000"
// RTL Simulation : 12 / 34 [n/a] @ "255000"
// RTL Simulation : 13 / 34 [n/a] @ "265000"
// RTL Simulation : 14 / 34 [n/a] @ "275000"
// RTL Simulation : 15 / 34 [n/a] @ "285000"
// RTL Simulation : 16 / 34 [n/a] @ "295000"
// RTL Simulation : 17 / 34 [n/a] @ "305000"
// RTL Simulation : 18 / 34 [n/a] @ "315000"
// RTL Simulation : 19 / 34 [n/a] @ "325000"
// RTL Simulation : 20 / 34 [n/a] @ "335000"
// RTL Simulation : 21 / 34 [n/a] @ "345000"
// RTL Simulation : 22 / 34 [n/a] @ "355000"
// RTL Simulation : 23 / 34 [n/a] @ "365000"
// RTL Simulation : 24 / 34 [n/a] @ "375000"
// RTL Simulation : 25 / 34 [n/a] @ "385000"
// RTL Simulation : 26 / 34 [n/a] @ "395000"
// RTL Simulation : 27 / 34 [n/a] @ "405000"
// RTL Simulation : 28 / 34 [n/a] @ "415000"
// RTL Simulation : 29 / 34 [n/a] @ "425000"
// RTL Simulation : 30 / 34 [n/a] @ "435000"
// RTL Simulation : 31 / 34 [n/a] @ "445000"
// RTL Simulation : 32 / 34 [n/a] @ "455000"
// RTL Simulation : 33 / 34 [n/a] @ "465000"
// RTL Simulation : 34 / 34 [n/a] @ "475000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 535 ns : File "C:/Users/kwokt/HLS-Models/Simple-Designs/Sequential/Counters/4-digit-decimal-counter/4digit_decimalcounter/solution1/sim/verilog/increment.autotb.v" Line 343
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun  2 23:46:11 2024...
4-digit counter test:
Count: 1
Count: 2
Count: 3
Count: 4
Count: 5
Count: 6
Count: 7
Count: 8
Count: 9
Count: 0
Count: 1
Count: 2
Count: 3
Count: 4
Count: 5
12-digit counter test:
Count: 6
Count: 7
Count: 8
Count: 9
Count: 10
Count: 11
Count: 12
Count: 1
Count: 2
Count: 3
Count: 4
Count: 5
Count: 6
Count: 7
Count: 8
After reset (4-digit): 0
Next count after reset (4-digit): 1
After reset (12-digit): 1
Next count after reset (12-digit): 2
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
