============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  04:26:27 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5 ps) Path Delay Check
     Startpoint: (F) A[5]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1865            
           Slack:=       5            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  A[5]                          -       -      F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g19/X                         -       A->X   F     sky130_fd_sc_hd__clkbuf_1      2  8.4    75   342     342    (-,-) 
  addinc_add_7_30_g3069/Y       -       A->Y   R     sky130_fd_sc_hd__inv_2         1  3.7    32    54     396    (-,-) 
  addinc_add_7_30_g3065__3680/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1       3  8.2    74    68     464    (-,-) 
  addinc_add_7_30_g2970__2398/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1       2  5.8    71    85     550    (-,-) 
  addinc_add_7_30_g3116__1705/Y -       A_N->Y R     sky130_fd_sc_hd__nand2b_1      1  3.7    61   107     657    (-,-) 
  addinc_add_7_30_g2925__7482/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  5.6    51    64     720    (-,-) 
  addinc_add_7_30_g2911__5526/Y -       A->Y   R     sky130_fd_sc_hd__nand2_2       1 10.5    75    77     798    (-,-) 
  addinc_add_7_30_g2891__6131/Y -       C->Y   F     sky130_fd_sc_hd__nand3_4       4 13.3    75    90     888    (-,-) 
  addinc_add_7_30_g2888__5122/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  5.7    70    85     973    (-,-) 
  addinc_add_7_30_g2881__8428/Y -       A->Y   F     sky130_fd_sc_hd__nand3_2       4 12.9    97    97    1070    (-,-) 
  addinc_add_7_30_g2877__5107/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  3.7    53    82    1152    (-,-) 
  addinc_add_7_30_g2865__4733/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1       2  7.1    65    69    1221    (-,-) 
  addinc_add_7_30_g2859__7098/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  5.7    70    81    1301    (-,-) 
  addinc_add_7_30_g2847__5107/Y -       C1->Y  F     sky130_fd_sc_hd__o211ai_2      3  8.1    84    94    1395    (-,-) 
  addinc_add_7_30_g2834__7482/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  5.9    72    90    1485    (-,-) 
  addinc_add_7_30_g2832__1881/Y -       A->Y   F     sky130_fd_sc_hd__nand2_2       3 13.1    64    76    1561    (-,-) 
  addinc_add_7_30_g2819__6260/X -       A1->X  F     sky130_fd_sc_hd__a21bo_2       1 51.3   139   304    1865    (-,-) 
  Cout                          -       -      F     (port)                         -    -     -     0    1865    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

