Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Tue Mar 19 16:05:42 2024
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file design_4_wrapper_power_routed.rpt -pb design_4_wrapper_power_summary_routed.pb -rpx design_4_wrapper_power_routed.rpx
| Design           : design_4_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.292        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.147        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 58.6         |
| Junction Temperature (C) | 51.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |        9 |       --- |             --- |
| Slice Logic              |     0.031 |    24731 |       --- |             --- |
|   LUT as Logic           |     0.025 |     6483 |     17600 |           36.84 |
|   Register               |     0.003 |    12127 |     35200 |           34.45 |
|   CARRY4                 |     0.002 |      465 |      4400 |           10.57 |
|   LUT as Shift Register  |     0.001 |     1290 |      6000 |           21.50 |
|   F7/F8 Muxes            |    <0.001 |       70 |     17600 |            0.40 |
|   LUT as Distributed RAM |    <0.001 |       56 |      6000 |            0.93 |
|   Others                 |     0.000 |     1835 |       --- |             --- |
| Signals                  |     0.044 |    18362 |       --- |             --- |
| Block RAM                |     0.097 |     54.5 |        60 |           90.83 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| DSPs                     |     0.032 |       30 |        80 |           37.50 |
| I/O                      |     0.496 |       57 |       100 |           57.00 |
| PS7                      |     1.282 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     2.292 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.271 |       0.260 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.080 |       0.071 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.137 |       0.136 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.013 |       0.008 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.707 |       0.669 |      0.038 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| adc_clk                                                                                    | adc_clk_p_i                                                          |             8.0 |
| clk_fpga_0                                                                                 | design_4_i/ps/processing_system7_0/inst/FCLK_CLK0                    |             8.0 |
| clk_fpga_0                                                                                 | design_4_i/ps/processing_system7_0/inst/FCLK_CLK_unbuffered[0]       |             8.0 |
| clk_out1_design_4_clk_wiz_0_0                                                              | design_4_i/DAC/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0          |             4.0 |
| clkfbout_design_4_clk_wiz_0_0                                                              | design_4_i/DAC/clk_wiz_0/inst/clkfbout_design_4_clk_wiz_0_0          |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| rx_clk                                                                                     | daisy_p_i[1]                                                         |             4.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_4_wrapper            |     2.147 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   design_4_i                |     1.681 |
|     BRAM0                   |     0.003 |
|       blk_mem_gen_0         |     0.003 |
|     BRAM1                   |     0.003 |
|       blk_mem_gen_1         |     0.003 |
|     BUF_i                   |     0.031 |
|       util_ds_buf_2         |     0.030 |
|     DAC                     |     0.153 |
|       axis_red_pitaya_dac_0 |     0.005 |
|       clk_wiz_0             |     0.107 |
|       dds_compiler_0        |     0.041 |
|     GPIO1                   |     0.001 |
|     GPIO2                   |     0.002 |
|       axi_gpio_1            |     0.002 |
|     axi_gpio_0              |     0.001 |
|       U0                    |     0.001 |
|     blk_mem_gen_0           |     0.005 |
|       U0                    |     0.005 |
|     ch_01                   |     0.118 |
|       cordic_0              |     0.030 |
|       dds_compiler_1        |     0.041 |
|       fir_compiler_0        |     0.022 |
|       fir_compiler_1        |     0.022 |
|       mult_gen_0            |     0.002 |
|       mult_gen_1            |     0.002 |
|     ila_0                   |     0.020 |
|       inst                  |     0.020 |
|     ila_1                   |     0.010 |
|       inst                  |     0.010 |
|     ila_2                   |     0.011 |
|       inst                  |     0.011 |
|     ps                      |     1.322 |
|       processing_system7_0  |     1.284 |
|       ps7_0_axi_periph      |     0.038 |
|     system_ctrl_0           |     0.001 |
|       inst                  |     0.001 |
+-----------------------------+-----------+


