<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_fmc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__fmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32F4xx_LL_FMC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32F4xx_LL_FMC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#if defined(FMC_Bank1)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#define IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || \</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK2) || \</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK3) || \</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK4))</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || \</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">                             ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">                                   ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">                                   ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8)  || \</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_128) || \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_256) || \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_512) || \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_1024))</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">                                     ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_B) || \</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_C) || \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_D))</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">                                     ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">                                            ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define IS_FMC_WRAP_MODE(__MODE__) (((__MODE__) == FMC_WRAP_MODE_DISABLE) || \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">                                    ((__MODE__) == FMC_WRAP_MODE_ENABLE))</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || \</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">                                               ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                                               ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || \</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">                                         ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || \</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">                                        ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || \</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">                                    ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) &gt; 1U) &amp;&amp; ((__LATENCY__) &lt;= 17U))</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || \</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">                                       ((__BURST__) == FMC_WRITE_BURST_ENABLE))</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                            ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 15U))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 255U))</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) &lt;= 3U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define IS_FMC_CLK_DIV(__DIV__) (((__DIV__) &gt; 1U) &amp;&amp; ((__DIV__) &lt;= 16U))</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#if  (defined(FMC_Bank3) || defined(FMC_Bank2_3))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define IS_FMC_NAND_BANK(__BANK__) (((__BANK__) == FMC_NAND_BANK2) || \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                                    ((__BANK__) == FMC_NAND_BANK3))</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_PCC_WAIT_FEATURE_DISABLE) || \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                                          ((__FEATURE__) == FMC_NAND_PCC_WAIT_FEATURE_ENABLE))</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_PCC_MEM_BUS_WIDTH_8) || \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">                                             ((__WIDTH__) == FMC_NAND_PCC_MEM_BUS_WIDTH_16))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">                                     ((__STATE__) == FMC_NAND_ECC_ENABLE))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) &lt;= 255U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define IS_FMC_TAR_TIME(__TIME__) ((__TIME__) &lt;= 255U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#if defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define IS_FMC_PCCARD_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_PCCARD_DEVICE)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8)  || \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">                                          ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                                          ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32))</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                                            ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE)  || \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || \</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">                                       ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE)      || \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE)       || \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_PALL)             || \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE)        || \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 16U))</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 16U))</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) &gt; 0U) &amp;&amp; ((__NUMBER__) &lt;= 15U))</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) &lt;= 8191U)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) &lt;= 8191U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">                                     ((__BANK__) == FMC_SDRAM_BANK2))</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8)  || \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9)  || \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11))</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">                                        ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">                                        ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13))</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">                                                ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4))</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">                                         ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">                                         ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#if defined(FMC_Bank1)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define FMC_NORSRAM_TypeDef            FMC_Bank1_TypeDef</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define FMC_NORSRAM_EXTENDED_TypeDef   FMC_Bank1E_TypeDef</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define FMC_NAND_TypeDef               FMC_Bank2_3_TypeDef</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">  203</a></span><span class="preprocessor">#define FMC_NAND_TypeDef               FMC_Bank3_TypeDef</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#if defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define FMC_PCCARD_TypeDef             FMC_Bank4_TypeDef</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define FMC_SDRAM_TypeDef              FMC_Bank5_6_TypeDef</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#if defined(FMC_Bank1)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define FMC_NORSRAM_DEVICE             FMC_Bank1</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define FMC_NORSRAM_EXTENDED_DEVICE    FMC_Bank1E</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define FMC_NAND_DEVICE                FMC_Bank2_3</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga5cff4bb2c897afc003cc45726e1e959f">  219</a></span><span class="preprocessor">#define FMC_NAND_DEVICE                FMC_Bank3</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#if defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define FMC_PCCARD_DEVICE              FMC_Bank4</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define FMC_SDRAM_DEVICE               FMC_Bank5_6</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#if defined(FMC_Bank1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  uint32_t NSBank;                       </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  uint32_t DataAddressMux;               </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  uint32_t MemoryType;                   </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  uint32_t MemoryDataWidth;              </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  uint32_t BurstAccessMode;              </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  uint32_t WaitSignalPolarity;           </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  uint32_t WrapMode;                     </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  uint32_t WaitSignalActive;             </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  uint32_t WriteOperation;               </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  uint32_t WaitSignal;                   </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  uint32_t ExtendedMode;                 </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  uint32_t AsynchronousWait;             </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  uint32_t WriteBurst;                   </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  uint32_t ContinuousClock;              </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  uint32_t WriteFifo;                    </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  uint32_t PageSize;                     </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>} <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gad529724fc3960dd8414ada02caa065b2">FMC_NORSRAM_InitTypeDef</a>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>{</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  uint32_t AddressSetupTime;             </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  uint32_t AddressHoldTime;              </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  uint32_t DataSetupTime;                </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  uint32_t BusTurnAroundDuration;        </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  uint32_t CLKDivision;                  </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  uint32_t DataLatency;                  </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  uint32_t AccessMode;                   </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>} <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>{</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  uint32_t NandBank;               </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  uint32_t Waitfeature;            </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  uint32_t MemoryDataWidth;        </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  uint32_t EccComputation;         </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  uint32_t ECCPageSize;            </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  uint32_t TCLRSetupTime;          </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  uint32_t TARSetupTime;           </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>} FMC_NAND_InitTypeDef;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3 || FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3) || defined(FMC_Bank4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>{</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  uint32_t SetupTime;            </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  uint32_t WaitSetupTime;        </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  uint32_t HoldSetupTime;        </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  uint32_t HiZSetupTime;         </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>} FMC_NAND_PCC_TimingTypeDef;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3 || FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#if defined(FMC_Bank4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>{</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  uint32_t Waitfeature;            </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  uint32_t TCLRSetupTime;          </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  uint32_t TARSetupTime;           </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>} FMC_PCCARD_InitTypeDef;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  uint32_t SDBank;                      </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  uint32_t ColumnBitsNumber;            </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  uint32_t RowBitsNumber;               </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  uint32_t MemoryDataWidth;             </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  uint32_t InternalBankNumber;          </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  uint32_t CASLatency;                  </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  uint32_t WriteProtection;             </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  uint32_t SDClockPeriod;               </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  uint32_t ReadBurst;                   </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  uint32_t ReadPipeDelay;               </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>} FMC_SDRAM_InitTypeDef;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>{</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  uint32_t LoadToActiveDelay;            </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  uint32_t ExitSelfRefreshDelay;         </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  uint32_t SelfRefreshTime;              </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  uint32_t RowCycleDelay;                </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  uint32_t WriteRecoveryTime;            </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  uint32_t RPDelay;                      </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  uint32_t RCDDelay;                     </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>} FMC_SDRAM_TimingTypeDef;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>{</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  uint32_t CommandMode;                  </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  uint32_t CommandTarget;                </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  uint32_t AutoRefreshNumber;            </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  uint32_t ModeRegisterDefinition;       </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>} FMC_SDRAM_CommandTypeDef;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#if defined(FMC_Bank1)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define FMC_NORSRAM_BANK1                       (0x00000000U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define FMC_NORSRAM_BANK2                       (0x00000002U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define FMC_NORSRAM_BANK3                       (0x00000004U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define FMC_NORSRAM_BANK4                       (0x00000006U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_DISABLE            (0x00000000U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_ENABLE             (0x00000002U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#define FMC_MEMORY_TYPE_SRAM                    (0x00000000U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define FMC_MEMORY_TYPE_PSRAM                   (0x00000004U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define FMC_MEMORY_TYPE_NOR                     (0x00000008U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_8             (0x00000000U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_16            (0x00000010U)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_32            (0x00000020U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE         (0x00000040U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE        (0x00000000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define FMC_BURST_ACCESS_MODE_DISABLE           (0x00000000U)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define FMC_BURST_ACCESS_MODE_ENABLE            (0x00000100U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_LOW            (0x00000000U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_HIGH           (0x00000200U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define FMC_WRAP_MODE_DISABLE                   (0x00000000U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define FMC_WRAP_MODE_ENABLE                    (0x00000400U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define FMC_WAIT_TIMING_BEFORE_WS               (0x00000000U)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define FMC_WAIT_TIMING_DURING_WS               (0x00000800U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define FMC_WRITE_OPERATION_DISABLE             (0x00000000U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define FMC_WRITE_OPERATION_ENABLE              (0x00001000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define FMC_WAIT_SIGNAL_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define FMC_WAIT_SIGNAL_ENABLE                  (0x00002000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define FMC_EXTENDED_MODE_DISABLE               (0x00000000U)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define FMC_EXTENDED_MODE_ENABLE                (0x00004000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_DISABLE           (0x00000000U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_ENABLE            (0x00008000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define FMC_PAGE_SIZE_NONE                      (0x00000000U)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define FMC_PAGE_SIZE_128                       FMC_BCR1_CPSIZE_0</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define FMC_PAGE_SIZE_256                       FMC_BCR1_CPSIZE_1</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define FMC_PAGE_SIZE_512                       (FMC_BCR1_CPSIZE_0\</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">                                                 | FMC_BCR1_CPSIZE_1)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define FMC_PAGE_SIZE_1024                      FMC_BCR1_CPSIZE_2</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define FMC_WRITE_BURST_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define FMC_WRITE_BURST_ENABLE                  (0x00080000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY          (0x00000000U)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC         (0x00100000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define FMC_WRITE_FIFO_DISABLE                  FMC_BCR1_WFDIS</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define FMC_WRITE_FIFO_ENABLE                   (0x00000000U)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define FMC_ACCESS_MODE_A                       (0x00000000U)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define FMC_ACCESS_MODE_B                       (0x10000000U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define FMC_ACCESS_MODE_C                       (0x20000000U)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define FMC_ACCESS_MODE_D                       (0x30000000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3) || defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define FMC_NAND_BANK2                          (0x00000010U)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define FMC_NAND_BANK3                          (0x00000100U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       (0x00000000U)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        (0x00000002U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#if defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_PCCARD              (0x00000000U)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_NAND                (0x00000008U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            (0x00000000U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           (0x00000010U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define FMC_NAND_ECC_DISABLE                    (0x00000000U)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define FMC_NAND_ECC_ENABLE                     (0x00000040U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_256BYTE          (0x00000000U)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_512BYTE          (0x00020000U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE         (0x00040000U)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE         (0x00060000U)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE         (0x00080000U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE         (0x000A0000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3 || FMC_Bank2_3 || FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define FMC_SDRAM_BANK1                         (0x00000000U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define FMC_SDRAM_BANK2                         (0x00000001U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_8             (0x00000000U)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_9             (0x00000001U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_10            (0x00000002U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_11            (0x00000003U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_11               (0x00000000U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_12               (0x00000004U)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_13               (0x00000008U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_8               (0x00000000U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_16              (0x00000010U)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_32              (0x00000020U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_2            (0x00000000U)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_4            (0x00000040U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_1                 (0x00000080U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_2                 (0x00000100U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_3                 (0x00000180U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_DISABLE      (0x00000000U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE       (0x00000200U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define FMC_SDRAM_CLOCK_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_2                (0x00000800U)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_3                (0x00000C00U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define FMC_SDRAM_RBURST_DISABLE                (0x00000000U)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define FMC_SDRAM_RBURST_ENABLE                 (0x00001000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_0                 (0x00000000U)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_1                 (0x00002000U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_2                 (0x00004000U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define FMC_SDRAM_CMD_NORMAL_MODE               (0x00000000U)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define FMC_SDRAM_CMD_CLK_ENABLE                (0x00000001U)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define FMC_SDRAM_CMD_PALL                      (0x00000002U)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define FMC_SDRAM_CMD_AUTOREFRESH_MODE          (0x00000003U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define FMC_SDRAM_CMD_LOAD_MODE                 (0x00000004U)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define FMC_SDRAM_CMD_SELFREFRESH_MODE          (0x00000005U)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define FMC_SDRAM_CMD_POWERDOWN_MODE            (0x00000006U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK2              FMC_SDCMR_CTB2</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1              FMC_SDCMR_CTB1</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1_2            (0x00000018U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">#define FMC_SDRAM_NORMAL_MODE                   (0x00000000U)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define FMC_SDRAM_SELF_REFRESH_MODE             FMC_SDSR_MODES1_0</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#define FMC_SDRAM_POWER_DOWN_MODE               FMC_SDSR_MODES1_1</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3) || defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define FMC_IT_RISING_EDGE                      (0x00000008U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define FMC_IT_LEVEL                            (0x00000010U)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define FMC_IT_FALLING_EDGE                     (0x00000020U)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3 || FMC_Bank2_3 || FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define FMC_IT_REFRESH_ERROR                    (0x00004000U)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3) || defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define FMC_FLAG_RISING_EDGE                    (0x00000001U)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define FMC_FLAG_LEVEL                          (0x00000002U)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define FMC_FLAG_FALLING_EDGE                   (0x00000004U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define FMC_FLAG_FEMPT                          (0x00000040U)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3 || FMC_Bank2_3 || FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_IT               FMC_SDSR_RE</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define FMC_SDRAM_FLAG_BUSY                     FMC_SDSR_BUSY</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_ERROR            FMC_SDRTR_CRE</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#if defined(FMC_Bank1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;BTCR[(__BANK__)]\</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">                                                       |= FMC_BCR1_MBKEN)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;BTCR[(__BANK__)]\</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">                                                       &amp;= ~FMC_BCR1_MBKEN)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#if defined (FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR |= FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__)  (((__BANK__) == FMC_NAND_BANK2) ? \</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">                                                    ((__INSTANCE__)-&gt;PCR2 |= FMC_PCR2_PBKEN) : \</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">                                                    ((__INSTANCE__)-&gt;PCR3 |= FMC_PCR3_PBKEN))</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_PCR_PBKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR |= FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#if  defined (FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) CLEAR_BIT((__INSTANCE__)-&gt;PCR, FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FMC_NAND_BANK2) ? \</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">                                                    CLEAR_BIT((__INSTANCE__)-&gt;PCR2, FMC_PCR2_PBKEN) : \</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">                                                    CLEAR_BIT((__INSTANCE__)-&gt;PCR3, FMC_PCR3_PBKEN))</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_PCR_PBKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) CLEAR_BIT((__INSTANCE__)-&gt;PCR, FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3 || FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#if defined(FMC_Bank4)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define __FMC_PCCARD_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR4 |= FMC_PCR4_PBKEN)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define __FMC_PCCARD_DISABLE(__INSTANCE__) ((__INSTANCE__)-&gt;PCR4 &amp;= ~FMC_PCR4_PBKEN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FMC_NAND_BANK2) ? \</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">                                                                      ((__INSTANCE__)-&gt;SR2 |= (__INTERRUPT__)) : \</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">                                                                      ((__INSTANCE__)-&gt;SR3 |= (__INTERRUPT__)))</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FMC_NAND_BANK2) ? \</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">                                                                       ((__INSTANCE__)-&gt;SR2 &amp;= ~(__INTERRUPT__)) : \</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">                                                                       ((__INSTANCE__)-&gt;SR3 &amp;= ~(__INTERRUPT__)))</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FMC_NAND_BANK2) ? \</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">                                                                (((__INSTANCE__)-&gt;SR2 &amp;(__FLAG__)) == (__FLAG__)) : \</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">                                                                (((__INSTANCE__)-&gt;SR3 &amp;(__FLAG__)) == (__FLAG__)))</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__INSTANCE__)-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FMC_NAND_BANK2) ? \</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">                                                                  ((__INSTANCE__)-&gt;SR2 &amp;= ~(__FLAG__)) : \</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">                                                                  ((__INSTANCE__)-&gt;SR3 &amp;= ~(__FLAG__)))</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__FLAG__))</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#if defined(FMC_Bank4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define __FMC_PCCARD_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR4 |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define __FMC_PCCARD_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR4 &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define __FMC_PCCARD_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SR4 &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define __FMC_PCCARD_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR4 &amp;= ~(__FLAG__))</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SDSR &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SDRTR |= (__FLAG__))</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#if defined(FMC_Bank1)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gadcd17e1723f3c9ae54fb91c4e209a977">FMC_NORSRAM_Init</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>                                    <span class="keyword">const</span> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gad529724fc3960dd8414ada02caa065b2">FMC_NORSRAM_InitTypeDef</a> *Init);</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga536dc9a6ede50df68d55d8460e23c8e7">FMC_NORSRAM_Timing_Init</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>                                           <span class="keyword">const</span> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga94507a9a975471fca77486a27c2fd5af">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device,</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>                                                    <span class="keyword">const</span> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank,</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>                                                    uint32_t ExtendedMode);</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga287693ca1f2a4b4b70fa5657645a1d92">FMC_NORSRAM_DeInit</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>                                      <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank);</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga80b74385930a4c50e0fbfa499419c791">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga78715eb3516afb14dd90863df43388cf">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_Init(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <span class="keyword">const</span> FMC_NAND_InitTypeDef *Init);</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_CommonSpace_Timing_Init(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>                                                    <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_AttributeSpace_Timing_Init(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>                                                       <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_DeInit(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_ECC_Enable(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_ECC_Disable(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NAND_GetECC(<span class="keyword">const</span> <a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>                                   uint32_t Timeout);</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#if defined(FMC_Bank4)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, <span class="keyword">const</span> FMC_PCCARD_InitTypeDef *Init);</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>                                                      <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing);</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>                                                         <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing);</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>                                                  <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing);</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device);</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, <span class="keyword">const</span> FMC_SDRAM_InitTypeDef *Init);</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>                                         <span class="keyword">const</span> FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>                                         <span class="keyword">const</span> FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout);</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate);</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>                                                  uint32_t AutoRefreshNumber);</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>uint32_t           FMC_SDRAM_GetModeStatus(<span class="keyword">const</span> FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>}</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F4xx_LL_FMC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition</b> <a href="#l00203">stm32f4xx_ll_fmc.h:203</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga11bfe33266edbe384abe8942a1c9eaaf"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TimingTypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00669">stm32f4xx_ll_fsmc.h:669</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga287693ca1f2a4b4b70fa5657645a1d92"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga287693ca1f2a4b4b70fa5657645a1d92">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">#define FMC_NORSRAM_DeInit</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00674">stm32f4xx_ll_fsmc.h:674</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00666">stm32f4xx_ll_fsmc.h:666</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga536dc9a6ede50df68d55d8460e23c8e7"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga536dc9a6ede50df68d55d8460e23c8e7">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">#define FMC_NORSRAM_Timing_Init</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00672">stm32f4xx_ll_fsmc.h:672</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00667">stm32f4xx_ll_fsmc.h:667</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga78715eb3516afb14dd90863df43388cf"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga78715eb3516afb14dd90863df43388cf">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">#define FMC_NORSRAM_WriteOperation_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00676">stm32f4xx_ll_fsmc.h:676</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga80b74385930a4c50e0fbfa499419c791"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga80b74385930a4c50e0fbfa499419c791">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">#define FMC_NORSRAM_WriteOperation_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00675">stm32f4xx_ll_fsmc.h:675</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga94507a9a975471fca77486a27c2fd5af"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga94507a9a975471fca77486a27c2fd5af">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">#define FMC_NORSRAM_Extended_Timing_Init</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00673">stm32f4xx_ll_fsmc.h:673</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_gad529724fc3960dd8414ada02caa065b2"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#gad529724fc3960dd8414ada02caa065b2">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_InitTypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00668">stm32f4xx_ll_fsmc.h:668</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_gadcd17e1723f3c9ae54fb91c4e209a977"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#gadcd17e1723f3c9ae54fb91c4e209a977">FMC_NORSRAM_Init</a></div><div class="ttdeci">#define FMC_NORSRAM_Init</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00671">stm32f4xx_ll_fsmc.h:671</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00038">stm32f4xx_hal_def.h:39</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
