report number csl tr 95 675 institution stanford university computer systems laboratory title an analysis of division algorithms and implementations author oberman stuart f author flynn michael j date july 1995 abstract floating point division is generally regarded as a low frequency high latency operation in typical floating point applications however the increasing emphasis on high performance graphics and the industry wide usage of performance benchmarks forces processor designers to pay close attention to all aspects of floating point computation many algorithms are suitable for implementing division in hardware this paper presents four major classes of algorithms in a unified framework namely digit recurrence functional iteration very high radix and variable latency digit recurrence algorithms the most common of which is srt use subtraction as the fundamental operator and they converge to a quotient linearly division by functional iteration converges to a quotient quadratically using multiplication very high radix division algorithms are similar to digit recurrence algorithms but they incorporate multiplication to reduce the latency variable latency division algorithms reduce the average latency to form the quotient these algorithms are explained and compared in this work it is found that for low cost implementations where chip area must be minimized digit recurrence algorithms are suitable an implementation of division by functional iteration can provide the lowest latency for typical multiplier latencies variable latency algorithms show promise for simultaneously minimizing average latency while also minimizing area ftp reports stanford edu pub cstr reports csl tr 95 675 csl tr 95 675 pdf
