#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 10 15:35:56 2025
# Process ID: 17144
# Current directory: C:/workspace/rubik/project_rubik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17184 C:\workspace\rubik\project_rubik\project_rubik.xpr
# Log file: C:/workspace/rubik/project_rubik/vivado.log
# Journal file: C:/workspace/rubik/project_rubik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/rubik/project_rubik/project_rubik.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/mateo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/mateo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2019/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design1_processing_system7_0_0
design1_rst_ps7_0_50M_0
design1_axi_smc_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 795.211 ; gain = 165.551
open_bd_design {C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:module_ref:rubik_resolver:1.0 - rubik_resolver_0
Adding component instance block -- xilinx.com:module_ref:memory_reader:1.0 - memory_reader_0
Successfully read diagram <design1> from BD file <C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.996 ; gain = 1.414
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design1_processing_system7_0_0 design1_axi_smc_0 design1_rst_ps7_0_50M_0}] -log ip_upgrade.log
Upgrading 'C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd'
INFO: [IP_Flow 19-3420] Updated design1_axi_smc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design1_processing_system7_0_0 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated design1_rst_ps7_0_50M_0 to use current project options
Wrote  : <C:\workspace\rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/workspace/rubik/project_rubik/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1114.996 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design1_processing_system7_0_0 design1_axi_smc_0 design1_rst_ps7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /rubik_resolver_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/bram_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_memory_reader_0_0_bram_clk 
Wrote  : <C:\workspace\rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/sim/design1.v
VHDL Output written to : C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hdl/design1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rubik_resolver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0.hwh
Generated Block Design Tcl file c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/synth/design1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1.hwh
Generated Block Design Tcl file C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1_bd.tcl
Generated Hardware Definition File C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1247.602 ; gain = 132.605
catch { config_ip_cache -export [get_ips -all design1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design1_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd]
launch_runs -jobs 12 {design1_processing_system7_0_0_synth_1 design1_axi_smc_0_synth_1 design1_rst_ps7_0_50M_0_synth_1}
[Thu Apr 10 15:38:01 2025] Launched design1_processing_system7_0_0_synth_1, design1_axi_smc_0_synth_1, design1_rst_ps7_0_50M_0_synth_1...
Run output will be captured here:
design1_processing_system7_0_0_synth_1: C:/workspace/rubik/project_rubik/project_rubik.runs/design1_processing_system7_0_0_synth_1/runme.log
design1_axi_smc_0_synth_1: C:/workspace/rubik/project_rubik/project_rubik.runs/design1_axi_smc_0_synth_1/runme.log
design1_rst_ps7_0_50M_0_synth_1: C:/workspace/rubik/project_rubik/project_rubik.runs/design1_rst_ps7_0_50M_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd] -directory C:/workspace/rubik/project_rubik/project_rubik.ip_user_files/sim_scripts -ip_user_files_dir C:/workspace/rubik/project_rubik/project_rubik.ip_user_files -ipstatic_source_dir C:/workspace/rubik/project_rubik/project_rubik.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/workspace/rubik/project_rubik/project_rubik.cache/compile_simlib/modelsim} {questa=C:/workspace/rubik/project_rubik/project_rubik.cache/compile_simlib/questa} {riviera=C:/workspace/rubik/project_rubik/project_rubik.cache/compile_simlib/riviera} {activehdl=C:/workspace/rubik/project_rubik/project_rubik.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 10 15:52:23 2025] Launched synth_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/synth_1/runme.log
[Thu Apr 10 15:52:23 2025] Launched impl_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/runme.log
reorder_files -fileset constrs_1 -before {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/Zybo-Master.xdc} {{C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/Zybo-Master.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 10 16:00:00 2025] Launched synth_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/synth_1/runme.log
[Thu Apr 10 16:00:00 2025] Launched impl_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 10 16:04:03 2025] Launched synth_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/synth_1/runme.log
[Thu Apr 10 16:04:03 2025] Launched impl_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/runme.log
file copy -force C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.sysdef C:/workspace/rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf

launch_sdk -workspace C:/workspace/rubik/project_rubik/project_rubik.sdk -hwspec C:/workspace/rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/workspace/rubik/project_rubik/project_rubik.sdk -hwspec C:/workspace/rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279777966A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2451.430 ; gain = 356.754
set_property PROGRAM.FILE {C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
open_bd_design {C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 16:43:40 2025...
