//This file was automatically generated by the python 'pipeliner' script
//This module has a latency of 0 clocks
module dq (clk, q, d);
  input  clk;
  input  [width-1:0] d;
  output [width-1:0] q;
  parameter width=8;
  parameter depth=2;
  integer i;
  reg [width-1:0] delay_line [depth-1:0];
  always @(posedge clk) begin
    delay_line[0] <= d;
    for(i=1; i<depth; i=i+1) begin
      delay_line[i] <= delay_line[i-1];
    end
  end
  assign q = delay_line[depth-1];
endmodule

module abs(clk, abs_a, abs_z);
  input clk;
  input [31:0] abs_a;
  output [31:0] abs_z;
  wire [31:0] s_0;
  wire [31:0] s_1;
  wire [0:0] s_2;
  wire [30:0] s_3;
  wire [31:0] s_4;
  wire [31:0] s_5;
  wire [30:0] s_6;
  wire [31:0] s_7;
  wire [31:0] s_8;
  wire [30:0] s_9;
  wire [31:0] s_10;
  wire [31:0] s_11;
  wire [8:0] s_12;
  wire [7:0] s_13;
  wire [22:0] s_14;
  wire [23:0] s_15;
  wire [0:0] s_16;
  wire [0:0] s_17;
  wire [0:0] s_18;
  wire [0:0] s_19;
  wire [7:0] s_20;
  wire [7:0] s_21;
  wire [31:0] s_22;
  wire [6:0] s_23;
  wire [7:0] s_24;
  wire [22:0] s_25;
  wire [31:0] s_26;
  wire [8:0] s_27;
  wire [7:0] s_28;
  wire [7:0] s_29;
  wire [7:0] s_30;
  wire [6:0] s_31;
  wire [22:0] s_32;
  wire [0:0] s_33;
  wire [0:0] s_34;
  wire [7:0] s_35;
  wire [0:0] s_36;
  wire [0:0] s_37;
  wire [0:0] s_38;
  wire [23:0] s_39;
  wire [0:0] s_40;
  wire [0:0] s_41;
  wire [7:0] s_42;
  wire [0:0] s_43;
  wire [22:0] s_44;
  wire [0:0] s_45;
  wire [0:0] s_46;
  wire [7:0] s_47;
  wire [0:0] s_48;
  wire [22:0] s_49;

  assign s_0 = s_45?s_1:s_4;
  assign s_1 = {s_2,s_3};
  assign s_2 = 1'd0;
  assign s_3 = 31'd2143289344;
  assign s_4 = s_40?s_5:s_7;
  assign s_5 = {s_2,s_6};
  assign s_6 = 31'd2139095040;
  assign s_7 = s_38?s_8:s_10;
  assign s_8 = {s_2,s_9};
  assign s_9 = 31'd0;
  assign s_10 = s_33?s_11:s_26;
  assign s_11 = {s_12,s_14};
  assign s_12 = {s_2,s_13};
  assign s_13 = 8'd0;
  assign s_14 = s_15[22:0];
  assign s_15 = {s_16,s_25};
  assign s_16 = s_19?s_17:s_18;
  assign s_17 = 1'd0;
  assign s_18 = 1'd1;
  assign s_19 = s_20 == s_24;
  assign s_20 = s_21 - s_23;
  assign s_21 = s_22[30:23];
  assign s_22 = abs_a;
  assign s_23 = 7'd127;
  assign s_24 = -8'd127;
  assign s_25 = s_22[22:0];
  assign s_26 = {s_27,s_32};
  assign s_27 = {s_2,s_28};
  assign s_28 = s_29 + s_31;
  assign s_29 = s_19?s_30:s_20;
  assign s_30 = -8'd126;
  assign s_31 = 7'd127;
  assign s_32 = s_15[22:0];
  assign s_33 = s_34 & s_36;
  assign s_34 = s_29 == s_35;
  assign s_35 = -8'd126;
  assign s_36 = ~s_37;
  assign s_37 = s_15[23];
  assign s_38 = s_15 == s_39;
  assign s_39 = 24'd0;
  assign s_40 = s_41 & s_43;
  assign s_41 = s_20 == s_42;
  assign s_42 = 8'd128;
  assign s_43 = s_25 == s_44;
  assign s_44 = 23'd0;
  assign s_45 = s_46 & s_48;
  assign s_46 = s_20 == s_47;
  assign s_47 = 8'd128;
  assign s_48 = s_25 != s_49;
  assign s_49 = 23'd0;
  assign abs_z = s_0;
endmodule
