#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f44a02bf50 .scope module, "Control_RW_Flow" "Control_RW_Flow" 2 40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "validCmd";
    .port_info 1 /INPUT 1 "RW";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "txDone";
    .port_info 5 /INPUT 1 "active";
    .port_info 6 /INPUT 1 "mode";
    .port_info 7 /OUTPUT 1 "AccessMem";
    .port_info 8 /OUTPUT 1 "RWMem";
    .port_info 9 /OUTPUT 1 "SampleData";
    .port_info 10 /OUTPUT 1 "TxData";
    .port_info 11 /OUTPUT 1 "Busy";
v0x55f44a069dd0_0 .var "AccessMem", 0 0;
v0x55f44a0859a0_0 .var "Busy", 0 0;
o0x7fca97bc2078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a085a60_0 .net "RW", 0 0, o0x7fca97bc2078;  0 drivers
v0x55f44a085b00_0 .var "RWMem", 0 0;
v0x55f44a085bc0_0 .var "SampleData", 0 0;
v0x55f44a085cd0_0 .var "TxData", 0 0;
o0x7fca97bc2138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a085d90_0 .net "active", 0 0, o0x7fca97bc2138;  0 drivers
o0x7fca97bc2168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a085e50_0 .net "clk", 0 0, o0x7fca97bc2168;  0 drivers
o0x7fca97bc2198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a085f10_0 .net "mode", 0 0, o0x7fca97bc2198;  0 drivers
o0x7fca97bc21c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a085fd0_0 .net "reset", 0 0, o0x7fca97bc21c8;  0 drivers
o0x7fca97bc21f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a086090_0 .net "txDone", 0 0, o0x7fca97bc21f8;  0 drivers
o0x7fca97bc2228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f44a086150_0 .net "validCmd", 0 0, o0x7fca97bc2228;  0 drivers
S_0x55f44a069c40 .scope module, "DUT" "DUT" 3 1;
 .timescale 0 0;
v0x55f44a086de0_0 .net "active", 0 0, v0x55f44a086690_0;  1 drivers
v0x55f44a086ea0_0 .var "clk", 0 0;
v0x55f44a086f70_0 .var "inputKey", 0 0;
v0x55f44a087070_0 .net "mode", 0 0, v0x55f44a086ae0_0;  1 drivers
v0x55f44a087140_0 .var "reset", 0 0;
v0x55f44a087230_0 .var "validCmd", 0 0;
S_0x55f44a086400 .scope module, "decIK_dut" "DecInputKey" 3 6, 2 1 0, S_0x55f44a069c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inputKey";
    .port_info 1 /INPUT 1 "validCmd";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "mode";
v0x55f44a086690_0 .var "active", 0 0;
v0x55f44a086770_0 .net "clk", 0 0, v0x55f44a086ea0_0;  1 drivers
v0x55f44a086830_0 .var "i", 2 0;
v0x55f44a0868f0_0 .net "inputKey", 0 0, v0x55f44a086f70_0;  1 drivers
v0x55f44a0869b0_0 .var "mem", 4 0;
v0x55f44a086ae0_0 .var "mode", 0 0;
v0x55f44a086ba0_0 .net "reset", 0 0, v0x55f44a087140_0;  1 drivers
v0x55f44a086c60_0 .net "validCmd", 0 0, v0x55f44a087230_0;  1 drivers
E_0x55f44a067d10 .event posedge, v0x55f44a086ba0_0, v0x55f44a086770_0;
    .scope S_0x55f44a086400;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f44a086830_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55f44a086400;
T_1 ;
    %wait E_0x55f44a067d10;
    %load/vec4 v0x55f44a086ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f44a0869b0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f44a086830_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086ae0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f44a086c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55f44a086830_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x55f44a0868f0_0;
    %ix/getv 4, v0x55f44a086830_0;
    %store/vec4 v0x55f44a0869b0_0, 4, 1;
    %load/vec4 v0x55f44a086830_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55f44a086830_0, 0, 3;
T_1.4 ;
T_1.2 ;
    %load/vec4 v0x55f44a086830_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x55f44a0869b0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f44a086690_0, 0;
    %load/vec4 v0x55f44a0869b0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55f44a086ae0_0, 0;
    %load/vec4 v0x55f44a086c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55f44a0868f0_0;
    %assign/vec4 v0x55f44a086ae0_0, 0;
T_1.10 ;
T_1.8 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f44a069c40;
T_2 ;
    %vpi_call 3 9 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f44a086400 {0 0 0};
    %vpi_call 3 11 "$dumpvars", 32'sb00000000000000000000000000000001, v0x55f44a0869b0_0 {0 0 0};
    %vpi_call 3 12 "$dumpvars", 32'sb00000000000000000000000000000001, v0x55f44a086830_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f44a069c40;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086ea0_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x55f44a086ea0_0;
    %inv;
    %store/vec4 v0x55f44a086ea0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x55f44a069c40;
T_4 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %delay 13, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %delay 27, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087140_0, 0, 1;
    %delay 13, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087140_0, 0, 1;
    %delay 13, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a086f70_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44a087230_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Controller.sv";
    "tb_decink.sv";
