ISim log file
Running: C:\Users\ideapad 5 pro\Documents\uni\FPGA\verilog\code\freq_divider\clk_div\clock_divider_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
