

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_212_2'
================================================================
* Date:           Tue Dec 17 15:07:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.966 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9002|     9002|  90.020 us|  90.020 us|  9002|  9002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_212_2  |     9000|     9000|         2|          1|          1|  9000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       31|       93|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln212_fu_81_p2   |         +|   0|  0|  21|          14|           1|
    |add_ln214_fu_100_p2  |         +|   0|  0|  22|          15|          14|
    |icmp_ln212_fu_75_p2  |      icmp|   0|  0|  12|          14|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  57|          44|          31|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   14|         28|
    |i_1_fu_36                |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_36                |  14|   0|   14|          0|
    |i_reg_118                |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_212_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_212_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_212_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_212_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_212_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_212_2|  return value|
|global_training_set_address0  |  out|   14|   ap_memory|                 global_training_set|         array|
|global_training_set_ce0       |  out|    1|   ap_memory|                 global_training_set|         array|
|global_training_set_q0        |   in|  256|   ap_memory|                 global_training_set|         array|
|training_set_V_address0       |  out|   15|   ap_memory|                      training_set_V|         array|
|training_set_V_ce0            |  out|    1|   ap_memory|                      training_set_V|         array|
|training_set_V_we0            |  out|    1|   ap_memory|                      training_set_V|         array|
|training_set_V_d0             |  out|  256|   ap_memory|                      training_set_V|         array|
+------------------------------+-----+-----+------------+------------------------------------+--------------+

