{"sha": "33558d947ce6fb40d78caaa208b394def95269b7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzM1NThkOTQ3Y2U2ZmI0MGQ3OGNhYWEyMDhiMzk0ZGVmOTUyNjliNw==", "commit": {"author": {"name": "Andreas Schwab", "email": "schwab@suse.de", "date": "2008-03-26T20:14:54Z"}, "committer": {"name": "Andreas Schwab", "email": "schwab@gcc.gnu.org", "date": "2008-03-26T20:14:54Z"}, "message": "* doc/invoke.texi: Fix use of @item vs. @itemx.\n\nFrom-SVN: r133614", "tree": {"sha": "c3e9b7f0f8adddc7b015c727fb5043bfa4514236", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c3e9b7f0f8adddc7b015c727fb5043bfa4514236"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/33558d947ce6fb40d78caaa208b394def95269b7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33558d947ce6fb40d78caaa208b394def95269b7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/33558d947ce6fb40d78caaa208b394def95269b7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33558d947ce6fb40d78caaa208b394def95269b7/comments", "author": {"login": "andreas-schwab", "id": 2175493, "node_id": "MDQ6VXNlcjIxNzU0OTM=", "avatar_url": "https://avatars.githubusercontent.com/u/2175493?v=4", "gravatar_id": "", "url": "https://api.github.com/users/andreas-schwab", "html_url": "https://github.com/andreas-schwab", "followers_url": "https://api.github.com/users/andreas-schwab/followers", "following_url": "https://api.github.com/users/andreas-schwab/following{/other_user}", "gists_url": "https://api.github.com/users/andreas-schwab/gists{/gist_id}", "starred_url": "https://api.github.com/users/andreas-schwab/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/andreas-schwab/subscriptions", "organizations_url": "https://api.github.com/users/andreas-schwab/orgs", "repos_url": "https://api.github.com/users/andreas-schwab/repos", "events_url": "https://api.github.com/users/andreas-schwab/events{/privacy}", "received_events_url": "https://api.github.com/users/andreas-schwab/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f6a9a9aff146b94f7016e39c769d73c56f2efb9b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f6a9a9aff146b94f7016e39c769d73c56f2efb9b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f6a9a9aff146b94f7016e39c769d73c56f2efb9b"}], "stats": {"total": 104, "additions": 53, "deletions": 51}, "files": [{"sha": "58724be36e88a1cdae3eea7dea2c5dfadfe9c472", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33558d947ce6fb40d78caaa208b394def95269b7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33558d947ce6fb40d78caaa208b394def95269b7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=33558d947ce6fb40d78caaa208b394def95269b7", "patch": "@@ -1,3 +1,7 @@\n+2008-03-26  Andreas Schwab  <schwab@suse.de>\n+\n+\t* doc/invoke.texi: Fix use of @item vs. @itemx.\n+\n 2008-03-26  Tom Tromey  <tromey@redhat.com>\n \n \t* Makefile.in (build/gensupport.o, build/print-rtl.o,"}, {"sha": "649a64b057b16b9d6c8974df41d1710499a6203b", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 49, "deletions": 51, "changes": 100, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33558d947ce6fb40d78caaa208b394def95269b7/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33558d947ce6fb40d78caaa208b394def95269b7/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=33558d947ce6fb40d78caaa208b394def95269b7", "patch": "@@ -961,7 +961,7 @@ instantiation), or a library unit renaming declaration (a package,\n generic, or subprogram renaming declaration).  Such files are also\n called @dfn{specs}.\n \n-@itemx @var{file}.adb\n+@item @var{file}.adb\n Ada source code file containing a library unit body (a subprogram or\n package body).  Such files are also called @dfn{bodies}.\n \n@@ -4431,7 +4431,7 @@ dbg_cnt(dce) will return true only for first 10 invocations\n and dbg_cnt(tail_call) will return false always.\n \n @item -d@var{letters}\n-@item -fdump-rtl-@var{pass}\n+@itemx -fdump-rtl-@var{pass}\n @opindex d\n Says to make debugging dumps during compilation at times specified by\n @var{letters}.    This is used for debugging the RTL-based passes of the\n@@ -4451,16 +4451,16 @@ letters for use in @var{letters} and @var{pass}, and their meanings:\n @opindex dA\n Annotate the assembler output with miscellaneous debugging information.\n \n-@itemx -fdump-rtl-bbro\n+@item -fdump-rtl-bbro\n @opindex fdump-rtl-bbro\n Dump after block reordering, to @file{@var{file}.148r.bbro}.\n \n-@itemx -fdump-rtl-combine\n+@item -fdump-rtl-combine\n @opindex fdump-rtl-combine\n Dump after the RTL instruction combination pass, to the file\n @file{@var{file}.129r.combine}.\n \n-@itemx -fdump-rtl-ce1\n+@item -fdump-rtl-ce1\n @itemx -fdump-rtl-ce2\n @opindex fdump-rtl-ce1\n @opindex fdump-rtl-ce2\n@@ -4469,7 +4469,7 @@ first if conversion, to the file @file{@var{file}.117r.ce1}.\n @option{-fdump-rtl-ce2} enable dumping after the second if\n conversion, to the file @file{@var{file}.130r.ce2}.\n \n-@itemx -fdump-rtl-btl\n+@item -fdump-rtl-btl\n @itemx -fdump-rtl-dbr\n @opindex fdump-rtl-btl\n @opindex fdump-rtl-dbr\n@@ -4483,11 +4483,11 @@ scheduling, to @file{@var{file}.36.dbr}.\n Dump all macro definitions, at the end of preprocessing, in addition to\n normal output.\n \n-@itemx -fdump-rtl-ce3\n+@item -fdump-rtl-ce3\n @opindex fdump-rtl-ce3\n Dump after the third if conversion, to @file{@var{file}.146r.ce3}.\n \n-@itemx -fdump-rtl-cfg\n+@item -fdump-rtl-cfg\n @itemx -fdump-rtl-life\n @opindex fdump-rtl-cfg\n @opindex fdump-rtl-life\n@@ -4496,11 +4496,11 @@ and data flow analysis, to @file{@var{file}.116r.cfg}.\n @option{-fdump-rtl-cfg} enable dumping dump after life analysis,\n to @file{@var{file}.128r.life1} and @file{@var{file}.135r.life2}.\n \n-@itemx -fdump-rtl-greg\n+@item -fdump-rtl-greg\n @opindex fdump-rtl-greg\n Dump after global register allocation, to @file{@var{file}.139r.greg}.\n \n-@itemx -fdump-rtl-gcse\n+@item -fdump-rtl-gcse\n @itemx -fdump-rtl-bypass\n @opindex fdump-rtl-gcse\n @opindex fdump-rtl-bypass\n@@ -4509,83 +4509,83 @@ Dump after global register allocation, to @file{@var{file}.139r.greg}.\n enable dumping after jump bypassing and control flow optimizations, to\n @file{@var{file}.115r.bypass}.\n \n-@itemx -fdump-rtl-eh\n+@item -fdump-rtl-eh\n @opindex fdump-rtl-eh\n Dump after finalization of EH handling code, to @file{@var{file}.02.eh}.\n \n-@itemx -fdump-rtl-sibling\n+@item -fdump-rtl-sibling\n @opindex fdump-rtl-sibling\n Dump after sibling call optimizations, to @file{@var{file}.106r.sibling}.\n \n-@itemx -fdump-rtl-jump\n+@item -fdump-rtl-jump\n @opindex fdump-rtl-jump\n Dump after the first jump optimization, to @file{@var{file}.112r.jump}.\n \n-@itemx -fdump-rtl-stack\n+@item -fdump-rtl-stack\n @opindex fdump-rtl-stack\n Dump after conversion from GCC's \"flat register file\" registers to the\n x87's stack-like registers, to @file{@var{file}.152r.stack}.\n \n-@itemx -fdump-rtl-lreg\n+@item -fdump-rtl-lreg\n @opindex fdump-rtl-lreg\n Dump after local register allocation, to @file{@var{file}.138r.lreg}.\n \n-@itemx -fdump-rtl-loop2\n+@item -fdump-rtl-loop2\n @opindex fdump-rtl-loop2\n @option{-dL} and @option{-fdump-rtl-loop2} enable dumping after the\n loop optimization pass, to @file{@var{file}.119r.loop2},\n @file{@var{file}.120r.loop2_init},\n @file{@var{file}.121r.loop2_invariant}, and\n @file{@var{file}.125r.loop2_done}.\n \n-@itemx -fdump-rtl-sms\n+@item -fdump-rtl-sms\n @opindex fdump-rtl-sms\n Dump after modulo scheduling, to @file{@var{file}.136r.sms}.\n \n-@itemx -fdump-rtl-mach\n+@item -fdump-rtl-mach\n @opindex fdump-rtl-mach\n Dump after performing the machine dependent reorganization pass, to\n @file{@var{file}.155r.mach} if that pass exists.\n \n-@itemx -fdump-rtl-rnreg\n+@item -fdump-rtl-rnreg\n @opindex fdump-rtl-rnreg\n Dump after register renumbering, to @file{@var{file}.147r.rnreg}.\n \n-@itemx -fdump-rtl-regmove\n+@item -fdump-rtl-regmove\n @opindex fdump-rtl-regmove\n Dump after the register move pass, to @file{@var{file}.132r.regmove}.\n \n-@itemx -fdump-rtl-postreload\n+@item -fdump-rtl-postreload\n @opindex fdump-rtl-postreload\n Dump after post-reload optimizations, to @file{@var{file}.24.postreload}.\n \n-@itemx -fdump-rtl-expand\n+@item -fdump-rtl-expand\n @opindex fdump-rtl-expand\n Dump after RTL generation, to @file{@var{file}.104r.expand}.\n \n-@itemx -fdump-rtl-sched2\n+@item -fdump-rtl-sched2\n @opindex fdump-rtl-sched2\n Dump after the second scheduling pass, to @file{@var{file}.149r.sched2}.\n \n-@itemx -fdump-rtl-cse\n+@item -fdump-rtl-cse\n @opindex fdump-rtl-cse\n Dump after CSE (including the jump optimization that sometimes follows\n CSE), to @file{@var{file}.113r.cse}.\n \n-@itemx -fdump-rtl-sched1\n+@item -fdump-rtl-sched1\n @opindex fdump-rtl-sched1\n Dump after the first scheduling pass, to @file{@var{file}.136r.sched1}.\n \n-@itemx -fdump-rtl-cse2\n+@item -fdump-rtl-cse2\n @opindex fdump-rtl-cse2\n Dump after the second CSE pass (including the jump optimization that\n sometimes follows CSE), to @file{@var{file}.127r.cse2}.\n \n-@itemx -fdump-rtl-tracer\n+@item -fdump-rtl-tracer\n @opindex fdump-rtl-tracer\n Dump after running tracer, to @file{@var{file}.118r.tracer}.\n \n-@itemx -fdump-rtl-vpt\n+@item -fdump-rtl-vpt\n @itemx -fdump-rtl-vartrack\n @opindex fdump-rtl-vpt\n @opindex fdump-rtl-vartrack\n@@ -4594,19 +4594,19 @@ profile transformations, to @file{@var{file}.10.vpt}.\n @option{-fdump-rtl-vartrack} enable dumping after variable tracking,\n to @file{@var{file}.154r.vartrack}.\n \n-@itemx -fdump-rtl-flow2\n+@item -fdump-rtl-flow2\n @opindex fdump-rtl-flow2\n Dump after the second flow pass, to @file{@var{file}.142r.flow2}.\n \n-@itemx -fdump-rtl-peephole2\n+@item -fdump-rtl-peephole2\n @opindex fdump-rtl-peephole2\n Dump after the peephole pass, to @file{@var{file}.145r.peephole2}.\n \n-@itemx -fdump-rtl-web\n+@item -fdump-rtl-web\n @opindex fdump-rtl-web\n Dump after live range splitting, to @file{@var{file}.126r.web}.\n \n-@itemx -fdump-rtl-all\n+@item -fdump-rtl-all\n @opindex fdump-rtl-all\n Produce all the dumps listed above.\n \n@@ -8539,7 +8539,7 @@ assembly code.  Permissible names are: @samp{arm2}, @samp{arm250},\n @samp{cortex-a8}, @samp{cortex-r4}, @samp{cortex-m3}, @samp{cortex-m1},\n @samp{xscale}, @samp{iwmmxt}, @samp{ep9312}.\n \n-@itemx -mtune=@var{name}\n+@item -mtune=@var{name}\n @opindex mtune\n This option is very similar to the @option{-mcpu=} option, except that\n instead of specifying the actual target processor type, and hence\n@@ -9317,7 +9317,6 @@ one controlled by the @option{-mcpu} or @option{-march} option.\n @itemx -unexported_symbols_list\n @itemx -weak_reference_mismatches\n @itemx -whatsloaded\n-\n @opindex allowable_client\n @opindex client_name\n @opindex compatibility_version\n@@ -9376,7 +9375,6 @@ one controlled by the @option{-mcpu} or @option{-march} option.\n @opindex unexported_symbols_list\n @opindex weak_reference_mismatches\n @opindex whatsloaded\n-\n These options are passed to the Darwin linker.  The Darwin linker man page\n describes them in detail.\n @end table\n@@ -10688,29 +10686,29 @@ preferred alignment to @option{-mpreferred-stack-boundary=2}.\n \n @item -mmmx\n @itemx -mno-mmx\n-@item -msse\n+@itemx -msse\n @itemx -mno-sse\n-@item -msse2\n+@itemx -msse2\n @itemx -mno-sse2\n-@item -msse3\n+@itemx -msse3\n @itemx -mno-sse3\n-@item -mssse3\n+@itemx -mssse3\n @itemx -mno-ssse3\n-@item -msse4.1\n+@itemx -msse4.1\n @itemx -mno-sse4.1\n-@item -msse4.2\n+@itemx -msse4.2\n @itemx -mno-sse4.2\n-@item -msse4\n+@itemx -msse4\n @itemx -mno-sse4\n-@item -msse4a\n-@item -mno-sse4a\n-@item -msse5\n+@itemx -msse4a\n+@itemx -mno-sse4a\n+@itemx -msse5\n @itemx -mno-sse5\n-@item -m3dnow\n+@itemx -m3dnow\n @itemx -mno-3dnow\n-@item -mpopcnt\n+@itemx -mpopcnt\n @itemx -mno-popcnt\n-@item -mabm\n+@itemx -mabm\n @itemx -mno-abm\n @opindex mmmx\n @opindex mno-mmx\n@@ -12974,7 +12972,7 @@ the AltiVec instruction set.  You may also need to set\n enhancements.\n \n @item -mvrsave\n-@item -mno-vrsave\n+@itemx -mno-vrsave\n @opindex mvrsave\n @opindex mno-vrsave\n Generate VRSAVE instructions when generating AltiVec code.\n@@ -13601,7 +13599,7 @@ to build a linux kernel use @option{-msoft-float}.\n The default is to not maintain the backchain.\n \n @item -mpacked-stack\n-@item -mno-packed-stack\n+@itemx -mno-packed-stack\n @opindex mpacked-stack\n @opindex mno-packed-stack\n Use (do not use) the packed stack layout.  When @option{-mno-packed-stack} is\n@@ -13722,7 +13720,7 @@ Emit a warning if the function calls alloca or uses dynamically\n sized arrays.  This is generally a bad idea with a limited stack size.\n \n @item -mstack-guard=@var{stack-guard}\n-@item -mstack-size=@var{stack-size}\n+@itemx -mstack-size=@var{stack-size}\n @opindex mstack-guard\n @opindex mstack-size\n If these options are provided the s390 back end emits additional instructions in"}]}