%!TEX root = Main.tex
% Design Details: words
\chapter{Design Detail} % (fold)
\label{cha:system_design}

% Detailed description of the implementation

\section{La Papessa (The FPGA)} % (fold)
\label{sec:la_papessa_fpga}

	% The development environement used (Detailed documentation in Appendix)

	% GD Pipeline
	% SRAM
	% Controller
	% Normaliser pipeline
	% Communications

% section la_papessa_fpga (end)


\section{L'Imperatrice (The processor)} % (fold)
\label{sec:l_imperatrice_processor}

	% Detail the compilation environment etc, which SD card does what...

	% GPIO
	% App UART
	% FFTW - compilation, LTIB, usage
	% LibMFCC
	% Various bits from HTK (liftering etc)
	%

% section l_imperatrice (end)


% chapter system_design (end)