

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Fri Dec 22 01:03:36 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |       70|       70|         9|          2|          1|    32|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    507|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|     440|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     440|    771|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_254_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln124_fu_248_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln127_fu_260_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln136_fu_565_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln121_fu_212_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln136_13_fu_501_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_14_fu_507_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_15_fu_642_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_16_fu_648_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_17_fu_735_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_18_fu_741_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_307_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_188_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln124_fu_194_p2       |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln127_fu_206_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln136_27_fu_295_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_28_fu_465_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_29_fu_471_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_30_fu_483_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_31_fu_489_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_32_fu_606_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_33_fu_612_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_34_fu_624_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_35_fu_630_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_36_fu_699_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_37_fu_705_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_38_fu_717_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_39_fu_723_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_fu_289_p2       |      icmp|   0|  0|  11|           8|           2|
    |or_ln121_fu_540_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln124_fu_218_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln136_14_fu_400_p2      |        or|   0|  0|   2|           2|           1|
    |or_ln136_15_fu_477_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_16_fu_495_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_17_fu_519_p2      |        or|   0|  0|   6|           6|           6|
    |or_ln136_18_fu_618_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_19_fu_636_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_20_fu_711_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_21_fu_729_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_3_fu_340_p2       |        or|   0|  0|   2|           2|           1|
    |or_ln136_fu_301_p2         |        or|   0|  0|   2|           1|           1|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln121_16_fu_361_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln121_17_fu_368_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_fu_354_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln124_13_fu_393_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln124_14_fu_414_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln124_15_fu_421_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln124_16_fu_545_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln124_17_fu_265_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln124_fu_224_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln136_7_fu_513_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln136_8_fu_654_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln136_fu_313_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ii_5_fu_375_p2             |       xor|   0|  0|   3|           2|           3|
    |xor_ln121_fu_200_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_1_fu_237_p2      |       xor|   0|  0|   7|           6|           7|
    |xor_ln136_fu_322_p2        |       xor|   0|  0|   3|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 507|         314|         248|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_ii_phi_fu_164_p4                |   9|          2|    2|          4|
    |ap_phi_mux_iii_phi_fu_153_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_130_p4  |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_142_p4    |   9|          2|    7|         14|
    |grp_fu_171_p0                              |  14|          3|   32|         96|
    |grp_fu_171_p1                              |  14|          3|   32|         96|
    |grp_fu_177_p0                              |  14|          3|   32|         96|
    |grp_fu_177_p1                              |  14|          3|   32|         96|
    |ii_reg_160                                 |   9|          2|    2|          4|
    |iii_reg_149                                |   9|          2|    6|         12|
    |indvar_flatten23_reg_126                   |   9|          2|    6|         12|
    |indvar_flatten_reg_138                     |   9|          2|    7|         14|
    |input_r_address0                           |  14|          3|    7|         21|
    |input_r_address1                           |  14|          3|    7|         21|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 200|         43|  187|        519|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_802                     |   6|   0|    6|          0|
    |add_ln124_reg_797                     |   7|   0|    7|          0|
    |add_ln127_reg_814                     |   6|   0|    6|          0|
    |add_ln136_reg_848                     |   7|   0|    7|          0|
    |and_ln121_reg_767                     |   1|   0|    1|          0|
    |and_ln121_reg_767_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |icmp_ln121_reg_754                    |   1|   0|    1|          0|
    |icmp_ln124_reg_758                    |   1|   0|    1|          0|
    |icmp_ln124_reg_758_pp0_iter1_reg      |   1|   0|    1|          0|
    |ii_reg_160                            |   2|   0|    2|          0|
    |iii_cast3_reg_782                     |   6|   0|   64|         58|
    |iii_reg_149                           |   6|   0|    6|          0|
    |indvar_flatten23_reg_126              |   6|   0|    6|          0|
    |indvar_flatten_reg_138                |   7|   0|    7|          0|
    |input_load_7_reg_807                  |  32|   0|   32|          0|
    |input_load_9_reg_865                  |  32|   0|   32|          0|
    |reg_182                               |  32|   0|   32|          0|
    |select_ln124_15_reg_831               |   2|   0|    2|          0|
    |select_ln124_17_reg_819               |   7|   0|    7|          0|
    |select_ln124_reg_775                  |   6|   0|    6|          0|
    |select_ln124_reg_775_pp0_iter1_reg    |   6|   0|    6|          0|
    |select_ln136_7_reg_836                |  32|   0|   32|          0|
    |select_ln136_8_reg_853                |  32|   0|   32|          0|
    |select_ln136_8_reg_853_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln136_reg_824                  |  32|   0|   32|          0|
    |icmp_ln121_reg_754                    |  64|  32|    1|          0|
    |iii_cast3_reg_782                     |  64|  32|   64|         58|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 440|  64|  435|        116|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|input_r_address0      |  out|    7|   ap_memory|        input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|        input_r|         array|
|input_r_address1      |  out|    7|   ap_memory|        input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|        input_r|         array|
|output_r_address0     |  out|    5|   ap_memory|       output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|       output_r|         array|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln121 = br void" [../src/hls/cnn.cpp:121]   --->   Operation 12 'br' 'br_ln121' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i6 0, void, i6 %add_ln121, void %.reset6" [../src/hls/cnn.cpp:121]   --->   Operation 13 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln124_17, void %.reset6" [../src/hls/cnn.cpp:124]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void, i6 %add_ln127, void %.reset6" [../src/hls/cnn.cpp:127]   --->   Operation 15 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln121 = icmp_eq  i6 %indvar_flatten23, i6 32" [../src/hls/cnn.cpp:121]   --->   Operation 16 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.reset6, void" [../src/hls/cnn.cpp:121]   --->   Operation 17 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln124 = icmp_eq  i7 %indvar_flatten, i7 32" [../src/hls/cnn.cpp:124]   --->   Operation 18 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln121)   --->   "%xor_ln121 = xor i1 %icmp_ln124, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 19 'xor' 'xor_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%icmp_ln127 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:127]   --->   Operation 20 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 21 'and' 'and_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %and_ln121, i1 %icmp_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 22 'or' 'or_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i6 0, i6 %iii" [../src/hls/cnn.cpp:124]   --->   Operation 23 'select' 'select_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%iii_cast3 = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 24 'zext' 'iii_cast3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %iii_cast3" [../src/hls/cnn.cpp:136]   --->   Operation 25 'getelementptr' 'input_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 26 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.40ns)   --->   "%xor_ln136_1 = xor i6 %select_ln124, i6 32" [../src/hls/cnn.cpp:136]   --->   Operation 27 'xor' 'xor_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %xor_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 28 'zext' 'zext_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 29 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%input_load_7 = load i7 %input_addr_7" [../src/hls/cnn.cpp:136]   --->   Operation 30 'load' 'input_load_7' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 31 [1/1] (0.89ns)   --->   "%add_ln124 = add i7 %indvar_flatten, i7 1" [../src/hls/cnn.cpp:124]   --->   Operation 31 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln121 = add i6 %indvar_flatten23, i6 1" [../src/hls/cnn.cpp:121]   --->   Operation 32 'add' 'add_ln121' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 33 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 34 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 34 'fcmp' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%input_load_7 = load i7 %input_addr_7" [../src/hls/cnn.cpp:136]   --->   Operation 35 'load' 'input_load_7' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [../src/hls/cnn.cpp:127]   --->   Operation 36 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.42ns)   --->   "%select_ln124_17 = select i1 %icmp_ln124, i7 1, i7 %add_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 37 'select' 'select_ln124_17' <Predicate = (!icmp_ln121)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %input_load" [../src/hls/cnn.cpp:136]   --->   Operation 38 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln136_14 = trunc i32 %bitcast_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 40 'trunc' 'trunc_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 41 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.97ns)   --->   "%icmp_ln136_27 = icmp_eq  i23 %trunc_ln136_14, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 42 'icmp' 'icmp_ln136_27' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136_27, i1 %icmp_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 43 'or' 'or_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 44 'fcmp' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136, i1 %tmp_s" [../src/hls/cnn.cpp:136]   --->   Operation 45 'and' 'and_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 46 'select' 'select_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [2/2] (3.34ns)   --->   "%tmp_31 = fcmp_ogt  i32 %input_load_7, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 47 'fcmp' 'tmp_31' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ii = phi i2 0, void, i2 %select_ln124_15, void %.reset6" [../src/hls/cnn.cpp:124]   --->   Operation 48 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.33ns)   --->   "%xor_ln136 = xor i2 %ii, i2 2" [../src/hls/cnn.cpp:136]   --->   Operation 49 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i2 %xor_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 50 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln136, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln136_3 = or i2 %xor_ln136, i2 1" [../src/hls/cnn.cpp:136]   --->   Operation 52 'or' 'or_ln136_3' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln136_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %or_ln136_3, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 53 'bitconcatenate' 'shl_ln136_5' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.26ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i2 0, i2 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 55 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%select_ln121_16 = select i1 %icmp_ln124, i6 0, i6 %shl_ln" [../src/hls/cnn.cpp:121]   --->   Operation 56 'select' 'select_ln121_16' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%select_ln121_17 = select i1 %icmp_ln124, i7 96, i7 %shl_ln136_5" [../src/hls/cnn.cpp:121]   --->   Operation 57 'select' 'select_ln121_17' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%ii_5 = xor i2 %select_ln121, i2 2" [../src/hls/cnn.cpp:124]   --->   Operation 58 'xor' 'ii_5' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%trunc_ln136_13 = trunc i2 %select_ln121" [../src/hls/cnn.cpp:136]   --->   Operation 59 'trunc' 'trunc_ln136_13' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%shl_ln136_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln136_13, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 60 'bitconcatenate' 'shl_ln136_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%select_ln124_13 = select i1 %and_ln121, i6 %shl_ln136_mid1, i6 %select_ln121_16" [../src/hls/cnn.cpp:124]   --->   Operation 61 'select' 'select_ln124_13' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%or_ln136_14 = or i2 %select_ln121, i2 1" [../src/hls/cnn.cpp:136]   --->   Operation 62 'or' 'or_ln136_14' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%shl_ln136_5_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %or_ln136_14, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 63 'bitconcatenate' 'shl_ln136_5_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%select_ln124_14 = select i1 %and_ln121, i7 %shl_ln136_5_mid1, i7 %select_ln121_17" [../src/hls/cnn.cpp:124]   --->   Operation 64 'select' 'select_ln124_14' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln124_15 = select i1 %and_ln121, i2 %ii_5, i2 %select_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 65 'select' 'select_ln124_15' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%iii_cast = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 66 'zext' 'iii_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln136_13 = bitcast i32 %input_load_7" [../src/hls/cnn.cpp:136]   --->   Operation 67 'bitcast' 'bitcast_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_13, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 68 'partselect' 'tmp_29' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln136_15 = trunc i32 %bitcast_ln136_13" [../src/hls/cnn.cpp:136]   --->   Operation 69 'trunc' 'trunc_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln136_14 = bitcast i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 70 'bitcast' 'bitcast_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_14, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 71 'partselect' 'tmp_30' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln136_16 = trunc i32 %bitcast_ln136_14" [../src/hls/cnn.cpp:136]   --->   Operation 72 'trunc' 'trunc_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln136_28 = icmp_ne  i8 %tmp_29, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 73 'icmp' 'icmp_ln136_28' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.97ns)   --->   "%icmp_ln136_29 = icmp_eq  i23 %trunc_ln136_15, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 74 'icmp' 'icmp_ln136_29' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_14)   --->   "%or_ln136_15 = or i1 %icmp_ln136_29, i1 %icmp_ln136_28" [../src/hls/cnn.cpp:136]   --->   Operation 75 'or' 'or_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln136_30 = icmp_ne  i8 %tmp_30, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 76 'icmp' 'icmp_ln136_30' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.97ns)   --->   "%icmp_ln136_31 = icmp_eq  i23 %trunc_ln136_16, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 77 'icmp' 'icmp_ln136_31' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_14)   --->   "%or_ln136_16 = or i1 %icmp_ln136_31, i1 %icmp_ln136_30" [../src/hls/cnn.cpp:136]   --->   Operation 78 'or' 'or_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_14)   --->   "%and_ln136_13 = and i1 %or_ln136_15, i1 %or_ln136_16" [../src/hls/cnn.cpp:136]   --->   Operation 79 'and' 'and_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (3.34ns)   --->   "%tmp_31 = fcmp_ogt  i32 %input_load_7, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 80 'fcmp' 'tmp_31' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_14 = and i1 %and_ln136_13, i1 %tmp_31" [../src/hls/cnn.cpp:136]   --->   Operation 81 'and' 'and_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_7 = select i1 %and_ln136_14, i32 %input_load_7, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 82 'select' 'select_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln136_17 = or i6 %select_ln124_13, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 83 'or' 'or_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln121, i32 1" [../src/hls/cnn.cpp:136]   --->   Operation 84 'bitselect' 'tmp_1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln136, i32 1" [../src/hls/cnn.cpp:136]   --->   Operation 85 'bitselect' 'tmp_2' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%or_ln121 = or i1 %icmp_ln124, i1 %tmp_2" [../src/hls/cnn.cpp:121]   --->   Operation 86 'or' 'or_ln121' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln124_16 = select i1 %and_ln121, i1 %tmp_1, i1 %or_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 87 'select' 'select_ln124_16' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln136_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %select_ln124_16, i6 %or_ln136_17" [../src/hls/cnn.cpp:136]   --->   Operation 88 'bitconcatenate' 'add_ln136_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln136_10 = zext i7 %add_ln136_s" [../src/hls/cnn.cpp:136]   --->   Operation 89 'zext' 'zext_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 90 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (1.35ns)   --->   "%input_load_8 = load i7 %input_addr_8" [../src/hls/cnn.cpp:136]   --->   Operation 91 'load' 'input_load_8' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 92 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln136 = add i7 %select_ln124_14, i7 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 92 'add' 'add_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 93 [1/2] (1.35ns)   --->   "%input_load_8 = load i7 %input_addr_8" [../src/hls/cnn.cpp:136]   --->   Operation 93 'load' 'input_load_8' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 94 [2/2] (3.34ns)   --->   "%tmp_34 = fcmp_ogt  i32 %input_load_8, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 94 'fcmp' 'tmp_34' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln136_15 = bitcast i32 %input_load_8" [../src/hls/cnn.cpp:136]   --->   Operation 95 'bitcast' 'bitcast_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_15, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 96 'partselect' 'tmp_32' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln136_17 = trunc i32 %bitcast_ln136_15" [../src/hls/cnn.cpp:136]   --->   Operation 97 'trunc' 'trunc_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln136_16 = bitcast i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 98 'bitcast' 'bitcast_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_16, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 99 'partselect' 'tmp_33' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln136_18 = trunc i32 %bitcast_ln136_16" [../src/hls/cnn.cpp:136]   --->   Operation 100 'trunc' 'trunc_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.85ns)   --->   "%icmp_ln136_32 = icmp_ne  i8 %tmp_32, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 101 'icmp' 'icmp_ln136_32' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.97ns)   --->   "%icmp_ln136_33 = icmp_eq  i23 %trunc_ln136_17, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 102 'icmp' 'icmp_ln136_33' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_16)   --->   "%or_ln136_18 = or i1 %icmp_ln136_33, i1 %icmp_ln136_32" [../src/hls/cnn.cpp:136]   --->   Operation 103 'or' 'or_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.85ns)   --->   "%icmp_ln136_34 = icmp_ne  i8 %tmp_33, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 104 'icmp' 'icmp_ln136_34' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.97ns)   --->   "%icmp_ln136_35 = icmp_eq  i23 %trunc_ln136_18, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 105 'icmp' 'icmp_ln136_35' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_16)   --->   "%or_ln136_19 = or i1 %icmp_ln136_35, i1 %icmp_ln136_34" [../src/hls/cnn.cpp:136]   --->   Operation 106 'or' 'or_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_16)   --->   "%and_ln136_15 = and i1 %or_ln136_18, i1 %or_ln136_19" [../src/hls/cnn.cpp:136]   --->   Operation 107 'and' 'and_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/2] (3.34ns)   --->   "%tmp_34 = fcmp_ogt  i32 %input_load_8, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 108 'fcmp' 'tmp_34' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_16 = and i1 %and_ln136_15, i1 %tmp_34" [../src/hls/cnn.cpp:136]   --->   Operation 109 'and' 'and_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_8 = select i1 %and_ln136_16, i32 %input_load_8, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 110 'select' 'select_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln136_11 = zext i7 %add_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 111 'zext' 'zext_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_11" [../src/hls/cnn.cpp:136]   --->   Operation 112 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (1.35ns)   --->   "%input_load_9 = load i7 %input_addr_9" [../src/hls/cnn.cpp:136]   --->   Operation 113 'load' 'input_load_9' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 114 [1/2] (1.35ns)   --->   "%input_load_9 = load i7 %input_addr_9" [../src/hls/cnn.cpp:136]   --->   Operation 114 'load' 'input_load_9' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 115 [2/2] (3.34ns)   --->   "%tmp_37 = fcmp_ogt  i32 %input_load_9, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 115 'fcmp' 'tmp_37' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:127]   --->   Operation 121 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln136_17 = bitcast i32 %input_load_9" [../src/hls/cnn.cpp:136]   --->   Operation 122 'bitcast' 'bitcast_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_17, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 123 'partselect' 'tmp_35' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln136_19 = trunc i32 %bitcast_ln136_17" [../src/hls/cnn.cpp:136]   --->   Operation 124 'trunc' 'trunc_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln136_18 = bitcast i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 125 'bitcast' 'bitcast_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_18, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 126 'partselect' 'tmp_36' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln136_20 = trunc i32 %bitcast_ln136_18" [../src/hls/cnn.cpp:136]   --->   Operation 127 'trunc' 'trunc_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln136_36 = icmp_ne  i8 %tmp_35, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 128 'icmp' 'icmp_ln136_36' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.97ns)   --->   "%icmp_ln136_37 = icmp_eq  i23 %trunc_ln136_19, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 129 'icmp' 'icmp_ln136_37' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_18)   --->   "%or_ln136_20 = or i1 %icmp_ln136_37, i1 %icmp_ln136_36" [../src/hls/cnn.cpp:136]   --->   Operation 130 'or' 'or_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.85ns)   --->   "%icmp_ln136_38 = icmp_ne  i8 %tmp_36, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 131 'icmp' 'icmp_ln136_38' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.97ns)   --->   "%icmp_ln136_39 = icmp_eq  i23 %trunc_ln136_20, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 132 'icmp' 'icmp_ln136_39' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_18)   --->   "%or_ln136_21 = or i1 %icmp_ln136_39, i1 %icmp_ln136_38" [../src/hls/cnn.cpp:136]   --->   Operation 133 'or' 'or_ln136_21' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_18)   --->   "%and_ln136_17 = and i1 %or_ln136_20, i1 %or_ln136_21" [../src/hls/cnn.cpp:136]   --->   Operation 134 'and' 'and_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/2] (3.34ns)   --->   "%tmp_37 = fcmp_ogt  i32 %input_load_9, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 135 'fcmp' 'tmp_37' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_18 = and i1 %and_ln136_17, i1 %tmp_37" [../src/hls/cnn.cpp:136]   --->   Operation 136 'and' 'and_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_9 = select i1 %and_ln136_18, i32 %input_load_9, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 137 'select' 'select_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %iii_cast3" [../src/hls/cnn.cpp:142]   --->   Operation 138 'getelementptr' 'output_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_9, i5 %output_addr" [../src/hls/cnn.cpp:142]   --->   Operation 139 'store' 'store_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [../src/hls/cnn.cpp:146]   --->   Operation 141 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln121           (br               ) [ 011111111110]
indvar_flatten23   (phi              ) [ 001100000000]
indvar_flatten     (phi              ) [ 001000000000]
iii                (phi              ) [ 001000000000]
icmp_ln121         (icmp             ) [ 001111111110]
br_ln121           (br               ) [ 000000000000]
icmp_ln124         (icmp             ) [ 001111000000]
xor_ln121          (xor              ) [ 000000000000]
icmp_ln127         (icmp             ) [ 000000000000]
and_ln121          (and              ) [ 001111000000]
or_ln124           (or               ) [ 000000000000]
select_ln124       (select           ) [ 001111000000]
iii_cast3          (zext             ) [ 001111111110]
input_addr         (getelementptr    ) [ 000100000000]
xor_ln136_1        (xor              ) [ 000000000000]
zext_ln136         (zext             ) [ 000000000000]
input_addr_7       (getelementptr    ) [ 000100000000]
add_ln124          (add              ) [ 000100000000]
add_ln121          (add              ) [ 011111111110]
input_load         (load             ) [ 001010000000]
input_load_7       (load             ) [ 001111000000]
add_ln127          (add              ) [ 011111111110]
select_ln124_17    (select           ) [ 011111111110]
bitcast_ln136      (bitcast          ) [ 000000000000]
tmp                (partselect       ) [ 000000000000]
trunc_ln136_14     (trunc            ) [ 000000000000]
icmp_ln136         (icmp             ) [ 000000000000]
icmp_ln136_27      (icmp             ) [ 000000000000]
or_ln136           (or               ) [ 000000000000]
tmp_s              (fcmp             ) [ 000000000000]
and_ln136          (and              ) [ 000000000000]
select_ln136       (select           ) [ 000101000000]
ii                 (phi              ) [ 001111000000]
xor_ln136          (xor              ) [ 000000000000]
trunc_ln136        (trunc            ) [ 000000000000]
shl_ln             (bitconcatenate   ) [ 000000000000]
or_ln136_3         (or               ) [ 000000000000]
shl_ln136_5        (bitconcatenate   ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
select_ln121       (select           ) [ 000000000000]
select_ln121_16    (select           ) [ 000000000000]
select_ln121_17    (select           ) [ 000000000000]
ii_5               (xor              ) [ 000000000000]
trunc_ln136_13     (trunc            ) [ 000000000000]
shl_ln136_mid1     (bitconcatenate   ) [ 000000000000]
select_ln124_13    (select           ) [ 000000000000]
or_ln136_14        (or               ) [ 000000000000]
shl_ln136_5_mid1   (bitconcatenate   ) [ 000000000000]
select_ln124_14    (select           ) [ 000000000000]
select_ln124_15    (select           ) [ 011111111110]
iii_cast           (zext             ) [ 000000000000]
bitcast_ln136_13   (bitcast          ) [ 000000000000]
tmp_29             (partselect       ) [ 000000000000]
trunc_ln136_15     (trunc            ) [ 000000000000]
bitcast_ln136_14   (bitcast          ) [ 000000000000]
tmp_30             (partselect       ) [ 000000000000]
trunc_ln136_16     (trunc            ) [ 000000000000]
icmp_ln136_28      (icmp             ) [ 000000000000]
icmp_ln136_29      (icmp             ) [ 000000000000]
or_ln136_15        (or               ) [ 000000000000]
icmp_ln136_30      (icmp             ) [ 000000000000]
icmp_ln136_31      (icmp             ) [ 000000000000]
or_ln136_16        (or               ) [ 000000000000]
and_ln136_13       (and              ) [ 000000000000]
tmp_31             (fcmp             ) [ 000000000000]
and_ln136_14       (and              ) [ 000000000000]
select_ln136_7     (select           ) [ 001100110000]
or_ln136_17        (or               ) [ 000000000000]
tmp_1              (bitselect        ) [ 000000000000]
tmp_2              (bitselect        ) [ 000000000000]
or_ln121           (or               ) [ 000000000000]
select_ln124_16    (select           ) [ 000000000000]
add_ln136_s        (bitconcatenate   ) [ 000000000000]
zext_ln136_10      (zext             ) [ 000000000000]
input_addr_8       (getelementptr    ) [ 001000100000]
add_ln136          (add              ) [ 001100110000]
input_load_8       (load             ) [ 000100010000]
bitcast_ln136_15   (bitcast          ) [ 000000000000]
tmp_32             (partselect       ) [ 000000000000]
trunc_ln136_17     (trunc            ) [ 000000000000]
bitcast_ln136_16   (bitcast          ) [ 000000000000]
tmp_33             (partselect       ) [ 000000000000]
trunc_ln136_18     (trunc            ) [ 000000000000]
icmp_ln136_32      (icmp             ) [ 000000000000]
icmp_ln136_33      (icmp             ) [ 000000000000]
or_ln136_18        (or               ) [ 000000000000]
icmp_ln136_34      (icmp             ) [ 000000000000]
icmp_ln136_35      (icmp             ) [ 000000000000]
or_ln136_19        (or               ) [ 000000000000]
and_ln136_15       (and              ) [ 000000000000]
tmp_34             (fcmp             ) [ 000000000000]
and_ln136_16       (and              ) [ 000000000000]
select_ln136_8     (select           ) [ 001100001110]
zext_ln136_11      (zext             ) [ 000000000000]
input_addr_9       (getelementptr    ) [ 001000001000]
input_load_9       (load             ) [ 001100000110]
specloopname_ln0   (specloopname     ) [ 000000000000]
empty              (speclooptripcount) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
specloopname_ln127 (specloopname     ) [ 000000000000]
bitcast_ln136_17   (bitcast          ) [ 000000000000]
tmp_35             (partselect       ) [ 000000000000]
trunc_ln136_19     (trunc            ) [ 000000000000]
bitcast_ln136_18   (bitcast          ) [ 000000000000]
tmp_36             (partselect       ) [ 000000000000]
trunc_ln136_20     (trunc            ) [ 000000000000]
icmp_ln136_36      (icmp             ) [ 000000000000]
icmp_ln136_37      (icmp             ) [ 000000000000]
or_ln136_20        (or               ) [ 000000000000]
icmp_ln136_38      (icmp             ) [ 000000000000]
icmp_ln136_39      (icmp             ) [ 000000000000]
or_ln136_21        (or               ) [ 000000000000]
and_ln136_17       (and              ) [ 000000000000]
tmp_37             (fcmp             ) [ 000000000000]
and_ln136_18       (and              ) [ 000000000000]
select_ln136_9     (select           ) [ 000000000000]
output_addr        (getelementptr    ) [ 000000000000]
store_ln142        (store            ) [ 000000000000]
br_ln0             (br               ) [ 011111111110]
ret_ln146          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
<pin id="87" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_7/2 input_load_8/5 input_load_9/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_addr_7_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="input_addr_8_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="input_addr_9_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="8"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln142_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/10 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten23_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten23_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="6" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="7" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="iii_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="1"/>
<pin id="151" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="iii_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="6" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ii_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="4"/>
<pin id="162" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="ii_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="4"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/3 tmp_31/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_34/6 tmp_37/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln121_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln124_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="xor_ln121_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln127_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln121_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln124_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln124_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="iii_cast3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln136_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln136_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln124_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln121_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="1"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln127_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln124_17_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="1"/>
<pin id="269" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_17/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bitcast_ln136_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln136_14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_14/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln136_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln136_27_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="23" slack="0"/>
<pin id="297" dir="0" index="1" bw="23" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_27/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="or_ln136_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln136_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln136_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln136_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln136_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln136_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_3/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shl_ln136_5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_5/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln121_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="3"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="0" index="2" bw="2" slack="0"/>
<pin id="358" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln121_16_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="3"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_16/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln121_17_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="3"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_17/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ii_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ii_5/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln136_13_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_13/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln136_mid1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_mid1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln124_13_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="3"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_13/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln136_14_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_14/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln136_5_mid1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_5_mid1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln124_14_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="3"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_14/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln124_15_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="3"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_15/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="iii_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="3"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="bitcast_ln136_13_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_13/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_29_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln136_15_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_15/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="bitcast_ln136_14_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_14/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_30_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln136_16_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_16/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln136_28_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_28/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln136_29_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="23" slack="0"/>
<pin id="473" dir="0" index="1" bw="23" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_29/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln136_15_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_15/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln136_30_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_30/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln136_31_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="23" slack="0"/>
<pin id="491" dir="0" index="1" bw="23" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_31/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln136_16_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_16/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln136_13_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_13/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln136_14_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_14/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln136_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="2"/>
<pin id="516" dir="0" index="2" bw="32" slack="1"/>
<pin id="517" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_7/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln136_17_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="6" slack="3"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_17/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln121_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="3"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln124_16_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="3"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_16/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln136_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln136_s/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln136_10_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_10/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln136_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bitcast_ln136_15_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_15/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_32_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln136_17_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_17/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="bitcast_ln136_16_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="2"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_16/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_33_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln136_18_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_18/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln136_32_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_32/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln136_33_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="23" slack="0"/>
<pin id="614" dir="0" index="1" bw="23" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_33/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln136_18_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_18/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln136_34_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_34/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln136_35_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="0"/>
<pin id="632" dir="0" index="1" bw="23" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_35/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln136_19_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_19/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln136_15_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_15/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln136_16_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_16/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln136_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="0" index="2" bw="32" slack="2"/>
<pin id="658" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_8/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln136_11_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="2"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_11/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="bitcast_ln136_17_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="2"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_17/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_35_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="6" slack="0"/>
<pin id="672" dir="0" index="3" bw="6" slack="0"/>
<pin id="673" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln136_19_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_19/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="bitcast_ln136_18_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="3"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_18/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_36_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="0" index="3" bw="6" slack="0"/>
<pin id="690" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln136_20_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_20/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln136_36_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_36/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln136_37_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="23" slack="0"/>
<pin id="707" dir="0" index="1" bw="23" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_37/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="or_ln136_20_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_20/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln136_38_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_38/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln136_39_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="23" slack="0"/>
<pin id="725" dir="0" index="1" bw="23" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_39/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln136_21_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_21/10 "/>
</bind>
</comp>

<comp id="735" class="1004" name="and_ln136_17_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_17/10 "/>
</bind>
</comp>

<comp id="741" class="1004" name="and_ln136_18_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_18/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln136_9_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="2"/>
<pin id="750" dir="0" index="2" bw="32" slack="3"/>
<pin id="751" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_9/10 "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln121_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln124_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="767" class="1005" name="and_ln121_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="3"/>
<pin id="769" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln121 "/>
</bind>
</comp>

<comp id="775" class="1005" name="select_ln124_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="6" slack="1"/>
<pin id="777" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124 "/>
</bind>
</comp>

<comp id="782" class="1005" name="iii_cast3_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="8"/>
<pin id="784" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="iii_cast3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="input_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="1"/>
<pin id="789" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="input_addr_7_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="1"/>
<pin id="794" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln124_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="7" slack="1"/>
<pin id="799" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln121_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="1"/>
<pin id="804" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="807" class="1005" name="input_load_7_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln127_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="1"/>
<pin id="816" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="819" class="1005" name="select_ln124_17_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="1"/>
<pin id="821" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124_17 "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln136_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136 "/>
</bind>
</comp>

<comp id="831" class="1005" name="select_ln124_15_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln124_15 "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln136_7_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136_7 "/>
</bind>
</comp>

<comp id="843" class="1005" name="input_addr_8_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="7" slack="1"/>
<pin id="845" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln136_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="2"/>
<pin id="850" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln136_8_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="2"/>
<pin id="855" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln136_8 "/>
</bind>
</comp>

<comp id="860" class="1005" name="input_addr_9_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="1"/>
<pin id="862" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="865" class="1005" name="input_load_9_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="79" pin="7"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="79" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="79" pin="7"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="130" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="142" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="153" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="200" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="194" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="153" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="252"><net_src comp="142" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="126" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="182" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="271" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="275" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="285" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="171" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="182" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="313" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="326"><net_src comp="164" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="322" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="164" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="4" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="332" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="346" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="354" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="354" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="361" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="354" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="406" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="368" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="375" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="354" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="431" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="464"><net_src comp="448" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="434" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="28" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="444" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="30" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="465" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="451" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="28" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="461" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="477" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="171" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="393" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="354" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="50" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="322" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="50" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="524" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="545" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="519" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="569"><net_src comp="414" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="428" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="182" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="22" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="24" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="26" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="588"><net_src comp="571" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="598"><net_src comp="22" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="24" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="26" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="589" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="575" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="585" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="30" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="606" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="592" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="28" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="602" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="30" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="618" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="177" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="182" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="674"><net_src comp="22" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="665" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="24" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="26" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="681"><net_src comp="665" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="691"><net_src comp="22" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="682" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="24" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="26" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="698"><net_src comp="682" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="668" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="28" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="678" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="30" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="699" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="685" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="28" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="695" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="30" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="717" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="711" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="177" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="747" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="757"><net_src comp="188" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="194" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="770"><net_src comp="212" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="778"><net_src comp="224" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="785"><net_src comp="232" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="790"><net_src comp="72" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="795"><net_src comp="89" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="800"><net_src comp="248" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="805"><net_src comp="254" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="810"><net_src comp="79" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="817"><net_src comp="260" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="822"><net_src comp="265" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="827"><net_src comp="313" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="834"><net_src comp="421" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="839"><net_src comp="513" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="846"><net_src comp="97" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="851"><net_src comp="565" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="856"><net_src comp="654" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="863"><net_src comp="105" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="868"><net_src comp="79" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="747" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling2d : input_r | {2 3 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln121 : 1
		br_ln121 : 2
		icmp_ln124 : 1
		xor_ln121 : 2
		icmp_ln127 : 1
		and_ln121 : 2
		or_ln124 : 2
		select_ln124 : 2
		iii_cast3 : 3
		input_addr : 4
		input_load : 5
		xor_ln136_1 : 3
		zext_ln136 : 3
		input_addr_7 : 4
		input_load_7 : 5
		add_ln124 : 1
	State 3
		tmp_s : 1
	State 4
		tmp : 1
		trunc_ln136_14 : 1
		icmp_ln136 : 2
		icmp_ln136_27 : 2
		or_ln136 : 3
		and_ln136 : 3
		select_ln136 : 3
		tmp_31 : 4
	State 5
		xor_ln136 : 1
		trunc_ln136 : 1
		shl_ln : 2
		or_ln136_3 : 1
		shl_ln136_5 : 1
		select_ln121 : 1
		select_ln121_16 : 3
		select_ln121_17 : 2
		ii_5 : 2
		trunc_ln136_13 : 2
		shl_ln136_mid1 : 3
		select_ln124_13 : 4
		or_ln136_14 : 2
		shl_ln136_5_mid1 : 2
		select_ln124_14 : 3
		select_ln124_15 : 2
		tmp_29 : 1
		trunc_ln136_15 : 1
		tmp_30 : 1
		trunc_ln136_16 : 1
		icmp_ln136_28 : 2
		icmp_ln136_29 : 2
		or_ln136_15 : 3
		icmp_ln136_30 : 2
		icmp_ln136_31 : 2
		or_ln136_16 : 3
		and_ln136_13 : 3
		and_ln136_14 : 3
		select_ln136_7 : 3
		or_ln136_17 : 5
		tmp_1 : 2
		tmp_2 : 1
		or_ln121 : 2
		select_ln124_16 : 2
		add_ln136_s : 5
		zext_ln136_10 : 6
		input_addr_8 : 7
		input_load_8 : 8
		add_ln136 : 4
	State 6
		tmp_34 : 1
	State 7
		tmp_32 : 1
		trunc_ln136_17 : 1
		tmp_33 : 1
		trunc_ln136_18 : 1
		icmp_ln136_32 : 2
		icmp_ln136_33 : 2
		or_ln136_18 : 3
		icmp_ln136_34 : 2
		icmp_ln136_35 : 2
		or_ln136_19 : 3
		and_ln136_15 : 3
		and_ln136_16 : 3
		select_ln136_8 : 3
		input_addr_9 : 1
		input_load_9 : 2
	State 8
	State 9
	State 10
		tmp_35 : 1
		trunc_ln136_19 : 1
		tmp_36 : 1
		trunc_ln136_20 : 1
		icmp_ln136_36 : 2
		icmp_ln136_37 : 2
		or_ln136_20 : 3
		icmp_ln136_38 : 2
		icmp_ln136_39 : 2
		or_ln136_21 : 3
		and_ln136_17 : 3
		and_ln136_18 : 3
		select_ln136_9 : 3
		store_ln142 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln121_fu_188    |    0    |    10   |
|          |    icmp_ln124_fu_194    |    0    |    10   |
|          |    icmp_ln127_fu_206    |    0    |    10   |
|          |    icmp_ln136_fu_289    |    0    |    11   |
|          |   icmp_ln136_27_fu_295  |    0    |    16   |
|          |   icmp_ln136_28_fu_465  |    0    |    11   |
|          |   icmp_ln136_29_fu_471  |    0    |    16   |
|          |   icmp_ln136_30_fu_483  |    0    |    11   |
|   icmp   |   icmp_ln136_31_fu_489  |    0    |    16   |
|          |   icmp_ln136_32_fu_606  |    0    |    11   |
|          |   icmp_ln136_33_fu_612  |    0    |    16   |
|          |   icmp_ln136_34_fu_624  |    0    |    11   |
|          |   icmp_ln136_35_fu_630  |    0    |    16   |
|          |   icmp_ln136_36_fu_699  |    0    |    11   |
|          |   icmp_ln136_37_fu_705  |    0    |    16   |
|          |   icmp_ln136_38_fu_717  |    0    |    11   |
|          |   icmp_ln136_39_fu_723  |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |   select_ln124_fu_224   |    0    |    6    |
|          |  select_ln124_17_fu_265 |    0    |    7    |
|          |   select_ln136_fu_313   |    0    |    32   |
|          |   select_ln121_fu_354   |    0    |    2    |
|          |  select_ln121_16_fu_361 |    0    |    6    |
|          |  select_ln121_17_fu_368 |    0    |    7    |
|  select  |  select_ln124_13_fu_393 |    0    |    6    |
|          |  select_ln124_14_fu_414 |    0    |    7    |
|          |  select_ln124_15_fu_421 |    0    |    2    |
|          |  select_ln136_7_fu_513  |    0    |    32   |
|          |  select_ln124_16_fu_545 |    0    |    2    |
|          |  select_ln136_8_fu_654  |    0    |    32   |
|          |  select_ln136_9_fu_747  |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |     add_ln124_fu_248    |    0    |    14   |
|    add   |     add_ln121_fu_254    |    0    |    13   |
|          |     add_ln127_fu_260    |    0    |    13   |
|          |     add_ln136_fu_565    |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |     or_ln124_fu_218     |    0    |    2    |
|          |     or_ln136_fu_301     |    0    |    2    |
|          |    or_ln136_3_fu_340    |    0    |    0    |
|          |    or_ln136_14_fu_400   |    0    |    0    |
|          |    or_ln136_15_fu_477   |    0    |    2    |
|    or    |    or_ln136_16_fu_495   |    0    |    2    |
|          |    or_ln136_17_fu_519   |    0    |    6    |
|          |     or_ln121_fu_540     |    0    |    2    |
|          |    or_ln136_18_fu_618   |    0    |    2    |
|          |    or_ln136_19_fu_636   |    0    |    2    |
|          |    or_ln136_20_fu_711   |    0    |    2    |
|          |    or_ln136_21_fu_729   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln121_fu_212    |    0    |    2    |
|          |     and_ln136_fu_307    |    0    |    2    |
|          |   and_ln136_13_fu_501   |    0    |    2    |
|    and   |   and_ln136_14_fu_507   |    0    |    2    |
|          |   and_ln136_15_fu_642   |    0    |    2    |
|          |   and_ln136_16_fu_648   |    0    |    2    |
|          |   and_ln136_17_fu_735   |    0    |    2    |
|          |   and_ln136_18_fu_741   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     xor_ln121_fu_200    |    0    |    2    |
|    xor   |    xor_ln136_1_fu_237   |    0    |    6    |
|          |     xor_ln136_fu_322    |    0    |    2    |
|          |       ii_5_fu_375       |    0    |    2    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_171       |    0    |    0    |
|          |        grp_fu_177       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     iii_cast3_fu_232    |    0    |    0    |
|          |    zext_ln136_fu_243    |    0    |    0    |
|   zext   |     iii_cast_fu_428     |    0    |    0    |
|          |   zext_ln136_10_fu_560  |    0    |    0    |
|          |   zext_ln136_11_fu_661  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_275       |    0    |    0    |
|          |      tmp_29_fu_434      |    0    |    0    |
|          |      tmp_30_fu_451      |    0    |    0    |
|partselect|      tmp_32_fu_575      |    0    |    0    |
|          |      tmp_33_fu_592      |    0    |    0    |
|          |      tmp_35_fu_668      |    0    |    0    |
|          |      tmp_36_fu_685      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  trunc_ln136_14_fu_285  |    0    |    0    |
|          |    trunc_ln136_fu_328   |    0    |    0    |
|          |  trunc_ln136_13_fu_381  |    0    |    0    |
|          |  trunc_ln136_15_fu_444  |    0    |    0    |
|   trunc  |  trunc_ln136_16_fu_461  |    0    |    0    |
|          |  trunc_ln136_17_fu_585  |    0    |    0    |
|          |  trunc_ln136_18_fu_602  |    0    |    0    |
|          |  trunc_ln136_19_fu_678  |    0    |    0    |
|          |  trunc_ln136_20_fu_695  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      shl_ln_fu_332      |    0    |    0    |
|          |    shl_ln136_5_fu_346   |    0    |    0    |
|bitconcatenate|  shl_ln136_mid1_fu_385  |    0    |    0    |
|          | shl_ln136_5_mid1_fu_406 |    0    |    0    |
|          |    add_ln136_s_fu_552   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_1_fu_524      |    0    |    0    |
|          |       tmp_2_fu_532      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   498   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln121_reg_802   |    6   |
|    add_ln124_reg_797   |    7   |
|    add_ln127_reg_814   |    6   |
|    add_ln136_reg_848   |    7   |
|    and_ln121_reg_767   |    1   |
|   icmp_ln121_reg_754   |    1   |
|   icmp_ln124_reg_758   |    1   |
|       ii_reg_160       |    2   |
|    iii_cast3_reg_782   |   64   |
|       iii_reg_149      |    6   |
|indvar_flatten23_reg_126|    6   |
| indvar_flatten_reg_138 |    7   |
|  input_addr_7_reg_792  |    7   |
|  input_addr_8_reg_843  |    7   |
|  input_addr_9_reg_860  |    7   |
|   input_addr_reg_787   |    7   |
|  input_load_7_reg_807  |   32   |
|  input_load_9_reg_865  |   32   |
|         reg_182        |   32   |
| select_ln124_15_reg_831|    2   |
| select_ln124_17_reg_819|    7   |
|  select_ln124_reg_775  |    6   |
| select_ln136_7_reg_836 |   32   |
| select_ln136_8_reg_853 |   32   |
|  select_ln136_reg_824  |   32   |
+------------------------+--------+
|          Total         |   349  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_79     |  p0  |   4  |   7  |   28   ||    20   |
|     grp_access_fu_79     |  p2  |   4  |   0  |    0   ||    20   |
| indvar_flatten23_reg_126 |  p0  |   2  |   6  |   12   ||    9    |
|        grp_fu_171        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_171        |  p1  |   3  |  32  |   96   ||    14   |
|        grp_fu_177        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_177        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   392  ||  3.829  ||   100   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   498  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   100  |
|  Register |    -   |   349  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   349  |   598  |
+-----------+--------+--------+--------+
