
sound_acquisition.elf:     file format elf32-littlenios2
sound_acquisition.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000228

Program Header:
    LOAD off    0x00001020 vaddr 0x08020020 paddr 0x04000000 align 2**12
         filesz 0x00000228 memsz 0x00000228 flags r-x
    LOAD off    0x00002228 vaddr 0x04000228 paddr 0x04000228 align 2**12
         filesz 0x00006154 memsz 0x00006154 flags r-x
    LOAD off    0x0000837c vaddr 0x0400637c paddr 0x04007eb0 align 2**12
         filesz 0x00001b34 memsz 0x00001b34 flags rw-
    LOAD off    0x0000a9e4 vaddr 0x040099e4 paddr 0x040099e4 align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-
    LOAD off    0x0000a000 vaddr 0x08020000 paddr 0x08020000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  08020000  08020000  0000a000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  08020020  04000000  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000060a4  04000228  04000228  00002228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000b0  040062cc  040062cc  000082cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b34  0400637c  04007eb0  0000837c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  040099e4  040099e4  0000a9e4  2**2
                  ALLOC, SMALL_DATA
  6 .SDRAM_controller 00000000  04009b38  04009b38  0000a020  2**0
                  CONTENTS
  7 .onchip_memory 00000000  08020248  08020248  0000a020  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  0000a020  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000a30  00000000  00000000  0000a048  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000170d1  00000000  00000000  0000aa78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000062e5  00000000  00000000  00021b49  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006de2  00000000  00000000  00027e2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000017dc  00000000  00000000  0002ec10  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002af0  00000000  00000000  000303ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004a4c  00000000  00000000  00032edc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000030  00000000  00000000  00037928  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000680  00000000  00000000  00037958  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0003a96a  2**0
                  CONTENTS, READONLY
 19 .cpu          00000017  00000000  00000000  0003a96d  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0003a984  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0003a985  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0003a986  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0003a98a  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0003a98e  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  0003a992  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  0003a99d  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  0003a9a8  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 0000000b  00000000  00000000  0003a9b3  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 0000003c  00000000  00000000  0003a9be  2**0
                  CONTENTS, READONLY
 30 .jdi          0000b994  00000000  00000000  0003a9fa  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b626c  00000000  00000000  0004638e  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
08020000 l    d  .entry	00000000 .entry
08020020 l    d  .exceptions	00000000 .exceptions
04000228 l    d  .text	00000000 .text
040062cc l    d  .rodata	00000000 .rodata
0400637c l    d  .rwdata	00000000 .rwdata
040099e4 l    d  .bss	00000000 .bss
04009b38 l    d  .SDRAM_controller	00000000 .SDRAM_controller
08020248 l    d  .onchip_memory	00000000 .onchip_memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 /home/vm/Final-Project-Real-Time-Embedded-Systems/sw/nios/sound_acquisition_bsp//obj/HAL/src/crt0.o
04000270 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
04000414 l     F .text	00000008 __fp_unlock
04000428 l     F .text	0000019c __sinit.part.1
040005c4 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0400637c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_close.c
04003070 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400317c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
040031a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
04003294 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
04003374 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
04003460 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
04003634 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04007e90 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
04003880 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
040039b4 l     F .text	00000034 alt_dev_reg
040039e8 l     F .text	0000003c alt_get_errno
04003a24 l     F .text	00000068 alt_avalon_mutex_reg
04006d50 l     O .rwdata	00001060 jtag_uart_0
04007db0 l     O .rwdata	00000048 mailbox_simple_0
04007df8 l     O .rwdata	00000010 mutex_SDRAM
04007e08 l     O .rwdata	00000030 audio_and_video_config_0
04007e38 l     O .rwdata	00000030 audio_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04003d60 l     F .text	00000210 altera_avalon_jtag_uart_irq
04003f70 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox_simple.c
040045a8 l     F .text	00000090 altera_avalon_mailbox_identify
04004638 l     F .text	00000078 altera_avalon_mailbox_post
040046b0 l     F .text	0000013c altera_avalon_mailbox_simple_tx_isr
040047ec l     F .text	000000ac altera_avalon_mailbox_simple_rx_isr
00000000 l    df *ABS*	00000000 altera_avalon_mutex.c
04004ee0 l     F .text	0000003c alt_get_errno
04004f1c l     F .text	0000007c alt_mutex_trylock
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04005320 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04005584 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04005844 l     F .text	0000003c alt_get_errno
04005880 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
04009a0c g     O .bss	00000004 alt_instruction_exception_handler
04004c54 g     F .text	00000150 altera_avalon_mailbox_send
04002e68 g     F .text	00000054 _isatty_r
04003570 g     F .text	0000007c alt_main
040002a8 g     F .text	000000c0 _puts_r
04009a38 g     O .bss	00000100 alt_irq
04002b90 g     F .text	00000060 _lseek_r
04007eb0 g       *ABS*	00000000 __flash_rwdata_start
04009b38 g       *ABS*	00000000 __alt_heap_start
04002144 g     F .text	0000005c __sseek
04000764 g     F .text	00000010 __sinit
040005cc g     F .text	00000068 __sfmoreglue
04003610 g     F .text	00000024 __malloc_unlock
04001830 g     F .text	0000015c memmove
0400074c g     F .text	00000018 _cleanup
04005054 g     F .text	00000040 altera_avalon_mutex_trylock
04005c3c g     F .text	00000024 altera_nios2_gen2_irq_init
08020000 g     F .entry	0000001c __reset
040050e8 g     F .text	00000074 altera_avalon_mutex_is_mine
04000000 g       *ABS*	00000000 __flash_exceptions_start
04002e0c g     F .text	0000005c _fstat_r
040099f0 g     O .bss	00000004 errno
040020c0 g     F .text	00000008 __seofread
040099f8 g     O .bss	00000004 alt_argv
0400fe68 g       *ABS*	00000000 _gp
04004da4 g     F .text	0000013c altera_avalon_mailbox_retrieve_poll
04006bd0 g     O .rwdata	00000180 alt_fd_list
040054c0 g     F .text	00000090 alt_find_dev
040016e8 g     F .text	00000148 memcpy
0400041c g     F .text	0000000c _cleanup_r
04005648 g     F .text	0000007c alt_io_redirect
040062cc g       *ABS*	00000000 __DTOR_END__
04000368 g     F .text	00000014 puts
04005e9c g     F .text	0000009c alt_exception_cause_generated_bad_addr
04004898 g     F .text	00000078 altera_avalon_mailbox_simple_init
04004168 g     F .text	0000021c altera_avalon_jtag_uart_read
04002fb4 g     F .text	00000064 .hidden __udivsi3
040032d0 g     F .text	000000a4 isatty
04004bdc g     F .text	00000078 altera_avalon_mailbox_status
04004ad4 g     F .text	00000108 altera_avalon_mailbox_close
04005e0c g     F .text	00000090 alt_icache_flush
040099ec g     O .bss	00000004 __malloc_top_pad
040007b4 g     F .text	000004bc __sfvwrite_r
04002018 g     F .text	00000054 _sbrk_r
04002dac g     F .text	00000060 _read_r
04007e88 g     O .rwdata	00000004 alt_max_fd
040023b0 g     F .text	000000f0 _fclose_r
0400272c g     F .text	00000030 fflush
040099e8 g     O .bss	00000004 __malloc_max_sbrked_mem
040056c4 g     F .text	00000180 alt_irq_register
0400349c g     F .text	000000d4 lseek
0400515c g     F .text	00000050 altera_avalon_mutex_first_lock
04007e68 g     O .rwdata	00000004 _global_impure_ptr
04001ab4 g     F .text	00000564 _realloc_r
04009b38 g       *ABS*	00000000 __bss_end
04005b34 g     F .text	00000108 alt_tick
04000784 g     F .text	00000018 __fp_lock_all
04005a98 g     F .text	0000009c alt_alarm_stop
04009a00 g     O .bss	00000004 alt_irq_active
080200fc g     F .exceptions	000000d8 alt_irq_handler
04006ba8 g     O .rwdata	00000028 alt_dev_null
04004f98 g     F .text	00000054 altera_avalon_mutex_open
040052d8 g     F .text	00000048 alt_dcache_flush_all
04007eb0 g       *ABS*	00000000 __ram_rwdata_end
08020000 g       *ABS*	00000000 __alt_mem_onchip_memory
04007e80 g     O .rwdata	00000008 alt_dev_list
040038bc g     F .text	000000f8 write
04007e9c g     O .rwdata	00000008 alt_mutex_list
0400637c g       *ABS*	00000000 __ram_rodata_end
040031e4 g     F .text	000000b0 fstat
04003018 g     F .text	00000058 .hidden __umodsi3
04009b38 g       *ABS*	00000000 end
04003cac g     F .text	000000b4 altera_avalon_jtag_uart_init
080201d4 g     F .exceptions	00000074 alt_instruction_exception_entry
040062cc g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
04004384 g     F .text	00000224 altera_avalon_jtag_uart_write
04000774 g     F .text	00000004 __sfp_lock_acquire
04001604 g     F .text	000000e4 memchr
04002880 g     F .text	00000310 _free_r
04006118 g     F .text	00000180 __call_exitprocs
04007e70 g     O .rwdata	00000004 __malloc_sbrk_base
04000228 g     F .text	0000004c _start
04009a04 g     O .bss	00000004 _alt_tick_rate
04009a08 g     O .bss	00000004 _alt_nticks
04003670 g     F .text	000000fc read
04003ac4 g     F .text	00000084 alt_sys_init
04006000 g     F .text	00000118 __register_exitproc
04005094 g     F .text	00000054 altera_avalon_mutex_unlock
04004010 g     F .text	00000068 altera_avalon_jtag_uart_close
0400637c g       *ABS*	00000000 __ram_rwdata_start
040062cc g       *ABS*	00000000 __ram_rodata_start
04009a10 g     O .bss	00000028 __malloc_current_mallinfo
04003b48 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04005d68 g     F .text	000000a4 alt_get_fd
0400235c g     F .text	00000054 _close_r
04005f84 g     F .text	0000007c memcmp
04003c08 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04009b38 g       *ABS*	00000000 __alt_stack_base
04003c58 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04002208 g     F .text	00000154 __swsetup_r
04000634 g     F .text	00000118 __sfp
040067a0 g     O .rwdata	00000408 __malloc_av_
04000780 g     F .text	00000004 __sinit_lock_release
0400206c g     F .text	00000054 __sread
04005c60 g     F .text	00000108 alt_find_file
0400535c g     F .text	000000a4 alt_dev_llist_insert
040035ec g     F .text	00000024 __malloc_lock
040037d0 g     F .text	000000b0 sbrk
040026d0 g     F .text	0000005c _fflush_r
040099e4 g       *ABS*	00000000 __bss_start
0400198c g     F .text	00000128 memset
04000274 g     F .text	00000034 main
040099fc g     O .bss	00000004 alt_envp
040099e4 g     O .bss	00000004 __malloc_max_total_mem
04003ba8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
040021a0 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
040024a0 g     F .text	00000014 fclose
04005010 g     F .text	00000044 altera_avalon_mutex_lock
04000df8 g     F .text	0000080c _malloc_r
04007e8c g     O .rwdata	00000004 alt_errno
04000c70 g     F .text	000000c4 _fwalk
04002ebc g     F .text	00000084 .hidden __divsi3
0400275c g     F .text	00000124 _malloc_trim_r
040062cc g       *ABS*	00000000 __CTOR_END__
040062cc g       *ABS*	00000000 __flash_rodata_start
040062cc g       *ABS*	00000000 __DTOR_LIST__
04000000 g       *ABS*	00000000 __alt_mem_SDRAM_controller
04003a8c g     F .text	00000038 alt_irq_init
0400376c g     F .text	00000064 alt_release_fd
04005f38 g     F .text	00000014 atexit
040021a8 g     F .text	00000060 _write_r
04007e6c g     O .rwdata	00000004 _impure_ptr
040099f4 g     O .bss	00000004 alt_argc
040024b4 g     F .text	0000021c __sflush_r
04005460 g     F .text	00000060 _do_dtors
08020020 g       .exceptions	00000000 alt_irq_entry
0400079c g     F .text	00000018 __fp_unlock_all
04007e78 g     O .rwdata	00000008 alt_fs_list
08020020 g       *ABS*	00000000 __ram_exceptions_start
04007eb0 g       *ABS*	00000000 _edata
04009b38 g       *ABS*	00000000 _end
08020248 g       *ABS*	00000000 __ram_exceptions_end
04004078 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04007e94 g     O .rwdata	00000008 alt_mailbox_simple_list
040020c8 g     F .text	0000007c __swrite
04007e74 g     O .rwdata	00000004 __malloc_trim_threshold
04005f4c g     F .text	00000038 exit
04000d34 g     F .text	000000c4 _fwalk_reent
04002f40 g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
08020020 g     F .exceptions	00000000 alt_exception
04000778 g     F .text	00000004 __sfp_lock_release
04004910 g     F .text	000001c4 altera_avalon_mailbox_open
04006298 g     F .text	00000034 _exit
040051ac g     F .text	0000012c alt_alarm_start
04002bf0 g     F .text	000001bc __smakebuf_r
0400037c g     F .text	00000098 strlen
04005944 g     F .text	00000154 open
04005550 g     F .text	00000034 alt_icache_flush_all
04007ea4 g     O .rwdata	00000004 alt_priority_mask
04004fec g     F .text	00000024 altera_avalon_mutex_close
04007ea8 g     O .rwdata	00000008 alt_alarm_list
04005400 g     F .text	00000060 _do_ctors
040030ac g     F .text	000000d0 close
040033dc g     F .text	00000084 alt_load
0400077c g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

08020000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 8020000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 8020004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 8020008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 802000c:	00bffd16 	blt	zero,r2,8020004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 8020010:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 8020014:	08408a14 	ori	at,at,552
    jmp r1
 8020018:	0800683a 	jmp	at
 802001c:	00000000 	call	0 <__alt_mem_SDRAM_controller-0x4000000>

Disassembly of section .exceptions:

08020020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 8020020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 8020024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 8020028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 802002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 8020030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 8020034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 8020038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 802003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 8020040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 8020044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 8020048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 802004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 8020050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 8020054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 8020058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 802005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 8020060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 8020064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 8020068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 802006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 8020070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 8020074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 8020078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 802007c:	10000326 	beq	r2,zero,802008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 8020080:	20000226 	beq	r4,zero,802008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 8020084:	80200fc0 	call	80200fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 8020088:	00000706 	br	80200a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 802008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 8020090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 8020094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 8020098:	80201d40 	call	80201d4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 802009c:	1000021e 	bne	r2,zero,80200a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 80200a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 80200a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 80200a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 80200ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 80200b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 80200b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 80200b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 80200bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 80200c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 80200c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 80200c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 80200cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 80200d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 80200d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 80200d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 80200dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 80200e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 80200e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 80200e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 80200ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 80200f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 80200f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 80200f8:	ef80083a 	eret

080200fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 80200fc:	defff904 	addi	sp,sp,-28
 8020100:	dfc00615 	stw	ra,24(sp)
 8020104:	df000515 	stw	fp,20(sp)
 8020108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 802010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 8020110:	0005313a 	rdctl	r2,ipending
 8020114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 8020118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 802011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 8020120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 8020124:	00800044 	movi	r2,1
 8020128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 802012c:	e0fffb17 	ldw	r3,-20(fp)
 8020130:	e0bffc17 	ldw	r2,-16(fp)
 8020134:	1884703a 	and	r2,r3,r2
 8020138:	10001526 	beq	r2,zero,8020190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 802013c:	00810074 	movhi	r2,1025
 8020140:	10a68e04 	addi	r2,r2,-26056
 8020144:	e0fffd17 	ldw	r3,-12(fp)
 8020148:	180690fa 	slli	r3,r3,3
 802014c:	10c5883a 	add	r2,r2,r3
 8020150:	10c00017 	ldw	r3,0(r2)
 8020154:	00810074 	movhi	r2,1025
 8020158:	10a68e04 	addi	r2,r2,-26056
 802015c:	e13ffd17 	ldw	r4,-12(fp)
 8020160:	200890fa 	slli	r4,r4,3
 8020164:	1105883a 	add	r2,r2,r4
 8020168:	10800104 	addi	r2,r2,4
 802016c:	10800017 	ldw	r2,0(r2)
 8020170:	e17ffd17 	ldw	r5,-12(fp)
 8020174:	1009883a 	mov	r4,r2
 8020178:	183ee83a 	callr	r3
#endif
        break;
 802017c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 8020180:	0005313a 	rdctl	r2,ipending
 8020184:	e0bfff15 	stw	r2,-4(fp)

  return active;
 8020188:	e0bfff17 	ldw	r2,-4(fp)
 802018c:	00000706 	br	80201ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 8020190:	e0bffc17 	ldw	r2,-16(fp)
 8020194:	1085883a 	add	r2,r2,r2
 8020198:	e0bffc15 	stw	r2,-16(fp)
      i++;
 802019c:	e0bffd17 	ldw	r2,-12(fp)
 80201a0:	10800044 	addi	r2,r2,1
 80201a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 80201a8:	003fe006 	br	802012c <alt_irq_handler+0x30>

    active = alt_irq_pending ();
 80201ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 80201b0:	e0bffb17 	ldw	r2,-20(fp)
 80201b4:	103fda1e 	bne	r2,zero,8020120 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 80201b8:	0001883a 	nop
}
 80201bc:	0001883a 	nop
 80201c0:	e037883a 	mov	sp,fp
 80201c4:	dfc00117 	ldw	ra,4(sp)
 80201c8:	df000017 	ldw	fp,0(sp)
 80201cc:	dec00204 	addi	sp,sp,8
 80201d0:	f800283a 	ret

080201d4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 80201d4:	defffb04 	addi	sp,sp,-20
 80201d8:	dfc00415 	stw	ra,16(sp)
 80201dc:	df000315 	stw	fp,12(sp)
 80201e0:	df000304 	addi	fp,sp,12
 80201e4:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 80201e8:	000531fa 	rdctl	r2,exception
 80201ec:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 80201f0:	e0bffd17 	ldw	r2,-12(fp)
 80201f4:	10801f0c 	andi	r2,r2,124
 80201f8:	1004d0ba 	srli	r2,r2,2
 80201fc:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 8020200:	0005333a 	rdctl	r2,badaddr
 8020204:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 8020208:	d0a6e917 	ldw	r2,-25692(gp)
 802020c:	10000726 	beq	r2,zero,802022c <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 8020210:	d0a6e917 	ldw	r2,-25692(gp)
 8020214:	e0fffd17 	ldw	r3,-12(fp)
 8020218:	e1bffe17 	ldw	r6,-8(fp)
 802021c:	e17fff17 	ldw	r5,-4(fp)
 8020220:	1809883a 	mov	r4,r3
 8020224:	103ee83a 	callr	r2
 8020228:	00000206 	br	8020234 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 802022c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 8020230:	0005883a 	mov	r2,zero
}
 8020234:	e037883a 	mov	sp,fp
 8020238:	dfc00117 	ldw	ra,4(sp)
 802023c:	df000017 	ldw	fp,0(sp)
 8020240:	dec00204 	addi	sp,sp,8
 8020244:	f800283a 	ret

Disassembly of section .text:

04000228 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 4000228:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 400022c:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 4000230:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4000234:	00bffd16 	blt	zero,r2,400022c <_start+0x4>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000238:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 400023c:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 4000240:	06810034 	movhi	gp,1024
    ori gp, gp, %lo(_gp)
 4000244:	d6bf9a14 	ori	gp,gp,65128
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000248:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 400024c:	10a67914 	ori	r2,r2,39396

    movhi r3, %hi(__bss_end)
 4000250:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 4000254:	18e6ce14 	ori	r3,r3,39736

    beq r2, r3, 1f
 4000258:	10c00326 	beq	r2,r3,4000268 <_start+0x40>

0:
    stw zero, (r2)
 400025c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 4000260:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4000264:	10fffd36 	bltu	r2,r3,400025c <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000268:	40033dc0 	call	40033dc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 400026c:	40035700 	call	4003570 <alt_main>

04000270 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 4000270:	003fff06 	br	4000270 <alt_after_alt_main>

04000274 <main>:
 */

#include <stdio.h>

int main()
{
 4000274:	defffe04 	addi	sp,sp,-8
 4000278:	dfc00115 	stw	ra,4(sp)
 400027c:	df000015 	stw	fp,0(sp)
 4000280:	d839883a 	mov	fp,sp
  printf("Hello from Nios III!\n");
 4000284:	01010034 	movhi	r4,1024
 4000288:	2118b304 	addi	r4,r4,25292
 400028c:	40003680 	call	4000368 <puts>

  return 0;
 4000290:	0005883a 	mov	r2,zero
}
 4000294:	e037883a 	mov	sp,fp
 4000298:	dfc00117 	ldw	ra,4(sp)
 400029c:	df000017 	ldw	fp,0(sp)
 40002a0:	dec00204 	addi	sp,sp,8
 40002a4:	f800283a 	ret

040002a8 <_puts_r>:
 40002a8:	defff604 	addi	sp,sp,-40
 40002ac:	dc000715 	stw	r16,28(sp)
 40002b0:	2021883a 	mov	r16,r4
 40002b4:	2809883a 	mov	r4,r5
 40002b8:	dc400815 	stw	r17,32(sp)
 40002bc:	dfc00915 	stw	ra,36(sp)
 40002c0:	2823883a 	mov	r17,r5
 40002c4:	400037c0 	call	400037c <strlen>
 40002c8:	10c00044 	addi	r3,r2,1
 40002cc:	d8800115 	stw	r2,4(sp)
 40002d0:	00810034 	movhi	r2,1024
 40002d4:	1098b904 	addi	r2,r2,25316
 40002d8:	d8800215 	stw	r2,8(sp)
 40002dc:	00800044 	movi	r2,1
 40002e0:	d8800315 	stw	r2,12(sp)
 40002e4:	00800084 	movi	r2,2
 40002e8:	dc400015 	stw	r17,0(sp)
 40002ec:	d8c00615 	stw	r3,24(sp)
 40002f0:	dec00415 	stw	sp,16(sp)
 40002f4:	d8800515 	stw	r2,20(sp)
 40002f8:	80000226 	beq	r16,zero,4000304 <_puts_r+0x5c>
 40002fc:	80800e17 	ldw	r2,56(r16)
 4000300:	10001426 	beq	r2,zero,4000354 <_puts_r+0xac>
 4000304:	81400217 	ldw	r5,8(r16)
 4000308:	2880030b 	ldhu	r2,12(r5)
 400030c:	10c8000c 	andi	r3,r2,8192
 4000310:	1800061e 	bne	r3,zero,400032c <_puts_r+0x84>
 4000314:	29001917 	ldw	r4,100(r5)
 4000318:	00f7ffc4 	movi	r3,-8193
 400031c:	10880014 	ori	r2,r2,8192
 4000320:	20c6703a 	and	r3,r4,r3
 4000324:	2880030d 	sth	r2,12(r5)
 4000328:	28c01915 	stw	r3,100(r5)
 400032c:	d9800404 	addi	r6,sp,16
 4000330:	8009883a 	mov	r4,r16
 4000334:	40007b40 	call	40007b4 <__sfvwrite_r>
 4000338:	1000091e 	bne	r2,zero,4000360 <_puts_r+0xb8>
 400033c:	00800284 	movi	r2,10
 4000340:	dfc00917 	ldw	ra,36(sp)
 4000344:	dc400817 	ldw	r17,32(sp)
 4000348:	dc000717 	ldw	r16,28(sp)
 400034c:	dec00a04 	addi	sp,sp,40
 4000350:	f800283a 	ret
 4000354:	8009883a 	mov	r4,r16
 4000358:	40007640 	call	4000764 <__sinit>
 400035c:	003fe906 	br	4000304 <_puts_r+0x5c>
 4000360:	00bfffc4 	movi	r2,-1
 4000364:	003ff606 	br	4000340 <_puts_r+0x98>

04000368 <puts>:
 4000368:	00810034 	movhi	r2,1024
 400036c:	109f9b04 	addi	r2,r2,32364
 4000370:	200b883a 	mov	r5,r4
 4000374:	11000017 	ldw	r4,0(r2)
 4000378:	40002a81 	jmpi	40002a8 <_puts_r>

0400037c <strlen>:
 400037c:	208000cc 	andi	r2,r4,3
 4000380:	10002026 	beq	r2,zero,4000404 <strlen+0x88>
 4000384:	20800007 	ldb	r2,0(r4)
 4000388:	10002026 	beq	r2,zero,400040c <strlen+0x90>
 400038c:	2005883a 	mov	r2,r4
 4000390:	00000206 	br	400039c <strlen+0x20>
 4000394:	10c00007 	ldb	r3,0(r2)
 4000398:	18001826 	beq	r3,zero,40003fc <strlen+0x80>
 400039c:	10800044 	addi	r2,r2,1
 40003a0:	10c000cc 	andi	r3,r2,3
 40003a4:	183ffb1e 	bne	r3,zero,4000394 <strlen+0x18>
 40003a8:	10c00017 	ldw	r3,0(r2)
 40003ac:	01ffbff4 	movhi	r7,65279
 40003b0:	39ffbfc4 	addi	r7,r7,-257
 40003b4:	00ca303a 	nor	r5,zero,r3
 40003b8:	01a02074 	movhi	r6,32897
 40003bc:	19c7883a 	add	r3,r3,r7
 40003c0:	31a02004 	addi	r6,r6,-32640
 40003c4:	1946703a 	and	r3,r3,r5
 40003c8:	1986703a 	and	r3,r3,r6
 40003cc:	1800091e 	bne	r3,zero,40003f4 <strlen+0x78>
 40003d0:	10800104 	addi	r2,r2,4
 40003d4:	10c00017 	ldw	r3,0(r2)
 40003d8:	19cb883a 	add	r5,r3,r7
 40003dc:	00c6303a 	nor	r3,zero,r3
 40003e0:	28c6703a 	and	r3,r5,r3
 40003e4:	1986703a 	and	r3,r3,r6
 40003e8:	183ff926 	beq	r3,zero,40003d0 <strlen+0x54>
 40003ec:	00000106 	br	40003f4 <strlen+0x78>
 40003f0:	10800044 	addi	r2,r2,1
 40003f4:	10c00007 	ldb	r3,0(r2)
 40003f8:	183ffd1e 	bne	r3,zero,40003f0 <strlen+0x74>
 40003fc:	1105c83a 	sub	r2,r2,r4
 4000400:	f800283a 	ret
 4000404:	2005883a 	mov	r2,r4
 4000408:	003fe706 	br	40003a8 <strlen+0x2c>
 400040c:	0005883a 	mov	r2,zero
 4000410:	f800283a 	ret

04000414 <__fp_unlock>:
 4000414:	0005883a 	mov	r2,zero
 4000418:	f800283a 	ret

0400041c <_cleanup_r>:
 400041c:	01410034 	movhi	r5,1024
 4000420:	2948ec04 	addi	r5,r5,9136
 4000424:	4000d341 	jmpi	4000d34 <_fwalk_reent>

04000428 <__sinit.part.1>:
 4000428:	defff704 	addi	sp,sp,-36
 400042c:	00c10034 	movhi	r3,1024
 4000430:	dfc00815 	stw	ra,32(sp)
 4000434:	ddc00715 	stw	r23,28(sp)
 4000438:	dd800615 	stw	r22,24(sp)
 400043c:	dd400515 	stw	r21,20(sp)
 4000440:	dd000415 	stw	r20,16(sp)
 4000444:	dcc00315 	stw	r19,12(sp)
 4000448:	dc800215 	stw	r18,8(sp)
 400044c:	dc400115 	stw	r17,4(sp)
 4000450:	dc000015 	stw	r16,0(sp)
 4000454:	18c10704 	addi	r3,r3,1052
 4000458:	24000117 	ldw	r16,4(r4)
 400045c:	20c00f15 	stw	r3,60(r4)
 4000460:	2080bb04 	addi	r2,r4,748
 4000464:	00c000c4 	movi	r3,3
 4000468:	20c0b915 	stw	r3,740(r4)
 400046c:	2080ba15 	stw	r2,744(r4)
 4000470:	2000b815 	stw	zero,736(r4)
 4000474:	05c00204 	movi	r23,8
 4000478:	00800104 	movi	r2,4
 400047c:	2025883a 	mov	r18,r4
 4000480:	b80d883a 	mov	r6,r23
 4000484:	81001704 	addi	r4,r16,92
 4000488:	000b883a 	mov	r5,zero
 400048c:	80000015 	stw	zero,0(r16)
 4000490:	80000115 	stw	zero,4(r16)
 4000494:	80000215 	stw	zero,8(r16)
 4000498:	8080030d 	sth	r2,12(r16)
 400049c:	80001915 	stw	zero,100(r16)
 40004a0:	8000038d 	sth	zero,14(r16)
 40004a4:	80000415 	stw	zero,16(r16)
 40004a8:	80000515 	stw	zero,20(r16)
 40004ac:	80000615 	stw	zero,24(r16)
 40004b0:	400198c0 	call	400198c <memset>
 40004b4:	05810034 	movhi	r22,1024
 40004b8:	94400217 	ldw	r17,8(r18)
 40004bc:	05410034 	movhi	r21,1024
 40004c0:	05010034 	movhi	r20,1024
 40004c4:	04c10034 	movhi	r19,1024
 40004c8:	b5881b04 	addi	r22,r22,8300
 40004cc:	ad483204 	addi	r21,r21,8392
 40004d0:	a5085104 	addi	r20,r20,8516
 40004d4:	9cc86804 	addi	r19,r19,8608
 40004d8:	85800815 	stw	r22,32(r16)
 40004dc:	85400915 	stw	r21,36(r16)
 40004e0:	85000a15 	stw	r20,40(r16)
 40004e4:	84c00b15 	stw	r19,44(r16)
 40004e8:	84000715 	stw	r16,28(r16)
 40004ec:	00800284 	movi	r2,10
 40004f0:	8880030d 	sth	r2,12(r17)
 40004f4:	00800044 	movi	r2,1
 40004f8:	b80d883a 	mov	r6,r23
 40004fc:	89001704 	addi	r4,r17,92
 4000500:	000b883a 	mov	r5,zero
 4000504:	88000015 	stw	zero,0(r17)
 4000508:	88000115 	stw	zero,4(r17)
 400050c:	88000215 	stw	zero,8(r17)
 4000510:	88001915 	stw	zero,100(r17)
 4000514:	8880038d 	sth	r2,14(r17)
 4000518:	88000415 	stw	zero,16(r17)
 400051c:	88000515 	stw	zero,20(r17)
 4000520:	88000615 	stw	zero,24(r17)
 4000524:	400198c0 	call	400198c <memset>
 4000528:	94000317 	ldw	r16,12(r18)
 400052c:	00800484 	movi	r2,18
 4000530:	8c400715 	stw	r17,28(r17)
 4000534:	8d800815 	stw	r22,32(r17)
 4000538:	8d400915 	stw	r21,36(r17)
 400053c:	8d000a15 	stw	r20,40(r17)
 4000540:	8cc00b15 	stw	r19,44(r17)
 4000544:	8080030d 	sth	r2,12(r16)
 4000548:	00800084 	movi	r2,2
 400054c:	80000015 	stw	zero,0(r16)
 4000550:	80000115 	stw	zero,4(r16)
 4000554:	80000215 	stw	zero,8(r16)
 4000558:	80001915 	stw	zero,100(r16)
 400055c:	8080038d 	sth	r2,14(r16)
 4000560:	80000415 	stw	zero,16(r16)
 4000564:	80000515 	stw	zero,20(r16)
 4000568:	80000615 	stw	zero,24(r16)
 400056c:	b80d883a 	mov	r6,r23
 4000570:	000b883a 	mov	r5,zero
 4000574:	81001704 	addi	r4,r16,92
 4000578:	400198c0 	call	400198c <memset>
 400057c:	00800044 	movi	r2,1
 4000580:	84000715 	stw	r16,28(r16)
 4000584:	85800815 	stw	r22,32(r16)
 4000588:	85400915 	stw	r21,36(r16)
 400058c:	85000a15 	stw	r20,40(r16)
 4000590:	84c00b15 	stw	r19,44(r16)
 4000594:	90800e15 	stw	r2,56(r18)
 4000598:	dfc00817 	ldw	ra,32(sp)
 400059c:	ddc00717 	ldw	r23,28(sp)
 40005a0:	dd800617 	ldw	r22,24(sp)
 40005a4:	dd400517 	ldw	r21,20(sp)
 40005a8:	dd000417 	ldw	r20,16(sp)
 40005ac:	dcc00317 	ldw	r19,12(sp)
 40005b0:	dc800217 	ldw	r18,8(sp)
 40005b4:	dc400117 	ldw	r17,4(sp)
 40005b8:	dc000017 	ldw	r16,0(sp)
 40005bc:	dec00904 	addi	sp,sp,36
 40005c0:	f800283a 	ret

040005c4 <__fp_lock>:
 40005c4:	0005883a 	mov	r2,zero
 40005c8:	f800283a 	ret

040005cc <__sfmoreglue>:
 40005cc:	defffc04 	addi	sp,sp,-16
 40005d0:	dc400115 	stw	r17,4(sp)
 40005d4:	2c7fffc4 	addi	r17,r5,-1
 40005d8:	8c401a24 	muli	r17,r17,104
 40005dc:	dc800215 	stw	r18,8(sp)
 40005e0:	2825883a 	mov	r18,r5
 40005e4:	89401d04 	addi	r5,r17,116
 40005e8:	dc000015 	stw	r16,0(sp)
 40005ec:	dfc00315 	stw	ra,12(sp)
 40005f0:	4000df80 	call	4000df8 <_malloc_r>
 40005f4:	1021883a 	mov	r16,r2
 40005f8:	10000726 	beq	r2,zero,4000618 <__sfmoreglue+0x4c>
 40005fc:	11000304 	addi	r4,r2,12
 4000600:	10000015 	stw	zero,0(r2)
 4000604:	14800115 	stw	r18,4(r2)
 4000608:	11000215 	stw	r4,8(r2)
 400060c:	89801a04 	addi	r6,r17,104
 4000610:	000b883a 	mov	r5,zero
 4000614:	400198c0 	call	400198c <memset>
 4000618:	8005883a 	mov	r2,r16
 400061c:	dfc00317 	ldw	ra,12(sp)
 4000620:	dc800217 	ldw	r18,8(sp)
 4000624:	dc400117 	ldw	r17,4(sp)
 4000628:	dc000017 	ldw	r16,0(sp)
 400062c:	dec00404 	addi	sp,sp,16
 4000630:	f800283a 	ret

04000634 <__sfp>:
 4000634:	defffb04 	addi	sp,sp,-20
 4000638:	dc000015 	stw	r16,0(sp)
 400063c:	04010034 	movhi	r16,1024
 4000640:	841f9a04 	addi	r16,r16,32360
 4000644:	dcc00315 	stw	r19,12(sp)
 4000648:	2027883a 	mov	r19,r4
 400064c:	81000017 	ldw	r4,0(r16)
 4000650:	dfc00415 	stw	ra,16(sp)
 4000654:	dc800215 	stw	r18,8(sp)
 4000658:	20800e17 	ldw	r2,56(r4)
 400065c:	dc400115 	stw	r17,4(sp)
 4000660:	1000021e 	bne	r2,zero,400066c <__sfp+0x38>
 4000664:	40004280 	call	4000428 <__sinit.part.1>
 4000668:	81000017 	ldw	r4,0(r16)
 400066c:	2480b804 	addi	r18,r4,736
 4000670:	047fffc4 	movi	r17,-1
 4000674:	91000117 	ldw	r4,4(r18)
 4000678:	94000217 	ldw	r16,8(r18)
 400067c:	213fffc4 	addi	r4,r4,-1
 4000680:	20000a16 	blt	r4,zero,40006ac <__sfp+0x78>
 4000684:	8080030f 	ldh	r2,12(r16)
 4000688:	10000c26 	beq	r2,zero,40006bc <__sfp+0x88>
 400068c:	80c01d04 	addi	r3,r16,116
 4000690:	00000206 	br	400069c <__sfp+0x68>
 4000694:	18bfe60f 	ldh	r2,-104(r3)
 4000698:	10000826 	beq	r2,zero,40006bc <__sfp+0x88>
 400069c:	213fffc4 	addi	r4,r4,-1
 40006a0:	1c3ffd04 	addi	r16,r3,-12
 40006a4:	18c01a04 	addi	r3,r3,104
 40006a8:	247ffa1e 	bne	r4,r17,4000694 <__sfp+0x60>
 40006ac:	90800017 	ldw	r2,0(r18)
 40006b0:	10001d26 	beq	r2,zero,4000728 <__sfp+0xf4>
 40006b4:	1025883a 	mov	r18,r2
 40006b8:	003fee06 	br	4000674 <__sfp+0x40>
 40006bc:	00bfffc4 	movi	r2,-1
 40006c0:	8080038d 	sth	r2,14(r16)
 40006c4:	00800044 	movi	r2,1
 40006c8:	8080030d 	sth	r2,12(r16)
 40006cc:	80001915 	stw	zero,100(r16)
 40006d0:	80000015 	stw	zero,0(r16)
 40006d4:	80000215 	stw	zero,8(r16)
 40006d8:	80000115 	stw	zero,4(r16)
 40006dc:	80000415 	stw	zero,16(r16)
 40006e0:	80000515 	stw	zero,20(r16)
 40006e4:	80000615 	stw	zero,24(r16)
 40006e8:	01800204 	movi	r6,8
 40006ec:	000b883a 	mov	r5,zero
 40006f0:	81001704 	addi	r4,r16,92
 40006f4:	400198c0 	call	400198c <memset>
 40006f8:	8005883a 	mov	r2,r16
 40006fc:	80000c15 	stw	zero,48(r16)
 4000700:	80000d15 	stw	zero,52(r16)
 4000704:	80001115 	stw	zero,68(r16)
 4000708:	80001215 	stw	zero,72(r16)
 400070c:	dfc00417 	ldw	ra,16(sp)
 4000710:	dcc00317 	ldw	r19,12(sp)
 4000714:	dc800217 	ldw	r18,8(sp)
 4000718:	dc400117 	ldw	r17,4(sp)
 400071c:	dc000017 	ldw	r16,0(sp)
 4000720:	dec00504 	addi	sp,sp,20
 4000724:	f800283a 	ret
 4000728:	01400104 	movi	r5,4
 400072c:	9809883a 	mov	r4,r19
 4000730:	40005cc0 	call	40005cc <__sfmoreglue>
 4000734:	90800015 	stw	r2,0(r18)
 4000738:	103fde1e 	bne	r2,zero,40006b4 <__sfp+0x80>
 400073c:	00800304 	movi	r2,12
 4000740:	98800015 	stw	r2,0(r19)
 4000744:	0005883a 	mov	r2,zero
 4000748:	003ff006 	br	400070c <__sfp+0xd8>

0400074c <_cleanup>:
 400074c:	00810034 	movhi	r2,1024
 4000750:	109f9a04 	addi	r2,r2,32360
 4000754:	11000017 	ldw	r4,0(r2)
 4000758:	01410034 	movhi	r5,1024
 400075c:	2948ec04 	addi	r5,r5,9136
 4000760:	4000d341 	jmpi	4000d34 <_fwalk_reent>

04000764 <__sinit>:
 4000764:	20800e17 	ldw	r2,56(r4)
 4000768:	10000126 	beq	r2,zero,4000770 <__sinit+0xc>
 400076c:	f800283a 	ret
 4000770:	40004281 	jmpi	4000428 <__sinit.part.1>

04000774 <__sfp_lock_acquire>:
 4000774:	f800283a 	ret

04000778 <__sfp_lock_release>:
 4000778:	f800283a 	ret

0400077c <__sinit_lock_acquire>:
 400077c:	f800283a 	ret

04000780 <__sinit_lock_release>:
 4000780:	f800283a 	ret

04000784 <__fp_lock_all>:
 4000784:	00810034 	movhi	r2,1024
 4000788:	109f9b04 	addi	r2,r2,32364
 400078c:	11000017 	ldw	r4,0(r2)
 4000790:	01410034 	movhi	r5,1024
 4000794:	29417104 	addi	r5,r5,1476
 4000798:	4000c701 	jmpi	4000c70 <_fwalk>

0400079c <__fp_unlock_all>:
 400079c:	00810034 	movhi	r2,1024
 40007a0:	109f9b04 	addi	r2,r2,32364
 40007a4:	11000017 	ldw	r4,0(r2)
 40007a8:	01410034 	movhi	r5,1024
 40007ac:	29410504 	addi	r5,r5,1044
 40007b0:	4000c701 	jmpi	4000c70 <_fwalk>

040007b4 <__sfvwrite_r>:
 40007b4:	30800217 	ldw	r2,8(r6)
 40007b8:	10006726 	beq	r2,zero,4000958 <__sfvwrite_r+0x1a4>
 40007bc:	28c0030b 	ldhu	r3,12(r5)
 40007c0:	defff404 	addi	sp,sp,-48
 40007c4:	dd400715 	stw	r21,28(sp)
 40007c8:	dd000615 	stw	r20,24(sp)
 40007cc:	dc000215 	stw	r16,8(sp)
 40007d0:	dfc00b15 	stw	ra,44(sp)
 40007d4:	df000a15 	stw	fp,40(sp)
 40007d8:	ddc00915 	stw	r23,36(sp)
 40007dc:	dd800815 	stw	r22,32(sp)
 40007e0:	dcc00515 	stw	r19,20(sp)
 40007e4:	dc800415 	stw	r18,16(sp)
 40007e8:	dc400315 	stw	r17,12(sp)
 40007ec:	1880020c 	andi	r2,r3,8
 40007f0:	2821883a 	mov	r16,r5
 40007f4:	202b883a 	mov	r21,r4
 40007f8:	3029883a 	mov	r20,r6
 40007fc:	10002726 	beq	r2,zero,400089c <__sfvwrite_r+0xe8>
 4000800:	28800417 	ldw	r2,16(r5)
 4000804:	10002526 	beq	r2,zero,400089c <__sfvwrite_r+0xe8>
 4000808:	1880008c 	andi	r2,r3,2
 400080c:	a4400017 	ldw	r17,0(r20)
 4000810:	10002a26 	beq	r2,zero,40008bc <__sfvwrite_r+0x108>
 4000814:	05a00034 	movhi	r22,32768
 4000818:	0027883a 	mov	r19,zero
 400081c:	0025883a 	mov	r18,zero
 4000820:	b5bf0004 	addi	r22,r22,-1024
 4000824:	980d883a 	mov	r6,r19
 4000828:	a809883a 	mov	r4,r21
 400082c:	90004626 	beq	r18,zero,4000948 <__sfvwrite_r+0x194>
 4000830:	900f883a 	mov	r7,r18
 4000834:	b480022e 	bgeu	r22,r18,4000840 <__sfvwrite_r+0x8c>
 4000838:	01e00034 	movhi	r7,32768
 400083c:	39ff0004 	addi	r7,r7,-1024
 4000840:	80800917 	ldw	r2,36(r16)
 4000844:	81400717 	ldw	r5,28(r16)
 4000848:	103ee83a 	callr	r2
 400084c:	0080570e 	bge	zero,r2,40009ac <__sfvwrite_r+0x1f8>
 4000850:	a0c00217 	ldw	r3,8(r20)
 4000854:	98a7883a 	add	r19,r19,r2
 4000858:	90a5c83a 	sub	r18,r18,r2
 400085c:	1885c83a 	sub	r2,r3,r2
 4000860:	a0800215 	stw	r2,8(r20)
 4000864:	103fef1e 	bne	r2,zero,4000824 <__sfvwrite_r+0x70>
 4000868:	0005883a 	mov	r2,zero
 400086c:	dfc00b17 	ldw	ra,44(sp)
 4000870:	df000a17 	ldw	fp,40(sp)
 4000874:	ddc00917 	ldw	r23,36(sp)
 4000878:	dd800817 	ldw	r22,32(sp)
 400087c:	dd400717 	ldw	r21,28(sp)
 4000880:	dd000617 	ldw	r20,24(sp)
 4000884:	dcc00517 	ldw	r19,20(sp)
 4000888:	dc800417 	ldw	r18,16(sp)
 400088c:	dc400317 	ldw	r17,12(sp)
 4000890:	dc000217 	ldw	r16,8(sp)
 4000894:	dec00c04 	addi	sp,sp,48
 4000898:	f800283a 	ret
 400089c:	800b883a 	mov	r5,r16
 40008a0:	a809883a 	mov	r4,r21
 40008a4:	40022080 	call	4002208 <__swsetup_r>
 40008a8:	1000eb1e 	bne	r2,zero,4000c58 <__sfvwrite_r+0x4a4>
 40008ac:	80c0030b 	ldhu	r3,12(r16)
 40008b0:	a4400017 	ldw	r17,0(r20)
 40008b4:	1880008c 	andi	r2,r3,2
 40008b8:	103fd61e 	bne	r2,zero,4000814 <__sfvwrite_r+0x60>
 40008bc:	1880004c 	andi	r2,r3,1
 40008c0:	10003f1e 	bne	r2,zero,40009c0 <__sfvwrite_r+0x20c>
 40008c4:	0039883a 	mov	fp,zero
 40008c8:	0025883a 	mov	r18,zero
 40008cc:	90001a26 	beq	r18,zero,4000938 <__sfvwrite_r+0x184>
 40008d0:	1880800c 	andi	r2,r3,512
 40008d4:	84c00217 	ldw	r19,8(r16)
 40008d8:	10002126 	beq	r2,zero,4000960 <__sfvwrite_r+0x1ac>
 40008dc:	982f883a 	mov	r23,r19
 40008e0:	94c09336 	bltu	r18,r19,4000b30 <__sfvwrite_r+0x37c>
 40008e4:	1881200c 	andi	r2,r3,1152
 40008e8:	10009e1e 	bne	r2,zero,4000b64 <__sfvwrite_r+0x3b0>
 40008ec:	81000017 	ldw	r4,0(r16)
 40008f0:	b80d883a 	mov	r6,r23
 40008f4:	e00b883a 	mov	r5,fp
 40008f8:	40018300 	call	4001830 <memmove>
 40008fc:	80c00217 	ldw	r3,8(r16)
 4000900:	81000017 	ldw	r4,0(r16)
 4000904:	9005883a 	mov	r2,r18
 4000908:	1ce7c83a 	sub	r19,r3,r19
 400090c:	25cf883a 	add	r7,r4,r23
 4000910:	84c00215 	stw	r19,8(r16)
 4000914:	81c00015 	stw	r7,0(r16)
 4000918:	a0c00217 	ldw	r3,8(r20)
 400091c:	e0b9883a 	add	fp,fp,r2
 4000920:	90a5c83a 	sub	r18,r18,r2
 4000924:	18a7c83a 	sub	r19,r3,r2
 4000928:	a4c00215 	stw	r19,8(r20)
 400092c:	983fce26 	beq	r19,zero,4000868 <__sfvwrite_r+0xb4>
 4000930:	80c0030b 	ldhu	r3,12(r16)
 4000934:	903fe61e 	bne	r18,zero,40008d0 <__sfvwrite_r+0x11c>
 4000938:	8f000017 	ldw	fp,0(r17)
 400093c:	8c800117 	ldw	r18,4(r17)
 4000940:	8c400204 	addi	r17,r17,8
 4000944:	003fe106 	br	40008cc <__sfvwrite_r+0x118>
 4000948:	8cc00017 	ldw	r19,0(r17)
 400094c:	8c800117 	ldw	r18,4(r17)
 4000950:	8c400204 	addi	r17,r17,8
 4000954:	003fb306 	br	4000824 <__sfvwrite_r+0x70>
 4000958:	0005883a 	mov	r2,zero
 400095c:	f800283a 	ret
 4000960:	81000017 	ldw	r4,0(r16)
 4000964:	80800417 	ldw	r2,16(r16)
 4000968:	11005736 	bltu	r2,r4,4000ac8 <__sfvwrite_r+0x314>
 400096c:	85c00517 	ldw	r23,20(r16)
 4000970:	95c05536 	bltu	r18,r23,4000ac8 <__sfvwrite_r+0x314>
 4000974:	00a00034 	movhi	r2,32768
 4000978:	10bfffc4 	addi	r2,r2,-1
 400097c:	9009883a 	mov	r4,r18
 4000980:	1480012e 	bgeu	r2,r18,4000988 <__sfvwrite_r+0x1d4>
 4000984:	1009883a 	mov	r4,r2
 4000988:	b80b883a 	mov	r5,r23
 400098c:	4002ebc0 	call	4002ebc <__divsi3>
 4000990:	15cf383a 	mul	r7,r2,r23
 4000994:	81400717 	ldw	r5,28(r16)
 4000998:	80800917 	ldw	r2,36(r16)
 400099c:	e00d883a 	mov	r6,fp
 40009a0:	a809883a 	mov	r4,r21
 40009a4:	103ee83a 	callr	r2
 40009a8:	00bfdb16 	blt	zero,r2,4000918 <__sfvwrite_r+0x164>
 40009ac:	8080030b 	ldhu	r2,12(r16)
 40009b0:	10801014 	ori	r2,r2,64
 40009b4:	8080030d 	sth	r2,12(r16)
 40009b8:	00bfffc4 	movi	r2,-1
 40009bc:	003fab06 	br	400086c <__sfvwrite_r+0xb8>
 40009c0:	0027883a 	mov	r19,zero
 40009c4:	0011883a 	mov	r8,zero
 40009c8:	0039883a 	mov	fp,zero
 40009cc:	0025883a 	mov	r18,zero
 40009d0:	90001f26 	beq	r18,zero,4000a50 <__sfvwrite_r+0x29c>
 40009d4:	40005a26 	beq	r8,zero,4000b40 <__sfvwrite_r+0x38c>
 40009d8:	982d883a 	mov	r22,r19
 40009dc:	94c0012e 	bgeu	r18,r19,40009e4 <__sfvwrite_r+0x230>
 40009e0:	902d883a 	mov	r22,r18
 40009e4:	81000017 	ldw	r4,0(r16)
 40009e8:	80800417 	ldw	r2,16(r16)
 40009ec:	b02f883a 	mov	r23,r22
 40009f0:	81c00517 	ldw	r7,20(r16)
 40009f4:	1100032e 	bgeu	r2,r4,4000a04 <__sfvwrite_r+0x250>
 40009f8:	80c00217 	ldw	r3,8(r16)
 40009fc:	38c7883a 	add	r3,r7,r3
 4000a00:	1d801816 	blt	r3,r22,4000a64 <__sfvwrite_r+0x2b0>
 4000a04:	b1c03e16 	blt	r22,r7,4000b00 <__sfvwrite_r+0x34c>
 4000a08:	80800917 	ldw	r2,36(r16)
 4000a0c:	81400717 	ldw	r5,28(r16)
 4000a10:	e00d883a 	mov	r6,fp
 4000a14:	da000115 	stw	r8,4(sp)
 4000a18:	a809883a 	mov	r4,r21
 4000a1c:	103ee83a 	callr	r2
 4000a20:	102f883a 	mov	r23,r2
 4000a24:	da000117 	ldw	r8,4(sp)
 4000a28:	00bfe00e 	bge	zero,r2,40009ac <__sfvwrite_r+0x1f8>
 4000a2c:	9de7c83a 	sub	r19,r19,r23
 4000a30:	98001f26 	beq	r19,zero,4000ab0 <__sfvwrite_r+0x2fc>
 4000a34:	a0800217 	ldw	r2,8(r20)
 4000a38:	e5f9883a 	add	fp,fp,r23
 4000a3c:	95e5c83a 	sub	r18,r18,r23
 4000a40:	15efc83a 	sub	r23,r2,r23
 4000a44:	a5c00215 	stw	r23,8(r20)
 4000a48:	b83f8726 	beq	r23,zero,4000868 <__sfvwrite_r+0xb4>
 4000a4c:	903fe11e 	bne	r18,zero,40009d4 <__sfvwrite_r+0x220>
 4000a50:	8f000017 	ldw	fp,0(r17)
 4000a54:	8c800117 	ldw	r18,4(r17)
 4000a58:	0011883a 	mov	r8,zero
 4000a5c:	8c400204 	addi	r17,r17,8
 4000a60:	003fdb06 	br	40009d0 <__sfvwrite_r+0x21c>
 4000a64:	180d883a 	mov	r6,r3
 4000a68:	e00b883a 	mov	r5,fp
 4000a6c:	da000115 	stw	r8,4(sp)
 4000a70:	d8c00015 	stw	r3,0(sp)
 4000a74:	40018300 	call	4001830 <memmove>
 4000a78:	d8c00017 	ldw	r3,0(sp)
 4000a7c:	80800017 	ldw	r2,0(r16)
 4000a80:	800b883a 	mov	r5,r16
 4000a84:	a809883a 	mov	r4,r21
 4000a88:	10c5883a 	add	r2,r2,r3
 4000a8c:	80800015 	stw	r2,0(r16)
 4000a90:	d8c00015 	stw	r3,0(sp)
 4000a94:	40026d00 	call	40026d0 <_fflush_r>
 4000a98:	d8c00017 	ldw	r3,0(sp)
 4000a9c:	da000117 	ldw	r8,4(sp)
 4000aa0:	103fc21e 	bne	r2,zero,40009ac <__sfvwrite_r+0x1f8>
 4000aa4:	182f883a 	mov	r23,r3
 4000aa8:	9de7c83a 	sub	r19,r19,r23
 4000aac:	983fe11e 	bne	r19,zero,4000a34 <__sfvwrite_r+0x280>
 4000ab0:	800b883a 	mov	r5,r16
 4000ab4:	a809883a 	mov	r4,r21
 4000ab8:	40026d00 	call	40026d0 <_fflush_r>
 4000abc:	103fbb1e 	bne	r2,zero,40009ac <__sfvwrite_r+0x1f8>
 4000ac0:	0011883a 	mov	r8,zero
 4000ac4:	003fdb06 	br	4000a34 <__sfvwrite_r+0x280>
 4000ac8:	94c0012e 	bgeu	r18,r19,4000ad0 <__sfvwrite_r+0x31c>
 4000acc:	9027883a 	mov	r19,r18
 4000ad0:	980d883a 	mov	r6,r19
 4000ad4:	e00b883a 	mov	r5,fp
 4000ad8:	40018300 	call	4001830 <memmove>
 4000adc:	80800217 	ldw	r2,8(r16)
 4000ae0:	80c00017 	ldw	r3,0(r16)
 4000ae4:	14c5c83a 	sub	r2,r2,r19
 4000ae8:	1cc7883a 	add	r3,r3,r19
 4000aec:	80800215 	stw	r2,8(r16)
 4000af0:	80c00015 	stw	r3,0(r16)
 4000af4:	10004326 	beq	r2,zero,4000c04 <__sfvwrite_r+0x450>
 4000af8:	9805883a 	mov	r2,r19
 4000afc:	003f8606 	br	4000918 <__sfvwrite_r+0x164>
 4000b00:	b00d883a 	mov	r6,r22
 4000b04:	e00b883a 	mov	r5,fp
 4000b08:	da000115 	stw	r8,4(sp)
 4000b0c:	40018300 	call	4001830 <memmove>
 4000b10:	80800217 	ldw	r2,8(r16)
 4000b14:	80c00017 	ldw	r3,0(r16)
 4000b18:	da000117 	ldw	r8,4(sp)
 4000b1c:	1585c83a 	sub	r2,r2,r22
 4000b20:	1dad883a 	add	r22,r3,r22
 4000b24:	80800215 	stw	r2,8(r16)
 4000b28:	85800015 	stw	r22,0(r16)
 4000b2c:	003fbf06 	br	4000a2c <__sfvwrite_r+0x278>
 4000b30:	81000017 	ldw	r4,0(r16)
 4000b34:	9027883a 	mov	r19,r18
 4000b38:	902f883a 	mov	r23,r18
 4000b3c:	003f6c06 	br	40008f0 <__sfvwrite_r+0x13c>
 4000b40:	900d883a 	mov	r6,r18
 4000b44:	01400284 	movi	r5,10
 4000b48:	e009883a 	mov	r4,fp
 4000b4c:	40016040 	call	4001604 <memchr>
 4000b50:	10003e26 	beq	r2,zero,4000c4c <__sfvwrite_r+0x498>
 4000b54:	10800044 	addi	r2,r2,1
 4000b58:	1727c83a 	sub	r19,r2,fp
 4000b5c:	02000044 	movi	r8,1
 4000b60:	003f9d06 	br	40009d8 <__sfvwrite_r+0x224>
 4000b64:	80800517 	ldw	r2,20(r16)
 4000b68:	81400417 	ldw	r5,16(r16)
 4000b6c:	81c00017 	ldw	r7,0(r16)
 4000b70:	10a7883a 	add	r19,r2,r2
 4000b74:	9885883a 	add	r2,r19,r2
 4000b78:	1026d7fa 	srli	r19,r2,31
 4000b7c:	396dc83a 	sub	r22,r7,r5
 4000b80:	b1000044 	addi	r4,r22,1
 4000b84:	9885883a 	add	r2,r19,r2
 4000b88:	1027d07a 	srai	r19,r2,1
 4000b8c:	2485883a 	add	r2,r4,r18
 4000b90:	980d883a 	mov	r6,r19
 4000b94:	9880022e 	bgeu	r19,r2,4000ba0 <__sfvwrite_r+0x3ec>
 4000b98:	1027883a 	mov	r19,r2
 4000b9c:	100d883a 	mov	r6,r2
 4000ba0:	18c1000c 	andi	r3,r3,1024
 4000ba4:	18001c26 	beq	r3,zero,4000c18 <__sfvwrite_r+0x464>
 4000ba8:	300b883a 	mov	r5,r6
 4000bac:	a809883a 	mov	r4,r21
 4000bb0:	4000df80 	call	4000df8 <_malloc_r>
 4000bb4:	102f883a 	mov	r23,r2
 4000bb8:	10002926 	beq	r2,zero,4000c60 <__sfvwrite_r+0x4ac>
 4000bbc:	81400417 	ldw	r5,16(r16)
 4000bc0:	b00d883a 	mov	r6,r22
 4000bc4:	1009883a 	mov	r4,r2
 4000bc8:	40016e80 	call	40016e8 <memcpy>
 4000bcc:	8080030b 	ldhu	r2,12(r16)
 4000bd0:	00fedfc4 	movi	r3,-1153
 4000bd4:	10c4703a 	and	r2,r2,r3
 4000bd8:	10802014 	ori	r2,r2,128
 4000bdc:	8080030d 	sth	r2,12(r16)
 4000be0:	bd89883a 	add	r4,r23,r22
 4000be4:	9d8fc83a 	sub	r7,r19,r22
 4000be8:	85c00415 	stw	r23,16(r16)
 4000bec:	84c00515 	stw	r19,20(r16)
 4000bf0:	81000015 	stw	r4,0(r16)
 4000bf4:	9027883a 	mov	r19,r18
 4000bf8:	81c00215 	stw	r7,8(r16)
 4000bfc:	902f883a 	mov	r23,r18
 4000c00:	003f3b06 	br	40008f0 <__sfvwrite_r+0x13c>
 4000c04:	800b883a 	mov	r5,r16
 4000c08:	a809883a 	mov	r4,r21
 4000c0c:	40026d00 	call	40026d0 <_fflush_r>
 4000c10:	103fb926 	beq	r2,zero,4000af8 <__sfvwrite_r+0x344>
 4000c14:	003f6506 	br	40009ac <__sfvwrite_r+0x1f8>
 4000c18:	a809883a 	mov	r4,r21
 4000c1c:	4001ab40 	call	4001ab4 <_realloc_r>
 4000c20:	102f883a 	mov	r23,r2
 4000c24:	103fee1e 	bne	r2,zero,4000be0 <__sfvwrite_r+0x42c>
 4000c28:	81400417 	ldw	r5,16(r16)
 4000c2c:	a809883a 	mov	r4,r21
 4000c30:	40028800 	call	4002880 <_free_r>
 4000c34:	8080030b 	ldhu	r2,12(r16)
 4000c38:	00ffdfc4 	movi	r3,-129
 4000c3c:	1884703a 	and	r2,r3,r2
 4000c40:	00c00304 	movi	r3,12
 4000c44:	a8c00015 	stw	r3,0(r21)
 4000c48:	003f5906 	br	40009b0 <__sfvwrite_r+0x1fc>
 4000c4c:	94c00044 	addi	r19,r18,1
 4000c50:	02000044 	movi	r8,1
 4000c54:	003f6006 	br	40009d8 <__sfvwrite_r+0x224>
 4000c58:	00bfffc4 	movi	r2,-1
 4000c5c:	003f0306 	br	400086c <__sfvwrite_r+0xb8>
 4000c60:	00800304 	movi	r2,12
 4000c64:	a8800015 	stw	r2,0(r21)
 4000c68:	8080030b 	ldhu	r2,12(r16)
 4000c6c:	003f5006 	br	40009b0 <__sfvwrite_r+0x1fc>

04000c70 <_fwalk>:
 4000c70:	defff704 	addi	sp,sp,-36
 4000c74:	dd000415 	stw	r20,16(sp)
 4000c78:	dfc00815 	stw	ra,32(sp)
 4000c7c:	ddc00715 	stw	r23,28(sp)
 4000c80:	dd800615 	stw	r22,24(sp)
 4000c84:	dd400515 	stw	r21,20(sp)
 4000c88:	dcc00315 	stw	r19,12(sp)
 4000c8c:	dc800215 	stw	r18,8(sp)
 4000c90:	dc400115 	stw	r17,4(sp)
 4000c94:	dc000015 	stw	r16,0(sp)
 4000c98:	2500b804 	addi	r20,r4,736
 4000c9c:	a0002326 	beq	r20,zero,4000d2c <_fwalk+0xbc>
 4000ca0:	282b883a 	mov	r21,r5
 4000ca4:	002f883a 	mov	r23,zero
 4000ca8:	05800044 	movi	r22,1
 4000cac:	04ffffc4 	movi	r19,-1
 4000cb0:	a4400117 	ldw	r17,4(r20)
 4000cb4:	a4800217 	ldw	r18,8(r20)
 4000cb8:	8c7fffc4 	addi	r17,r17,-1
 4000cbc:	88000d16 	blt	r17,zero,4000cf4 <_fwalk+0x84>
 4000cc0:	94000304 	addi	r16,r18,12
 4000cc4:	94800384 	addi	r18,r18,14
 4000cc8:	8080000b 	ldhu	r2,0(r16)
 4000ccc:	8c7fffc4 	addi	r17,r17,-1
 4000cd0:	813ffd04 	addi	r4,r16,-12
 4000cd4:	b080042e 	bgeu	r22,r2,4000ce8 <_fwalk+0x78>
 4000cd8:	9080000f 	ldh	r2,0(r18)
 4000cdc:	14c00226 	beq	r2,r19,4000ce8 <_fwalk+0x78>
 4000ce0:	a83ee83a 	callr	r21
 4000ce4:	b8aeb03a 	or	r23,r23,r2
 4000ce8:	84001a04 	addi	r16,r16,104
 4000cec:	94801a04 	addi	r18,r18,104
 4000cf0:	8cfff51e 	bne	r17,r19,4000cc8 <_fwalk+0x58>
 4000cf4:	a5000017 	ldw	r20,0(r20)
 4000cf8:	a03fed1e 	bne	r20,zero,4000cb0 <_fwalk+0x40>
 4000cfc:	b805883a 	mov	r2,r23
 4000d00:	dfc00817 	ldw	ra,32(sp)
 4000d04:	ddc00717 	ldw	r23,28(sp)
 4000d08:	dd800617 	ldw	r22,24(sp)
 4000d0c:	dd400517 	ldw	r21,20(sp)
 4000d10:	dd000417 	ldw	r20,16(sp)
 4000d14:	dcc00317 	ldw	r19,12(sp)
 4000d18:	dc800217 	ldw	r18,8(sp)
 4000d1c:	dc400117 	ldw	r17,4(sp)
 4000d20:	dc000017 	ldw	r16,0(sp)
 4000d24:	dec00904 	addi	sp,sp,36
 4000d28:	f800283a 	ret
 4000d2c:	002f883a 	mov	r23,zero
 4000d30:	003ff206 	br	4000cfc <_fwalk+0x8c>

04000d34 <_fwalk_reent>:
 4000d34:	defff704 	addi	sp,sp,-36
 4000d38:	dd000415 	stw	r20,16(sp)
 4000d3c:	dfc00815 	stw	ra,32(sp)
 4000d40:	ddc00715 	stw	r23,28(sp)
 4000d44:	dd800615 	stw	r22,24(sp)
 4000d48:	dd400515 	stw	r21,20(sp)
 4000d4c:	dcc00315 	stw	r19,12(sp)
 4000d50:	dc800215 	stw	r18,8(sp)
 4000d54:	dc400115 	stw	r17,4(sp)
 4000d58:	dc000015 	stw	r16,0(sp)
 4000d5c:	2500b804 	addi	r20,r4,736
 4000d60:	a0002326 	beq	r20,zero,4000df0 <_fwalk_reent+0xbc>
 4000d64:	282b883a 	mov	r21,r5
 4000d68:	2027883a 	mov	r19,r4
 4000d6c:	002f883a 	mov	r23,zero
 4000d70:	05800044 	movi	r22,1
 4000d74:	04bfffc4 	movi	r18,-1
 4000d78:	a4400117 	ldw	r17,4(r20)
 4000d7c:	a4000217 	ldw	r16,8(r20)
 4000d80:	8c7fffc4 	addi	r17,r17,-1
 4000d84:	88000c16 	blt	r17,zero,4000db8 <_fwalk_reent+0x84>
 4000d88:	84000304 	addi	r16,r16,12
 4000d8c:	8080000b 	ldhu	r2,0(r16)
 4000d90:	8c7fffc4 	addi	r17,r17,-1
 4000d94:	817ffd04 	addi	r5,r16,-12
 4000d98:	b080052e 	bgeu	r22,r2,4000db0 <_fwalk_reent+0x7c>
 4000d9c:	8080008f 	ldh	r2,2(r16)
 4000da0:	9809883a 	mov	r4,r19
 4000da4:	14800226 	beq	r2,r18,4000db0 <_fwalk_reent+0x7c>
 4000da8:	a83ee83a 	callr	r21
 4000dac:	b8aeb03a 	or	r23,r23,r2
 4000db0:	84001a04 	addi	r16,r16,104
 4000db4:	8cbff51e 	bne	r17,r18,4000d8c <_fwalk_reent+0x58>
 4000db8:	a5000017 	ldw	r20,0(r20)
 4000dbc:	a03fee1e 	bne	r20,zero,4000d78 <_fwalk_reent+0x44>
 4000dc0:	b805883a 	mov	r2,r23
 4000dc4:	dfc00817 	ldw	ra,32(sp)
 4000dc8:	ddc00717 	ldw	r23,28(sp)
 4000dcc:	dd800617 	ldw	r22,24(sp)
 4000dd0:	dd400517 	ldw	r21,20(sp)
 4000dd4:	dd000417 	ldw	r20,16(sp)
 4000dd8:	dcc00317 	ldw	r19,12(sp)
 4000ddc:	dc800217 	ldw	r18,8(sp)
 4000de0:	dc400117 	ldw	r17,4(sp)
 4000de4:	dc000017 	ldw	r16,0(sp)
 4000de8:	dec00904 	addi	sp,sp,36
 4000dec:	f800283a 	ret
 4000df0:	002f883a 	mov	r23,zero
 4000df4:	003ff206 	br	4000dc0 <_fwalk_reent+0x8c>

04000df8 <_malloc_r>:
 4000df8:	defff504 	addi	sp,sp,-44
 4000dfc:	dc800315 	stw	r18,12(sp)
 4000e00:	dfc00a15 	stw	ra,40(sp)
 4000e04:	df000915 	stw	fp,36(sp)
 4000e08:	ddc00815 	stw	r23,32(sp)
 4000e0c:	dd800715 	stw	r22,28(sp)
 4000e10:	dd400615 	stw	r21,24(sp)
 4000e14:	dd000515 	stw	r20,20(sp)
 4000e18:	dcc00415 	stw	r19,16(sp)
 4000e1c:	dc400215 	stw	r17,8(sp)
 4000e20:	dc000115 	stw	r16,4(sp)
 4000e24:	288002c4 	addi	r2,r5,11
 4000e28:	00c00584 	movi	r3,22
 4000e2c:	2025883a 	mov	r18,r4
 4000e30:	18807f2e 	bgeu	r3,r2,4001030 <_malloc_r+0x238>
 4000e34:	047ffe04 	movi	r17,-8
 4000e38:	1462703a 	and	r17,r2,r17
 4000e3c:	8800a316 	blt	r17,zero,40010cc <_malloc_r+0x2d4>
 4000e40:	8940a236 	bltu	r17,r5,40010cc <_malloc_r+0x2d4>
 4000e44:	40035ec0 	call	40035ec <__malloc_lock>
 4000e48:	00807dc4 	movi	r2,503
 4000e4c:	1441e92e 	bgeu	r2,r17,40015f4 <_malloc_r+0x7fc>
 4000e50:	8804d27a 	srli	r2,r17,9
 4000e54:	1000a126 	beq	r2,zero,40010dc <_malloc_r+0x2e4>
 4000e58:	00c00104 	movi	r3,4
 4000e5c:	18811e36 	bltu	r3,r2,40012d8 <_malloc_r+0x4e0>
 4000e60:	8804d1ba 	srli	r2,r17,6
 4000e64:	12000e44 	addi	r8,r2,57
 4000e68:	11c00e04 	addi	r7,r2,56
 4000e6c:	4209883a 	add	r4,r8,r8
 4000e70:	04c10034 	movhi	r19,1024
 4000e74:	2109883a 	add	r4,r4,r4
 4000e78:	9cd9e804 	addi	r19,r19,26528
 4000e7c:	2109883a 	add	r4,r4,r4
 4000e80:	9909883a 	add	r4,r19,r4
 4000e84:	24000117 	ldw	r16,4(r4)
 4000e88:	213ffe04 	addi	r4,r4,-8
 4000e8c:	24009726 	beq	r4,r16,40010ec <_malloc_r+0x2f4>
 4000e90:	80800117 	ldw	r2,4(r16)
 4000e94:	01bfff04 	movi	r6,-4
 4000e98:	014003c4 	movi	r5,15
 4000e9c:	1184703a 	and	r2,r2,r6
 4000ea0:	1447c83a 	sub	r3,r2,r17
 4000ea4:	28c00716 	blt	r5,r3,4000ec4 <_malloc_r+0xcc>
 4000ea8:	1800920e 	bge	r3,zero,40010f4 <_malloc_r+0x2fc>
 4000eac:	84000317 	ldw	r16,12(r16)
 4000eb0:	24008e26 	beq	r4,r16,40010ec <_malloc_r+0x2f4>
 4000eb4:	80800117 	ldw	r2,4(r16)
 4000eb8:	1184703a 	and	r2,r2,r6
 4000ebc:	1447c83a 	sub	r3,r2,r17
 4000ec0:	28fff90e 	bge	r5,r3,4000ea8 <_malloc_r+0xb0>
 4000ec4:	3809883a 	mov	r4,r7
 4000ec8:	01810034 	movhi	r6,1024
 4000ecc:	9c000417 	ldw	r16,16(r19)
 4000ed0:	3199e804 	addi	r6,r6,26528
 4000ed4:	32000204 	addi	r8,r6,8
 4000ed8:	82013426 	beq	r16,r8,40013ac <_malloc_r+0x5b4>
 4000edc:	80c00117 	ldw	r3,4(r16)
 4000ee0:	00bfff04 	movi	r2,-4
 4000ee4:	188e703a 	and	r7,r3,r2
 4000ee8:	3c45c83a 	sub	r2,r7,r17
 4000eec:	00c003c4 	movi	r3,15
 4000ef0:	18811f16 	blt	r3,r2,4001370 <_malloc_r+0x578>
 4000ef4:	32000515 	stw	r8,20(r6)
 4000ef8:	32000415 	stw	r8,16(r6)
 4000efc:	10007f0e 	bge	r2,zero,40010fc <_malloc_r+0x304>
 4000f00:	00807fc4 	movi	r2,511
 4000f04:	11c0fd36 	bltu	r2,r7,40012fc <_malloc_r+0x504>
 4000f08:	3806d0fa 	srli	r3,r7,3
 4000f0c:	01c00044 	movi	r7,1
 4000f10:	30800117 	ldw	r2,4(r6)
 4000f14:	19400044 	addi	r5,r3,1
 4000f18:	294b883a 	add	r5,r5,r5
 4000f1c:	1807d0ba 	srai	r3,r3,2
 4000f20:	294b883a 	add	r5,r5,r5
 4000f24:	294b883a 	add	r5,r5,r5
 4000f28:	298b883a 	add	r5,r5,r6
 4000f2c:	38c6983a 	sll	r3,r7,r3
 4000f30:	29c00017 	ldw	r7,0(r5)
 4000f34:	2a7ffe04 	addi	r9,r5,-8
 4000f38:	1886b03a 	or	r3,r3,r2
 4000f3c:	82400315 	stw	r9,12(r16)
 4000f40:	81c00215 	stw	r7,8(r16)
 4000f44:	30c00115 	stw	r3,4(r6)
 4000f48:	2c000015 	stw	r16,0(r5)
 4000f4c:	3c000315 	stw	r16,12(r7)
 4000f50:	2005d0ba 	srai	r2,r4,2
 4000f54:	01400044 	movi	r5,1
 4000f58:	288a983a 	sll	r5,r5,r2
 4000f5c:	19406f36 	bltu	r3,r5,400111c <_malloc_r+0x324>
 4000f60:	28c4703a 	and	r2,r5,r3
 4000f64:	10000a1e 	bne	r2,zero,4000f90 <_malloc_r+0x198>
 4000f68:	00bfff04 	movi	r2,-4
 4000f6c:	294b883a 	add	r5,r5,r5
 4000f70:	2088703a 	and	r4,r4,r2
 4000f74:	28c4703a 	and	r2,r5,r3
 4000f78:	21000104 	addi	r4,r4,4
 4000f7c:	1000041e 	bne	r2,zero,4000f90 <_malloc_r+0x198>
 4000f80:	294b883a 	add	r5,r5,r5
 4000f84:	28c4703a 	and	r2,r5,r3
 4000f88:	21000104 	addi	r4,r4,4
 4000f8c:	103ffc26 	beq	r2,zero,4000f80 <_malloc_r+0x188>
 4000f90:	02bfff04 	movi	r10,-4
 4000f94:	024003c4 	movi	r9,15
 4000f98:	21800044 	addi	r6,r4,1
 4000f9c:	318d883a 	add	r6,r6,r6
 4000fa0:	318d883a 	add	r6,r6,r6
 4000fa4:	318d883a 	add	r6,r6,r6
 4000fa8:	998d883a 	add	r6,r19,r6
 4000fac:	333ffe04 	addi	r12,r6,-8
 4000fb0:	2017883a 	mov	r11,r4
 4000fb4:	31800104 	addi	r6,r6,4
 4000fb8:	34000017 	ldw	r16,0(r6)
 4000fbc:	31fffd04 	addi	r7,r6,-12
 4000fc0:	81c0041e 	bne	r16,r7,4000fd4 <_malloc_r+0x1dc>
 4000fc4:	0000fb06 	br	40013b4 <_malloc_r+0x5bc>
 4000fc8:	1801030e 	bge	r3,zero,40013d8 <_malloc_r+0x5e0>
 4000fcc:	84000317 	ldw	r16,12(r16)
 4000fd0:	81c0f826 	beq	r16,r7,40013b4 <_malloc_r+0x5bc>
 4000fd4:	80800117 	ldw	r2,4(r16)
 4000fd8:	1284703a 	and	r2,r2,r10
 4000fdc:	1447c83a 	sub	r3,r2,r17
 4000fe0:	48fff90e 	bge	r9,r3,4000fc8 <_malloc_r+0x1d0>
 4000fe4:	80800317 	ldw	r2,12(r16)
 4000fe8:	81000217 	ldw	r4,8(r16)
 4000fec:	89400054 	ori	r5,r17,1
 4000ff0:	81400115 	stw	r5,4(r16)
 4000ff4:	20800315 	stw	r2,12(r4)
 4000ff8:	11000215 	stw	r4,8(r2)
 4000ffc:	8463883a 	add	r17,r16,r17
 4001000:	9c400515 	stw	r17,20(r19)
 4001004:	9c400415 	stw	r17,16(r19)
 4001008:	18800054 	ori	r2,r3,1
 400100c:	88800115 	stw	r2,4(r17)
 4001010:	8a000315 	stw	r8,12(r17)
 4001014:	8a000215 	stw	r8,8(r17)
 4001018:	88e3883a 	add	r17,r17,r3
 400101c:	88c00015 	stw	r3,0(r17)
 4001020:	9009883a 	mov	r4,r18
 4001024:	40036100 	call	4003610 <__malloc_unlock>
 4001028:	80800204 	addi	r2,r16,8
 400102c:	00001b06 	br	400109c <_malloc_r+0x2a4>
 4001030:	04400404 	movi	r17,16
 4001034:	89402536 	bltu	r17,r5,40010cc <_malloc_r+0x2d4>
 4001038:	40035ec0 	call	40035ec <__malloc_lock>
 400103c:	00800184 	movi	r2,6
 4001040:	01000084 	movi	r4,2
 4001044:	04c10034 	movhi	r19,1024
 4001048:	1085883a 	add	r2,r2,r2
 400104c:	9cd9e804 	addi	r19,r19,26528
 4001050:	1085883a 	add	r2,r2,r2
 4001054:	9885883a 	add	r2,r19,r2
 4001058:	14000117 	ldw	r16,4(r2)
 400105c:	10fffe04 	addi	r3,r2,-8
 4001060:	80c0d926 	beq	r16,r3,40013c8 <_malloc_r+0x5d0>
 4001064:	80c00117 	ldw	r3,4(r16)
 4001068:	81000317 	ldw	r4,12(r16)
 400106c:	00bfff04 	movi	r2,-4
 4001070:	1884703a 	and	r2,r3,r2
 4001074:	81400217 	ldw	r5,8(r16)
 4001078:	8085883a 	add	r2,r16,r2
 400107c:	10c00117 	ldw	r3,4(r2)
 4001080:	29000315 	stw	r4,12(r5)
 4001084:	21400215 	stw	r5,8(r4)
 4001088:	18c00054 	ori	r3,r3,1
 400108c:	10c00115 	stw	r3,4(r2)
 4001090:	9009883a 	mov	r4,r18
 4001094:	40036100 	call	4003610 <__malloc_unlock>
 4001098:	80800204 	addi	r2,r16,8
 400109c:	dfc00a17 	ldw	ra,40(sp)
 40010a0:	df000917 	ldw	fp,36(sp)
 40010a4:	ddc00817 	ldw	r23,32(sp)
 40010a8:	dd800717 	ldw	r22,28(sp)
 40010ac:	dd400617 	ldw	r21,24(sp)
 40010b0:	dd000517 	ldw	r20,20(sp)
 40010b4:	dcc00417 	ldw	r19,16(sp)
 40010b8:	dc800317 	ldw	r18,12(sp)
 40010bc:	dc400217 	ldw	r17,8(sp)
 40010c0:	dc000117 	ldw	r16,4(sp)
 40010c4:	dec00b04 	addi	sp,sp,44
 40010c8:	f800283a 	ret
 40010cc:	00800304 	movi	r2,12
 40010d0:	90800015 	stw	r2,0(r18)
 40010d4:	0005883a 	mov	r2,zero
 40010d8:	003ff006 	br	400109c <_malloc_r+0x2a4>
 40010dc:	01002004 	movi	r4,128
 40010e0:	02001004 	movi	r8,64
 40010e4:	01c00fc4 	movi	r7,63
 40010e8:	003f6106 	br	4000e70 <_malloc_r+0x78>
 40010ec:	4009883a 	mov	r4,r8
 40010f0:	003f7506 	br	4000ec8 <_malloc_r+0xd0>
 40010f4:	81000317 	ldw	r4,12(r16)
 40010f8:	003fde06 	br	4001074 <_malloc_r+0x27c>
 40010fc:	81c5883a 	add	r2,r16,r7
 4001100:	11400117 	ldw	r5,4(r2)
 4001104:	9009883a 	mov	r4,r18
 4001108:	29400054 	ori	r5,r5,1
 400110c:	11400115 	stw	r5,4(r2)
 4001110:	40036100 	call	4003610 <__malloc_unlock>
 4001114:	80800204 	addi	r2,r16,8
 4001118:	003fe006 	br	400109c <_malloc_r+0x2a4>
 400111c:	9c000217 	ldw	r16,8(r19)
 4001120:	00bfff04 	movi	r2,-4
 4001124:	85800117 	ldw	r22,4(r16)
 4001128:	b0ac703a 	and	r22,r22,r2
 400112c:	b4400336 	bltu	r22,r17,400113c <_malloc_r+0x344>
 4001130:	b445c83a 	sub	r2,r22,r17
 4001134:	00c003c4 	movi	r3,15
 4001138:	18805d16 	blt	r3,r2,40012b0 <_malloc_r+0x4b8>
 400113c:	05c10034 	movhi	r23,1024
 4001140:	00810074 	movhi	r2,1025
 4001144:	10a67b04 	addi	r2,r2,-26132
 4001148:	bddf9c04 	addi	r23,r23,32368
 400114c:	15400017 	ldw	r21,0(r2)
 4001150:	b8c00017 	ldw	r3,0(r23)
 4001154:	00bfffc4 	movi	r2,-1
 4001158:	858d883a 	add	r6,r16,r22
 400115c:	8d6b883a 	add	r21,r17,r21
 4001160:	1880ea26 	beq	r3,r2,400150c <_malloc_r+0x714>
 4001164:	ad4403c4 	addi	r21,r21,4111
 4001168:	00bc0004 	movi	r2,-4096
 400116c:	a8aa703a 	and	r21,r21,r2
 4001170:	a80b883a 	mov	r5,r21
 4001174:	9009883a 	mov	r4,r18
 4001178:	d9800015 	stw	r6,0(sp)
 400117c:	40020180 	call	4002018 <_sbrk_r>
 4001180:	1029883a 	mov	r20,r2
 4001184:	00bfffc4 	movi	r2,-1
 4001188:	d9800017 	ldw	r6,0(sp)
 400118c:	a080e826 	beq	r20,r2,4001530 <_malloc_r+0x738>
 4001190:	a180a636 	bltu	r20,r6,400142c <_malloc_r+0x634>
 4001194:	07010074 	movhi	fp,1025
 4001198:	e7268404 	addi	fp,fp,-26096
 400119c:	e0800017 	ldw	r2,0(fp)
 40011a0:	a887883a 	add	r3,r21,r2
 40011a4:	e0c00015 	stw	r3,0(fp)
 40011a8:	3500e626 	beq	r6,r20,4001544 <_malloc_r+0x74c>
 40011ac:	b9000017 	ldw	r4,0(r23)
 40011b0:	00bfffc4 	movi	r2,-1
 40011b4:	2080ee26 	beq	r4,r2,4001570 <_malloc_r+0x778>
 40011b8:	a185c83a 	sub	r2,r20,r6
 40011bc:	10c5883a 	add	r2,r2,r3
 40011c0:	e0800015 	stw	r2,0(fp)
 40011c4:	a0c001cc 	andi	r3,r20,7
 40011c8:	1800bc26 	beq	r3,zero,40014bc <_malloc_r+0x6c4>
 40011cc:	a0e9c83a 	sub	r20,r20,r3
 40011d0:	00840204 	movi	r2,4104
 40011d4:	a5000204 	addi	r20,r20,8
 40011d8:	10c7c83a 	sub	r3,r2,r3
 40011dc:	a545883a 	add	r2,r20,r21
 40011e0:	1083ffcc 	andi	r2,r2,4095
 40011e4:	18abc83a 	sub	r21,r3,r2
 40011e8:	a80b883a 	mov	r5,r21
 40011ec:	9009883a 	mov	r4,r18
 40011f0:	40020180 	call	4002018 <_sbrk_r>
 40011f4:	00ffffc4 	movi	r3,-1
 40011f8:	10c0e126 	beq	r2,r3,4001580 <_malloc_r+0x788>
 40011fc:	1505c83a 	sub	r2,r2,r20
 4001200:	1545883a 	add	r2,r2,r21
 4001204:	10800054 	ori	r2,r2,1
 4001208:	e0c00017 	ldw	r3,0(fp)
 400120c:	9d000215 	stw	r20,8(r19)
 4001210:	a0800115 	stw	r2,4(r20)
 4001214:	a8c7883a 	add	r3,r21,r3
 4001218:	e0c00015 	stw	r3,0(fp)
 400121c:	84c00e26 	beq	r16,r19,4001258 <_malloc_r+0x460>
 4001220:	018003c4 	movi	r6,15
 4001224:	3580a72e 	bgeu	r6,r22,40014c4 <_malloc_r+0x6cc>
 4001228:	81400117 	ldw	r5,4(r16)
 400122c:	013ffe04 	movi	r4,-8
 4001230:	b0bffd04 	addi	r2,r22,-12
 4001234:	1104703a 	and	r2,r2,r4
 4001238:	2900004c 	andi	r4,r5,1
 400123c:	2088b03a 	or	r4,r4,r2
 4001240:	81000115 	stw	r4,4(r16)
 4001244:	01400144 	movi	r5,5
 4001248:	8089883a 	add	r4,r16,r2
 400124c:	21400115 	stw	r5,4(r4)
 4001250:	21400215 	stw	r5,8(r4)
 4001254:	3080cd36 	bltu	r6,r2,400158c <_malloc_r+0x794>
 4001258:	00810074 	movhi	r2,1025
 400125c:	10a67a04 	addi	r2,r2,-26136
 4001260:	11000017 	ldw	r4,0(r2)
 4001264:	20c0012e 	bgeu	r4,r3,400126c <_malloc_r+0x474>
 4001268:	10c00015 	stw	r3,0(r2)
 400126c:	00810074 	movhi	r2,1025
 4001270:	10a67904 	addi	r2,r2,-26140
 4001274:	11000017 	ldw	r4,0(r2)
 4001278:	9c000217 	ldw	r16,8(r19)
 400127c:	20c0012e 	bgeu	r4,r3,4001284 <_malloc_r+0x48c>
 4001280:	10c00015 	stw	r3,0(r2)
 4001284:	80c00117 	ldw	r3,4(r16)
 4001288:	00bfff04 	movi	r2,-4
 400128c:	1886703a 	and	r3,r3,r2
 4001290:	1c45c83a 	sub	r2,r3,r17
 4001294:	1c400236 	bltu	r3,r17,40012a0 <_malloc_r+0x4a8>
 4001298:	00c003c4 	movi	r3,15
 400129c:	18800416 	blt	r3,r2,40012b0 <_malloc_r+0x4b8>
 40012a0:	9009883a 	mov	r4,r18
 40012a4:	40036100 	call	4003610 <__malloc_unlock>
 40012a8:	0005883a 	mov	r2,zero
 40012ac:	003f7b06 	br	400109c <_malloc_r+0x2a4>
 40012b0:	88c00054 	ori	r3,r17,1
 40012b4:	80c00115 	stw	r3,4(r16)
 40012b8:	8463883a 	add	r17,r16,r17
 40012bc:	10800054 	ori	r2,r2,1
 40012c0:	9c400215 	stw	r17,8(r19)
 40012c4:	88800115 	stw	r2,4(r17)
 40012c8:	9009883a 	mov	r4,r18
 40012cc:	40036100 	call	4003610 <__malloc_unlock>
 40012d0:	80800204 	addi	r2,r16,8
 40012d4:	003f7106 	br	400109c <_malloc_r+0x2a4>
 40012d8:	00c00504 	movi	r3,20
 40012dc:	18804a2e 	bgeu	r3,r2,4001408 <_malloc_r+0x610>
 40012e0:	00c01504 	movi	r3,84
 40012e4:	18806e36 	bltu	r3,r2,40014a0 <_malloc_r+0x6a8>
 40012e8:	8804d33a 	srli	r2,r17,12
 40012ec:	12001bc4 	addi	r8,r2,111
 40012f0:	11c01b84 	addi	r7,r2,110
 40012f4:	4209883a 	add	r4,r8,r8
 40012f8:	003edd06 	br	4000e70 <_malloc_r+0x78>
 40012fc:	3804d27a 	srli	r2,r7,9
 4001300:	00c00104 	movi	r3,4
 4001304:	1880442e 	bgeu	r3,r2,4001418 <_malloc_r+0x620>
 4001308:	00c00504 	movi	r3,20
 400130c:	18808136 	bltu	r3,r2,4001514 <_malloc_r+0x71c>
 4001310:	11401704 	addi	r5,r2,92
 4001314:	10c016c4 	addi	r3,r2,91
 4001318:	294b883a 	add	r5,r5,r5
 400131c:	294b883a 	add	r5,r5,r5
 4001320:	294b883a 	add	r5,r5,r5
 4001324:	994b883a 	add	r5,r19,r5
 4001328:	28800017 	ldw	r2,0(r5)
 400132c:	01810034 	movhi	r6,1024
 4001330:	297ffe04 	addi	r5,r5,-8
 4001334:	3199e804 	addi	r6,r6,26528
 4001338:	28806526 	beq	r5,r2,40014d0 <_malloc_r+0x6d8>
 400133c:	01bfff04 	movi	r6,-4
 4001340:	10c00117 	ldw	r3,4(r2)
 4001344:	1986703a 	and	r3,r3,r6
 4001348:	38c0022e 	bgeu	r7,r3,4001354 <_malloc_r+0x55c>
 400134c:	10800217 	ldw	r2,8(r2)
 4001350:	28bffb1e 	bne	r5,r2,4001340 <_malloc_r+0x548>
 4001354:	11400317 	ldw	r5,12(r2)
 4001358:	98c00117 	ldw	r3,4(r19)
 400135c:	81400315 	stw	r5,12(r16)
 4001360:	80800215 	stw	r2,8(r16)
 4001364:	2c000215 	stw	r16,8(r5)
 4001368:	14000315 	stw	r16,12(r2)
 400136c:	003ef806 	br	4000f50 <_malloc_r+0x158>
 4001370:	88c00054 	ori	r3,r17,1
 4001374:	80c00115 	stw	r3,4(r16)
 4001378:	8463883a 	add	r17,r16,r17
 400137c:	34400515 	stw	r17,20(r6)
 4001380:	34400415 	stw	r17,16(r6)
 4001384:	10c00054 	ori	r3,r2,1
 4001388:	8a000315 	stw	r8,12(r17)
 400138c:	8a000215 	stw	r8,8(r17)
 4001390:	88c00115 	stw	r3,4(r17)
 4001394:	88a3883a 	add	r17,r17,r2
 4001398:	88800015 	stw	r2,0(r17)
 400139c:	9009883a 	mov	r4,r18
 40013a0:	40036100 	call	4003610 <__malloc_unlock>
 40013a4:	80800204 	addi	r2,r16,8
 40013a8:	003f3c06 	br	400109c <_malloc_r+0x2a4>
 40013ac:	30c00117 	ldw	r3,4(r6)
 40013b0:	003ee706 	br	4000f50 <_malloc_r+0x158>
 40013b4:	5ac00044 	addi	r11,r11,1
 40013b8:	588000cc 	andi	r2,r11,3
 40013bc:	31800204 	addi	r6,r6,8
 40013c0:	103efd1e 	bne	r2,zero,4000fb8 <_malloc_r+0x1c0>
 40013c4:	00002406 	br	4001458 <_malloc_r+0x660>
 40013c8:	14000317 	ldw	r16,12(r2)
 40013cc:	143f251e 	bne	r2,r16,4001064 <_malloc_r+0x26c>
 40013d0:	21000084 	addi	r4,r4,2
 40013d4:	003ebc06 	br	4000ec8 <_malloc_r+0xd0>
 40013d8:	8085883a 	add	r2,r16,r2
 40013dc:	10c00117 	ldw	r3,4(r2)
 40013e0:	81000317 	ldw	r4,12(r16)
 40013e4:	81400217 	ldw	r5,8(r16)
 40013e8:	18c00054 	ori	r3,r3,1
 40013ec:	10c00115 	stw	r3,4(r2)
 40013f0:	29000315 	stw	r4,12(r5)
 40013f4:	21400215 	stw	r5,8(r4)
 40013f8:	9009883a 	mov	r4,r18
 40013fc:	40036100 	call	4003610 <__malloc_unlock>
 4001400:	80800204 	addi	r2,r16,8
 4001404:	003f2506 	br	400109c <_malloc_r+0x2a4>
 4001408:	12001704 	addi	r8,r2,92
 400140c:	11c016c4 	addi	r7,r2,91
 4001410:	4209883a 	add	r4,r8,r8
 4001414:	003e9606 	br	4000e70 <_malloc_r+0x78>
 4001418:	3804d1ba 	srli	r2,r7,6
 400141c:	11400e44 	addi	r5,r2,57
 4001420:	10c00e04 	addi	r3,r2,56
 4001424:	294b883a 	add	r5,r5,r5
 4001428:	003fbc06 	br	400131c <_malloc_r+0x524>
 400142c:	84ff5926 	beq	r16,r19,4001194 <_malloc_r+0x39c>
 4001430:	00810034 	movhi	r2,1024
 4001434:	1099e804 	addi	r2,r2,26528
 4001438:	14000217 	ldw	r16,8(r2)
 400143c:	00bfff04 	movi	r2,-4
 4001440:	80c00117 	ldw	r3,4(r16)
 4001444:	1886703a 	and	r3,r3,r2
 4001448:	003f9106 	br	4001290 <_malloc_r+0x498>
 400144c:	60800217 	ldw	r2,8(r12)
 4001450:	213fffc4 	addi	r4,r4,-1
 4001454:	1300651e 	bne	r2,r12,40015ec <_malloc_r+0x7f4>
 4001458:	208000cc 	andi	r2,r4,3
 400145c:	633ffe04 	addi	r12,r12,-8
 4001460:	103ffa1e 	bne	r2,zero,400144c <_malloc_r+0x654>
 4001464:	98800117 	ldw	r2,4(r19)
 4001468:	0146303a 	nor	r3,zero,r5
 400146c:	1884703a 	and	r2,r3,r2
 4001470:	98800115 	stw	r2,4(r19)
 4001474:	294b883a 	add	r5,r5,r5
 4001478:	117f2836 	bltu	r2,r5,400111c <_malloc_r+0x324>
 400147c:	283f2726 	beq	r5,zero,400111c <_malloc_r+0x324>
 4001480:	2886703a 	and	r3,r5,r2
 4001484:	5809883a 	mov	r4,r11
 4001488:	183ec31e 	bne	r3,zero,4000f98 <_malloc_r+0x1a0>
 400148c:	294b883a 	add	r5,r5,r5
 4001490:	2886703a 	and	r3,r5,r2
 4001494:	21000104 	addi	r4,r4,4
 4001498:	183ffc26 	beq	r3,zero,400148c <_malloc_r+0x694>
 400149c:	003ebe06 	br	4000f98 <_malloc_r+0x1a0>
 40014a0:	00c05504 	movi	r3,340
 40014a4:	18801236 	bltu	r3,r2,40014f0 <_malloc_r+0x6f8>
 40014a8:	8804d3fa 	srli	r2,r17,15
 40014ac:	12001e04 	addi	r8,r2,120
 40014b0:	11c01dc4 	addi	r7,r2,119
 40014b4:	4209883a 	add	r4,r8,r8
 40014b8:	003e6d06 	br	4000e70 <_malloc_r+0x78>
 40014bc:	00c40004 	movi	r3,4096
 40014c0:	003f4606 	br	40011dc <_malloc_r+0x3e4>
 40014c4:	00800044 	movi	r2,1
 40014c8:	a0800115 	stw	r2,4(r20)
 40014cc:	003f7406 	br	40012a0 <_malloc_r+0x4a8>
 40014d0:	1805d0ba 	srai	r2,r3,2
 40014d4:	01c00044 	movi	r7,1
 40014d8:	30c00117 	ldw	r3,4(r6)
 40014dc:	388e983a 	sll	r7,r7,r2
 40014e0:	2805883a 	mov	r2,r5
 40014e4:	38c6b03a 	or	r3,r7,r3
 40014e8:	30c00115 	stw	r3,4(r6)
 40014ec:	003f9b06 	br	400135c <_malloc_r+0x564>
 40014f0:	00c15504 	movi	r3,1364
 40014f4:	18801a36 	bltu	r3,r2,4001560 <_malloc_r+0x768>
 40014f8:	8804d4ba 	srli	r2,r17,18
 40014fc:	12001f44 	addi	r8,r2,125
 4001500:	11c01f04 	addi	r7,r2,124
 4001504:	4209883a 	add	r4,r8,r8
 4001508:	003e5906 	br	4000e70 <_malloc_r+0x78>
 400150c:	ad400404 	addi	r21,r21,16
 4001510:	003f1706 	br	4001170 <_malloc_r+0x378>
 4001514:	00c01504 	movi	r3,84
 4001518:	18802336 	bltu	r3,r2,40015a8 <_malloc_r+0x7b0>
 400151c:	3804d33a 	srli	r2,r7,12
 4001520:	11401bc4 	addi	r5,r2,111
 4001524:	10c01b84 	addi	r3,r2,110
 4001528:	294b883a 	add	r5,r5,r5
 400152c:	003f7b06 	br	400131c <_malloc_r+0x524>
 4001530:	9c000217 	ldw	r16,8(r19)
 4001534:	00bfff04 	movi	r2,-4
 4001538:	80c00117 	ldw	r3,4(r16)
 400153c:	1886703a 	and	r3,r3,r2
 4001540:	003f5306 	br	4001290 <_malloc_r+0x498>
 4001544:	3083ffcc 	andi	r2,r6,4095
 4001548:	103f181e 	bne	r2,zero,40011ac <_malloc_r+0x3b4>
 400154c:	99000217 	ldw	r4,8(r19)
 4001550:	b545883a 	add	r2,r22,r21
 4001554:	10800054 	ori	r2,r2,1
 4001558:	20800115 	stw	r2,4(r4)
 400155c:	003f3e06 	br	4001258 <_malloc_r+0x460>
 4001560:	01003f84 	movi	r4,254
 4001564:	02001fc4 	movi	r8,127
 4001568:	01c01f84 	movi	r7,126
 400156c:	003e4006 	br	4000e70 <_malloc_r+0x78>
 4001570:	00810034 	movhi	r2,1024
 4001574:	109f9c04 	addi	r2,r2,32368
 4001578:	15000015 	stw	r20,0(r2)
 400157c:	003f1106 	br	40011c4 <_malloc_r+0x3cc>
 4001580:	00800044 	movi	r2,1
 4001584:	002b883a 	mov	r21,zero
 4001588:	003f1f06 	br	4001208 <_malloc_r+0x410>
 400158c:	81400204 	addi	r5,r16,8
 4001590:	9009883a 	mov	r4,r18
 4001594:	40028800 	call	4002880 <_free_r>
 4001598:	00810074 	movhi	r2,1025
 400159c:	10a68404 	addi	r2,r2,-26096
 40015a0:	10c00017 	ldw	r3,0(r2)
 40015a4:	003f2c06 	br	4001258 <_malloc_r+0x460>
 40015a8:	00c05504 	movi	r3,340
 40015ac:	18800536 	bltu	r3,r2,40015c4 <_malloc_r+0x7cc>
 40015b0:	3804d3fa 	srli	r2,r7,15
 40015b4:	11401e04 	addi	r5,r2,120
 40015b8:	10c01dc4 	addi	r3,r2,119
 40015bc:	294b883a 	add	r5,r5,r5
 40015c0:	003f5606 	br	400131c <_malloc_r+0x524>
 40015c4:	00c15504 	movi	r3,1364
 40015c8:	18800536 	bltu	r3,r2,40015e0 <_malloc_r+0x7e8>
 40015cc:	3804d4ba 	srli	r2,r7,18
 40015d0:	11401f44 	addi	r5,r2,125
 40015d4:	10c01f04 	addi	r3,r2,124
 40015d8:	294b883a 	add	r5,r5,r5
 40015dc:	003f4f06 	br	400131c <_malloc_r+0x524>
 40015e0:	01403f84 	movi	r5,254
 40015e4:	00c01f84 	movi	r3,126
 40015e8:	003f4c06 	br	400131c <_malloc_r+0x524>
 40015ec:	98800117 	ldw	r2,4(r19)
 40015f0:	003fa006 	br	4001474 <_malloc_r+0x67c>
 40015f4:	8808d0fa 	srli	r4,r17,3
 40015f8:	20800044 	addi	r2,r4,1
 40015fc:	1085883a 	add	r2,r2,r2
 4001600:	003e9006 	br	4001044 <_malloc_r+0x24c>

04001604 <memchr>:
 4001604:	208000cc 	andi	r2,r4,3
 4001608:	280f883a 	mov	r7,r5
 400160c:	10003426 	beq	r2,zero,40016e0 <memchr+0xdc>
 4001610:	30bfffc4 	addi	r2,r6,-1
 4001614:	30001a26 	beq	r6,zero,4001680 <memchr+0x7c>
 4001618:	20c00003 	ldbu	r3,0(r4)
 400161c:	29803fcc 	andi	r6,r5,255
 4001620:	30c0051e 	bne	r6,r3,4001638 <memchr+0x34>
 4001624:	00001806 	br	4001688 <memchr+0x84>
 4001628:	10001526 	beq	r2,zero,4001680 <memchr+0x7c>
 400162c:	20c00003 	ldbu	r3,0(r4)
 4001630:	10bfffc4 	addi	r2,r2,-1
 4001634:	30c01426 	beq	r6,r3,4001688 <memchr+0x84>
 4001638:	21000044 	addi	r4,r4,1
 400163c:	20c000cc 	andi	r3,r4,3
 4001640:	183ff91e 	bne	r3,zero,4001628 <memchr+0x24>
 4001644:	020000c4 	movi	r8,3
 4001648:	40801136 	bltu	r8,r2,4001690 <memchr+0x8c>
 400164c:	10000c26 	beq	r2,zero,4001680 <memchr+0x7c>
 4001650:	20c00003 	ldbu	r3,0(r4)
 4001654:	29403fcc 	andi	r5,r5,255
 4001658:	28c00b26 	beq	r5,r3,4001688 <memchr+0x84>
 400165c:	20c00044 	addi	r3,r4,1
 4001660:	39803fcc 	andi	r6,r7,255
 4001664:	2089883a 	add	r4,r4,r2
 4001668:	00000306 	br	4001678 <memchr+0x74>
 400166c:	18c00044 	addi	r3,r3,1
 4001670:	197fffc3 	ldbu	r5,-1(r3)
 4001674:	31400526 	beq	r6,r5,400168c <memchr+0x88>
 4001678:	1805883a 	mov	r2,r3
 400167c:	20fffb1e 	bne	r4,r3,400166c <memchr+0x68>
 4001680:	0005883a 	mov	r2,zero
 4001684:	f800283a 	ret
 4001688:	2005883a 	mov	r2,r4
 400168c:	f800283a 	ret
 4001690:	28c03fcc 	andi	r3,r5,255
 4001694:	1812923a 	slli	r9,r3,8
 4001698:	02ffbff4 	movhi	r11,65279
 400169c:	02a02074 	movhi	r10,32897
 40016a0:	48d2b03a 	or	r9,r9,r3
 40016a4:	4806943a 	slli	r3,r9,16
 40016a8:	5affbfc4 	addi	r11,r11,-257
 40016ac:	52a02004 	addi	r10,r10,-32640
 40016b0:	48d2b03a 	or	r9,r9,r3
 40016b4:	20c00017 	ldw	r3,0(r4)
 40016b8:	48c6f03a 	xor	r3,r9,r3
 40016bc:	1acd883a 	add	r6,r3,r11
 40016c0:	00c6303a 	nor	r3,zero,r3
 40016c4:	30c6703a 	and	r3,r6,r3
 40016c8:	1a86703a 	and	r3,r3,r10
 40016cc:	183fe01e 	bne	r3,zero,4001650 <memchr+0x4c>
 40016d0:	10bfff04 	addi	r2,r2,-4
 40016d4:	21000104 	addi	r4,r4,4
 40016d8:	40bff636 	bltu	r8,r2,40016b4 <memchr+0xb0>
 40016dc:	003fdb06 	br	400164c <memchr+0x48>
 40016e0:	3005883a 	mov	r2,r6
 40016e4:	003fd706 	br	4001644 <memchr+0x40>

040016e8 <memcpy>:
 40016e8:	defffd04 	addi	sp,sp,-12
 40016ec:	dfc00215 	stw	ra,8(sp)
 40016f0:	dc400115 	stw	r17,4(sp)
 40016f4:	dc000015 	stw	r16,0(sp)
 40016f8:	00c003c4 	movi	r3,15
 40016fc:	2005883a 	mov	r2,r4
 4001700:	1980452e 	bgeu	r3,r6,4001818 <memcpy+0x130>
 4001704:	2906b03a 	or	r3,r5,r4
 4001708:	18c000cc 	andi	r3,r3,3
 400170c:	1800441e 	bne	r3,zero,4001820 <memcpy+0x138>
 4001710:	347ffc04 	addi	r17,r6,-16
 4001714:	8822d13a 	srli	r17,r17,4
 4001718:	28c00104 	addi	r3,r5,4
 400171c:	23400104 	addi	r13,r4,4
 4001720:	8820913a 	slli	r16,r17,4
 4001724:	2b000204 	addi	r12,r5,8
 4001728:	22c00204 	addi	r11,r4,8
 400172c:	84000504 	addi	r16,r16,20
 4001730:	2a800304 	addi	r10,r5,12
 4001734:	22400304 	addi	r9,r4,12
 4001738:	2c21883a 	add	r16,r5,r16
 400173c:	2811883a 	mov	r8,r5
 4001740:	200f883a 	mov	r7,r4
 4001744:	41000017 	ldw	r4,0(r8)
 4001748:	1fc00017 	ldw	ra,0(r3)
 400174c:	63c00017 	ldw	r15,0(r12)
 4001750:	39000015 	stw	r4,0(r7)
 4001754:	53800017 	ldw	r14,0(r10)
 4001758:	6fc00015 	stw	ra,0(r13)
 400175c:	5bc00015 	stw	r15,0(r11)
 4001760:	4b800015 	stw	r14,0(r9)
 4001764:	18c00404 	addi	r3,r3,16
 4001768:	39c00404 	addi	r7,r7,16
 400176c:	42000404 	addi	r8,r8,16
 4001770:	6b400404 	addi	r13,r13,16
 4001774:	63000404 	addi	r12,r12,16
 4001778:	5ac00404 	addi	r11,r11,16
 400177c:	52800404 	addi	r10,r10,16
 4001780:	4a400404 	addi	r9,r9,16
 4001784:	1c3fef1e 	bne	r3,r16,4001744 <memcpy+0x5c>
 4001788:	89c00044 	addi	r7,r17,1
 400178c:	380e913a 	slli	r7,r7,4
 4001790:	310003cc 	andi	r4,r6,15
 4001794:	02c000c4 	movi	r11,3
 4001798:	11c7883a 	add	r3,r2,r7
 400179c:	29cb883a 	add	r5,r5,r7
 40017a0:	5900212e 	bgeu	r11,r4,4001828 <memcpy+0x140>
 40017a4:	1813883a 	mov	r9,r3
 40017a8:	2811883a 	mov	r8,r5
 40017ac:	200f883a 	mov	r7,r4
 40017b0:	42800017 	ldw	r10,0(r8)
 40017b4:	4a400104 	addi	r9,r9,4
 40017b8:	39ffff04 	addi	r7,r7,-4
 40017bc:	4abfff15 	stw	r10,-4(r9)
 40017c0:	42000104 	addi	r8,r8,4
 40017c4:	59fffa36 	bltu	r11,r7,40017b0 <memcpy+0xc8>
 40017c8:	213fff04 	addi	r4,r4,-4
 40017cc:	2008d0ba 	srli	r4,r4,2
 40017d0:	318000cc 	andi	r6,r6,3
 40017d4:	21000044 	addi	r4,r4,1
 40017d8:	2109883a 	add	r4,r4,r4
 40017dc:	2109883a 	add	r4,r4,r4
 40017e0:	1907883a 	add	r3,r3,r4
 40017e4:	290b883a 	add	r5,r5,r4
 40017e8:	30000626 	beq	r6,zero,4001804 <memcpy+0x11c>
 40017ec:	198d883a 	add	r6,r3,r6
 40017f0:	29c00003 	ldbu	r7,0(r5)
 40017f4:	18c00044 	addi	r3,r3,1
 40017f8:	29400044 	addi	r5,r5,1
 40017fc:	19ffffc5 	stb	r7,-1(r3)
 4001800:	19bffb1e 	bne	r3,r6,40017f0 <memcpy+0x108>
 4001804:	dfc00217 	ldw	ra,8(sp)
 4001808:	dc400117 	ldw	r17,4(sp)
 400180c:	dc000017 	ldw	r16,0(sp)
 4001810:	dec00304 	addi	sp,sp,12
 4001814:	f800283a 	ret
 4001818:	2007883a 	mov	r3,r4
 400181c:	003ff206 	br	40017e8 <memcpy+0x100>
 4001820:	2007883a 	mov	r3,r4
 4001824:	003ff106 	br	40017ec <memcpy+0x104>
 4001828:	200d883a 	mov	r6,r4
 400182c:	003fee06 	br	40017e8 <memcpy+0x100>

04001830 <memmove>:
 4001830:	2005883a 	mov	r2,r4
 4001834:	29000b2e 	bgeu	r5,r4,4001864 <memmove+0x34>
 4001838:	298f883a 	add	r7,r5,r6
 400183c:	21c0092e 	bgeu	r4,r7,4001864 <memmove+0x34>
 4001840:	2187883a 	add	r3,r4,r6
 4001844:	198bc83a 	sub	r5,r3,r6
 4001848:	30004826 	beq	r6,zero,400196c <memmove+0x13c>
 400184c:	39ffffc4 	addi	r7,r7,-1
 4001850:	39000003 	ldbu	r4,0(r7)
 4001854:	18ffffc4 	addi	r3,r3,-1
 4001858:	19000005 	stb	r4,0(r3)
 400185c:	28fffb1e 	bne	r5,r3,400184c <memmove+0x1c>
 4001860:	f800283a 	ret
 4001864:	00c003c4 	movi	r3,15
 4001868:	1980412e 	bgeu	r3,r6,4001970 <memmove+0x140>
 400186c:	2886b03a 	or	r3,r5,r2
 4001870:	18c000cc 	andi	r3,r3,3
 4001874:	1800401e 	bne	r3,zero,4001978 <memmove+0x148>
 4001878:	33fffc04 	addi	r15,r6,-16
 400187c:	781ed13a 	srli	r15,r15,4
 4001880:	28c00104 	addi	r3,r5,4
 4001884:	13400104 	addi	r13,r2,4
 4001888:	781c913a 	slli	r14,r15,4
 400188c:	2b000204 	addi	r12,r5,8
 4001890:	12c00204 	addi	r11,r2,8
 4001894:	73800504 	addi	r14,r14,20
 4001898:	2a800304 	addi	r10,r5,12
 400189c:	12400304 	addi	r9,r2,12
 40018a0:	2b9d883a 	add	r14,r5,r14
 40018a4:	2811883a 	mov	r8,r5
 40018a8:	100f883a 	mov	r7,r2
 40018ac:	41000017 	ldw	r4,0(r8)
 40018b0:	39c00404 	addi	r7,r7,16
 40018b4:	18c00404 	addi	r3,r3,16
 40018b8:	393ffc15 	stw	r4,-16(r7)
 40018bc:	193ffc17 	ldw	r4,-16(r3)
 40018c0:	6b400404 	addi	r13,r13,16
 40018c4:	5ac00404 	addi	r11,r11,16
 40018c8:	693ffc15 	stw	r4,-16(r13)
 40018cc:	61000017 	ldw	r4,0(r12)
 40018d0:	4a400404 	addi	r9,r9,16
 40018d4:	42000404 	addi	r8,r8,16
 40018d8:	593ffc15 	stw	r4,-16(r11)
 40018dc:	51000017 	ldw	r4,0(r10)
 40018e0:	63000404 	addi	r12,r12,16
 40018e4:	52800404 	addi	r10,r10,16
 40018e8:	493ffc15 	stw	r4,-16(r9)
 40018ec:	1bbfef1e 	bne	r3,r14,40018ac <memmove+0x7c>
 40018f0:	79000044 	addi	r4,r15,1
 40018f4:	2008913a 	slli	r4,r4,4
 40018f8:	328003cc 	andi	r10,r6,15
 40018fc:	02c000c4 	movi	r11,3
 4001900:	1107883a 	add	r3,r2,r4
 4001904:	290b883a 	add	r5,r5,r4
 4001908:	5a801e2e 	bgeu	r11,r10,4001984 <memmove+0x154>
 400190c:	1813883a 	mov	r9,r3
 4001910:	2811883a 	mov	r8,r5
 4001914:	500f883a 	mov	r7,r10
 4001918:	41000017 	ldw	r4,0(r8)
 400191c:	4a400104 	addi	r9,r9,4
 4001920:	39ffff04 	addi	r7,r7,-4
 4001924:	493fff15 	stw	r4,-4(r9)
 4001928:	42000104 	addi	r8,r8,4
 400192c:	59fffa36 	bltu	r11,r7,4001918 <memmove+0xe8>
 4001930:	513fff04 	addi	r4,r10,-4
 4001934:	2008d0ba 	srli	r4,r4,2
 4001938:	318000cc 	andi	r6,r6,3
 400193c:	21000044 	addi	r4,r4,1
 4001940:	2109883a 	add	r4,r4,r4
 4001944:	2109883a 	add	r4,r4,r4
 4001948:	1907883a 	add	r3,r3,r4
 400194c:	290b883a 	add	r5,r5,r4
 4001950:	30000b26 	beq	r6,zero,4001980 <memmove+0x150>
 4001954:	198d883a 	add	r6,r3,r6
 4001958:	29c00003 	ldbu	r7,0(r5)
 400195c:	18c00044 	addi	r3,r3,1
 4001960:	29400044 	addi	r5,r5,1
 4001964:	19ffffc5 	stb	r7,-1(r3)
 4001968:	19bffb1e 	bne	r3,r6,4001958 <memmove+0x128>
 400196c:	f800283a 	ret
 4001970:	1007883a 	mov	r3,r2
 4001974:	003ff606 	br	4001950 <memmove+0x120>
 4001978:	1007883a 	mov	r3,r2
 400197c:	003ff506 	br	4001954 <memmove+0x124>
 4001980:	f800283a 	ret
 4001984:	500d883a 	mov	r6,r10
 4001988:	003ff106 	br	4001950 <memmove+0x120>

0400198c <memset>:
 400198c:	20c000cc 	andi	r3,r4,3
 4001990:	2005883a 	mov	r2,r4
 4001994:	18004426 	beq	r3,zero,4001aa8 <memset+0x11c>
 4001998:	31ffffc4 	addi	r7,r6,-1
 400199c:	30004026 	beq	r6,zero,4001aa0 <memset+0x114>
 40019a0:	2813883a 	mov	r9,r5
 40019a4:	200d883a 	mov	r6,r4
 40019a8:	2007883a 	mov	r3,r4
 40019ac:	00000406 	br	40019c0 <memset+0x34>
 40019b0:	3a3fffc4 	addi	r8,r7,-1
 40019b4:	31800044 	addi	r6,r6,1
 40019b8:	38003926 	beq	r7,zero,4001aa0 <memset+0x114>
 40019bc:	400f883a 	mov	r7,r8
 40019c0:	18c00044 	addi	r3,r3,1
 40019c4:	32400005 	stb	r9,0(r6)
 40019c8:	1a0000cc 	andi	r8,r3,3
 40019cc:	403ff81e 	bne	r8,zero,40019b0 <memset+0x24>
 40019d0:	010000c4 	movi	r4,3
 40019d4:	21c02d2e 	bgeu	r4,r7,4001a8c <memset+0x100>
 40019d8:	29003fcc 	andi	r4,r5,255
 40019dc:	200c923a 	slli	r6,r4,8
 40019e0:	3108b03a 	or	r4,r6,r4
 40019e4:	200c943a 	slli	r6,r4,16
 40019e8:	218cb03a 	or	r6,r4,r6
 40019ec:	010003c4 	movi	r4,15
 40019f0:	21c0182e 	bgeu	r4,r7,4001a54 <memset+0xc8>
 40019f4:	3b3ffc04 	addi	r12,r7,-16
 40019f8:	6018d13a 	srli	r12,r12,4
 40019fc:	1a000104 	addi	r8,r3,4
 4001a00:	1ac00204 	addi	r11,r3,8
 4001a04:	6008913a 	slli	r4,r12,4
 4001a08:	1a800304 	addi	r10,r3,12
 4001a0c:	1813883a 	mov	r9,r3
 4001a10:	21000504 	addi	r4,r4,20
 4001a14:	1909883a 	add	r4,r3,r4
 4001a18:	49800015 	stw	r6,0(r9)
 4001a1c:	41800015 	stw	r6,0(r8)
 4001a20:	59800015 	stw	r6,0(r11)
 4001a24:	51800015 	stw	r6,0(r10)
 4001a28:	42000404 	addi	r8,r8,16
 4001a2c:	4a400404 	addi	r9,r9,16
 4001a30:	5ac00404 	addi	r11,r11,16
 4001a34:	52800404 	addi	r10,r10,16
 4001a38:	413ff71e 	bne	r8,r4,4001a18 <memset+0x8c>
 4001a3c:	63000044 	addi	r12,r12,1
 4001a40:	6018913a 	slli	r12,r12,4
 4001a44:	39c003cc 	andi	r7,r7,15
 4001a48:	010000c4 	movi	r4,3
 4001a4c:	1b07883a 	add	r3,r3,r12
 4001a50:	21c00e2e 	bgeu	r4,r7,4001a8c <memset+0x100>
 4001a54:	1813883a 	mov	r9,r3
 4001a58:	3811883a 	mov	r8,r7
 4001a5c:	010000c4 	movi	r4,3
 4001a60:	49800015 	stw	r6,0(r9)
 4001a64:	423fff04 	addi	r8,r8,-4
 4001a68:	4a400104 	addi	r9,r9,4
 4001a6c:	223ffc36 	bltu	r4,r8,4001a60 <memset+0xd4>
 4001a70:	393fff04 	addi	r4,r7,-4
 4001a74:	2008d0ba 	srli	r4,r4,2
 4001a78:	39c000cc 	andi	r7,r7,3
 4001a7c:	21000044 	addi	r4,r4,1
 4001a80:	2109883a 	add	r4,r4,r4
 4001a84:	2109883a 	add	r4,r4,r4
 4001a88:	1907883a 	add	r3,r3,r4
 4001a8c:	38000526 	beq	r7,zero,4001aa4 <memset+0x118>
 4001a90:	19cf883a 	add	r7,r3,r7
 4001a94:	19400005 	stb	r5,0(r3)
 4001a98:	18c00044 	addi	r3,r3,1
 4001a9c:	38fffd1e 	bne	r7,r3,4001a94 <memset+0x108>
 4001aa0:	f800283a 	ret
 4001aa4:	f800283a 	ret
 4001aa8:	2007883a 	mov	r3,r4
 4001aac:	300f883a 	mov	r7,r6
 4001ab0:	003fc706 	br	40019d0 <memset+0x44>

04001ab4 <_realloc_r>:
 4001ab4:	defff604 	addi	sp,sp,-40
 4001ab8:	dc800215 	stw	r18,8(sp)
 4001abc:	dfc00915 	stw	ra,36(sp)
 4001ac0:	df000815 	stw	fp,32(sp)
 4001ac4:	ddc00715 	stw	r23,28(sp)
 4001ac8:	dd800615 	stw	r22,24(sp)
 4001acc:	dd400515 	stw	r21,20(sp)
 4001ad0:	dd000415 	stw	r20,16(sp)
 4001ad4:	dcc00315 	stw	r19,12(sp)
 4001ad8:	dc400115 	stw	r17,4(sp)
 4001adc:	dc000015 	stw	r16,0(sp)
 4001ae0:	3025883a 	mov	r18,r6
 4001ae4:	2800b726 	beq	r5,zero,4001dc4 <_realloc_r+0x310>
 4001ae8:	282b883a 	mov	r21,r5
 4001aec:	2029883a 	mov	r20,r4
 4001af0:	40035ec0 	call	40035ec <__malloc_lock>
 4001af4:	a8bfff17 	ldw	r2,-4(r21)
 4001af8:	043fff04 	movi	r16,-4
 4001afc:	90c002c4 	addi	r3,r18,11
 4001b00:	01000584 	movi	r4,22
 4001b04:	acfffe04 	addi	r19,r21,-8
 4001b08:	1420703a 	and	r16,r2,r16
 4001b0c:	20c0332e 	bgeu	r4,r3,4001bdc <_realloc_r+0x128>
 4001b10:	047ffe04 	movi	r17,-8
 4001b14:	1c62703a 	and	r17,r3,r17
 4001b18:	8807883a 	mov	r3,r17
 4001b1c:	88005816 	blt	r17,zero,4001c80 <_realloc_r+0x1cc>
 4001b20:	8c805736 	bltu	r17,r18,4001c80 <_realloc_r+0x1cc>
 4001b24:	80c0300e 	bge	r16,r3,4001be8 <_realloc_r+0x134>
 4001b28:	07010034 	movhi	fp,1024
 4001b2c:	e719e804 	addi	fp,fp,26528
 4001b30:	e1c00217 	ldw	r7,8(fp)
 4001b34:	9c09883a 	add	r4,r19,r16
 4001b38:	22000117 	ldw	r8,4(r4)
 4001b3c:	21c06326 	beq	r4,r7,4001ccc <_realloc_r+0x218>
 4001b40:	017fff84 	movi	r5,-2
 4001b44:	414a703a 	and	r5,r8,r5
 4001b48:	214b883a 	add	r5,r4,r5
 4001b4c:	29800117 	ldw	r6,4(r5)
 4001b50:	3180004c 	andi	r6,r6,1
 4001b54:	30003f26 	beq	r6,zero,4001c54 <_realloc_r+0x1a0>
 4001b58:	1080004c 	andi	r2,r2,1
 4001b5c:	10008326 	beq	r2,zero,4001d6c <_realloc_r+0x2b8>
 4001b60:	900b883a 	mov	r5,r18
 4001b64:	a009883a 	mov	r4,r20
 4001b68:	4000df80 	call	4000df8 <_malloc_r>
 4001b6c:	1025883a 	mov	r18,r2
 4001b70:	10011e26 	beq	r2,zero,4001fec <_realloc_r+0x538>
 4001b74:	a93fff17 	ldw	r4,-4(r21)
 4001b78:	10fffe04 	addi	r3,r2,-8
 4001b7c:	00bfff84 	movi	r2,-2
 4001b80:	2084703a 	and	r2,r4,r2
 4001b84:	9885883a 	add	r2,r19,r2
 4001b88:	1880ee26 	beq	r3,r2,4001f44 <_realloc_r+0x490>
 4001b8c:	81bfff04 	addi	r6,r16,-4
 4001b90:	00800904 	movi	r2,36
 4001b94:	1180b836 	bltu	r2,r6,4001e78 <_realloc_r+0x3c4>
 4001b98:	00c004c4 	movi	r3,19
 4001b9c:	19809636 	bltu	r3,r6,4001df8 <_realloc_r+0x344>
 4001ba0:	9005883a 	mov	r2,r18
 4001ba4:	a807883a 	mov	r3,r21
 4001ba8:	19000017 	ldw	r4,0(r3)
 4001bac:	11000015 	stw	r4,0(r2)
 4001bb0:	19000117 	ldw	r4,4(r3)
 4001bb4:	11000115 	stw	r4,4(r2)
 4001bb8:	18c00217 	ldw	r3,8(r3)
 4001bbc:	10c00215 	stw	r3,8(r2)
 4001bc0:	a80b883a 	mov	r5,r21
 4001bc4:	a009883a 	mov	r4,r20
 4001bc8:	40028800 	call	4002880 <_free_r>
 4001bcc:	a009883a 	mov	r4,r20
 4001bd0:	40036100 	call	4003610 <__malloc_unlock>
 4001bd4:	9005883a 	mov	r2,r18
 4001bd8:	00001206 	br	4001c24 <_realloc_r+0x170>
 4001bdc:	00c00404 	movi	r3,16
 4001be0:	1823883a 	mov	r17,r3
 4001be4:	003fce06 	br	4001b20 <_realloc_r+0x6c>
 4001be8:	a825883a 	mov	r18,r21
 4001bec:	8445c83a 	sub	r2,r16,r17
 4001bf0:	00c003c4 	movi	r3,15
 4001bf4:	18802636 	bltu	r3,r2,4001c90 <_realloc_r+0x1dc>
 4001bf8:	99800117 	ldw	r6,4(r19)
 4001bfc:	9c07883a 	add	r3,r19,r16
 4001c00:	3180004c 	andi	r6,r6,1
 4001c04:	3420b03a 	or	r16,r6,r16
 4001c08:	9c000115 	stw	r16,4(r19)
 4001c0c:	18800117 	ldw	r2,4(r3)
 4001c10:	10800054 	ori	r2,r2,1
 4001c14:	18800115 	stw	r2,4(r3)
 4001c18:	a009883a 	mov	r4,r20
 4001c1c:	40036100 	call	4003610 <__malloc_unlock>
 4001c20:	9005883a 	mov	r2,r18
 4001c24:	dfc00917 	ldw	ra,36(sp)
 4001c28:	df000817 	ldw	fp,32(sp)
 4001c2c:	ddc00717 	ldw	r23,28(sp)
 4001c30:	dd800617 	ldw	r22,24(sp)
 4001c34:	dd400517 	ldw	r21,20(sp)
 4001c38:	dd000417 	ldw	r20,16(sp)
 4001c3c:	dcc00317 	ldw	r19,12(sp)
 4001c40:	dc800217 	ldw	r18,8(sp)
 4001c44:	dc400117 	ldw	r17,4(sp)
 4001c48:	dc000017 	ldw	r16,0(sp)
 4001c4c:	dec00a04 	addi	sp,sp,40
 4001c50:	f800283a 	ret
 4001c54:	017fff04 	movi	r5,-4
 4001c58:	414a703a 	and	r5,r8,r5
 4001c5c:	814d883a 	add	r6,r16,r5
 4001c60:	30c01f16 	blt	r6,r3,4001ce0 <_realloc_r+0x22c>
 4001c64:	20800317 	ldw	r2,12(r4)
 4001c68:	20c00217 	ldw	r3,8(r4)
 4001c6c:	a825883a 	mov	r18,r21
 4001c70:	3021883a 	mov	r16,r6
 4001c74:	18800315 	stw	r2,12(r3)
 4001c78:	10c00215 	stw	r3,8(r2)
 4001c7c:	003fdb06 	br	4001bec <_realloc_r+0x138>
 4001c80:	00800304 	movi	r2,12
 4001c84:	a0800015 	stw	r2,0(r20)
 4001c88:	0005883a 	mov	r2,zero
 4001c8c:	003fe506 	br	4001c24 <_realloc_r+0x170>
 4001c90:	98c00117 	ldw	r3,4(r19)
 4001c94:	9c4b883a 	add	r5,r19,r17
 4001c98:	11000054 	ori	r4,r2,1
 4001c9c:	18c0004c 	andi	r3,r3,1
 4001ca0:	1c62b03a 	or	r17,r3,r17
 4001ca4:	9c400115 	stw	r17,4(r19)
 4001ca8:	29000115 	stw	r4,4(r5)
 4001cac:	2885883a 	add	r2,r5,r2
 4001cb0:	10c00117 	ldw	r3,4(r2)
 4001cb4:	29400204 	addi	r5,r5,8
 4001cb8:	a009883a 	mov	r4,r20
 4001cbc:	18c00054 	ori	r3,r3,1
 4001cc0:	10c00115 	stw	r3,4(r2)
 4001cc4:	40028800 	call	4002880 <_free_r>
 4001cc8:	003fd306 	br	4001c18 <_realloc_r+0x164>
 4001ccc:	017fff04 	movi	r5,-4
 4001cd0:	414a703a 	and	r5,r8,r5
 4001cd4:	89800404 	addi	r6,r17,16
 4001cd8:	8151883a 	add	r8,r16,r5
 4001cdc:	4180590e 	bge	r8,r6,4001e44 <_realloc_r+0x390>
 4001ce0:	1080004c 	andi	r2,r2,1
 4001ce4:	103f9e1e 	bne	r2,zero,4001b60 <_realloc_r+0xac>
 4001ce8:	adbffe17 	ldw	r22,-8(r21)
 4001cec:	00bfff04 	movi	r2,-4
 4001cf0:	9dadc83a 	sub	r22,r19,r22
 4001cf4:	b1800117 	ldw	r6,4(r22)
 4001cf8:	3084703a 	and	r2,r6,r2
 4001cfc:	20002026 	beq	r4,zero,4001d80 <_realloc_r+0x2cc>
 4001d00:	80af883a 	add	r23,r16,r2
 4001d04:	b96f883a 	add	r23,r23,r5
 4001d08:	21c05f26 	beq	r4,r7,4001e88 <_realloc_r+0x3d4>
 4001d0c:	b8c01c16 	blt	r23,r3,4001d80 <_realloc_r+0x2cc>
 4001d10:	20800317 	ldw	r2,12(r4)
 4001d14:	20c00217 	ldw	r3,8(r4)
 4001d18:	81bfff04 	addi	r6,r16,-4
 4001d1c:	01000904 	movi	r4,36
 4001d20:	18800315 	stw	r2,12(r3)
 4001d24:	10c00215 	stw	r3,8(r2)
 4001d28:	b0c00217 	ldw	r3,8(r22)
 4001d2c:	b0800317 	ldw	r2,12(r22)
 4001d30:	b4800204 	addi	r18,r22,8
 4001d34:	18800315 	stw	r2,12(r3)
 4001d38:	10c00215 	stw	r3,8(r2)
 4001d3c:	21801b36 	bltu	r4,r6,4001dac <_realloc_r+0x2f8>
 4001d40:	008004c4 	movi	r2,19
 4001d44:	1180352e 	bgeu	r2,r6,4001e1c <_realloc_r+0x368>
 4001d48:	a8800017 	ldw	r2,0(r21)
 4001d4c:	b0800215 	stw	r2,8(r22)
 4001d50:	a8800117 	ldw	r2,4(r21)
 4001d54:	b0800315 	stw	r2,12(r22)
 4001d58:	008006c4 	movi	r2,27
 4001d5c:	11807f36 	bltu	r2,r6,4001f5c <_realloc_r+0x4a8>
 4001d60:	b0800404 	addi	r2,r22,16
 4001d64:	ad400204 	addi	r21,r21,8
 4001d68:	00002d06 	br	4001e20 <_realloc_r+0x36c>
 4001d6c:	adbffe17 	ldw	r22,-8(r21)
 4001d70:	00bfff04 	movi	r2,-4
 4001d74:	9dadc83a 	sub	r22,r19,r22
 4001d78:	b1000117 	ldw	r4,4(r22)
 4001d7c:	2084703a 	and	r2,r4,r2
 4001d80:	b03f7726 	beq	r22,zero,4001b60 <_realloc_r+0xac>
 4001d84:	80af883a 	add	r23,r16,r2
 4001d88:	b8ff7516 	blt	r23,r3,4001b60 <_realloc_r+0xac>
 4001d8c:	b0800317 	ldw	r2,12(r22)
 4001d90:	b0c00217 	ldw	r3,8(r22)
 4001d94:	81bfff04 	addi	r6,r16,-4
 4001d98:	01000904 	movi	r4,36
 4001d9c:	18800315 	stw	r2,12(r3)
 4001da0:	10c00215 	stw	r3,8(r2)
 4001da4:	b4800204 	addi	r18,r22,8
 4001da8:	21bfe52e 	bgeu	r4,r6,4001d40 <_realloc_r+0x28c>
 4001dac:	a80b883a 	mov	r5,r21
 4001db0:	9009883a 	mov	r4,r18
 4001db4:	40018300 	call	4001830 <memmove>
 4001db8:	b821883a 	mov	r16,r23
 4001dbc:	b027883a 	mov	r19,r22
 4001dc0:	003f8a06 	br	4001bec <_realloc_r+0x138>
 4001dc4:	300b883a 	mov	r5,r6
 4001dc8:	dfc00917 	ldw	ra,36(sp)
 4001dcc:	df000817 	ldw	fp,32(sp)
 4001dd0:	ddc00717 	ldw	r23,28(sp)
 4001dd4:	dd800617 	ldw	r22,24(sp)
 4001dd8:	dd400517 	ldw	r21,20(sp)
 4001ddc:	dd000417 	ldw	r20,16(sp)
 4001de0:	dcc00317 	ldw	r19,12(sp)
 4001de4:	dc800217 	ldw	r18,8(sp)
 4001de8:	dc400117 	ldw	r17,4(sp)
 4001dec:	dc000017 	ldw	r16,0(sp)
 4001df0:	dec00a04 	addi	sp,sp,40
 4001df4:	4000df81 	jmpi	4000df8 <_malloc_r>
 4001df8:	a8c00017 	ldw	r3,0(r21)
 4001dfc:	90c00015 	stw	r3,0(r18)
 4001e00:	a8c00117 	ldw	r3,4(r21)
 4001e04:	90c00115 	stw	r3,4(r18)
 4001e08:	00c006c4 	movi	r3,27
 4001e0c:	19804536 	bltu	r3,r6,4001f24 <_realloc_r+0x470>
 4001e10:	90800204 	addi	r2,r18,8
 4001e14:	a8c00204 	addi	r3,r21,8
 4001e18:	003f6306 	br	4001ba8 <_realloc_r+0xf4>
 4001e1c:	9005883a 	mov	r2,r18
 4001e20:	a8c00017 	ldw	r3,0(r21)
 4001e24:	b821883a 	mov	r16,r23
 4001e28:	b027883a 	mov	r19,r22
 4001e2c:	10c00015 	stw	r3,0(r2)
 4001e30:	a8c00117 	ldw	r3,4(r21)
 4001e34:	10c00115 	stw	r3,4(r2)
 4001e38:	a8c00217 	ldw	r3,8(r21)
 4001e3c:	10c00215 	stw	r3,8(r2)
 4001e40:	003f6a06 	br	4001bec <_realloc_r+0x138>
 4001e44:	9c67883a 	add	r19,r19,r17
 4001e48:	4445c83a 	sub	r2,r8,r17
 4001e4c:	e4c00215 	stw	r19,8(fp)
 4001e50:	10800054 	ori	r2,r2,1
 4001e54:	98800115 	stw	r2,4(r19)
 4001e58:	a8bfff17 	ldw	r2,-4(r21)
 4001e5c:	a009883a 	mov	r4,r20
 4001e60:	1080004c 	andi	r2,r2,1
 4001e64:	1462b03a 	or	r17,r2,r17
 4001e68:	ac7fff15 	stw	r17,-4(r21)
 4001e6c:	40036100 	call	4003610 <__malloc_unlock>
 4001e70:	a805883a 	mov	r2,r21
 4001e74:	003f6b06 	br	4001c24 <_realloc_r+0x170>
 4001e78:	a80b883a 	mov	r5,r21
 4001e7c:	9009883a 	mov	r4,r18
 4001e80:	40018300 	call	4001830 <memmove>
 4001e84:	003f4e06 	br	4001bc0 <_realloc_r+0x10c>
 4001e88:	89000404 	addi	r4,r17,16
 4001e8c:	b93fbc16 	blt	r23,r4,4001d80 <_realloc_r+0x2cc>
 4001e90:	b0800317 	ldw	r2,12(r22)
 4001e94:	b0c00217 	ldw	r3,8(r22)
 4001e98:	81bfff04 	addi	r6,r16,-4
 4001e9c:	01000904 	movi	r4,36
 4001ea0:	18800315 	stw	r2,12(r3)
 4001ea4:	10c00215 	stw	r3,8(r2)
 4001ea8:	b4800204 	addi	r18,r22,8
 4001eac:	21804336 	bltu	r4,r6,4001fbc <_realloc_r+0x508>
 4001eb0:	008004c4 	movi	r2,19
 4001eb4:	11803f2e 	bgeu	r2,r6,4001fb4 <_realloc_r+0x500>
 4001eb8:	a8800017 	ldw	r2,0(r21)
 4001ebc:	b0800215 	stw	r2,8(r22)
 4001ec0:	a8800117 	ldw	r2,4(r21)
 4001ec4:	b0800315 	stw	r2,12(r22)
 4001ec8:	008006c4 	movi	r2,27
 4001ecc:	11803f36 	bltu	r2,r6,4001fcc <_realloc_r+0x518>
 4001ed0:	b0800404 	addi	r2,r22,16
 4001ed4:	ad400204 	addi	r21,r21,8
 4001ed8:	a8c00017 	ldw	r3,0(r21)
 4001edc:	10c00015 	stw	r3,0(r2)
 4001ee0:	a8c00117 	ldw	r3,4(r21)
 4001ee4:	10c00115 	stw	r3,4(r2)
 4001ee8:	a8c00217 	ldw	r3,8(r21)
 4001eec:	10c00215 	stw	r3,8(r2)
 4001ef0:	b447883a 	add	r3,r22,r17
 4001ef4:	bc45c83a 	sub	r2,r23,r17
 4001ef8:	e0c00215 	stw	r3,8(fp)
 4001efc:	10800054 	ori	r2,r2,1
 4001f00:	18800115 	stw	r2,4(r3)
 4001f04:	b0800117 	ldw	r2,4(r22)
 4001f08:	a009883a 	mov	r4,r20
 4001f0c:	1080004c 	andi	r2,r2,1
 4001f10:	1462b03a 	or	r17,r2,r17
 4001f14:	b4400115 	stw	r17,4(r22)
 4001f18:	40036100 	call	4003610 <__malloc_unlock>
 4001f1c:	9005883a 	mov	r2,r18
 4001f20:	003f4006 	br	4001c24 <_realloc_r+0x170>
 4001f24:	a8c00217 	ldw	r3,8(r21)
 4001f28:	90c00215 	stw	r3,8(r18)
 4001f2c:	a8c00317 	ldw	r3,12(r21)
 4001f30:	90c00315 	stw	r3,12(r18)
 4001f34:	30801126 	beq	r6,r2,4001f7c <_realloc_r+0x4c8>
 4001f38:	90800404 	addi	r2,r18,16
 4001f3c:	a8c00404 	addi	r3,r21,16
 4001f40:	003f1906 	br	4001ba8 <_realloc_r+0xf4>
 4001f44:	90ffff17 	ldw	r3,-4(r18)
 4001f48:	00bfff04 	movi	r2,-4
 4001f4c:	a825883a 	mov	r18,r21
 4001f50:	1884703a 	and	r2,r3,r2
 4001f54:	80a1883a 	add	r16,r16,r2
 4001f58:	003f2406 	br	4001bec <_realloc_r+0x138>
 4001f5c:	a8800217 	ldw	r2,8(r21)
 4001f60:	b0800415 	stw	r2,16(r22)
 4001f64:	a8800317 	ldw	r2,12(r21)
 4001f68:	b0800515 	stw	r2,20(r22)
 4001f6c:	31000a26 	beq	r6,r4,4001f98 <_realloc_r+0x4e4>
 4001f70:	b0800604 	addi	r2,r22,24
 4001f74:	ad400404 	addi	r21,r21,16
 4001f78:	003fa906 	br	4001e20 <_realloc_r+0x36c>
 4001f7c:	a9000417 	ldw	r4,16(r21)
 4001f80:	90800604 	addi	r2,r18,24
 4001f84:	a8c00604 	addi	r3,r21,24
 4001f88:	91000415 	stw	r4,16(r18)
 4001f8c:	a9000517 	ldw	r4,20(r21)
 4001f90:	91000515 	stw	r4,20(r18)
 4001f94:	003f0406 	br	4001ba8 <_realloc_r+0xf4>
 4001f98:	a8c00417 	ldw	r3,16(r21)
 4001f9c:	ad400604 	addi	r21,r21,24
 4001fa0:	b0800804 	addi	r2,r22,32
 4001fa4:	b0c00615 	stw	r3,24(r22)
 4001fa8:	a8ffff17 	ldw	r3,-4(r21)
 4001fac:	b0c00715 	stw	r3,28(r22)
 4001fb0:	003f9b06 	br	4001e20 <_realloc_r+0x36c>
 4001fb4:	9005883a 	mov	r2,r18
 4001fb8:	003fc706 	br	4001ed8 <_realloc_r+0x424>
 4001fbc:	a80b883a 	mov	r5,r21
 4001fc0:	9009883a 	mov	r4,r18
 4001fc4:	40018300 	call	4001830 <memmove>
 4001fc8:	003fc906 	br	4001ef0 <_realloc_r+0x43c>
 4001fcc:	a8800217 	ldw	r2,8(r21)
 4001fd0:	b0800415 	stw	r2,16(r22)
 4001fd4:	a8800317 	ldw	r2,12(r21)
 4001fd8:	b0800515 	stw	r2,20(r22)
 4001fdc:	31000726 	beq	r6,r4,4001ffc <_realloc_r+0x548>
 4001fe0:	b0800604 	addi	r2,r22,24
 4001fe4:	ad400404 	addi	r21,r21,16
 4001fe8:	003fbb06 	br	4001ed8 <_realloc_r+0x424>
 4001fec:	a009883a 	mov	r4,r20
 4001ff0:	40036100 	call	4003610 <__malloc_unlock>
 4001ff4:	0005883a 	mov	r2,zero
 4001ff8:	003f0a06 	br	4001c24 <_realloc_r+0x170>
 4001ffc:	a8c00417 	ldw	r3,16(r21)
 4002000:	ad400604 	addi	r21,r21,24
 4002004:	b0800804 	addi	r2,r22,32
 4002008:	b0c00615 	stw	r3,24(r22)
 400200c:	a8ffff17 	ldw	r3,-4(r21)
 4002010:	b0c00715 	stw	r3,28(r22)
 4002014:	003fb006 	br	4001ed8 <_realloc_r+0x424>

04002018 <_sbrk_r>:
 4002018:	defffd04 	addi	sp,sp,-12
 400201c:	dc000015 	stw	r16,0(sp)
 4002020:	04010074 	movhi	r16,1025
 4002024:	dc400115 	stw	r17,4(sp)
 4002028:	84267c04 	addi	r16,r16,-26128
 400202c:	2023883a 	mov	r17,r4
 4002030:	2809883a 	mov	r4,r5
 4002034:	dfc00215 	stw	ra,8(sp)
 4002038:	80000015 	stw	zero,0(r16)
 400203c:	40037d00 	call	40037d0 <sbrk>
 4002040:	00ffffc4 	movi	r3,-1
 4002044:	10c00526 	beq	r2,r3,400205c <_sbrk_r+0x44>
 4002048:	dfc00217 	ldw	ra,8(sp)
 400204c:	dc400117 	ldw	r17,4(sp)
 4002050:	dc000017 	ldw	r16,0(sp)
 4002054:	dec00304 	addi	sp,sp,12
 4002058:	f800283a 	ret
 400205c:	80c00017 	ldw	r3,0(r16)
 4002060:	183ff926 	beq	r3,zero,4002048 <_sbrk_r+0x30>
 4002064:	88c00015 	stw	r3,0(r17)
 4002068:	003ff706 	br	4002048 <_sbrk_r+0x30>

0400206c <__sread>:
 400206c:	defffe04 	addi	sp,sp,-8
 4002070:	dc000015 	stw	r16,0(sp)
 4002074:	2821883a 	mov	r16,r5
 4002078:	2940038f 	ldh	r5,14(r5)
 400207c:	dfc00115 	stw	ra,4(sp)
 4002080:	4002dac0 	call	4002dac <_read_r>
 4002084:	10000716 	blt	r2,zero,40020a4 <__sread+0x38>
 4002088:	80c01417 	ldw	r3,80(r16)
 400208c:	1887883a 	add	r3,r3,r2
 4002090:	80c01415 	stw	r3,80(r16)
 4002094:	dfc00117 	ldw	ra,4(sp)
 4002098:	dc000017 	ldw	r16,0(sp)
 400209c:	dec00204 	addi	sp,sp,8
 40020a0:	f800283a 	ret
 40020a4:	80c0030b 	ldhu	r3,12(r16)
 40020a8:	18fbffcc 	andi	r3,r3,61439
 40020ac:	80c0030d 	sth	r3,12(r16)
 40020b0:	dfc00117 	ldw	ra,4(sp)
 40020b4:	dc000017 	ldw	r16,0(sp)
 40020b8:	dec00204 	addi	sp,sp,8
 40020bc:	f800283a 	ret

040020c0 <__seofread>:
 40020c0:	0005883a 	mov	r2,zero
 40020c4:	f800283a 	ret

040020c8 <__swrite>:
 40020c8:	2880030b 	ldhu	r2,12(r5)
 40020cc:	defffb04 	addi	sp,sp,-20
 40020d0:	dcc00315 	stw	r19,12(sp)
 40020d4:	dc800215 	stw	r18,8(sp)
 40020d8:	dc400115 	stw	r17,4(sp)
 40020dc:	dc000015 	stw	r16,0(sp)
 40020e0:	dfc00415 	stw	ra,16(sp)
 40020e4:	10c0400c 	andi	r3,r2,256
 40020e8:	2821883a 	mov	r16,r5
 40020ec:	2023883a 	mov	r17,r4
 40020f0:	3025883a 	mov	r18,r6
 40020f4:	3827883a 	mov	r19,r7
 40020f8:	18000526 	beq	r3,zero,4002110 <__swrite+0x48>
 40020fc:	2940038f 	ldh	r5,14(r5)
 4002100:	01c00084 	movi	r7,2
 4002104:	000d883a 	mov	r6,zero
 4002108:	4002b900 	call	4002b90 <_lseek_r>
 400210c:	8080030b 	ldhu	r2,12(r16)
 4002110:	8140038f 	ldh	r5,14(r16)
 4002114:	10bbffcc 	andi	r2,r2,61439
 4002118:	980f883a 	mov	r7,r19
 400211c:	900d883a 	mov	r6,r18
 4002120:	8809883a 	mov	r4,r17
 4002124:	8080030d 	sth	r2,12(r16)
 4002128:	dfc00417 	ldw	ra,16(sp)
 400212c:	dcc00317 	ldw	r19,12(sp)
 4002130:	dc800217 	ldw	r18,8(sp)
 4002134:	dc400117 	ldw	r17,4(sp)
 4002138:	dc000017 	ldw	r16,0(sp)
 400213c:	dec00504 	addi	sp,sp,20
 4002140:	40021a81 	jmpi	40021a8 <_write_r>

04002144 <__sseek>:
 4002144:	defffe04 	addi	sp,sp,-8
 4002148:	dc000015 	stw	r16,0(sp)
 400214c:	2821883a 	mov	r16,r5
 4002150:	2940038f 	ldh	r5,14(r5)
 4002154:	dfc00115 	stw	ra,4(sp)
 4002158:	4002b900 	call	4002b90 <_lseek_r>
 400215c:	00ffffc4 	movi	r3,-1
 4002160:	10c00826 	beq	r2,r3,4002184 <__sseek+0x40>
 4002164:	80c0030b 	ldhu	r3,12(r16)
 4002168:	80801415 	stw	r2,80(r16)
 400216c:	18c40014 	ori	r3,r3,4096
 4002170:	80c0030d 	sth	r3,12(r16)
 4002174:	dfc00117 	ldw	ra,4(sp)
 4002178:	dc000017 	ldw	r16,0(sp)
 400217c:	dec00204 	addi	sp,sp,8
 4002180:	f800283a 	ret
 4002184:	80c0030b 	ldhu	r3,12(r16)
 4002188:	18fbffcc 	andi	r3,r3,61439
 400218c:	80c0030d 	sth	r3,12(r16)
 4002190:	dfc00117 	ldw	ra,4(sp)
 4002194:	dc000017 	ldw	r16,0(sp)
 4002198:	dec00204 	addi	sp,sp,8
 400219c:	f800283a 	ret

040021a0 <__sclose>:
 40021a0:	2940038f 	ldh	r5,14(r5)
 40021a4:	400235c1 	jmpi	400235c <_close_r>

040021a8 <_write_r>:
 40021a8:	defffd04 	addi	sp,sp,-12
 40021ac:	2805883a 	mov	r2,r5
 40021b0:	dc000015 	stw	r16,0(sp)
 40021b4:	04010074 	movhi	r16,1025
 40021b8:	dc400115 	stw	r17,4(sp)
 40021bc:	300b883a 	mov	r5,r6
 40021c0:	84267c04 	addi	r16,r16,-26128
 40021c4:	2023883a 	mov	r17,r4
 40021c8:	380d883a 	mov	r6,r7
 40021cc:	1009883a 	mov	r4,r2
 40021d0:	dfc00215 	stw	ra,8(sp)
 40021d4:	80000015 	stw	zero,0(r16)
 40021d8:	40038bc0 	call	40038bc <write>
 40021dc:	00ffffc4 	movi	r3,-1
 40021e0:	10c00526 	beq	r2,r3,40021f8 <_write_r+0x50>
 40021e4:	dfc00217 	ldw	ra,8(sp)
 40021e8:	dc400117 	ldw	r17,4(sp)
 40021ec:	dc000017 	ldw	r16,0(sp)
 40021f0:	dec00304 	addi	sp,sp,12
 40021f4:	f800283a 	ret
 40021f8:	80c00017 	ldw	r3,0(r16)
 40021fc:	183ff926 	beq	r3,zero,40021e4 <_write_r+0x3c>
 4002200:	88c00015 	stw	r3,0(r17)
 4002204:	003ff706 	br	40021e4 <_write_r+0x3c>

04002208 <__swsetup_r>:
 4002208:	00810034 	movhi	r2,1024
 400220c:	defffd04 	addi	sp,sp,-12
 4002210:	109f9b04 	addi	r2,r2,32364
 4002214:	dc400115 	stw	r17,4(sp)
 4002218:	2023883a 	mov	r17,r4
 400221c:	11000017 	ldw	r4,0(r2)
 4002220:	dc000015 	stw	r16,0(sp)
 4002224:	dfc00215 	stw	ra,8(sp)
 4002228:	2821883a 	mov	r16,r5
 400222c:	20000226 	beq	r4,zero,4002238 <__swsetup_r+0x30>
 4002230:	20800e17 	ldw	r2,56(r4)
 4002234:	10003126 	beq	r2,zero,40022fc <__swsetup_r+0xf4>
 4002238:	8080030b 	ldhu	r2,12(r16)
 400223c:	10c0020c 	andi	r3,r2,8
 4002240:	1009883a 	mov	r4,r2
 4002244:	18000f26 	beq	r3,zero,4002284 <__swsetup_r+0x7c>
 4002248:	80c00417 	ldw	r3,16(r16)
 400224c:	18001526 	beq	r3,zero,40022a4 <__swsetup_r+0x9c>
 4002250:	1100004c 	andi	r4,r2,1
 4002254:	20001c1e 	bne	r4,zero,40022c8 <__swsetup_r+0xc0>
 4002258:	1080008c 	andi	r2,r2,2
 400225c:	1000291e 	bne	r2,zero,4002304 <__swsetup_r+0xfc>
 4002260:	80800517 	ldw	r2,20(r16)
 4002264:	80800215 	stw	r2,8(r16)
 4002268:	18001c26 	beq	r3,zero,40022dc <__swsetup_r+0xd4>
 400226c:	0005883a 	mov	r2,zero
 4002270:	dfc00217 	ldw	ra,8(sp)
 4002274:	dc400117 	ldw	r17,4(sp)
 4002278:	dc000017 	ldw	r16,0(sp)
 400227c:	dec00304 	addi	sp,sp,12
 4002280:	f800283a 	ret
 4002284:	2080040c 	andi	r2,r4,16
 4002288:	10002e26 	beq	r2,zero,4002344 <__swsetup_r+0x13c>
 400228c:	2080010c 	andi	r2,r4,4
 4002290:	10001e1e 	bne	r2,zero,400230c <__swsetup_r+0x104>
 4002294:	80c00417 	ldw	r3,16(r16)
 4002298:	20800214 	ori	r2,r4,8
 400229c:	8080030d 	sth	r2,12(r16)
 40022a0:	183feb1e 	bne	r3,zero,4002250 <__swsetup_r+0x48>
 40022a4:	1100a00c 	andi	r4,r2,640
 40022a8:	01408004 	movi	r5,512
 40022ac:	217fe826 	beq	r4,r5,4002250 <__swsetup_r+0x48>
 40022b0:	800b883a 	mov	r5,r16
 40022b4:	8809883a 	mov	r4,r17
 40022b8:	4002bf00 	call	4002bf0 <__smakebuf_r>
 40022bc:	8080030b 	ldhu	r2,12(r16)
 40022c0:	80c00417 	ldw	r3,16(r16)
 40022c4:	003fe206 	br	4002250 <__swsetup_r+0x48>
 40022c8:	80800517 	ldw	r2,20(r16)
 40022cc:	80000215 	stw	zero,8(r16)
 40022d0:	0085c83a 	sub	r2,zero,r2
 40022d4:	80800615 	stw	r2,24(r16)
 40022d8:	183fe41e 	bne	r3,zero,400226c <__swsetup_r+0x64>
 40022dc:	80c0030b 	ldhu	r3,12(r16)
 40022e0:	0005883a 	mov	r2,zero
 40022e4:	1900200c 	andi	r4,r3,128
 40022e8:	203fe126 	beq	r4,zero,4002270 <__swsetup_r+0x68>
 40022ec:	18c01014 	ori	r3,r3,64
 40022f0:	80c0030d 	sth	r3,12(r16)
 40022f4:	00bfffc4 	movi	r2,-1
 40022f8:	003fdd06 	br	4002270 <__swsetup_r+0x68>
 40022fc:	40007640 	call	4000764 <__sinit>
 4002300:	003fcd06 	br	4002238 <__swsetup_r+0x30>
 4002304:	0005883a 	mov	r2,zero
 4002308:	003fd606 	br	4002264 <__swsetup_r+0x5c>
 400230c:	81400c17 	ldw	r5,48(r16)
 4002310:	28000626 	beq	r5,zero,400232c <__swsetup_r+0x124>
 4002314:	80801004 	addi	r2,r16,64
 4002318:	28800326 	beq	r5,r2,4002328 <__swsetup_r+0x120>
 400231c:	8809883a 	mov	r4,r17
 4002320:	40028800 	call	4002880 <_free_r>
 4002324:	8100030b 	ldhu	r4,12(r16)
 4002328:	80000c15 	stw	zero,48(r16)
 400232c:	80c00417 	ldw	r3,16(r16)
 4002330:	00bff6c4 	movi	r2,-37
 4002334:	1108703a 	and	r4,r2,r4
 4002338:	80000115 	stw	zero,4(r16)
 400233c:	80c00015 	stw	r3,0(r16)
 4002340:	003fd506 	br	4002298 <__swsetup_r+0x90>
 4002344:	00800244 	movi	r2,9
 4002348:	88800015 	stw	r2,0(r17)
 400234c:	20801014 	ori	r2,r4,64
 4002350:	8080030d 	sth	r2,12(r16)
 4002354:	00bfffc4 	movi	r2,-1
 4002358:	003fc506 	br	4002270 <__swsetup_r+0x68>

0400235c <_close_r>:
 400235c:	defffd04 	addi	sp,sp,-12
 4002360:	dc000015 	stw	r16,0(sp)
 4002364:	04010074 	movhi	r16,1025
 4002368:	dc400115 	stw	r17,4(sp)
 400236c:	84267c04 	addi	r16,r16,-26128
 4002370:	2023883a 	mov	r17,r4
 4002374:	2809883a 	mov	r4,r5
 4002378:	dfc00215 	stw	ra,8(sp)
 400237c:	80000015 	stw	zero,0(r16)
 4002380:	40030ac0 	call	40030ac <close>
 4002384:	00ffffc4 	movi	r3,-1
 4002388:	10c00526 	beq	r2,r3,40023a0 <_close_r+0x44>
 400238c:	dfc00217 	ldw	ra,8(sp)
 4002390:	dc400117 	ldw	r17,4(sp)
 4002394:	dc000017 	ldw	r16,0(sp)
 4002398:	dec00304 	addi	sp,sp,12
 400239c:	f800283a 	ret
 40023a0:	80c00017 	ldw	r3,0(r16)
 40023a4:	183ff926 	beq	r3,zero,400238c <_close_r+0x30>
 40023a8:	88c00015 	stw	r3,0(r17)
 40023ac:	003ff706 	br	400238c <_close_r+0x30>

040023b0 <_fclose_r>:
 40023b0:	28003926 	beq	r5,zero,4002498 <_fclose_r+0xe8>
 40023b4:	defffc04 	addi	sp,sp,-16
 40023b8:	dc400115 	stw	r17,4(sp)
 40023bc:	dc000015 	stw	r16,0(sp)
 40023c0:	dfc00315 	stw	ra,12(sp)
 40023c4:	dc800215 	stw	r18,8(sp)
 40023c8:	2023883a 	mov	r17,r4
 40023cc:	2821883a 	mov	r16,r5
 40023d0:	20000226 	beq	r4,zero,40023dc <_fclose_r+0x2c>
 40023d4:	20800e17 	ldw	r2,56(r4)
 40023d8:	10002726 	beq	r2,zero,4002478 <_fclose_r+0xc8>
 40023dc:	8080030f 	ldh	r2,12(r16)
 40023e0:	1000071e 	bne	r2,zero,4002400 <_fclose_r+0x50>
 40023e4:	0005883a 	mov	r2,zero
 40023e8:	dfc00317 	ldw	ra,12(sp)
 40023ec:	dc800217 	ldw	r18,8(sp)
 40023f0:	dc400117 	ldw	r17,4(sp)
 40023f4:	dc000017 	ldw	r16,0(sp)
 40023f8:	dec00404 	addi	sp,sp,16
 40023fc:	f800283a 	ret
 4002400:	800b883a 	mov	r5,r16
 4002404:	8809883a 	mov	r4,r17
 4002408:	40024b40 	call	40024b4 <__sflush_r>
 400240c:	1025883a 	mov	r18,r2
 4002410:	80800b17 	ldw	r2,44(r16)
 4002414:	10000426 	beq	r2,zero,4002428 <_fclose_r+0x78>
 4002418:	81400717 	ldw	r5,28(r16)
 400241c:	8809883a 	mov	r4,r17
 4002420:	103ee83a 	callr	r2
 4002424:	10001616 	blt	r2,zero,4002480 <_fclose_r+0xd0>
 4002428:	8080030b 	ldhu	r2,12(r16)
 400242c:	1080200c 	andi	r2,r2,128
 4002430:	1000151e 	bne	r2,zero,4002488 <_fclose_r+0xd8>
 4002434:	81400c17 	ldw	r5,48(r16)
 4002438:	28000526 	beq	r5,zero,4002450 <_fclose_r+0xa0>
 400243c:	80801004 	addi	r2,r16,64
 4002440:	28800226 	beq	r5,r2,400244c <_fclose_r+0x9c>
 4002444:	8809883a 	mov	r4,r17
 4002448:	40028800 	call	4002880 <_free_r>
 400244c:	80000c15 	stw	zero,48(r16)
 4002450:	81401117 	ldw	r5,68(r16)
 4002454:	28000326 	beq	r5,zero,4002464 <_fclose_r+0xb4>
 4002458:	8809883a 	mov	r4,r17
 400245c:	40028800 	call	4002880 <_free_r>
 4002460:	80001115 	stw	zero,68(r16)
 4002464:	40007740 	call	4000774 <__sfp_lock_acquire>
 4002468:	8000030d 	sth	zero,12(r16)
 400246c:	40007780 	call	4000778 <__sfp_lock_release>
 4002470:	9005883a 	mov	r2,r18
 4002474:	003fdc06 	br	40023e8 <_fclose_r+0x38>
 4002478:	40007640 	call	4000764 <__sinit>
 400247c:	003fd706 	br	40023dc <_fclose_r+0x2c>
 4002480:	04bfffc4 	movi	r18,-1
 4002484:	003fe806 	br	4002428 <_fclose_r+0x78>
 4002488:	81400417 	ldw	r5,16(r16)
 400248c:	8809883a 	mov	r4,r17
 4002490:	40028800 	call	4002880 <_free_r>
 4002494:	003fe706 	br	4002434 <_fclose_r+0x84>
 4002498:	0005883a 	mov	r2,zero
 400249c:	f800283a 	ret

040024a0 <fclose>:
 40024a0:	00810034 	movhi	r2,1024
 40024a4:	109f9b04 	addi	r2,r2,32364
 40024a8:	200b883a 	mov	r5,r4
 40024ac:	11000017 	ldw	r4,0(r2)
 40024b0:	40023b01 	jmpi	40023b0 <_fclose_r>

040024b4 <__sflush_r>:
 40024b4:	2880030b 	ldhu	r2,12(r5)
 40024b8:	defffb04 	addi	sp,sp,-20
 40024bc:	dcc00315 	stw	r19,12(sp)
 40024c0:	dc400115 	stw	r17,4(sp)
 40024c4:	dfc00415 	stw	ra,16(sp)
 40024c8:	dc800215 	stw	r18,8(sp)
 40024cc:	dc000015 	stw	r16,0(sp)
 40024d0:	10c0020c 	andi	r3,r2,8
 40024d4:	2823883a 	mov	r17,r5
 40024d8:	2027883a 	mov	r19,r4
 40024dc:	1800311e 	bne	r3,zero,40025a4 <__sflush_r+0xf0>
 40024e0:	28c00117 	ldw	r3,4(r5)
 40024e4:	10820014 	ori	r2,r2,2048
 40024e8:	2880030d 	sth	r2,12(r5)
 40024ec:	00c04b0e 	bge	zero,r3,400261c <__sflush_r+0x168>
 40024f0:	8a000a17 	ldw	r8,40(r17)
 40024f4:	40002326 	beq	r8,zero,4002584 <__sflush_r+0xd0>
 40024f8:	9c000017 	ldw	r16,0(r19)
 40024fc:	10c4000c 	andi	r3,r2,4096
 4002500:	98000015 	stw	zero,0(r19)
 4002504:	18004826 	beq	r3,zero,4002628 <__sflush_r+0x174>
 4002508:	89801417 	ldw	r6,80(r17)
 400250c:	10c0010c 	andi	r3,r2,4
 4002510:	18000626 	beq	r3,zero,400252c <__sflush_r+0x78>
 4002514:	88c00117 	ldw	r3,4(r17)
 4002518:	88800c17 	ldw	r2,48(r17)
 400251c:	30cdc83a 	sub	r6,r6,r3
 4002520:	10000226 	beq	r2,zero,400252c <__sflush_r+0x78>
 4002524:	88800f17 	ldw	r2,60(r17)
 4002528:	308dc83a 	sub	r6,r6,r2
 400252c:	89400717 	ldw	r5,28(r17)
 4002530:	000f883a 	mov	r7,zero
 4002534:	9809883a 	mov	r4,r19
 4002538:	403ee83a 	callr	r8
 400253c:	00ffffc4 	movi	r3,-1
 4002540:	10c04426 	beq	r2,r3,4002654 <__sflush_r+0x1a0>
 4002544:	88c0030b 	ldhu	r3,12(r17)
 4002548:	89000417 	ldw	r4,16(r17)
 400254c:	88000115 	stw	zero,4(r17)
 4002550:	197dffcc 	andi	r5,r3,63487
 4002554:	8940030d 	sth	r5,12(r17)
 4002558:	89000015 	stw	r4,0(r17)
 400255c:	18c4000c 	andi	r3,r3,4096
 4002560:	18002c1e 	bne	r3,zero,4002614 <__sflush_r+0x160>
 4002564:	89400c17 	ldw	r5,48(r17)
 4002568:	9c000015 	stw	r16,0(r19)
 400256c:	28000526 	beq	r5,zero,4002584 <__sflush_r+0xd0>
 4002570:	88801004 	addi	r2,r17,64
 4002574:	28800226 	beq	r5,r2,4002580 <__sflush_r+0xcc>
 4002578:	9809883a 	mov	r4,r19
 400257c:	40028800 	call	4002880 <_free_r>
 4002580:	88000c15 	stw	zero,48(r17)
 4002584:	0005883a 	mov	r2,zero
 4002588:	dfc00417 	ldw	ra,16(sp)
 400258c:	dcc00317 	ldw	r19,12(sp)
 4002590:	dc800217 	ldw	r18,8(sp)
 4002594:	dc400117 	ldw	r17,4(sp)
 4002598:	dc000017 	ldw	r16,0(sp)
 400259c:	dec00504 	addi	sp,sp,20
 40025a0:	f800283a 	ret
 40025a4:	2c800417 	ldw	r18,16(r5)
 40025a8:	903ff626 	beq	r18,zero,4002584 <__sflush_r+0xd0>
 40025ac:	2c000017 	ldw	r16,0(r5)
 40025b0:	108000cc 	andi	r2,r2,3
 40025b4:	2c800015 	stw	r18,0(r5)
 40025b8:	84a1c83a 	sub	r16,r16,r18
 40025bc:	1000131e 	bne	r2,zero,400260c <__sflush_r+0x158>
 40025c0:	28800517 	ldw	r2,20(r5)
 40025c4:	88800215 	stw	r2,8(r17)
 40025c8:	04000316 	blt	zero,r16,40025d8 <__sflush_r+0x124>
 40025cc:	003fed06 	br	4002584 <__sflush_r+0xd0>
 40025d0:	90a5883a 	add	r18,r18,r2
 40025d4:	043feb0e 	bge	zero,r16,4002584 <__sflush_r+0xd0>
 40025d8:	88800917 	ldw	r2,36(r17)
 40025dc:	89400717 	ldw	r5,28(r17)
 40025e0:	800f883a 	mov	r7,r16
 40025e4:	900d883a 	mov	r6,r18
 40025e8:	9809883a 	mov	r4,r19
 40025ec:	103ee83a 	callr	r2
 40025f0:	80a1c83a 	sub	r16,r16,r2
 40025f4:	00bff616 	blt	zero,r2,40025d0 <__sflush_r+0x11c>
 40025f8:	88c0030b 	ldhu	r3,12(r17)
 40025fc:	00bfffc4 	movi	r2,-1
 4002600:	18c01014 	ori	r3,r3,64
 4002604:	88c0030d 	sth	r3,12(r17)
 4002608:	003fdf06 	br	4002588 <__sflush_r+0xd4>
 400260c:	0005883a 	mov	r2,zero
 4002610:	003fec06 	br	40025c4 <__sflush_r+0x110>
 4002614:	88801415 	stw	r2,80(r17)
 4002618:	003fd206 	br	4002564 <__sflush_r+0xb0>
 400261c:	28c00f17 	ldw	r3,60(r5)
 4002620:	00ffb316 	blt	zero,r3,40024f0 <__sflush_r+0x3c>
 4002624:	003fd706 	br	4002584 <__sflush_r+0xd0>
 4002628:	89400717 	ldw	r5,28(r17)
 400262c:	000d883a 	mov	r6,zero
 4002630:	01c00044 	movi	r7,1
 4002634:	9809883a 	mov	r4,r19
 4002638:	403ee83a 	callr	r8
 400263c:	100d883a 	mov	r6,r2
 4002640:	00bfffc4 	movi	r2,-1
 4002644:	30801426 	beq	r6,r2,4002698 <__sflush_r+0x1e4>
 4002648:	8880030b 	ldhu	r2,12(r17)
 400264c:	8a000a17 	ldw	r8,40(r17)
 4002650:	003fae06 	br	400250c <__sflush_r+0x58>
 4002654:	98c00017 	ldw	r3,0(r19)
 4002658:	183fba26 	beq	r3,zero,4002544 <__sflush_r+0x90>
 400265c:	01000744 	movi	r4,29
 4002660:	19000626 	beq	r3,r4,400267c <__sflush_r+0x1c8>
 4002664:	01000584 	movi	r4,22
 4002668:	19000426 	beq	r3,r4,400267c <__sflush_r+0x1c8>
 400266c:	88c0030b 	ldhu	r3,12(r17)
 4002670:	18c01014 	ori	r3,r3,64
 4002674:	88c0030d 	sth	r3,12(r17)
 4002678:	003fc306 	br	4002588 <__sflush_r+0xd4>
 400267c:	8880030b 	ldhu	r2,12(r17)
 4002680:	88c00417 	ldw	r3,16(r17)
 4002684:	88000115 	stw	zero,4(r17)
 4002688:	10bdffcc 	andi	r2,r2,63487
 400268c:	8880030d 	sth	r2,12(r17)
 4002690:	88c00015 	stw	r3,0(r17)
 4002694:	003fb306 	br	4002564 <__sflush_r+0xb0>
 4002698:	98800017 	ldw	r2,0(r19)
 400269c:	103fea26 	beq	r2,zero,4002648 <__sflush_r+0x194>
 40026a0:	00c00744 	movi	r3,29
 40026a4:	10c00226 	beq	r2,r3,40026b0 <__sflush_r+0x1fc>
 40026a8:	00c00584 	movi	r3,22
 40026ac:	10c0031e 	bne	r2,r3,40026bc <__sflush_r+0x208>
 40026b0:	9c000015 	stw	r16,0(r19)
 40026b4:	0005883a 	mov	r2,zero
 40026b8:	003fb306 	br	4002588 <__sflush_r+0xd4>
 40026bc:	88c0030b 	ldhu	r3,12(r17)
 40026c0:	3005883a 	mov	r2,r6
 40026c4:	18c01014 	ori	r3,r3,64
 40026c8:	88c0030d 	sth	r3,12(r17)
 40026cc:	003fae06 	br	4002588 <__sflush_r+0xd4>

040026d0 <_fflush_r>:
 40026d0:	defffd04 	addi	sp,sp,-12
 40026d4:	dc000115 	stw	r16,4(sp)
 40026d8:	dfc00215 	stw	ra,8(sp)
 40026dc:	2021883a 	mov	r16,r4
 40026e0:	20000226 	beq	r4,zero,40026ec <_fflush_r+0x1c>
 40026e4:	20800e17 	ldw	r2,56(r4)
 40026e8:	10000c26 	beq	r2,zero,400271c <_fflush_r+0x4c>
 40026ec:	2880030f 	ldh	r2,12(r5)
 40026f0:	1000051e 	bne	r2,zero,4002708 <_fflush_r+0x38>
 40026f4:	0005883a 	mov	r2,zero
 40026f8:	dfc00217 	ldw	ra,8(sp)
 40026fc:	dc000117 	ldw	r16,4(sp)
 4002700:	dec00304 	addi	sp,sp,12
 4002704:	f800283a 	ret
 4002708:	8009883a 	mov	r4,r16
 400270c:	dfc00217 	ldw	ra,8(sp)
 4002710:	dc000117 	ldw	r16,4(sp)
 4002714:	dec00304 	addi	sp,sp,12
 4002718:	40024b41 	jmpi	40024b4 <__sflush_r>
 400271c:	d9400015 	stw	r5,0(sp)
 4002720:	40007640 	call	4000764 <__sinit>
 4002724:	d9400017 	ldw	r5,0(sp)
 4002728:	003ff006 	br	40026ec <_fflush_r+0x1c>

0400272c <fflush>:
 400272c:	20000526 	beq	r4,zero,4002744 <fflush+0x18>
 4002730:	00810034 	movhi	r2,1024
 4002734:	109f9b04 	addi	r2,r2,32364
 4002738:	200b883a 	mov	r5,r4
 400273c:	11000017 	ldw	r4,0(r2)
 4002740:	40026d01 	jmpi	40026d0 <_fflush_r>
 4002744:	00810034 	movhi	r2,1024
 4002748:	109f9a04 	addi	r2,r2,32360
 400274c:	11000017 	ldw	r4,0(r2)
 4002750:	01410034 	movhi	r5,1024
 4002754:	2949b404 	addi	r5,r5,9936
 4002758:	4000d341 	jmpi	4000d34 <_fwalk_reent>

0400275c <_malloc_trim_r>:
 400275c:	defffb04 	addi	sp,sp,-20
 4002760:	dcc00315 	stw	r19,12(sp)
 4002764:	04c10034 	movhi	r19,1024
 4002768:	dc800215 	stw	r18,8(sp)
 400276c:	dc400115 	stw	r17,4(sp)
 4002770:	dc000015 	stw	r16,0(sp)
 4002774:	dfc00415 	stw	ra,16(sp)
 4002778:	2821883a 	mov	r16,r5
 400277c:	9cd9e804 	addi	r19,r19,26528
 4002780:	2025883a 	mov	r18,r4
 4002784:	40035ec0 	call	40035ec <__malloc_lock>
 4002788:	98800217 	ldw	r2,8(r19)
 400278c:	14400117 	ldw	r17,4(r2)
 4002790:	00bfff04 	movi	r2,-4
 4002794:	88a2703a 	and	r17,r17,r2
 4002798:	8c21c83a 	sub	r16,r17,r16
 400279c:	8403fbc4 	addi	r16,r16,4079
 40027a0:	8020d33a 	srli	r16,r16,12
 40027a4:	0083ffc4 	movi	r2,4095
 40027a8:	843fffc4 	addi	r16,r16,-1
 40027ac:	8020933a 	slli	r16,r16,12
 40027b0:	1400060e 	bge	r2,r16,40027cc <_malloc_trim_r+0x70>
 40027b4:	000b883a 	mov	r5,zero
 40027b8:	9009883a 	mov	r4,r18
 40027bc:	40020180 	call	4002018 <_sbrk_r>
 40027c0:	98c00217 	ldw	r3,8(r19)
 40027c4:	1c47883a 	add	r3,r3,r17
 40027c8:	10c00a26 	beq	r2,r3,40027f4 <_malloc_trim_r+0x98>
 40027cc:	9009883a 	mov	r4,r18
 40027d0:	40036100 	call	4003610 <__malloc_unlock>
 40027d4:	0005883a 	mov	r2,zero
 40027d8:	dfc00417 	ldw	ra,16(sp)
 40027dc:	dcc00317 	ldw	r19,12(sp)
 40027e0:	dc800217 	ldw	r18,8(sp)
 40027e4:	dc400117 	ldw	r17,4(sp)
 40027e8:	dc000017 	ldw	r16,0(sp)
 40027ec:	dec00504 	addi	sp,sp,20
 40027f0:	f800283a 	ret
 40027f4:	040bc83a 	sub	r5,zero,r16
 40027f8:	9009883a 	mov	r4,r18
 40027fc:	40020180 	call	4002018 <_sbrk_r>
 4002800:	00ffffc4 	movi	r3,-1
 4002804:	10c00d26 	beq	r2,r3,400283c <_malloc_trim_r+0xe0>
 4002808:	00c10074 	movhi	r3,1025
 400280c:	18e68404 	addi	r3,r3,-26096
 4002810:	18800017 	ldw	r2,0(r3)
 4002814:	99000217 	ldw	r4,8(r19)
 4002818:	8c23c83a 	sub	r17,r17,r16
 400281c:	8c400054 	ori	r17,r17,1
 4002820:	1421c83a 	sub	r16,r2,r16
 4002824:	24400115 	stw	r17,4(r4)
 4002828:	9009883a 	mov	r4,r18
 400282c:	1c000015 	stw	r16,0(r3)
 4002830:	40036100 	call	4003610 <__malloc_unlock>
 4002834:	00800044 	movi	r2,1
 4002838:	003fe706 	br	40027d8 <_malloc_trim_r+0x7c>
 400283c:	000b883a 	mov	r5,zero
 4002840:	9009883a 	mov	r4,r18
 4002844:	40020180 	call	4002018 <_sbrk_r>
 4002848:	99000217 	ldw	r4,8(r19)
 400284c:	014003c4 	movi	r5,15
 4002850:	1107c83a 	sub	r3,r2,r4
 4002854:	28ffdd0e 	bge	r5,r3,40027cc <_malloc_trim_r+0x70>
 4002858:	01410034 	movhi	r5,1024
 400285c:	295f9c04 	addi	r5,r5,32368
 4002860:	29400017 	ldw	r5,0(r5)
 4002864:	18c00054 	ori	r3,r3,1
 4002868:	20c00115 	stw	r3,4(r4)
 400286c:	00c10074 	movhi	r3,1025
 4002870:	1145c83a 	sub	r2,r2,r5
 4002874:	18e68404 	addi	r3,r3,-26096
 4002878:	18800015 	stw	r2,0(r3)
 400287c:	003fd306 	br	40027cc <_malloc_trim_r+0x70>

04002880 <_free_r>:
 4002880:	28004126 	beq	r5,zero,4002988 <_free_r+0x108>
 4002884:	defffd04 	addi	sp,sp,-12
 4002888:	dc400115 	stw	r17,4(sp)
 400288c:	dc000015 	stw	r16,0(sp)
 4002890:	2023883a 	mov	r17,r4
 4002894:	2821883a 	mov	r16,r5
 4002898:	dfc00215 	stw	ra,8(sp)
 400289c:	40035ec0 	call	40035ec <__malloc_lock>
 40028a0:	81ffff17 	ldw	r7,-4(r16)
 40028a4:	00bfff84 	movi	r2,-2
 40028a8:	01010034 	movhi	r4,1024
 40028ac:	81bffe04 	addi	r6,r16,-8
 40028b0:	3884703a 	and	r2,r7,r2
 40028b4:	2119e804 	addi	r4,r4,26528
 40028b8:	308b883a 	add	r5,r6,r2
 40028bc:	2a400117 	ldw	r9,4(r5)
 40028c0:	22000217 	ldw	r8,8(r4)
 40028c4:	00ffff04 	movi	r3,-4
 40028c8:	48c6703a 	and	r3,r9,r3
 40028cc:	2a005726 	beq	r5,r8,4002a2c <_free_r+0x1ac>
 40028d0:	28c00115 	stw	r3,4(r5)
 40028d4:	39c0004c 	andi	r7,r7,1
 40028d8:	3800091e 	bne	r7,zero,4002900 <_free_r+0x80>
 40028dc:	823ffe17 	ldw	r8,-8(r16)
 40028e0:	22400204 	addi	r9,r4,8
 40028e4:	320dc83a 	sub	r6,r6,r8
 40028e8:	31c00217 	ldw	r7,8(r6)
 40028ec:	1205883a 	add	r2,r2,r8
 40028f0:	3a406526 	beq	r7,r9,4002a88 <_free_r+0x208>
 40028f4:	32000317 	ldw	r8,12(r6)
 40028f8:	3a000315 	stw	r8,12(r7)
 40028fc:	41c00215 	stw	r7,8(r8)
 4002900:	28cf883a 	add	r7,r5,r3
 4002904:	39c00117 	ldw	r7,4(r7)
 4002908:	39c0004c 	andi	r7,r7,1
 400290c:	38003a26 	beq	r7,zero,40029f8 <_free_r+0x178>
 4002910:	10c00054 	ori	r3,r2,1
 4002914:	30c00115 	stw	r3,4(r6)
 4002918:	3087883a 	add	r3,r6,r2
 400291c:	18800015 	stw	r2,0(r3)
 4002920:	00c07fc4 	movi	r3,511
 4002924:	18801936 	bltu	r3,r2,400298c <_free_r+0x10c>
 4002928:	1004d0fa 	srli	r2,r2,3
 400292c:	01c00044 	movi	r7,1
 4002930:	21400117 	ldw	r5,4(r4)
 4002934:	10c00044 	addi	r3,r2,1
 4002938:	18c7883a 	add	r3,r3,r3
 400293c:	1005d0ba 	srai	r2,r2,2
 4002940:	18c7883a 	add	r3,r3,r3
 4002944:	18c7883a 	add	r3,r3,r3
 4002948:	1907883a 	add	r3,r3,r4
 400294c:	3884983a 	sll	r2,r7,r2
 4002950:	19c00017 	ldw	r7,0(r3)
 4002954:	1a3ffe04 	addi	r8,r3,-8
 4002958:	1144b03a 	or	r2,r2,r5
 400295c:	32000315 	stw	r8,12(r6)
 4002960:	31c00215 	stw	r7,8(r6)
 4002964:	20800115 	stw	r2,4(r4)
 4002968:	19800015 	stw	r6,0(r3)
 400296c:	39800315 	stw	r6,12(r7)
 4002970:	8809883a 	mov	r4,r17
 4002974:	dfc00217 	ldw	ra,8(sp)
 4002978:	dc400117 	ldw	r17,4(sp)
 400297c:	dc000017 	ldw	r16,0(sp)
 4002980:	dec00304 	addi	sp,sp,12
 4002984:	40036101 	jmpi	4003610 <__malloc_unlock>
 4002988:	f800283a 	ret
 400298c:	100ad27a 	srli	r5,r2,9
 4002990:	00c00104 	movi	r3,4
 4002994:	19404a36 	bltu	r3,r5,4002ac0 <_free_r+0x240>
 4002998:	100ad1ba 	srli	r5,r2,6
 400299c:	28c00e44 	addi	r3,r5,57
 40029a0:	18c7883a 	add	r3,r3,r3
 40029a4:	29400e04 	addi	r5,r5,56
 40029a8:	18c7883a 	add	r3,r3,r3
 40029ac:	18c7883a 	add	r3,r3,r3
 40029b0:	1909883a 	add	r4,r3,r4
 40029b4:	20c00017 	ldw	r3,0(r4)
 40029b8:	01c10034 	movhi	r7,1024
 40029bc:	213ffe04 	addi	r4,r4,-8
 40029c0:	39d9e804 	addi	r7,r7,26528
 40029c4:	20c04426 	beq	r4,r3,4002ad8 <_free_r+0x258>
 40029c8:	01ffff04 	movi	r7,-4
 40029cc:	19400117 	ldw	r5,4(r3)
 40029d0:	29ca703a 	and	r5,r5,r7
 40029d4:	1140022e 	bgeu	r2,r5,40029e0 <_free_r+0x160>
 40029d8:	18c00217 	ldw	r3,8(r3)
 40029dc:	20fffb1e 	bne	r4,r3,40029cc <_free_r+0x14c>
 40029e0:	19000317 	ldw	r4,12(r3)
 40029e4:	31000315 	stw	r4,12(r6)
 40029e8:	30c00215 	stw	r3,8(r6)
 40029ec:	21800215 	stw	r6,8(r4)
 40029f0:	19800315 	stw	r6,12(r3)
 40029f4:	003fde06 	br	4002970 <_free_r+0xf0>
 40029f8:	29c00217 	ldw	r7,8(r5)
 40029fc:	10c5883a 	add	r2,r2,r3
 4002a00:	00c10034 	movhi	r3,1024
 4002a04:	18d9ea04 	addi	r3,r3,26536
 4002a08:	38c03b26 	beq	r7,r3,4002af8 <_free_r+0x278>
 4002a0c:	2a000317 	ldw	r8,12(r5)
 4002a10:	11400054 	ori	r5,r2,1
 4002a14:	3087883a 	add	r3,r6,r2
 4002a18:	3a000315 	stw	r8,12(r7)
 4002a1c:	41c00215 	stw	r7,8(r8)
 4002a20:	31400115 	stw	r5,4(r6)
 4002a24:	18800015 	stw	r2,0(r3)
 4002a28:	003fbd06 	br	4002920 <_free_r+0xa0>
 4002a2c:	39c0004c 	andi	r7,r7,1
 4002a30:	10c5883a 	add	r2,r2,r3
 4002a34:	3800071e 	bne	r7,zero,4002a54 <_free_r+0x1d4>
 4002a38:	81fffe17 	ldw	r7,-8(r16)
 4002a3c:	31cdc83a 	sub	r6,r6,r7
 4002a40:	30c00317 	ldw	r3,12(r6)
 4002a44:	31400217 	ldw	r5,8(r6)
 4002a48:	11c5883a 	add	r2,r2,r7
 4002a4c:	28c00315 	stw	r3,12(r5)
 4002a50:	19400215 	stw	r5,8(r3)
 4002a54:	10c00054 	ori	r3,r2,1
 4002a58:	30c00115 	stw	r3,4(r6)
 4002a5c:	00c10034 	movhi	r3,1024
 4002a60:	18df9d04 	addi	r3,r3,32372
 4002a64:	18c00017 	ldw	r3,0(r3)
 4002a68:	21800215 	stw	r6,8(r4)
 4002a6c:	10ffc036 	bltu	r2,r3,4002970 <_free_r+0xf0>
 4002a70:	00810074 	movhi	r2,1025
 4002a74:	10a67b04 	addi	r2,r2,-26132
 4002a78:	11400017 	ldw	r5,0(r2)
 4002a7c:	8809883a 	mov	r4,r17
 4002a80:	400275c0 	call	400275c <_malloc_trim_r>
 4002a84:	003fba06 	br	4002970 <_free_r+0xf0>
 4002a88:	28c9883a 	add	r4,r5,r3
 4002a8c:	21000117 	ldw	r4,4(r4)
 4002a90:	2100004c 	andi	r4,r4,1
 4002a94:	2000391e 	bne	r4,zero,4002b7c <_free_r+0x2fc>
 4002a98:	29c00217 	ldw	r7,8(r5)
 4002a9c:	29000317 	ldw	r4,12(r5)
 4002aa0:	1885883a 	add	r2,r3,r2
 4002aa4:	10c00054 	ori	r3,r2,1
 4002aa8:	39000315 	stw	r4,12(r7)
 4002aac:	21c00215 	stw	r7,8(r4)
 4002ab0:	30c00115 	stw	r3,4(r6)
 4002ab4:	308d883a 	add	r6,r6,r2
 4002ab8:	30800015 	stw	r2,0(r6)
 4002abc:	003fac06 	br	4002970 <_free_r+0xf0>
 4002ac0:	00c00504 	movi	r3,20
 4002ac4:	19401536 	bltu	r3,r5,4002b1c <_free_r+0x29c>
 4002ac8:	28c01704 	addi	r3,r5,92
 4002acc:	18c7883a 	add	r3,r3,r3
 4002ad0:	294016c4 	addi	r5,r5,91
 4002ad4:	003fb406 	br	40029a8 <_free_r+0x128>
 4002ad8:	280bd0ba 	srai	r5,r5,2
 4002adc:	00c00044 	movi	r3,1
 4002ae0:	38800117 	ldw	r2,4(r7)
 4002ae4:	194a983a 	sll	r5,r3,r5
 4002ae8:	2007883a 	mov	r3,r4
 4002aec:	2884b03a 	or	r2,r5,r2
 4002af0:	38800115 	stw	r2,4(r7)
 4002af4:	003fbb06 	br	40029e4 <_free_r+0x164>
 4002af8:	21800515 	stw	r6,20(r4)
 4002afc:	21800415 	stw	r6,16(r4)
 4002b00:	10c00054 	ori	r3,r2,1
 4002b04:	31c00315 	stw	r7,12(r6)
 4002b08:	31c00215 	stw	r7,8(r6)
 4002b0c:	30c00115 	stw	r3,4(r6)
 4002b10:	308d883a 	add	r6,r6,r2
 4002b14:	30800015 	stw	r2,0(r6)
 4002b18:	003f9506 	br	4002970 <_free_r+0xf0>
 4002b1c:	00c01504 	movi	r3,84
 4002b20:	19400536 	bltu	r3,r5,4002b38 <_free_r+0x2b8>
 4002b24:	100ad33a 	srli	r5,r2,12
 4002b28:	28c01bc4 	addi	r3,r5,111
 4002b2c:	18c7883a 	add	r3,r3,r3
 4002b30:	29401b84 	addi	r5,r5,110
 4002b34:	003f9c06 	br	40029a8 <_free_r+0x128>
 4002b38:	00c05504 	movi	r3,340
 4002b3c:	19400536 	bltu	r3,r5,4002b54 <_free_r+0x2d4>
 4002b40:	100ad3fa 	srli	r5,r2,15
 4002b44:	28c01e04 	addi	r3,r5,120
 4002b48:	18c7883a 	add	r3,r3,r3
 4002b4c:	29401dc4 	addi	r5,r5,119
 4002b50:	003f9506 	br	40029a8 <_free_r+0x128>
 4002b54:	00c15504 	movi	r3,1364
 4002b58:	19400536 	bltu	r3,r5,4002b70 <_free_r+0x2f0>
 4002b5c:	100ad4ba 	srli	r5,r2,18
 4002b60:	28c01f44 	addi	r3,r5,125
 4002b64:	18c7883a 	add	r3,r3,r3
 4002b68:	29401f04 	addi	r5,r5,124
 4002b6c:	003f8e06 	br	40029a8 <_free_r+0x128>
 4002b70:	00c03f84 	movi	r3,254
 4002b74:	01401f84 	movi	r5,126
 4002b78:	003f8b06 	br	40029a8 <_free_r+0x128>
 4002b7c:	10c00054 	ori	r3,r2,1
 4002b80:	30c00115 	stw	r3,4(r6)
 4002b84:	308d883a 	add	r6,r6,r2
 4002b88:	30800015 	stw	r2,0(r6)
 4002b8c:	003f7806 	br	4002970 <_free_r+0xf0>

04002b90 <_lseek_r>:
 4002b90:	defffd04 	addi	sp,sp,-12
 4002b94:	2805883a 	mov	r2,r5
 4002b98:	dc000015 	stw	r16,0(sp)
 4002b9c:	04010074 	movhi	r16,1025
 4002ba0:	dc400115 	stw	r17,4(sp)
 4002ba4:	300b883a 	mov	r5,r6
 4002ba8:	84267c04 	addi	r16,r16,-26128
 4002bac:	2023883a 	mov	r17,r4
 4002bb0:	380d883a 	mov	r6,r7
 4002bb4:	1009883a 	mov	r4,r2
 4002bb8:	dfc00215 	stw	ra,8(sp)
 4002bbc:	80000015 	stw	zero,0(r16)
 4002bc0:	400349c0 	call	400349c <lseek>
 4002bc4:	00ffffc4 	movi	r3,-1
 4002bc8:	10c00526 	beq	r2,r3,4002be0 <_lseek_r+0x50>
 4002bcc:	dfc00217 	ldw	ra,8(sp)
 4002bd0:	dc400117 	ldw	r17,4(sp)
 4002bd4:	dc000017 	ldw	r16,0(sp)
 4002bd8:	dec00304 	addi	sp,sp,12
 4002bdc:	f800283a 	ret
 4002be0:	80c00017 	ldw	r3,0(r16)
 4002be4:	183ff926 	beq	r3,zero,4002bcc <_lseek_r+0x3c>
 4002be8:	88c00015 	stw	r3,0(r17)
 4002bec:	003ff706 	br	4002bcc <_lseek_r+0x3c>

04002bf0 <__smakebuf_r>:
 4002bf0:	2880030b 	ldhu	r2,12(r5)
 4002bf4:	10c0008c 	andi	r3,r2,2
 4002bf8:	1800411e 	bne	r3,zero,4002d00 <__smakebuf_r+0x110>
 4002bfc:	deffec04 	addi	sp,sp,-80
 4002c00:	dc000f15 	stw	r16,60(sp)
 4002c04:	2821883a 	mov	r16,r5
 4002c08:	2940038f 	ldh	r5,14(r5)
 4002c0c:	dc401015 	stw	r17,64(sp)
 4002c10:	dfc01315 	stw	ra,76(sp)
 4002c14:	dcc01215 	stw	r19,72(sp)
 4002c18:	dc801115 	stw	r18,68(sp)
 4002c1c:	2023883a 	mov	r17,r4
 4002c20:	28001c16 	blt	r5,zero,4002c94 <__smakebuf_r+0xa4>
 4002c24:	d80d883a 	mov	r6,sp
 4002c28:	4002e0c0 	call	4002e0c <_fstat_r>
 4002c2c:	10001816 	blt	r2,zero,4002c90 <__smakebuf_r+0xa0>
 4002c30:	d8800117 	ldw	r2,4(sp)
 4002c34:	00e00014 	movui	r3,32768
 4002c38:	10bc000c 	andi	r2,r2,61440
 4002c3c:	14c80020 	cmpeqi	r19,r2,8192
 4002c40:	10c03726 	beq	r2,r3,4002d20 <__smakebuf_r+0x130>
 4002c44:	80c0030b 	ldhu	r3,12(r16)
 4002c48:	18c20014 	ori	r3,r3,2048
 4002c4c:	80c0030d 	sth	r3,12(r16)
 4002c50:	00c80004 	movi	r3,8192
 4002c54:	10c0521e 	bne	r2,r3,4002da0 <__smakebuf_r+0x1b0>
 4002c58:	8140038f 	ldh	r5,14(r16)
 4002c5c:	8809883a 	mov	r4,r17
 4002c60:	4002e680 	call	4002e68 <_isatty_r>
 4002c64:	10004c26 	beq	r2,zero,4002d98 <__smakebuf_r+0x1a8>
 4002c68:	8080030b 	ldhu	r2,12(r16)
 4002c6c:	80c010c4 	addi	r3,r16,67
 4002c70:	80c00015 	stw	r3,0(r16)
 4002c74:	10800054 	ori	r2,r2,1
 4002c78:	8080030d 	sth	r2,12(r16)
 4002c7c:	00800044 	movi	r2,1
 4002c80:	80c00415 	stw	r3,16(r16)
 4002c84:	80800515 	stw	r2,20(r16)
 4002c88:	04810004 	movi	r18,1024
 4002c8c:	00000706 	br	4002cac <__smakebuf_r+0xbc>
 4002c90:	8080030b 	ldhu	r2,12(r16)
 4002c94:	10c0200c 	andi	r3,r2,128
 4002c98:	18001f1e 	bne	r3,zero,4002d18 <__smakebuf_r+0x128>
 4002c9c:	04810004 	movi	r18,1024
 4002ca0:	10820014 	ori	r2,r2,2048
 4002ca4:	8080030d 	sth	r2,12(r16)
 4002ca8:	0027883a 	mov	r19,zero
 4002cac:	900b883a 	mov	r5,r18
 4002cb0:	8809883a 	mov	r4,r17
 4002cb4:	4000df80 	call	4000df8 <_malloc_r>
 4002cb8:	10002c26 	beq	r2,zero,4002d6c <__smakebuf_r+0x17c>
 4002cbc:	80c0030b 	ldhu	r3,12(r16)
 4002cc0:	01010034 	movhi	r4,1024
 4002cc4:	21010704 	addi	r4,r4,1052
 4002cc8:	89000f15 	stw	r4,60(r17)
 4002ccc:	18c02014 	ori	r3,r3,128
 4002cd0:	80c0030d 	sth	r3,12(r16)
 4002cd4:	80800015 	stw	r2,0(r16)
 4002cd8:	80800415 	stw	r2,16(r16)
 4002cdc:	84800515 	stw	r18,20(r16)
 4002ce0:	98001a1e 	bne	r19,zero,4002d4c <__smakebuf_r+0x15c>
 4002ce4:	dfc01317 	ldw	ra,76(sp)
 4002ce8:	dcc01217 	ldw	r19,72(sp)
 4002cec:	dc801117 	ldw	r18,68(sp)
 4002cf0:	dc401017 	ldw	r17,64(sp)
 4002cf4:	dc000f17 	ldw	r16,60(sp)
 4002cf8:	dec01404 	addi	sp,sp,80
 4002cfc:	f800283a 	ret
 4002d00:	288010c4 	addi	r2,r5,67
 4002d04:	28800015 	stw	r2,0(r5)
 4002d08:	28800415 	stw	r2,16(r5)
 4002d0c:	00800044 	movi	r2,1
 4002d10:	28800515 	stw	r2,20(r5)
 4002d14:	f800283a 	ret
 4002d18:	04801004 	movi	r18,64
 4002d1c:	003fe006 	br	4002ca0 <__smakebuf_r+0xb0>
 4002d20:	81000a17 	ldw	r4,40(r16)
 4002d24:	00c10034 	movhi	r3,1024
 4002d28:	18c85104 	addi	r3,r3,8516
 4002d2c:	20ffc51e 	bne	r4,r3,4002c44 <__smakebuf_r+0x54>
 4002d30:	8080030b 	ldhu	r2,12(r16)
 4002d34:	04810004 	movi	r18,1024
 4002d38:	84801315 	stw	r18,76(r16)
 4002d3c:	1484b03a 	or	r2,r2,r18
 4002d40:	8080030d 	sth	r2,12(r16)
 4002d44:	0027883a 	mov	r19,zero
 4002d48:	003fd806 	br	4002cac <__smakebuf_r+0xbc>
 4002d4c:	8140038f 	ldh	r5,14(r16)
 4002d50:	8809883a 	mov	r4,r17
 4002d54:	4002e680 	call	4002e68 <_isatty_r>
 4002d58:	103fe226 	beq	r2,zero,4002ce4 <__smakebuf_r+0xf4>
 4002d5c:	8080030b 	ldhu	r2,12(r16)
 4002d60:	10800054 	ori	r2,r2,1
 4002d64:	8080030d 	sth	r2,12(r16)
 4002d68:	003fde06 	br	4002ce4 <__smakebuf_r+0xf4>
 4002d6c:	8080030b 	ldhu	r2,12(r16)
 4002d70:	10c0800c 	andi	r3,r2,512
 4002d74:	183fdb1e 	bne	r3,zero,4002ce4 <__smakebuf_r+0xf4>
 4002d78:	10800094 	ori	r2,r2,2
 4002d7c:	80c010c4 	addi	r3,r16,67
 4002d80:	8080030d 	sth	r2,12(r16)
 4002d84:	00800044 	movi	r2,1
 4002d88:	80c00015 	stw	r3,0(r16)
 4002d8c:	80c00415 	stw	r3,16(r16)
 4002d90:	80800515 	stw	r2,20(r16)
 4002d94:	003fd306 	br	4002ce4 <__smakebuf_r+0xf4>
 4002d98:	04810004 	movi	r18,1024
 4002d9c:	003fc306 	br	4002cac <__smakebuf_r+0xbc>
 4002da0:	0027883a 	mov	r19,zero
 4002da4:	04810004 	movi	r18,1024
 4002da8:	003fc006 	br	4002cac <__smakebuf_r+0xbc>

04002dac <_read_r>:
 4002dac:	defffd04 	addi	sp,sp,-12
 4002db0:	2805883a 	mov	r2,r5
 4002db4:	dc000015 	stw	r16,0(sp)
 4002db8:	04010074 	movhi	r16,1025
 4002dbc:	dc400115 	stw	r17,4(sp)
 4002dc0:	300b883a 	mov	r5,r6
 4002dc4:	84267c04 	addi	r16,r16,-26128
 4002dc8:	2023883a 	mov	r17,r4
 4002dcc:	380d883a 	mov	r6,r7
 4002dd0:	1009883a 	mov	r4,r2
 4002dd4:	dfc00215 	stw	ra,8(sp)
 4002dd8:	80000015 	stw	zero,0(r16)
 4002ddc:	40036700 	call	4003670 <read>
 4002de0:	00ffffc4 	movi	r3,-1
 4002de4:	10c00526 	beq	r2,r3,4002dfc <_read_r+0x50>
 4002de8:	dfc00217 	ldw	ra,8(sp)
 4002dec:	dc400117 	ldw	r17,4(sp)
 4002df0:	dc000017 	ldw	r16,0(sp)
 4002df4:	dec00304 	addi	sp,sp,12
 4002df8:	f800283a 	ret
 4002dfc:	80c00017 	ldw	r3,0(r16)
 4002e00:	183ff926 	beq	r3,zero,4002de8 <_read_r+0x3c>
 4002e04:	88c00015 	stw	r3,0(r17)
 4002e08:	003ff706 	br	4002de8 <_read_r+0x3c>

04002e0c <_fstat_r>:
 4002e0c:	defffd04 	addi	sp,sp,-12
 4002e10:	2805883a 	mov	r2,r5
 4002e14:	dc000015 	stw	r16,0(sp)
 4002e18:	04010074 	movhi	r16,1025
 4002e1c:	dc400115 	stw	r17,4(sp)
 4002e20:	84267c04 	addi	r16,r16,-26128
 4002e24:	2023883a 	mov	r17,r4
 4002e28:	300b883a 	mov	r5,r6
 4002e2c:	1009883a 	mov	r4,r2
 4002e30:	dfc00215 	stw	ra,8(sp)
 4002e34:	80000015 	stw	zero,0(r16)
 4002e38:	40031e40 	call	40031e4 <fstat>
 4002e3c:	00ffffc4 	movi	r3,-1
 4002e40:	10c00526 	beq	r2,r3,4002e58 <_fstat_r+0x4c>
 4002e44:	dfc00217 	ldw	ra,8(sp)
 4002e48:	dc400117 	ldw	r17,4(sp)
 4002e4c:	dc000017 	ldw	r16,0(sp)
 4002e50:	dec00304 	addi	sp,sp,12
 4002e54:	f800283a 	ret
 4002e58:	80c00017 	ldw	r3,0(r16)
 4002e5c:	183ff926 	beq	r3,zero,4002e44 <_fstat_r+0x38>
 4002e60:	88c00015 	stw	r3,0(r17)
 4002e64:	003ff706 	br	4002e44 <_fstat_r+0x38>

04002e68 <_isatty_r>:
 4002e68:	defffd04 	addi	sp,sp,-12
 4002e6c:	dc000015 	stw	r16,0(sp)
 4002e70:	04010074 	movhi	r16,1025
 4002e74:	dc400115 	stw	r17,4(sp)
 4002e78:	84267c04 	addi	r16,r16,-26128
 4002e7c:	2023883a 	mov	r17,r4
 4002e80:	2809883a 	mov	r4,r5
 4002e84:	dfc00215 	stw	ra,8(sp)
 4002e88:	80000015 	stw	zero,0(r16)
 4002e8c:	40032d00 	call	40032d0 <isatty>
 4002e90:	00ffffc4 	movi	r3,-1
 4002e94:	10c00526 	beq	r2,r3,4002eac <_isatty_r+0x44>
 4002e98:	dfc00217 	ldw	ra,8(sp)
 4002e9c:	dc400117 	ldw	r17,4(sp)
 4002ea0:	dc000017 	ldw	r16,0(sp)
 4002ea4:	dec00304 	addi	sp,sp,12
 4002ea8:	f800283a 	ret
 4002eac:	80c00017 	ldw	r3,0(r16)
 4002eb0:	183ff926 	beq	r3,zero,4002e98 <_isatty_r+0x30>
 4002eb4:	88c00015 	stw	r3,0(r17)
 4002eb8:	003ff706 	br	4002e98 <_isatty_r+0x30>

04002ebc <__divsi3>:
 4002ebc:	20001b16 	blt	r4,zero,4002f2c <__divsi3+0x70>
 4002ec0:	000f883a 	mov	r7,zero
 4002ec4:	28001616 	blt	r5,zero,4002f20 <__divsi3+0x64>
 4002ec8:	200d883a 	mov	r6,r4
 4002ecc:	29001a2e 	bgeu	r5,r4,4002f38 <__divsi3+0x7c>
 4002ed0:	00800804 	movi	r2,32
 4002ed4:	00c00044 	movi	r3,1
 4002ed8:	00000106 	br	4002ee0 <__divsi3+0x24>
 4002edc:	10000d26 	beq	r2,zero,4002f14 <__divsi3+0x58>
 4002ee0:	294b883a 	add	r5,r5,r5
 4002ee4:	10bfffc4 	addi	r2,r2,-1
 4002ee8:	18c7883a 	add	r3,r3,r3
 4002eec:	293ffb36 	bltu	r5,r4,4002edc <__divsi3+0x20>
 4002ef0:	0005883a 	mov	r2,zero
 4002ef4:	18000726 	beq	r3,zero,4002f14 <__divsi3+0x58>
 4002ef8:	0005883a 	mov	r2,zero
 4002efc:	31400236 	bltu	r6,r5,4002f08 <__divsi3+0x4c>
 4002f00:	314dc83a 	sub	r6,r6,r5
 4002f04:	10c4b03a 	or	r2,r2,r3
 4002f08:	1806d07a 	srli	r3,r3,1
 4002f0c:	280ad07a 	srli	r5,r5,1
 4002f10:	183ffa1e 	bne	r3,zero,4002efc <__divsi3+0x40>
 4002f14:	38000126 	beq	r7,zero,4002f1c <__divsi3+0x60>
 4002f18:	0085c83a 	sub	r2,zero,r2
 4002f1c:	f800283a 	ret
 4002f20:	014bc83a 	sub	r5,zero,r5
 4002f24:	39c0005c 	xori	r7,r7,1
 4002f28:	003fe706 	br	4002ec8 <__divsi3+0xc>
 4002f2c:	0109c83a 	sub	r4,zero,r4
 4002f30:	01c00044 	movi	r7,1
 4002f34:	003fe306 	br	4002ec4 <__divsi3+0x8>
 4002f38:	00c00044 	movi	r3,1
 4002f3c:	003fee06 	br	4002ef8 <__divsi3+0x3c>

04002f40 <__modsi3>:
 4002f40:	20001716 	blt	r4,zero,4002fa0 <__modsi3+0x60>
 4002f44:	000f883a 	mov	r7,zero
 4002f48:	2005883a 	mov	r2,r4
 4002f4c:	28001216 	blt	r5,zero,4002f98 <__modsi3+0x58>
 4002f50:	2900162e 	bgeu	r5,r4,4002fac <__modsi3+0x6c>
 4002f54:	01800804 	movi	r6,32
 4002f58:	00c00044 	movi	r3,1
 4002f5c:	00000106 	br	4002f64 <__modsi3+0x24>
 4002f60:	30000a26 	beq	r6,zero,4002f8c <__modsi3+0x4c>
 4002f64:	294b883a 	add	r5,r5,r5
 4002f68:	31bfffc4 	addi	r6,r6,-1
 4002f6c:	18c7883a 	add	r3,r3,r3
 4002f70:	293ffb36 	bltu	r5,r4,4002f60 <__modsi3+0x20>
 4002f74:	18000526 	beq	r3,zero,4002f8c <__modsi3+0x4c>
 4002f78:	1806d07a 	srli	r3,r3,1
 4002f7c:	11400136 	bltu	r2,r5,4002f84 <__modsi3+0x44>
 4002f80:	1145c83a 	sub	r2,r2,r5
 4002f84:	280ad07a 	srli	r5,r5,1
 4002f88:	183ffb1e 	bne	r3,zero,4002f78 <__modsi3+0x38>
 4002f8c:	38000126 	beq	r7,zero,4002f94 <__modsi3+0x54>
 4002f90:	0085c83a 	sub	r2,zero,r2
 4002f94:	f800283a 	ret
 4002f98:	014bc83a 	sub	r5,zero,r5
 4002f9c:	003fec06 	br	4002f50 <__modsi3+0x10>
 4002fa0:	0109c83a 	sub	r4,zero,r4
 4002fa4:	01c00044 	movi	r7,1
 4002fa8:	003fe706 	br	4002f48 <__modsi3+0x8>
 4002fac:	00c00044 	movi	r3,1
 4002fb0:	003ff106 	br	4002f78 <__modsi3+0x38>

04002fb4 <__udivsi3>:
 4002fb4:	200d883a 	mov	r6,r4
 4002fb8:	2900152e 	bgeu	r5,r4,4003010 <__udivsi3+0x5c>
 4002fbc:	28001416 	blt	r5,zero,4003010 <__udivsi3+0x5c>
 4002fc0:	00800804 	movi	r2,32
 4002fc4:	00c00044 	movi	r3,1
 4002fc8:	00000206 	br	4002fd4 <__udivsi3+0x20>
 4002fcc:	10000e26 	beq	r2,zero,4003008 <__udivsi3+0x54>
 4002fd0:	28000516 	blt	r5,zero,4002fe8 <__udivsi3+0x34>
 4002fd4:	294b883a 	add	r5,r5,r5
 4002fd8:	10bfffc4 	addi	r2,r2,-1
 4002fdc:	18c7883a 	add	r3,r3,r3
 4002fe0:	293ffa36 	bltu	r5,r4,4002fcc <__udivsi3+0x18>
 4002fe4:	18000826 	beq	r3,zero,4003008 <__udivsi3+0x54>
 4002fe8:	0005883a 	mov	r2,zero
 4002fec:	31400236 	bltu	r6,r5,4002ff8 <__udivsi3+0x44>
 4002ff0:	314dc83a 	sub	r6,r6,r5
 4002ff4:	10c4b03a 	or	r2,r2,r3
 4002ff8:	1806d07a 	srli	r3,r3,1
 4002ffc:	280ad07a 	srli	r5,r5,1
 4003000:	183ffa1e 	bne	r3,zero,4002fec <__udivsi3+0x38>
 4003004:	f800283a 	ret
 4003008:	0005883a 	mov	r2,zero
 400300c:	f800283a 	ret
 4003010:	00c00044 	movi	r3,1
 4003014:	003ff406 	br	4002fe8 <__udivsi3+0x34>

04003018 <__umodsi3>:
 4003018:	2005883a 	mov	r2,r4
 400301c:	2900122e 	bgeu	r5,r4,4003068 <__umodsi3+0x50>
 4003020:	28001116 	blt	r5,zero,4003068 <__umodsi3+0x50>
 4003024:	01800804 	movi	r6,32
 4003028:	00c00044 	movi	r3,1
 400302c:	00000206 	br	4003038 <__umodsi3+0x20>
 4003030:	30000c26 	beq	r6,zero,4003064 <__umodsi3+0x4c>
 4003034:	28000516 	blt	r5,zero,400304c <__umodsi3+0x34>
 4003038:	294b883a 	add	r5,r5,r5
 400303c:	31bfffc4 	addi	r6,r6,-1
 4003040:	18c7883a 	add	r3,r3,r3
 4003044:	293ffa36 	bltu	r5,r4,4003030 <__umodsi3+0x18>
 4003048:	18000626 	beq	r3,zero,4003064 <__umodsi3+0x4c>
 400304c:	1806d07a 	srli	r3,r3,1
 4003050:	11400136 	bltu	r2,r5,4003058 <__umodsi3+0x40>
 4003054:	1145c83a 	sub	r2,r2,r5
 4003058:	280ad07a 	srli	r5,r5,1
 400305c:	183ffb1e 	bne	r3,zero,400304c <__umodsi3+0x34>
 4003060:	f800283a 	ret
 4003064:	f800283a 	ret
 4003068:	00c00044 	movi	r3,1
 400306c:	003ff706 	br	400304c <__umodsi3+0x34>

04003070 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003070:	defffe04 	addi	sp,sp,-8
 4003074:	dfc00115 	stw	ra,4(sp)
 4003078:	df000015 	stw	fp,0(sp)
 400307c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003080:	d0a00917 	ldw	r2,-32732(gp)
 4003084:	10000326 	beq	r2,zero,4003094 <alt_get_errno+0x24>
 4003088:	d0a00917 	ldw	r2,-32732(gp)
 400308c:	103ee83a 	callr	r2
 4003090:	00000106 	br	4003098 <alt_get_errno+0x28>
 4003094:	d0a6e204 	addi	r2,gp,-25720
}
 4003098:	e037883a 	mov	sp,fp
 400309c:	dfc00117 	ldw	ra,4(sp)
 40030a0:	df000017 	ldw	fp,0(sp)
 40030a4:	dec00204 	addi	sp,sp,8
 40030a8:	f800283a 	ret

040030ac <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 40030ac:	defffb04 	addi	sp,sp,-20
 40030b0:	dfc00415 	stw	ra,16(sp)
 40030b4:	df000315 	stw	fp,12(sp)
 40030b8:	df000304 	addi	fp,sp,12
 40030bc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 40030c0:	e0bfff17 	ldw	r2,-4(fp)
 40030c4:	10000616 	blt	r2,zero,40030e0 <close+0x34>
 40030c8:	e0bfff17 	ldw	r2,-4(fp)
 40030cc:	10c00324 	muli	r3,r2,12
 40030d0:	00810034 	movhi	r2,1024
 40030d4:	109af404 	addi	r2,r2,27600
 40030d8:	1885883a 	add	r2,r3,r2
 40030dc:	00000106 	br	40030e4 <close+0x38>
 40030e0:	0005883a 	mov	r2,zero
 40030e4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 40030e8:	e0bffd17 	ldw	r2,-12(fp)
 40030ec:	10001926 	beq	r2,zero,4003154 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 40030f0:	e0bffd17 	ldw	r2,-12(fp)
 40030f4:	10800017 	ldw	r2,0(r2)
 40030f8:	10800417 	ldw	r2,16(r2)
 40030fc:	10000626 	beq	r2,zero,4003118 <close+0x6c>
 4003100:	e0bffd17 	ldw	r2,-12(fp)
 4003104:	10800017 	ldw	r2,0(r2)
 4003108:	10800417 	ldw	r2,16(r2)
 400310c:	e13ffd17 	ldw	r4,-12(fp)
 4003110:	103ee83a 	callr	r2
 4003114:	00000106 	br	400311c <close+0x70>
 4003118:	0005883a 	mov	r2,zero
 400311c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4003120:	e13fff17 	ldw	r4,-4(fp)
 4003124:	400376c0 	call	400376c <alt_release_fd>
    if (rval < 0)
 4003128:	e0bffe17 	ldw	r2,-8(fp)
 400312c:	1000070e 	bge	r2,zero,400314c <close+0xa0>
    {
      ALT_ERRNO = -rval;
 4003130:	40030700 	call	4003070 <alt_get_errno>
 4003134:	1007883a 	mov	r3,r2
 4003138:	e0bffe17 	ldw	r2,-8(fp)
 400313c:	0085c83a 	sub	r2,zero,r2
 4003140:	18800015 	stw	r2,0(r3)
      return -1;
 4003144:	00bfffc4 	movi	r2,-1
 4003148:	00000706 	br	4003168 <close+0xbc>
    }
    return 0;
 400314c:	0005883a 	mov	r2,zero
 4003150:	00000506 	br	4003168 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4003154:	40030700 	call	4003070 <alt_get_errno>
 4003158:	1007883a 	mov	r3,r2
 400315c:	00801444 	movi	r2,81
 4003160:	18800015 	stw	r2,0(r3)
    return -1;
 4003164:	00bfffc4 	movi	r2,-1
  }
}
 4003168:	e037883a 	mov	sp,fp
 400316c:	dfc00117 	ldw	ra,4(sp)
 4003170:	df000017 	ldw	fp,0(sp)
 4003174:	dec00204 	addi	sp,sp,8
 4003178:	f800283a 	ret

0400317c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400317c:	defffc04 	addi	sp,sp,-16
 4003180:	df000315 	stw	fp,12(sp)
 4003184:	df000304 	addi	fp,sp,12
 4003188:	e13ffd15 	stw	r4,-12(fp)
 400318c:	e17ffe15 	stw	r5,-8(fp)
 4003190:	e1bfff15 	stw	r6,-4(fp)
  return len;
 4003194:	e0bfff17 	ldw	r2,-4(fp)
}
 4003198:	e037883a 	mov	sp,fp
 400319c:	df000017 	ldw	fp,0(sp)
 40031a0:	dec00104 	addi	sp,sp,4
 40031a4:	f800283a 	ret

040031a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40031a8:	defffe04 	addi	sp,sp,-8
 40031ac:	dfc00115 	stw	ra,4(sp)
 40031b0:	df000015 	stw	fp,0(sp)
 40031b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40031b8:	d0a00917 	ldw	r2,-32732(gp)
 40031bc:	10000326 	beq	r2,zero,40031cc <alt_get_errno+0x24>
 40031c0:	d0a00917 	ldw	r2,-32732(gp)
 40031c4:	103ee83a 	callr	r2
 40031c8:	00000106 	br	40031d0 <alt_get_errno+0x28>
 40031cc:	d0a6e204 	addi	r2,gp,-25720
}
 40031d0:	e037883a 	mov	sp,fp
 40031d4:	dfc00117 	ldw	ra,4(sp)
 40031d8:	df000017 	ldw	fp,0(sp)
 40031dc:	dec00204 	addi	sp,sp,8
 40031e0:	f800283a 	ret

040031e4 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 40031e4:	defffb04 	addi	sp,sp,-20
 40031e8:	dfc00415 	stw	ra,16(sp)
 40031ec:	df000315 	stw	fp,12(sp)
 40031f0:	df000304 	addi	fp,sp,12
 40031f4:	e13ffe15 	stw	r4,-8(fp)
 40031f8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40031fc:	e0bffe17 	ldw	r2,-8(fp)
 4003200:	10000616 	blt	r2,zero,400321c <fstat+0x38>
 4003204:	e0bffe17 	ldw	r2,-8(fp)
 4003208:	10c00324 	muli	r3,r2,12
 400320c:	00810034 	movhi	r2,1024
 4003210:	109af404 	addi	r2,r2,27600
 4003214:	1885883a 	add	r2,r3,r2
 4003218:	00000106 	br	4003220 <fstat+0x3c>
 400321c:	0005883a 	mov	r2,zero
 4003220:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 4003224:	e0bffd17 	ldw	r2,-12(fp)
 4003228:	10001026 	beq	r2,zero,400326c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400322c:	e0bffd17 	ldw	r2,-12(fp)
 4003230:	10800017 	ldw	r2,0(r2)
 4003234:	10800817 	ldw	r2,32(r2)
 4003238:	10000726 	beq	r2,zero,4003258 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
 400323c:	e0bffd17 	ldw	r2,-12(fp)
 4003240:	10800017 	ldw	r2,0(r2)
 4003244:	10800817 	ldw	r2,32(r2)
 4003248:	e17fff17 	ldw	r5,-4(fp)
 400324c:	e13ffd17 	ldw	r4,-12(fp)
 4003250:	103ee83a 	callr	r2
 4003254:	00000a06 	br	4003280 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4003258:	e0bfff17 	ldw	r2,-4(fp)
 400325c:	00c80004 	movi	r3,8192
 4003260:	10c00115 	stw	r3,4(r2)
      return 0;
 4003264:	0005883a 	mov	r2,zero
 4003268:	00000506 	br	4003280 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400326c:	40031a80 	call	40031a8 <alt_get_errno>
 4003270:	1007883a 	mov	r3,r2
 4003274:	00801444 	movi	r2,81
 4003278:	18800015 	stw	r2,0(r3)
    return -1;
 400327c:	00bfffc4 	movi	r2,-1
  }
}
 4003280:	e037883a 	mov	sp,fp
 4003284:	dfc00117 	ldw	ra,4(sp)
 4003288:	df000017 	ldw	fp,0(sp)
 400328c:	dec00204 	addi	sp,sp,8
 4003290:	f800283a 	ret

04003294 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003294:	defffe04 	addi	sp,sp,-8
 4003298:	dfc00115 	stw	ra,4(sp)
 400329c:	df000015 	stw	fp,0(sp)
 40032a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40032a4:	d0a00917 	ldw	r2,-32732(gp)
 40032a8:	10000326 	beq	r2,zero,40032b8 <alt_get_errno+0x24>
 40032ac:	d0a00917 	ldw	r2,-32732(gp)
 40032b0:	103ee83a 	callr	r2
 40032b4:	00000106 	br	40032bc <alt_get_errno+0x28>
 40032b8:	d0a6e204 	addi	r2,gp,-25720
}
 40032bc:	e037883a 	mov	sp,fp
 40032c0:	dfc00117 	ldw	ra,4(sp)
 40032c4:	df000017 	ldw	fp,0(sp)
 40032c8:	dec00204 	addi	sp,sp,8
 40032cc:	f800283a 	ret

040032d0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 40032d0:	deffed04 	addi	sp,sp,-76
 40032d4:	dfc01215 	stw	ra,72(sp)
 40032d8:	df001115 	stw	fp,68(sp)
 40032dc:	df001104 	addi	fp,sp,68
 40032e0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40032e4:	e0bfff17 	ldw	r2,-4(fp)
 40032e8:	10000616 	blt	r2,zero,4003304 <isatty+0x34>
 40032ec:	e0bfff17 	ldw	r2,-4(fp)
 40032f0:	10c00324 	muli	r3,r2,12
 40032f4:	00810034 	movhi	r2,1024
 40032f8:	109af404 	addi	r2,r2,27600
 40032fc:	1885883a 	add	r2,r3,r2
 4003300:	00000106 	br	4003308 <isatty+0x38>
 4003304:	0005883a 	mov	r2,zero
 4003308:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 400330c:	e0bfef17 	ldw	r2,-68(fp)
 4003310:	10000e26 	beq	r2,zero,400334c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4003314:	e0bfef17 	ldw	r2,-68(fp)
 4003318:	10800017 	ldw	r2,0(r2)
 400331c:	10800817 	ldw	r2,32(r2)
 4003320:	1000021e 	bne	r2,zero,400332c <isatty+0x5c>
    {
      return 1;
 4003324:	00800044 	movi	r2,1
 4003328:	00000d06 	br	4003360 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400332c:	e0bff004 	addi	r2,fp,-64
 4003330:	100b883a 	mov	r5,r2
 4003334:	e13fff17 	ldw	r4,-4(fp)
 4003338:	40031e40 	call	40031e4 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400333c:	e0bff117 	ldw	r2,-60(fp)
 4003340:	10880020 	cmpeqi	r2,r2,8192
 4003344:	10803fcc 	andi	r2,r2,255
 4003348:	00000506 	br	4003360 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400334c:	40032940 	call	4003294 <alt_get_errno>
 4003350:	1007883a 	mov	r3,r2
 4003354:	00801444 	movi	r2,81
 4003358:	18800015 	stw	r2,0(r3)
    return 0;
 400335c:	0005883a 	mov	r2,zero
  }
}
 4003360:	e037883a 	mov	sp,fp
 4003364:	dfc00117 	ldw	ra,4(sp)
 4003368:	df000017 	ldw	fp,0(sp)
 400336c:	dec00204 	addi	sp,sp,8
 4003370:	f800283a 	ret

04003374 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 4003374:	defffc04 	addi	sp,sp,-16
 4003378:	df000315 	stw	fp,12(sp)
 400337c:	df000304 	addi	fp,sp,12
 4003380:	e13ffd15 	stw	r4,-12(fp)
 4003384:	e17ffe15 	stw	r5,-8(fp)
 4003388:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 400338c:	e0fffe17 	ldw	r3,-8(fp)
 4003390:	e0bffd17 	ldw	r2,-12(fp)
 4003394:	18800c26 	beq	r3,r2,40033c8 <alt_load_section+0x54>
  {
    while( to != end )
 4003398:	00000806 	br	40033bc <alt_load_section+0x48>
    {
      *to++ = *from++;
 400339c:	e0bffe17 	ldw	r2,-8(fp)
 40033a0:	10c00104 	addi	r3,r2,4
 40033a4:	e0fffe15 	stw	r3,-8(fp)
 40033a8:	e0fffd17 	ldw	r3,-12(fp)
 40033ac:	19000104 	addi	r4,r3,4
 40033b0:	e13ffd15 	stw	r4,-12(fp)
 40033b4:	18c00017 	ldw	r3,0(r3)
 40033b8:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 40033bc:	e0fffe17 	ldw	r3,-8(fp)
 40033c0:	e0bfff17 	ldw	r2,-4(fp)
 40033c4:	18bff51e 	bne	r3,r2,400339c <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 40033c8:	0001883a 	nop
 40033cc:	e037883a 	mov	sp,fp
 40033d0:	df000017 	ldw	fp,0(sp)
 40033d4:	dec00104 	addi	sp,sp,4
 40033d8:	f800283a 	ret

040033dc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 40033dc:	defffe04 	addi	sp,sp,-8
 40033e0:	dfc00115 	stw	ra,4(sp)
 40033e4:	df000015 	stw	fp,0(sp)
 40033e8:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 40033ec:	01810034 	movhi	r6,1024
 40033f0:	319fac04 	addi	r6,r6,32432
 40033f4:	01410034 	movhi	r5,1024
 40033f8:	2958df04 	addi	r5,r5,25468
 40033fc:	01010034 	movhi	r4,1024
 4003400:	211fac04 	addi	r4,r4,32432
 4003404:	40033740 	call	4003374 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 4003408:	018200b4 	movhi	r6,2050
 400340c:	31809204 	addi	r6,r6,584
 4003410:	014200b4 	movhi	r5,2050
 4003414:	29400804 	addi	r5,r5,32
 4003418:	01010034 	movhi	r4,1024
 400341c:	21000004 	addi	r4,r4,0
 4003420:	40033740 	call	4003374 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4003424:	01810034 	movhi	r6,1024
 4003428:	3198df04 	addi	r6,r6,25468
 400342c:	01410034 	movhi	r5,1024
 4003430:	2958b304 	addi	r5,r5,25292
 4003434:	01010034 	movhi	r4,1024
 4003438:	2118b304 	addi	r4,r4,25292
 400343c:	40033740 	call	4003374 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4003440:	40052d80 	call	40052d8 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4003444:	40055500 	call	4005550 <alt_icache_flush_all>
}
 4003448:	0001883a 	nop
 400344c:	e037883a 	mov	sp,fp
 4003450:	dfc00117 	ldw	ra,4(sp)
 4003454:	df000017 	ldw	fp,0(sp)
 4003458:	dec00204 	addi	sp,sp,8
 400345c:	f800283a 	ret

04003460 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003460:	defffe04 	addi	sp,sp,-8
 4003464:	dfc00115 	stw	ra,4(sp)
 4003468:	df000015 	stw	fp,0(sp)
 400346c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003470:	d0a00917 	ldw	r2,-32732(gp)
 4003474:	10000326 	beq	r2,zero,4003484 <alt_get_errno+0x24>
 4003478:	d0a00917 	ldw	r2,-32732(gp)
 400347c:	103ee83a 	callr	r2
 4003480:	00000106 	br	4003488 <alt_get_errno+0x28>
 4003484:	d0a6e204 	addi	r2,gp,-25720
}
 4003488:	e037883a 	mov	sp,fp
 400348c:	dfc00117 	ldw	ra,4(sp)
 4003490:	df000017 	ldw	fp,0(sp)
 4003494:	dec00204 	addi	sp,sp,8
 4003498:	f800283a 	ret

0400349c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400349c:	defff904 	addi	sp,sp,-28
 40034a0:	dfc00615 	stw	ra,24(sp)
 40034a4:	df000515 	stw	fp,20(sp)
 40034a8:	df000504 	addi	fp,sp,20
 40034ac:	e13ffd15 	stw	r4,-12(fp)
 40034b0:	e17ffe15 	stw	r5,-8(fp)
 40034b4:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 40034b8:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40034bc:	e0bffd17 	ldw	r2,-12(fp)
 40034c0:	10000616 	blt	r2,zero,40034dc <lseek+0x40>
 40034c4:	e0bffd17 	ldw	r2,-12(fp)
 40034c8:	10c00324 	muli	r3,r2,12
 40034cc:	00810034 	movhi	r2,1024
 40034d0:	109af404 	addi	r2,r2,27600
 40034d4:	1885883a 	add	r2,r3,r2
 40034d8:	00000106 	br	40034e0 <lseek+0x44>
 40034dc:	0005883a 	mov	r2,zero
 40034e0:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 40034e4:	e0bffc17 	ldw	r2,-16(fp)
 40034e8:	10001026 	beq	r2,zero,400352c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 40034ec:	e0bffc17 	ldw	r2,-16(fp)
 40034f0:	10800017 	ldw	r2,0(r2)
 40034f4:	10800717 	ldw	r2,28(r2)
 40034f8:	10000926 	beq	r2,zero,4003520 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 40034fc:	e0bffc17 	ldw	r2,-16(fp)
 4003500:	10800017 	ldw	r2,0(r2)
 4003504:	10800717 	ldw	r2,28(r2)
 4003508:	e1bfff17 	ldw	r6,-4(fp)
 400350c:	e17ffe17 	ldw	r5,-8(fp)
 4003510:	e13ffc17 	ldw	r4,-16(fp)
 4003514:	103ee83a 	callr	r2
 4003518:	e0bffb15 	stw	r2,-20(fp)
 400351c:	00000506 	br	4003534 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 4003520:	00bfde84 	movi	r2,-134
 4003524:	e0bffb15 	stw	r2,-20(fp)
 4003528:	00000206 	br	4003534 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
 400352c:	00bfebc4 	movi	r2,-81
 4003530:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 4003534:	e0bffb17 	ldw	r2,-20(fp)
 4003538:	1000070e 	bge	r2,zero,4003558 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
 400353c:	40034600 	call	4003460 <alt_get_errno>
 4003540:	1007883a 	mov	r3,r2
 4003544:	e0bffb17 	ldw	r2,-20(fp)
 4003548:	0085c83a 	sub	r2,zero,r2
 400354c:	18800015 	stw	r2,0(r3)
    rc = -1;
 4003550:	00bfffc4 	movi	r2,-1
 4003554:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 4003558:	e0bffb17 	ldw	r2,-20(fp)
}
 400355c:	e037883a 	mov	sp,fp
 4003560:	dfc00117 	ldw	ra,4(sp)
 4003564:	df000017 	ldw	fp,0(sp)
 4003568:	dec00204 	addi	sp,sp,8
 400356c:	f800283a 	ret

04003570 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4003570:	defffd04 	addi	sp,sp,-12
 4003574:	dfc00215 	stw	ra,8(sp)
 4003578:	df000115 	stw	fp,4(sp)
 400357c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4003580:	0009883a 	mov	r4,zero
 4003584:	4003a8c0 	call	4003a8c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 4003588:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400358c:	4003ac40 	call	4003ac4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 4003590:	01810034 	movhi	r6,1024
 4003594:	3198be04 	addi	r6,r6,25336
 4003598:	01410034 	movhi	r5,1024
 400359c:	2958be04 	addi	r5,r5,25336
 40035a0:	01010034 	movhi	r4,1024
 40035a4:	2118be04 	addi	r4,r4,25336
 40035a8:	40056480 	call	4005648 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 40035ac:	40054000 	call	4005400 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 40035b0:	01010034 	movhi	r4,1024
 40035b4:	21151804 	addi	r4,r4,21600
 40035b8:	4005f380 	call	4005f38 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40035bc:	d0a6e317 	ldw	r2,-25716(gp)
 40035c0:	d0e6e417 	ldw	r3,-25712(gp)
 40035c4:	d126e517 	ldw	r4,-25708(gp)
 40035c8:	200d883a 	mov	r6,r4
 40035cc:	180b883a 	mov	r5,r3
 40035d0:	1009883a 	mov	r4,r2
 40035d4:	40002740 	call	4000274 <main>
 40035d8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 40035dc:	01000044 	movi	r4,1
 40035e0:	40030ac0 	call	40030ac <close>
  exit (result);
 40035e4:	e13fff17 	ldw	r4,-4(fp)
 40035e8:	4005f4c0 	call	4005f4c <exit>

040035ec <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 40035ec:	defffe04 	addi	sp,sp,-8
 40035f0:	df000115 	stw	fp,4(sp)
 40035f4:	df000104 	addi	fp,sp,4
 40035f8:	e13fff15 	stw	r4,-4(fp)
}
 40035fc:	0001883a 	nop
 4003600:	e037883a 	mov	sp,fp
 4003604:	df000017 	ldw	fp,0(sp)
 4003608:	dec00104 	addi	sp,sp,4
 400360c:	f800283a 	ret

04003610 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 4003610:	defffe04 	addi	sp,sp,-8
 4003614:	df000115 	stw	fp,4(sp)
 4003618:	df000104 	addi	fp,sp,4
 400361c:	e13fff15 	stw	r4,-4(fp)
}
 4003620:	0001883a 	nop
 4003624:	e037883a 	mov	sp,fp
 4003628:	df000017 	ldw	fp,0(sp)
 400362c:	dec00104 	addi	sp,sp,4
 4003630:	f800283a 	ret

04003634 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003634:	defffe04 	addi	sp,sp,-8
 4003638:	dfc00115 	stw	ra,4(sp)
 400363c:	df000015 	stw	fp,0(sp)
 4003640:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003644:	d0a00917 	ldw	r2,-32732(gp)
 4003648:	10000326 	beq	r2,zero,4003658 <alt_get_errno+0x24>
 400364c:	d0a00917 	ldw	r2,-32732(gp)
 4003650:	103ee83a 	callr	r2
 4003654:	00000106 	br	400365c <alt_get_errno+0x28>
 4003658:	d0a6e204 	addi	r2,gp,-25720
}
 400365c:	e037883a 	mov	sp,fp
 4003660:	dfc00117 	ldw	ra,4(sp)
 4003664:	df000017 	ldw	fp,0(sp)
 4003668:	dec00204 	addi	sp,sp,8
 400366c:	f800283a 	ret

04003670 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 4003670:	defff904 	addi	sp,sp,-28
 4003674:	dfc00615 	stw	ra,24(sp)
 4003678:	df000515 	stw	fp,20(sp)
 400367c:	df000504 	addi	fp,sp,20
 4003680:	e13ffd15 	stw	r4,-12(fp)
 4003684:	e17ffe15 	stw	r5,-8(fp)
 4003688:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400368c:	e0bffd17 	ldw	r2,-12(fp)
 4003690:	10000616 	blt	r2,zero,40036ac <read+0x3c>
 4003694:	e0bffd17 	ldw	r2,-12(fp)
 4003698:	10c00324 	muli	r3,r2,12
 400369c:	00810034 	movhi	r2,1024
 40036a0:	109af404 	addi	r2,r2,27600
 40036a4:	1885883a 	add	r2,r3,r2
 40036a8:	00000106 	br	40036b0 <read+0x40>
 40036ac:	0005883a 	mov	r2,zero
 40036b0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 40036b4:	e0bffb17 	ldw	r2,-20(fp)
 40036b8:	10002226 	beq	r2,zero,4003744 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40036bc:	e0bffb17 	ldw	r2,-20(fp)
 40036c0:	10800217 	ldw	r2,8(r2)
 40036c4:	108000cc 	andi	r2,r2,3
 40036c8:	10800060 	cmpeqi	r2,r2,1
 40036cc:	1000181e 	bne	r2,zero,4003730 <read+0xc0>
        (fd->dev->read))
 40036d0:	e0bffb17 	ldw	r2,-20(fp)
 40036d4:	10800017 	ldw	r2,0(r2)
 40036d8:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40036dc:	10001426 	beq	r2,zero,4003730 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 40036e0:	e0bffb17 	ldw	r2,-20(fp)
 40036e4:	10800017 	ldw	r2,0(r2)
 40036e8:	10800517 	ldw	r2,20(r2)
 40036ec:	e0ffff17 	ldw	r3,-4(fp)
 40036f0:	180d883a 	mov	r6,r3
 40036f4:	e17ffe17 	ldw	r5,-8(fp)
 40036f8:	e13ffb17 	ldw	r4,-20(fp)
 40036fc:	103ee83a 	callr	r2
 4003700:	e0bffc15 	stw	r2,-16(fp)
 4003704:	e0bffc17 	ldw	r2,-16(fp)
 4003708:	1000070e 	bge	r2,zero,4003728 <read+0xb8>
        {
          ALT_ERRNO = -rval;
 400370c:	40036340 	call	4003634 <alt_get_errno>
 4003710:	1007883a 	mov	r3,r2
 4003714:	e0bffc17 	ldw	r2,-16(fp)
 4003718:	0085c83a 	sub	r2,zero,r2
 400371c:	18800015 	stw	r2,0(r3)
          return -1;
 4003720:	00bfffc4 	movi	r2,-1
 4003724:	00000c06 	br	4003758 <read+0xe8>
        }
        return rval;
 4003728:	e0bffc17 	ldw	r2,-16(fp)
 400372c:	00000a06 	br	4003758 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
 4003730:	40036340 	call	4003634 <alt_get_errno>
 4003734:	1007883a 	mov	r3,r2
 4003738:	00800344 	movi	r2,13
 400373c:	18800015 	stw	r2,0(r3)
 4003740:	00000406 	br	4003754 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 4003744:	40036340 	call	4003634 <alt_get_errno>
 4003748:	1007883a 	mov	r3,r2
 400374c:	00801444 	movi	r2,81
 4003750:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4003754:	00bfffc4 	movi	r2,-1
}
 4003758:	e037883a 	mov	sp,fp
 400375c:	dfc00117 	ldw	ra,4(sp)
 4003760:	df000017 	ldw	fp,0(sp)
 4003764:	dec00204 	addi	sp,sp,8
 4003768:	f800283a 	ret

0400376c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400376c:	defffe04 	addi	sp,sp,-8
 4003770:	df000115 	stw	fp,4(sp)
 4003774:	df000104 	addi	fp,sp,4
 4003778:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 400377c:	e0bfff17 	ldw	r2,-4(fp)
 4003780:	108000d0 	cmplti	r2,r2,3
 4003784:	10000d1e 	bne	r2,zero,40037bc <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 4003788:	00810034 	movhi	r2,1024
 400378c:	109af404 	addi	r2,r2,27600
 4003790:	e0ffff17 	ldw	r3,-4(fp)
 4003794:	18c00324 	muli	r3,r3,12
 4003798:	10c5883a 	add	r2,r2,r3
 400379c:	10800204 	addi	r2,r2,8
 40037a0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 40037a4:	00810034 	movhi	r2,1024
 40037a8:	109af404 	addi	r2,r2,27600
 40037ac:	e0ffff17 	ldw	r3,-4(fp)
 40037b0:	18c00324 	muli	r3,r3,12
 40037b4:	10c5883a 	add	r2,r2,r3
 40037b8:	10000015 	stw	zero,0(r2)
  }
}
 40037bc:	0001883a 	nop
 40037c0:	e037883a 	mov	sp,fp
 40037c4:	df000017 	ldw	fp,0(sp)
 40037c8:	dec00104 	addi	sp,sp,4
 40037cc:	f800283a 	ret

040037d0 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 40037d0:	defff904 	addi	sp,sp,-28
 40037d4:	df000615 	stw	fp,24(sp)
 40037d8:	df000604 	addi	fp,sp,24
 40037dc:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40037e0:	0005303a 	rdctl	r2,status
 40037e4:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40037e8:	e0fffe17 	ldw	r3,-8(fp)
 40037ec:	00bfff84 	movi	r2,-2
 40037f0:	1884703a 	and	r2,r3,r2
 40037f4:	1001703a 	wrctl	status,r2
  
  return context;
 40037f8:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 40037fc:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4003800:	d0a00a17 	ldw	r2,-32728(gp)
 4003804:	10c000c4 	addi	r3,r2,3
 4003808:	00bfff04 	movi	r2,-4
 400380c:	1884703a 	and	r2,r3,r2
 4003810:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4003814:	d0e00a17 	ldw	r3,-32728(gp)
 4003818:	e0bfff17 	ldw	r2,-4(fp)
 400381c:	1887883a 	add	r3,r3,r2
 4003820:	00820034 	movhi	r2,2048
 4003824:	10800004 	addi	r2,r2,0
 4003828:	10c0062e 	bgeu	r2,r3,4003844 <sbrk+0x74>
 400382c:	e0bffb17 	ldw	r2,-20(fp)
 4003830:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4003834:	e0bffa17 	ldw	r2,-24(fp)
 4003838:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400383c:	00bfffc4 	movi	r2,-1
 4003840:	00000b06 	br	4003870 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 4003844:	d0a00a17 	ldw	r2,-32728(gp)
 4003848:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 400384c:	d0e00a17 	ldw	r3,-32728(gp)
 4003850:	e0bfff17 	ldw	r2,-4(fp)
 4003854:	1885883a 	add	r2,r3,r2
 4003858:	d0a00a15 	stw	r2,-32728(gp)
 400385c:	e0bffb17 	ldw	r2,-20(fp)
 4003860:	e0bffc15 	stw	r2,-16(fp)
 4003864:	e0bffc17 	ldw	r2,-16(fp)
 4003868:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400386c:	e0bffd17 	ldw	r2,-12(fp)
} 
 4003870:	e037883a 	mov	sp,fp
 4003874:	df000017 	ldw	fp,0(sp)
 4003878:	dec00104 	addi	sp,sp,4
 400387c:	f800283a 	ret

04003880 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003880:	defffe04 	addi	sp,sp,-8
 4003884:	dfc00115 	stw	ra,4(sp)
 4003888:	df000015 	stw	fp,0(sp)
 400388c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003890:	d0a00917 	ldw	r2,-32732(gp)
 4003894:	10000326 	beq	r2,zero,40038a4 <alt_get_errno+0x24>
 4003898:	d0a00917 	ldw	r2,-32732(gp)
 400389c:	103ee83a 	callr	r2
 40038a0:	00000106 	br	40038a8 <alt_get_errno+0x28>
 40038a4:	d0a6e204 	addi	r2,gp,-25720
}
 40038a8:	e037883a 	mov	sp,fp
 40038ac:	dfc00117 	ldw	ra,4(sp)
 40038b0:	df000017 	ldw	fp,0(sp)
 40038b4:	dec00204 	addi	sp,sp,8
 40038b8:	f800283a 	ret

040038bc <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 40038bc:	defff904 	addi	sp,sp,-28
 40038c0:	dfc00615 	stw	ra,24(sp)
 40038c4:	df000515 	stw	fp,20(sp)
 40038c8:	df000504 	addi	fp,sp,20
 40038cc:	e13ffd15 	stw	r4,-12(fp)
 40038d0:	e17ffe15 	stw	r5,-8(fp)
 40038d4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40038d8:	e0bffd17 	ldw	r2,-12(fp)
 40038dc:	10000616 	blt	r2,zero,40038f8 <write+0x3c>
 40038e0:	e0bffd17 	ldw	r2,-12(fp)
 40038e4:	10c00324 	muli	r3,r2,12
 40038e8:	00810034 	movhi	r2,1024
 40038ec:	109af404 	addi	r2,r2,27600
 40038f0:	1885883a 	add	r2,r3,r2
 40038f4:	00000106 	br	40038fc <write+0x40>
 40038f8:	0005883a 	mov	r2,zero
 40038fc:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 4003900:	e0bffb17 	ldw	r2,-20(fp)
 4003904:	10002126 	beq	r2,zero,400398c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4003908:	e0bffb17 	ldw	r2,-20(fp)
 400390c:	10800217 	ldw	r2,8(r2)
 4003910:	108000cc 	andi	r2,r2,3
 4003914:	10001826 	beq	r2,zero,4003978 <write+0xbc>
 4003918:	e0bffb17 	ldw	r2,-20(fp)
 400391c:	10800017 	ldw	r2,0(r2)
 4003920:	10800617 	ldw	r2,24(r2)
 4003924:	10001426 	beq	r2,zero,4003978 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4003928:	e0bffb17 	ldw	r2,-20(fp)
 400392c:	10800017 	ldw	r2,0(r2)
 4003930:	10800617 	ldw	r2,24(r2)
 4003934:	e0ffff17 	ldw	r3,-4(fp)
 4003938:	180d883a 	mov	r6,r3
 400393c:	e17ffe17 	ldw	r5,-8(fp)
 4003940:	e13ffb17 	ldw	r4,-20(fp)
 4003944:	103ee83a 	callr	r2
 4003948:	e0bffc15 	stw	r2,-16(fp)
 400394c:	e0bffc17 	ldw	r2,-16(fp)
 4003950:	1000070e 	bge	r2,zero,4003970 <write+0xb4>
      {
        ALT_ERRNO = -rval;
 4003954:	40038800 	call	4003880 <alt_get_errno>
 4003958:	1007883a 	mov	r3,r2
 400395c:	e0bffc17 	ldw	r2,-16(fp)
 4003960:	0085c83a 	sub	r2,zero,r2
 4003964:	18800015 	stw	r2,0(r3)
        return -1;
 4003968:	00bfffc4 	movi	r2,-1
 400396c:	00000c06 	br	40039a0 <write+0xe4>
      }
      return rval;
 4003970:	e0bffc17 	ldw	r2,-16(fp)
 4003974:	00000a06 	br	40039a0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
 4003978:	40038800 	call	4003880 <alt_get_errno>
 400397c:	1007883a 	mov	r3,r2
 4003980:	00800344 	movi	r2,13
 4003984:	18800015 	stw	r2,0(r3)
 4003988:	00000406 	br	400399c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400398c:	40038800 	call	4003880 <alt_get_errno>
 4003990:	1007883a 	mov	r3,r2
 4003994:	00801444 	movi	r2,81
 4003998:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400399c:	00bfffc4 	movi	r2,-1
}
 40039a0:	e037883a 	mov	sp,fp
 40039a4:	dfc00117 	ldw	ra,4(sp)
 40039a8:	df000017 	ldw	fp,0(sp)
 40039ac:	dec00204 	addi	sp,sp,8
 40039b0:	f800283a 	ret

040039b4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 40039b4:	defffd04 	addi	sp,sp,-12
 40039b8:	dfc00215 	stw	ra,8(sp)
 40039bc:	df000115 	stw	fp,4(sp)
 40039c0:	df000104 	addi	fp,sp,4
 40039c4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 40039c8:	d1600604 	addi	r5,gp,-32744
 40039cc:	e13fff17 	ldw	r4,-4(fp)
 40039d0:	400535c0 	call	400535c <alt_dev_llist_insert>
}
 40039d4:	e037883a 	mov	sp,fp
 40039d8:	dfc00117 	ldw	ra,4(sp)
 40039dc:	df000017 	ldw	fp,0(sp)
 40039e0:	dec00204 	addi	sp,sp,8
 40039e4:	f800283a 	ret

040039e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40039e8:	defffe04 	addi	sp,sp,-8
 40039ec:	dfc00115 	stw	ra,4(sp)
 40039f0:	df000015 	stw	fp,0(sp)
 40039f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40039f8:	d0a00917 	ldw	r2,-32732(gp)
 40039fc:	10000326 	beq	r2,zero,4003a0c <alt_get_errno+0x24>
 4003a00:	d0a00917 	ldw	r2,-32732(gp)
 4003a04:	103ee83a 	callr	r2
 4003a08:	00000106 	br	4003a10 <alt_get_errno+0x28>
 4003a0c:	d0a6e204 	addi	r2,gp,-25720
}
 4003a10:	e037883a 	mov	sp,fp
 4003a14:	dfc00117 	ldw	ra,4(sp)
 4003a18:	df000017 	ldw	fp,0(sp)
 4003a1c:	dec00204 	addi	sp,sp,8
 4003a20:	f800283a 	ret

04003a24 <alt_avalon_mutex_reg>:
/*
 * Register a Mutex device
 */

static ALT_INLINE int alt_avalon_mutex_reg (alt_mutex_dev* dev)
{
 4003a24:	defffc04 	addi	sp,sp,-16
 4003a28:	dfc00315 	stw	ra,12(sp)
 4003a2c:	df000215 	stw	fp,8(sp)
 4003a30:	df000204 	addi	fp,sp,8
 4003a34:	e13fff15 	stw	r4,-4(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 4003a38:	0005883a 	mov	r2,zero
  int ret_code;
  extern alt_llist alt_mutex_list;
  ret_code = ALT_SEM_CREATE (&dev->lock, 1);
 4003a3c:	e0bffe15 	stw	r2,-8(fp)
  if (!ret_code)
 4003a40:	e0bffe17 	ldw	r2,-8(fp)
 4003a44:	1000051e 	bne	r2,zero,4003a5c <alt_avalon_mutex_reg+0x38>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mutex_list);
 4003a48:	d1600d04 	addi	r5,gp,-32716
 4003a4c:	e13fff17 	ldw	r4,-4(fp)
 4003a50:	400535c0 	call	400535c <alt_dev_llist_insert>
 4003a54:	e0bffe15 	stw	r2,-8(fp)
 4003a58:	00000606 	br	4003a74 <alt_avalon_mutex_reg+0x50>
  }
  else
  {
    ALT_ERRNO = ENOMEM;
 4003a5c:	40039e80 	call	40039e8 <alt_get_errno>
 4003a60:	1007883a 	mov	r3,r2
 4003a64:	00800304 	movi	r2,12
 4003a68:	18800015 	stw	r2,0(r3)
    ret_code = -ENOMEM;
 4003a6c:	00bffd04 	movi	r2,-12
 4003a70:	e0bffe15 	stw	r2,-8(fp)
  }

  return ret_code;
 4003a74:	e0bffe17 	ldw	r2,-8(fp)
}
 4003a78:	e037883a 	mov	sp,fp
 4003a7c:	dfc00117 	ldw	ra,4(sp)
 4003a80:	df000017 	ldw	fp,0(sp)
 4003a84:	dec00204 	addi	sp,sp,8
 4003a88:	f800283a 	ret

04003a8c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4003a8c:	defffd04 	addi	sp,sp,-12
 4003a90:	dfc00215 	stw	ra,8(sp)
 4003a94:	df000115 	stw	fp,4(sp)
 4003a98:	df000104 	addi	fp,sp,4
 4003a9c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_SOUND_ACQUISITION, nios2_sound_acquisition);
 4003aa0:	4005c3c0 	call	4005c3c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4003aa4:	00800044 	movi	r2,1
 4003aa8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4003aac:	0001883a 	nop
 4003ab0:	e037883a 	mov	sp,fp
 4003ab4:	dfc00117 	ldw	ra,4(sp)
 4003ab8:	df000017 	ldw	fp,0(sp)
 4003abc:	dec00204 	addi	sp,sp,8
 4003ac0:	f800283a 	ret

04003ac4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4003ac4:	defffe04 	addi	sp,sp,-8
 4003ac8:	dfc00115 	stw	ra,4(sp)
 4003acc:	df000015 	stw	fp,0(sp)
 4003ad0:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 4003ad4:	01800044 	movi	r6,1
 4003ad8:	000b883a 	mov	r5,zero
 4003adc:	01010034 	movhi	r4,1024
 4003ae0:	211b5e04 	addi	r4,r4,28024
 4003ae4:	4003cac0 	call	4003cac <altera_avalon_jtag_uart_init>
 4003ae8:	01010034 	movhi	r4,1024
 4003aec:	211b5404 	addi	r4,r4,27984
 4003af0:	40039b40 	call	40039b4 <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_SIMPLE_0, mailbox_simple_0);
 4003af4:	01bfffc4 	movi	r6,-1
 4003af8:	000b883a 	mov	r5,zero
 4003afc:	01010034 	movhi	r4,1024
 4003b00:	211f6c04 	addi	r4,r4,32176
 4003b04:	40048980 	call	4004898 <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_MUTEX_INIT ( MUTEX_SDRAM, mutex_SDRAM);
 4003b08:	01010034 	movhi	r4,1024
 4003b0c:	211f7e04 	addi	r4,r4,32248
 4003b10:	4003a240 	call	4003a24 <alt_avalon_mutex_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 4003b14:	0001883a 	nop
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_AND_VIDEO_CONFIG_0, audio_and_video_config_0);
 4003b18:	01010034 	movhi	r4,1024
 4003b1c:	211f8204 	addi	r4,r4,32264
 4003b20:	40039b40 	call	40039b4 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO_0, audio_0);
 4003b24:	01010034 	movhi	r4,1024
 4003b28:	211f8e04 	addi	r4,r4,32312
 4003b2c:	40039b40 	call	40039b4 <alt_dev_reg>
}
 4003b30:	0001883a 	nop
 4003b34:	e037883a 	mov	sp,fp
 4003b38:	dfc00117 	ldw	ra,4(sp)
 4003b3c:	df000017 	ldw	fp,0(sp)
 4003b40:	dec00204 	addi	sp,sp,8
 4003b44:	f800283a 	ret

04003b48 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4003b48:	defffa04 	addi	sp,sp,-24
 4003b4c:	dfc00515 	stw	ra,20(sp)
 4003b50:	df000415 	stw	fp,16(sp)
 4003b54:	df000404 	addi	fp,sp,16
 4003b58:	e13ffd15 	stw	r4,-12(fp)
 4003b5c:	e17ffe15 	stw	r5,-8(fp)
 4003b60:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4003b64:	e0bffd17 	ldw	r2,-12(fp)
 4003b68:	10800017 	ldw	r2,0(r2)
 4003b6c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4003b70:	e0bffc17 	ldw	r2,-16(fp)
 4003b74:	10c00a04 	addi	r3,r2,40
 4003b78:	e0bffd17 	ldw	r2,-12(fp)
 4003b7c:	10800217 	ldw	r2,8(r2)
 4003b80:	100f883a 	mov	r7,r2
 4003b84:	e1bfff17 	ldw	r6,-4(fp)
 4003b88:	e17ffe17 	ldw	r5,-8(fp)
 4003b8c:	1809883a 	mov	r4,r3
 4003b90:	40041680 	call	4004168 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4003b94:	e037883a 	mov	sp,fp
 4003b98:	dfc00117 	ldw	ra,4(sp)
 4003b9c:	df000017 	ldw	fp,0(sp)
 4003ba0:	dec00204 	addi	sp,sp,8
 4003ba4:	f800283a 	ret

04003ba8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4003ba8:	defffa04 	addi	sp,sp,-24
 4003bac:	dfc00515 	stw	ra,20(sp)
 4003bb0:	df000415 	stw	fp,16(sp)
 4003bb4:	df000404 	addi	fp,sp,16
 4003bb8:	e13ffd15 	stw	r4,-12(fp)
 4003bbc:	e17ffe15 	stw	r5,-8(fp)
 4003bc0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4003bc4:	e0bffd17 	ldw	r2,-12(fp)
 4003bc8:	10800017 	ldw	r2,0(r2)
 4003bcc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4003bd0:	e0bffc17 	ldw	r2,-16(fp)
 4003bd4:	10c00a04 	addi	r3,r2,40
 4003bd8:	e0bffd17 	ldw	r2,-12(fp)
 4003bdc:	10800217 	ldw	r2,8(r2)
 4003be0:	100f883a 	mov	r7,r2
 4003be4:	e1bfff17 	ldw	r6,-4(fp)
 4003be8:	e17ffe17 	ldw	r5,-8(fp)
 4003bec:	1809883a 	mov	r4,r3
 4003bf0:	40043840 	call	4004384 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4003bf4:	e037883a 	mov	sp,fp
 4003bf8:	dfc00117 	ldw	ra,4(sp)
 4003bfc:	df000017 	ldw	fp,0(sp)
 4003c00:	dec00204 	addi	sp,sp,8
 4003c04:	f800283a 	ret

04003c08 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 4003c08:	defffc04 	addi	sp,sp,-16
 4003c0c:	dfc00315 	stw	ra,12(sp)
 4003c10:	df000215 	stw	fp,8(sp)
 4003c14:	df000204 	addi	fp,sp,8
 4003c18:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4003c1c:	e0bfff17 	ldw	r2,-4(fp)
 4003c20:	10800017 	ldw	r2,0(r2)
 4003c24:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4003c28:	e0bffe17 	ldw	r2,-8(fp)
 4003c2c:	10c00a04 	addi	r3,r2,40
 4003c30:	e0bfff17 	ldw	r2,-4(fp)
 4003c34:	10800217 	ldw	r2,8(r2)
 4003c38:	100b883a 	mov	r5,r2
 4003c3c:	1809883a 	mov	r4,r3
 4003c40:	40040100 	call	4004010 <altera_avalon_jtag_uart_close>
}
 4003c44:	e037883a 	mov	sp,fp
 4003c48:	dfc00117 	ldw	ra,4(sp)
 4003c4c:	df000017 	ldw	fp,0(sp)
 4003c50:	dec00204 	addi	sp,sp,8
 4003c54:	f800283a 	ret

04003c58 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4003c58:	defffa04 	addi	sp,sp,-24
 4003c5c:	dfc00515 	stw	ra,20(sp)
 4003c60:	df000415 	stw	fp,16(sp)
 4003c64:	df000404 	addi	fp,sp,16
 4003c68:	e13ffd15 	stw	r4,-12(fp)
 4003c6c:	e17ffe15 	stw	r5,-8(fp)
 4003c70:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4003c74:	e0bffd17 	ldw	r2,-12(fp)
 4003c78:	10800017 	ldw	r2,0(r2)
 4003c7c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4003c80:	e0bffc17 	ldw	r2,-16(fp)
 4003c84:	10800a04 	addi	r2,r2,40
 4003c88:	e1bfff17 	ldw	r6,-4(fp)
 4003c8c:	e17ffe17 	ldw	r5,-8(fp)
 4003c90:	1009883a 	mov	r4,r2
 4003c94:	40040780 	call	4004078 <altera_avalon_jtag_uart_ioctl>
}
 4003c98:	e037883a 	mov	sp,fp
 4003c9c:	dfc00117 	ldw	ra,4(sp)
 4003ca0:	df000017 	ldw	fp,0(sp)
 4003ca4:	dec00204 	addi	sp,sp,8
 4003ca8:	f800283a 	ret

04003cac <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4003cac:	defffb04 	addi	sp,sp,-20
 4003cb0:	dfc00415 	stw	ra,16(sp)
 4003cb4:	df000315 	stw	fp,12(sp)
 4003cb8:	df000304 	addi	fp,sp,12
 4003cbc:	e13ffd15 	stw	r4,-12(fp)
 4003cc0:	e17ffe15 	stw	r5,-8(fp)
 4003cc4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4003cc8:	e0bffd17 	ldw	r2,-12(fp)
 4003ccc:	00c00044 	movi	r3,1
 4003cd0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4003cd4:	e0bffd17 	ldw	r2,-12(fp)
 4003cd8:	10800017 	ldw	r2,0(r2)
 4003cdc:	10800104 	addi	r2,r2,4
 4003ce0:	1007883a 	mov	r3,r2
 4003ce4:	e0bffd17 	ldw	r2,-12(fp)
 4003ce8:	10800817 	ldw	r2,32(r2)
 4003cec:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
 4003cf0:	e0bfff17 	ldw	r2,-4(fp)
 4003cf4:	01810034 	movhi	r6,1024
 4003cf8:	318f5804 	addi	r6,r6,15712
 4003cfc:	e17ffd17 	ldw	r5,-12(fp)
 4003d00:	1009883a 	mov	r4,r2
 4003d04:	40056c40 	call	40056c4 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4003d08:	e0bffd17 	ldw	r2,-12(fp)
 4003d0c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 4003d10:	e0bffd17 	ldw	r2,-12(fp)
 4003d14:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4003d18:	d0e6e717 	ldw	r3,-25700(gp)
 4003d1c:	e1fffd17 	ldw	r7,-12(fp)
 4003d20:	01810034 	movhi	r6,1024
 4003d24:	318fdc04 	addi	r6,r6,16240
 4003d28:	180b883a 	mov	r5,r3
 4003d2c:	1009883a 	mov	r4,r2
 4003d30:	40051ac0 	call	40051ac <alt_alarm_start>
 4003d34:	1000040e 	bge	r2,zero,4003d48 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 4003d38:	e0fffd17 	ldw	r3,-12(fp)
 4003d3c:	00a00034 	movhi	r2,32768
 4003d40:	10bfffc4 	addi	r2,r2,-1
 4003d44:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 4003d48:	0001883a 	nop
 4003d4c:	e037883a 	mov	sp,fp
 4003d50:	dfc00117 	ldw	ra,4(sp)
 4003d54:	df000017 	ldw	fp,0(sp)
 4003d58:	dec00204 	addi	sp,sp,8
 4003d5c:	f800283a 	ret

04003d60 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4003d60:	defff704 	addi	sp,sp,-36
 4003d64:	df000815 	stw	fp,32(sp)
 4003d68:	df000804 	addi	fp,sp,32
 4003d6c:	e13ffe15 	stw	r4,-8(fp)
 4003d70:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4003d74:	e0bffe17 	ldw	r2,-8(fp)
 4003d78:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
 4003d7c:	e0bffa17 	ldw	r2,-24(fp)
 4003d80:	10800017 	ldw	r2,0(r2)
 4003d84:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4003d88:	e0bffb17 	ldw	r2,-20(fp)
 4003d8c:	10800104 	addi	r2,r2,4
 4003d90:	10800037 	ldwio	r2,0(r2)
 4003d94:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4003d98:	e0bffc17 	ldw	r2,-16(fp)
 4003d9c:	1080c00c 	andi	r2,r2,768
 4003da0:	10006d26 	beq	r2,zero,4003f58 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4003da4:	e0bffc17 	ldw	r2,-16(fp)
 4003da8:	1080400c 	andi	r2,r2,256
 4003dac:	10003526 	beq	r2,zero,4003e84 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 4003db0:	00800074 	movhi	r2,1
 4003db4:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4003db8:	e0bffa17 	ldw	r2,-24(fp)
 4003dbc:	10800a17 	ldw	r2,40(r2)
 4003dc0:	10800044 	addi	r2,r2,1
 4003dc4:	1081ffcc 	andi	r2,r2,2047
 4003dc8:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
 4003dcc:	e0bffa17 	ldw	r2,-24(fp)
 4003dd0:	10c00b17 	ldw	r3,44(r2)
 4003dd4:	e0bffd17 	ldw	r2,-12(fp)
 4003dd8:	18801526 	beq	r3,r2,4003e30 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4003ddc:	e0bffb17 	ldw	r2,-20(fp)
 4003de0:	10800037 	ldwio	r2,0(r2)
 4003de4:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 4003de8:	e0bff817 	ldw	r2,-32(fp)
 4003dec:	10a0000c 	andi	r2,r2,32768
 4003df0:	10001126 	beq	r2,zero,4003e38 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4003df4:	e0bffa17 	ldw	r2,-24(fp)
 4003df8:	10800a17 	ldw	r2,40(r2)
 4003dfc:	e0fff817 	ldw	r3,-32(fp)
 4003e00:	1809883a 	mov	r4,r3
 4003e04:	e0fffa17 	ldw	r3,-24(fp)
 4003e08:	1885883a 	add	r2,r3,r2
 4003e0c:	10800e04 	addi	r2,r2,56
 4003e10:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4003e14:	e0bffa17 	ldw	r2,-24(fp)
 4003e18:	10800a17 	ldw	r2,40(r2)
 4003e1c:	10800044 	addi	r2,r2,1
 4003e20:	10c1ffcc 	andi	r3,r2,2047
 4003e24:	e0bffa17 	ldw	r2,-24(fp)
 4003e28:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 4003e2c:	003fe206 	br	4003db8 <altera_avalon_jtag_uart_irq+0x58>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 4003e30:	0001883a 	nop
 4003e34:	00000106 	br	4003e3c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 4003e38:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 4003e3c:	e0bff817 	ldw	r2,-32(fp)
 4003e40:	10bfffec 	andhi	r2,r2,65535
 4003e44:	10000f26 	beq	r2,zero,4003e84 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4003e48:	e0bffa17 	ldw	r2,-24(fp)
 4003e4c:	10c00817 	ldw	r3,32(r2)
 4003e50:	00bfff84 	movi	r2,-2
 4003e54:	1886703a 	and	r3,r3,r2
 4003e58:	e0bffa17 	ldw	r2,-24(fp)
 4003e5c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4003e60:	e0bffb17 	ldw	r2,-20(fp)
 4003e64:	10800104 	addi	r2,r2,4
 4003e68:	1007883a 	mov	r3,r2
 4003e6c:	e0bffa17 	ldw	r2,-24(fp)
 4003e70:	10800817 	ldw	r2,32(r2)
 4003e74:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4003e78:	e0bffb17 	ldw	r2,-20(fp)
 4003e7c:	10800104 	addi	r2,r2,4
 4003e80:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4003e84:	e0bffc17 	ldw	r2,-16(fp)
 4003e88:	1080800c 	andi	r2,r2,512
 4003e8c:	103fbe26 	beq	r2,zero,4003d88 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4003e90:	e0bffc17 	ldw	r2,-16(fp)
 4003e94:	1004d43a 	srli	r2,r2,16
 4003e98:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4003e9c:	00001406 	br	4003ef0 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4003ea0:	e0bffb17 	ldw	r2,-20(fp)
 4003ea4:	e0fffa17 	ldw	r3,-24(fp)
 4003ea8:	18c00d17 	ldw	r3,52(r3)
 4003eac:	e13ffa17 	ldw	r4,-24(fp)
 4003eb0:	20c7883a 	add	r3,r4,r3
 4003eb4:	18c20e04 	addi	r3,r3,2104
 4003eb8:	18c00003 	ldbu	r3,0(r3)
 4003ebc:	18c03fcc 	andi	r3,r3,255
 4003ec0:	18c0201c 	xori	r3,r3,128
 4003ec4:	18ffe004 	addi	r3,r3,-128
 4003ec8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4003ecc:	e0bffa17 	ldw	r2,-24(fp)
 4003ed0:	10800d17 	ldw	r2,52(r2)
 4003ed4:	10800044 	addi	r2,r2,1
 4003ed8:	10c1ffcc 	andi	r3,r2,2047
 4003edc:	e0bffa17 	ldw	r2,-24(fp)
 4003ee0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4003ee4:	e0bff917 	ldw	r2,-28(fp)
 4003ee8:	10bfffc4 	addi	r2,r2,-1
 4003eec:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 4003ef0:	e0bff917 	ldw	r2,-28(fp)
 4003ef4:	10000526 	beq	r2,zero,4003f0c <altera_avalon_jtag_uart_irq+0x1ac>
 4003ef8:	e0bffa17 	ldw	r2,-24(fp)
 4003efc:	10c00d17 	ldw	r3,52(r2)
 4003f00:	e0bffa17 	ldw	r2,-24(fp)
 4003f04:	10800c17 	ldw	r2,48(r2)
 4003f08:	18bfe51e 	bne	r3,r2,4003ea0 <altera_avalon_jtag_uart_irq+0x140>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 4003f0c:	e0bff917 	ldw	r2,-28(fp)
 4003f10:	103f9d26 	beq	r2,zero,4003d88 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4003f14:	e0bffa17 	ldw	r2,-24(fp)
 4003f18:	10c00817 	ldw	r3,32(r2)
 4003f1c:	00bfff44 	movi	r2,-3
 4003f20:	1886703a 	and	r3,r3,r2
 4003f24:	e0bffa17 	ldw	r2,-24(fp)
 4003f28:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4003f2c:	e0bffa17 	ldw	r2,-24(fp)
 4003f30:	10800017 	ldw	r2,0(r2)
 4003f34:	10800104 	addi	r2,r2,4
 4003f38:	1007883a 	mov	r3,r2
 4003f3c:	e0bffa17 	ldw	r2,-24(fp)
 4003f40:	10800817 	ldw	r2,32(r2)
 4003f44:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4003f48:	e0bffb17 	ldw	r2,-20(fp)
 4003f4c:	10800104 	addi	r2,r2,4
 4003f50:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 4003f54:	003f8c06 	br	4003d88 <altera_avalon_jtag_uart_irq+0x28>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 4003f58:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 4003f5c:	0001883a 	nop
 4003f60:	e037883a 	mov	sp,fp
 4003f64:	df000017 	ldw	fp,0(sp)
 4003f68:	dec00104 	addi	sp,sp,4
 4003f6c:	f800283a 	ret

04003f70 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4003f70:	defff804 	addi	sp,sp,-32
 4003f74:	df000715 	stw	fp,28(sp)
 4003f78:	df000704 	addi	fp,sp,28
 4003f7c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4003f80:	e0bffb17 	ldw	r2,-20(fp)
 4003f84:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4003f88:	e0bff917 	ldw	r2,-28(fp)
 4003f8c:	10800017 	ldw	r2,0(r2)
 4003f90:	10800104 	addi	r2,r2,4
 4003f94:	10800037 	ldwio	r2,0(r2)
 4003f98:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4003f9c:	e0bffa17 	ldw	r2,-24(fp)
 4003fa0:	1081000c 	andi	r2,r2,1024
 4003fa4:	10000b26 	beq	r2,zero,4003fd4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4003fa8:	e0bff917 	ldw	r2,-28(fp)
 4003fac:	10800017 	ldw	r2,0(r2)
 4003fb0:	10800104 	addi	r2,r2,4
 4003fb4:	1007883a 	mov	r3,r2
 4003fb8:	e0bff917 	ldw	r2,-28(fp)
 4003fbc:	10800817 	ldw	r2,32(r2)
 4003fc0:	10810014 	ori	r2,r2,1024
 4003fc4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4003fc8:	e0bff917 	ldw	r2,-28(fp)
 4003fcc:	10000915 	stw	zero,36(r2)
 4003fd0:	00000a06 	br	4003ffc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4003fd4:	e0bff917 	ldw	r2,-28(fp)
 4003fd8:	10c00917 	ldw	r3,36(r2)
 4003fdc:	00a00034 	movhi	r2,32768
 4003fe0:	10bfff04 	addi	r2,r2,-4
 4003fe4:	10c00536 	bltu	r2,r3,4003ffc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 4003fe8:	e0bff917 	ldw	r2,-28(fp)
 4003fec:	10800917 	ldw	r2,36(r2)
 4003ff0:	10c00044 	addi	r3,r2,1
 4003ff4:	e0bff917 	ldw	r2,-28(fp)
 4003ff8:	10c00915 	stw	r3,36(r2)
 4003ffc:	d0a6e717 	ldw	r2,-25700(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 4004000:	e037883a 	mov	sp,fp
 4004004:	df000017 	ldw	fp,0(sp)
 4004008:	dec00104 	addi	sp,sp,4
 400400c:	f800283a 	ret

04004010 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 4004010:	defffd04 	addi	sp,sp,-12
 4004014:	df000215 	stw	fp,8(sp)
 4004018:	df000204 	addi	fp,sp,8
 400401c:	e13ffe15 	stw	r4,-8(fp)
 4004020:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4004024:	00000506 	br	400403c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4004028:	e0bfff17 	ldw	r2,-4(fp)
 400402c:	1090000c 	andi	r2,r2,16384
 4004030:	10000226 	beq	r2,zero,400403c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4004034:	00bffd44 	movi	r2,-11
 4004038:	00000b06 	br	4004068 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400403c:	e0bffe17 	ldw	r2,-8(fp)
 4004040:	10c00d17 	ldw	r3,52(r2)
 4004044:	e0bffe17 	ldw	r2,-8(fp)
 4004048:	10800c17 	ldw	r2,48(r2)
 400404c:	18800526 	beq	r3,r2,4004064 <altera_avalon_jtag_uart_close+0x54>
 4004050:	e0bffe17 	ldw	r2,-8(fp)
 4004054:	10c00917 	ldw	r3,36(r2)
 4004058:	e0bffe17 	ldw	r2,-8(fp)
 400405c:	10800117 	ldw	r2,4(r2)
 4004060:	18bff136 	bltu	r3,r2,4004028 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4004064:	0005883a 	mov	r2,zero
}
 4004068:	e037883a 	mov	sp,fp
 400406c:	df000017 	ldw	fp,0(sp)
 4004070:	dec00104 	addi	sp,sp,4
 4004074:	f800283a 	ret

04004078 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4004078:	defffa04 	addi	sp,sp,-24
 400407c:	df000515 	stw	fp,20(sp)
 4004080:	df000504 	addi	fp,sp,20
 4004084:	e13ffd15 	stw	r4,-12(fp)
 4004088:	e17ffe15 	stw	r5,-8(fp)
 400408c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 4004090:	00bff9c4 	movi	r2,-25
 4004094:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 4004098:	e0bffe17 	ldw	r2,-8(fp)
 400409c:	10da8060 	cmpeqi	r3,r2,27137
 40040a0:	1800031e 	bne	r3,zero,40040b0 <altera_avalon_jtag_uart_ioctl+0x38>
 40040a4:	109a80a0 	cmpeqi	r2,r2,27138
 40040a8:	1000181e 	bne	r2,zero,400410c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 40040ac:	00002906 	br	4004154 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 40040b0:	e0bffd17 	ldw	r2,-12(fp)
 40040b4:	10c00117 	ldw	r3,4(r2)
 40040b8:	00a00034 	movhi	r2,32768
 40040bc:	10bfffc4 	addi	r2,r2,-1
 40040c0:	18802126 	beq	r3,r2,4004148 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 40040c4:	e0bfff17 	ldw	r2,-4(fp)
 40040c8:	10800017 	ldw	r2,0(r2)
 40040cc:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 40040d0:	e0bffc17 	ldw	r2,-16(fp)
 40040d4:	10800090 	cmplti	r2,r2,2
 40040d8:	1000061e 	bne	r2,zero,40040f4 <altera_avalon_jtag_uart_ioctl+0x7c>
 40040dc:	e0fffc17 	ldw	r3,-16(fp)
 40040e0:	00a00034 	movhi	r2,32768
 40040e4:	10bfffc4 	addi	r2,r2,-1
 40040e8:	18800226 	beq	r3,r2,40040f4 <altera_avalon_jtag_uart_ioctl+0x7c>
 40040ec:	e0bffc17 	ldw	r2,-16(fp)
 40040f0:	00000206 	br	40040fc <altera_avalon_jtag_uart_ioctl+0x84>
 40040f4:	00a00034 	movhi	r2,32768
 40040f8:	10bfff84 	addi	r2,r2,-2
 40040fc:	e0fffd17 	ldw	r3,-12(fp)
 4004100:	18800115 	stw	r2,4(r3)
      rc = 0;
 4004104:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4004108:	00000f06 	br	4004148 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 400410c:	e0bffd17 	ldw	r2,-12(fp)
 4004110:	10c00117 	ldw	r3,4(r2)
 4004114:	00a00034 	movhi	r2,32768
 4004118:	10bfffc4 	addi	r2,r2,-1
 400411c:	18800c26 	beq	r3,r2,4004150 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 4004120:	e0bffd17 	ldw	r2,-12(fp)
 4004124:	10c00917 	ldw	r3,36(r2)
 4004128:	e0bffd17 	ldw	r2,-12(fp)
 400412c:	10800117 	ldw	r2,4(r2)
 4004130:	1885803a 	cmpltu	r2,r3,r2
 4004134:	10c03fcc 	andi	r3,r2,255
 4004138:	e0bfff17 	ldw	r2,-4(fp)
 400413c:	10c00015 	stw	r3,0(r2)
      rc = 0;
 4004140:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4004144:	00000206 	br	4004150 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 4004148:	0001883a 	nop
 400414c:	00000106 	br	4004154 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 4004150:	0001883a 	nop

  default:
    break;
  }

  return rc;
 4004154:	e0bffb17 	ldw	r2,-20(fp)
}
 4004158:	e037883a 	mov	sp,fp
 400415c:	df000017 	ldw	fp,0(sp)
 4004160:	dec00104 	addi	sp,sp,4
 4004164:	f800283a 	ret

04004168 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4004168:	defff304 	addi	sp,sp,-52
 400416c:	dfc00c15 	stw	ra,48(sp)
 4004170:	df000b15 	stw	fp,44(sp)
 4004174:	df000b04 	addi	fp,sp,44
 4004178:	e13ffc15 	stw	r4,-16(fp)
 400417c:	e17ffd15 	stw	r5,-12(fp)
 4004180:	e1bffe15 	stw	r6,-8(fp)
 4004184:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 4004188:	e0bffd17 	ldw	r2,-12(fp)
 400418c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4004190:	00004706 	br	40042b0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4004194:	e0bffc17 	ldw	r2,-16(fp)
 4004198:	10800a17 	ldw	r2,40(r2)
 400419c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 40041a0:	e0bffc17 	ldw	r2,-16(fp)
 40041a4:	10800b17 	ldw	r2,44(r2)
 40041a8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 40041ac:	e0fff717 	ldw	r3,-36(fp)
 40041b0:	e0bff817 	ldw	r2,-32(fp)
 40041b4:	18800536 	bltu	r3,r2,40041cc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 40041b8:	e0fff717 	ldw	r3,-36(fp)
 40041bc:	e0bff817 	ldw	r2,-32(fp)
 40041c0:	1885c83a 	sub	r2,r3,r2
 40041c4:	e0bff615 	stw	r2,-40(fp)
 40041c8:	00000406 	br	40041dc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 40041cc:	00c20004 	movi	r3,2048
 40041d0:	e0bff817 	ldw	r2,-32(fp)
 40041d4:	1885c83a 	sub	r2,r3,r2
 40041d8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 40041dc:	e0bff617 	ldw	r2,-40(fp)
 40041e0:	10001e26 	beq	r2,zero,400425c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 40041e4:	e0fffe17 	ldw	r3,-8(fp)
 40041e8:	e0bff617 	ldw	r2,-40(fp)
 40041ec:	1880022e 	bgeu	r3,r2,40041f8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 40041f0:	e0bffe17 	ldw	r2,-8(fp)
 40041f4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 40041f8:	e0bffc17 	ldw	r2,-16(fp)
 40041fc:	10c00e04 	addi	r3,r2,56
 4004200:	e0bff817 	ldw	r2,-32(fp)
 4004204:	1885883a 	add	r2,r3,r2
 4004208:	e1bff617 	ldw	r6,-40(fp)
 400420c:	100b883a 	mov	r5,r2
 4004210:	e13ff517 	ldw	r4,-44(fp)
 4004214:	40016e80 	call	40016e8 <memcpy>
      ptr   += n;
 4004218:	e0fff517 	ldw	r3,-44(fp)
 400421c:	e0bff617 	ldw	r2,-40(fp)
 4004220:	1885883a 	add	r2,r3,r2
 4004224:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 4004228:	e0fffe17 	ldw	r3,-8(fp)
 400422c:	e0bff617 	ldw	r2,-40(fp)
 4004230:	1885c83a 	sub	r2,r3,r2
 4004234:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4004238:	e0fff817 	ldw	r3,-32(fp)
 400423c:	e0bff617 	ldw	r2,-40(fp)
 4004240:	1885883a 	add	r2,r3,r2
 4004244:	10c1ffcc 	andi	r3,r2,2047
 4004248:	e0bffc17 	ldw	r2,-16(fp)
 400424c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4004250:	e0bffe17 	ldw	r2,-8(fp)
 4004254:	00bfcf16 	blt	zero,r2,4004194 <altera_avalon_jtag_uart_read+0x2c>
 4004258:	00000106 	br	4004260 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 400425c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 4004260:	e0fff517 	ldw	r3,-44(fp)
 4004264:	e0bffd17 	ldw	r2,-12(fp)
 4004268:	1880141e 	bne	r3,r2,40042bc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 400426c:	e0bfff17 	ldw	r2,-4(fp)
 4004270:	1090000c 	andi	r2,r2,16384
 4004274:	1000131e 	bne	r2,zero,40042c4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 4004278:	0001883a 	nop
 400427c:	e0bffc17 	ldw	r2,-16(fp)
 4004280:	10c00a17 	ldw	r3,40(r2)
 4004284:	e0bff717 	ldw	r2,-36(fp)
 4004288:	1880051e 	bne	r3,r2,40042a0 <altera_avalon_jtag_uart_read+0x138>
 400428c:	e0bffc17 	ldw	r2,-16(fp)
 4004290:	10c00917 	ldw	r3,36(r2)
 4004294:	e0bffc17 	ldw	r2,-16(fp)
 4004298:	10800117 	ldw	r2,4(r2)
 400429c:	18bff736 	bltu	r3,r2,400427c <altera_avalon_jtag_uart_read+0x114>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 40042a0:	e0bffc17 	ldw	r2,-16(fp)
 40042a4:	10c00a17 	ldw	r3,40(r2)
 40042a8:	e0bff717 	ldw	r2,-36(fp)
 40042ac:	18800726 	beq	r3,r2,40042cc <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 40042b0:	e0bffe17 	ldw	r2,-8(fp)
 40042b4:	00bfb716 	blt	zero,r2,4004194 <altera_avalon_jtag_uart_read+0x2c>
 40042b8:	00000506 	br	40042d0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 40042bc:	0001883a 	nop
 40042c0:	00000306 	br	40042d0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 40042c4:	0001883a 	nop
 40042c8:	00000106 	br	40042d0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 40042cc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 40042d0:	e0fff517 	ldw	r3,-44(fp)
 40042d4:	e0bffd17 	ldw	r2,-12(fp)
 40042d8:	18801826 	beq	r3,r2,400433c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40042dc:	0005303a 	rdctl	r2,status
 40042e0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40042e4:	e0fffb17 	ldw	r3,-20(fp)
 40042e8:	00bfff84 	movi	r2,-2
 40042ec:	1884703a 	and	r2,r3,r2
 40042f0:	1001703a 	wrctl	status,r2
  
  return context;
 40042f4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 40042f8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40042fc:	e0bffc17 	ldw	r2,-16(fp)
 4004300:	10800817 	ldw	r2,32(r2)
 4004304:	10c00054 	ori	r3,r2,1
 4004308:	e0bffc17 	ldw	r2,-16(fp)
 400430c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4004310:	e0bffc17 	ldw	r2,-16(fp)
 4004314:	10800017 	ldw	r2,0(r2)
 4004318:	10800104 	addi	r2,r2,4
 400431c:	1007883a 	mov	r3,r2
 4004320:	e0bffc17 	ldw	r2,-16(fp)
 4004324:	10800817 	ldw	r2,32(r2)
 4004328:	18800035 	stwio	r2,0(r3)
 400432c:	e0bffa17 	ldw	r2,-24(fp)
 4004330:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004334:	e0bff917 	ldw	r2,-28(fp)
 4004338:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 400433c:	e0fff517 	ldw	r3,-44(fp)
 4004340:	e0bffd17 	ldw	r2,-12(fp)
 4004344:	18800426 	beq	r3,r2,4004358 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 4004348:	e0fff517 	ldw	r3,-44(fp)
 400434c:	e0bffd17 	ldw	r2,-12(fp)
 4004350:	1885c83a 	sub	r2,r3,r2
 4004354:	00000606 	br	4004370 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 4004358:	e0bfff17 	ldw	r2,-4(fp)
 400435c:	1090000c 	andi	r2,r2,16384
 4004360:	10000226 	beq	r2,zero,400436c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 4004364:	00bffd44 	movi	r2,-11
 4004368:	00000106 	br	4004370 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 400436c:	00bffec4 	movi	r2,-5
}
 4004370:	e037883a 	mov	sp,fp
 4004374:	dfc00117 	ldw	ra,4(sp)
 4004378:	df000017 	ldw	fp,0(sp)
 400437c:	dec00204 	addi	sp,sp,8
 4004380:	f800283a 	ret

04004384 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4004384:	defff304 	addi	sp,sp,-52
 4004388:	dfc00c15 	stw	ra,48(sp)
 400438c:	df000b15 	stw	fp,44(sp)
 4004390:	df000b04 	addi	fp,sp,44
 4004394:	e13ffc15 	stw	r4,-16(fp)
 4004398:	e17ffd15 	stw	r5,-12(fp)
 400439c:	e1bffe15 	stw	r6,-8(fp)
 40043a0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 40043a4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 40043a8:	e0bffd17 	ldw	r2,-12(fp)
 40043ac:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 40043b0:	00003706 	br	4004490 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 40043b4:	e0bffc17 	ldw	r2,-16(fp)
 40043b8:	10800c17 	ldw	r2,48(r2)
 40043bc:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 40043c0:	e0bffc17 	ldw	r2,-16(fp)
 40043c4:	10800d17 	ldw	r2,52(r2)
 40043c8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 40043cc:	e0fff917 	ldw	r3,-28(fp)
 40043d0:	e0bff517 	ldw	r2,-44(fp)
 40043d4:	1880062e 	bgeu	r3,r2,40043f0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 40043d8:	e0fff517 	ldw	r3,-44(fp)
 40043dc:	e0bff917 	ldw	r2,-28(fp)
 40043e0:	1885c83a 	sub	r2,r3,r2
 40043e4:	10bfffc4 	addi	r2,r2,-1
 40043e8:	e0bff615 	stw	r2,-40(fp)
 40043ec:	00000b06 	br	400441c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 40043f0:	e0bff517 	ldw	r2,-44(fp)
 40043f4:	10000526 	beq	r2,zero,400440c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 40043f8:	00c20004 	movi	r3,2048
 40043fc:	e0bff917 	ldw	r2,-28(fp)
 4004400:	1885c83a 	sub	r2,r3,r2
 4004404:	e0bff615 	stw	r2,-40(fp)
 4004408:	00000406 	br	400441c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 400440c:	00c1ffc4 	movi	r3,2047
 4004410:	e0bff917 	ldw	r2,-28(fp)
 4004414:	1885c83a 	sub	r2,r3,r2
 4004418:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 400441c:	e0bff617 	ldw	r2,-40(fp)
 4004420:	10001e26 	beq	r2,zero,400449c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4004424:	e0fffe17 	ldw	r3,-8(fp)
 4004428:	e0bff617 	ldw	r2,-40(fp)
 400442c:	1880022e 	bgeu	r3,r2,4004438 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4004430:	e0bffe17 	ldw	r2,-8(fp)
 4004434:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4004438:	e0bffc17 	ldw	r2,-16(fp)
 400443c:	10c20e04 	addi	r3,r2,2104
 4004440:	e0bff917 	ldw	r2,-28(fp)
 4004444:	1885883a 	add	r2,r3,r2
 4004448:	e1bff617 	ldw	r6,-40(fp)
 400444c:	e17ffd17 	ldw	r5,-12(fp)
 4004450:	1009883a 	mov	r4,r2
 4004454:	40016e80 	call	40016e8 <memcpy>
      ptr   += n;
 4004458:	e0fffd17 	ldw	r3,-12(fp)
 400445c:	e0bff617 	ldw	r2,-40(fp)
 4004460:	1885883a 	add	r2,r3,r2
 4004464:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 4004468:	e0fffe17 	ldw	r3,-8(fp)
 400446c:	e0bff617 	ldw	r2,-40(fp)
 4004470:	1885c83a 	sub	r2,r3,r2
 4004474:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4004478:	e0fff917 	ldw	r3,-28(fp)
 400447c:	e0bff617 	ldw	r2,-40(fp)
 4004480:	1885883a 	add	r2,r3,r2
 4004484:	10c1ffcc 	andi	r3,r2,2047
 4004488:	e0bffc17 	ldw	r2,-16(fp)
 400448c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4004490:	e0bffe17 	ldw	r2,-8(fp)
 4004494:	00bfc716 	blt	zero,r2,40043b4 <altera_avalon_jtag_uart_write+0x30>
 4004498:	00000106 	br	40044a0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 400449c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40044a0:	0005303a 	rdctl	r2,status
 40044a4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40044a8:	e0fffb17 	ldw	r3,-20(fp)
 40044ac:	00bfff84 	movi	r2,-2
 40044b0:	1884703a 	and	r2,r3,r2
 40044b4:	1001703a 	wrctl	status,r2
  
  return context;
 40044b8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 40044bc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40044c0:	e0bffc17 	ldw	r2,-16(fp)
 40044c4:	10800817 	ldw	r2,32(r2)
 40044c8:	10c00094 	ori	r3,r2,2
 40044cc:	e0bffc17 	ldw	r2,-16(fp)
 40044d0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40044d4:	e0bffc17 	ldw	r2,-16(fp)
 40044d8:	10800017 	ldw	r2,0(r2)
 40044dc:	10800104 	addi	r2,r2,4
 40044e0:	1007883a 	mov	r3,r2
 40044e4:	e0bffc17 	ldw	r2,-16(fp)
 40044e8:	10800817 	ldw	r2,32(r2)
 40044ec:	18800035 	stwio	r2,0(r3)
 40044f0:	e0bffa17 	ldw	r2,-24(fp)
 40044f4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40044f8:	e0bff817 	ldw	r2,-32(fp)
 40044fc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 4004500:	e0bffe17 	ldw	r2,-8(fp)
 4004504:	0080100e 	bge	zero,r2,4004548 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 4004508:	e0bfff17 	ldw	r2,-4(fp)
 400450c:	1090000c 	andi	r2,r2,16384
 4004510:	1000101e 	bne	r2,zero,4004554 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4004514:	0001883a 	nop
 4004518:	e0bffc17 	ldw	r2,-16(fp)
 400451c:	10c00d17 	ldw	r3,52(r2)
 4004520:	e0bff517 	ldw	r2,-44(fp)
 4004524:	1880051e 	bne	r3,r2,400453c <altera_avalon_jtag_uart_write+0x1b8>
 4004528:	e0bffc17 	ldw	r2,-16(fp)
 400452c:	10c00917 	ldw	r3,36(r2)
 4004530:	e0bffc17 	ldw	r2,-16(fp)
 4004534:	10800117 	ldw	r2,4(r2)
 4004538:	18bff736 	bltu	r3,r2,4004518 <altera_avalon_jtag_uart_write+0x194>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 400453c:	e0bffc17 	ldw	r2,-16(fp)
 4004540:	10800917 	ldw	r2,36(r2)
 4004544:	1000051e 	bne	r2,zero,400455c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 4004548:	e0bffe17 	ldw	r2,-8(fp)
 400454c:	00bfd016 	blt	zero,r2,4004490 <altera_avalon_jtag_uart_write+0x10c>
 4004550:	00000306 	br	4004560 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 4004554:	0001883a 	nop
 4004558:	00000106 	br	4004560 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 400455c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4004560:	e0fffd17 	ldw	r3,-12(fp)
 4004564:	e0bff717 	ldw	r2,-36(fp)
 4004568:	18800426 	beq	r3,r2,400457c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 400456c:	e0fffd17 	ldw	r3,-12(fp)
 4004570:	e0bff717 	ldw	r2,-36(fp)
 4004574:	1885c83a 	sub	r2,r3,r2
 4004578:	00000606 	br	4004594 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 400457c:	e0bfff17 	ldw	r2,-4(fp)
 4004580:	1090000c 	andi	r2,r2,16384
 4004584:	10000226 	beq	r2,zero,4004590 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 4004588:	00bffd44 	movi	r2,-11
 400458c:	00000106 	br	4004594 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4004590:	00bffec4 	movi	r2,-5
}
 4004594:	e037883a 	mov	sp,fp
 4004598:	dfc00117 	ldw	ra,4(sp)
 400459c:	df000017 	ldw	fp,0(sp)
 40045a0:	dec00204 	addi	sp,sp,8
 40045a4:	f800283a 	ret

040045a8 <altera_avalon_mailbox_identify>:
 * Check an instance open match
 * with the callback register
 */

static void altera_avalon_mailbox_identify (altera_avalon_mailbox_dev *dev)
{
 40045a8:	defffd04 	addi	sp,sp,-12
 40045ac:	df000215 	stw	fp,8(sp)
 40045b0:	df000204 	addi	fp,sp,8
 40045b4:	e13fff15 	stw	r4,-4(fp)
    /* Random signature to test mailbox ownership */
    alt_u32 magic_num = 0x3A11B045;
 40045b8:	008e84b4 	movhi	r2,14866
 40045bc:	10ac1144 	addi	r2,r2,-20411
 40045c0:	e0bffe15 	stw	r2,-8(fp)

    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, magic_num);
 40045c4:	e0bfff17 	ldw	r2,-4(fp)
 40045c8:	10800a17 	ldw	r2,40(r2)
 40045cc:	10800104 	addi	r2,r2,4
 40045d0:	1007883a 	mov	r3,r2
 40045d4:	e0bffe17 	ldw	r2,-8(fp)
 40045d8:	18800035 	stwio	r2,0(r3)
    if((IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST)) == magic_num)
 40045dc:	e0bfff17 	ldw	r2,-4(fp)
 40045e0:	10800a17 	ldw	r2,40(r2)
 40045e4:	10800104 	addi	r2,r2,4
 40045e8:	10800037 	ldwio	r2,0(r2)
 40045ec:	1007883a 	mov	r3,r2
 40045f0:	e0bffe17 	ldw	r2,-8(fp)
 40045f4:	1880081e 	bne	r3,r2,4004618 <altera_avalon_mailbox_identify+0x70>
    {
        dev-> mbox_type = MBOX_TX;
 40045f8:	e0bfff17 	ldw	r2,-4(fp)
 40045fc:	10000f15 	stw	zero,60(r2)
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
 4004600:	e0bfff17 	ldw	r2,-4(fp)
 4004604:	10800a17 	ldw	r2,40(r2)
 4004608:	10800104 	addi	r2,r2,4
 400460c:	0007883a 	mov	r3,zero
 4004610:	10c00035 	stwio	r3,0(r2)
    } else
    {
	    dev->mbox_type = MBOX_RX;
    }
}
 4004614:	00000306 	br	4004624 <altera_avalon_mailbox_identify+0x7c>
        dev-> mbox_type = MBOX_TX;
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
    } else
    {
	    dev->mbox_type = MBOX_RX;
 4004618:	e0bfff17 	ldw	r2,-4(fp)
 400461c:	00c00044 	movi	r3,1
 4004620:	10c00f15 	stw	r3,60(r2)
    }
}
 4004624:	0001883a 	nop
 4004628:	e037883a 	mov	sp,fp
 400462c:	df000017 	ldw	fp,0(sp)
 4004630:	dec00104 	addi	sp,sp,4
 4004634:	f800283a 	ret

04004638 <altera_avalon_mailbox_post>:
/*
 *   altera_avalon_mailbox_post
 *   This function post message out through sender mailbox
 */
static alt_32 altera_avalon_mailbox_post (altera_avalon_mailbox_dev *dev,  void *message)
{
 4004638:	defffc04 	addi	sp,sp,-16
 400463c:	df000315 	stw	fp,12(sp)
 4004640:	df000304 	addi	fp,sp,12
 4004644:	e13ffe15 	stw	r4,-8(fp)
 4004648:	e17fff15 	stw	r5,-4(fp)
    alt_u32 *mbox_msg = (alt_u32*) message ;
 400464c:	e0bfff17 	ldw	r2,-4(fp)
 4004650:	e0bffd15 	stw	r2,-12(fp)

    if (mbox_msg != NULL) {
 4004654:	e0bffd17 	ldw	r2,-12(fp)
 4004658:	10001026 	beq	r2,zero,400469c <altera_avalon_mailbox_post+0x64>
        /* When message space available, post the message out */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, mbox_msg[1]);
 400465c:	e0bffe17 	ldw	r2,-8(fp)
 4004660:	10800a17 	ldw	r2,40(r2)
 4004664:	10800104 	addi	r2,r2,4
 4004668:	1007883a 	mov	r3,r2
 400466c:	e0bffd17 	ldw	r2,-12(fp)
 4004670:	10800104 	addi	r2,r2,4
 4004674:	10800017 	ldw	r2,0(r2)
 4004678:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, mbox_msg[0]);
 400467c:	e0bffe17 	ldw	r2,-8(fp)
 4004680:	10800a17 	ldw	r2,40(r2)
 4004684:	1007883a 	mov	r3,r2
 4004688:	e0bffd17 	ldw	r2,-12(fp)
 400468c:	10800017 	ldw	r2,0(r2)
 4004690:	18800035 	stwio	r2,0(r3)
        return 0;
 4004694:	0005883a 	mov	r2,zero
 4004698:	00000106 	br	40046a0 <altera_avalon_mailbox_post+0x68>
    }
    /* Invalid NULL message received */
    return -EINVAL;
 400469c:	00bffa84 	movi	r2,-22
}
 40046a0:	e037883a 	mov	sp,fp
 40046a4:	df000017 	ldw	fp,0(sp)
 40046a8:	dec00104 	addi	sp,sp,4
 40046ac:	f800283a 	ret

040046b0 <altera_avalon_mailbox_simple_tx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_tx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_tx_isr(void *context, alt_u32 id)
#endif
{
 40046b0:	defff504 	addi	sp,sp,-44
 40046b4:	dfc00a15 	stw	ra,40(sp)
 40046b8:	df000915 	stw	fp,36(sp)
 40046bc:	df000904 	addi	fp,sp,36
 40046c0:	e13ffe15 	stw	r4,-8(fp)
 40046c4:	e17fff15 	stw	r5,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 40046c8:	e0bffe17 	ldw	r2,-8(fp)
 40046cc:	e0bff715 	stw	r2,-36(fp)
    int status = 0;
 40046d0:	e03ff815 	stw	zero,-32(fp)
    alt_u32 data;
    alt_irq_context cpu_sr;
    alt_u32 *message = dev->mbox_msg;
 40046d4:	e0bff717 	ldw	r2,-36(fp)
 40046d8:	10801017 	ldw	r2,64(r2)
 40046dc:	e0bff915 	stw	r2,-28(fp)

    /* Mask mailbox interrupt */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 40046e0:	e0bff717 	ldw	r2,-36(fp)
 40046e4:	10800a17 	ldw	r2,40(r2)
 40046e8:	10800304 	addi	r2,r2,12
 40046ec:	10800037 	ldwio	r2,0(r2)
 40046f0:	1007883a 	mov	r3,r2
 40046f4:	00bfff44 	movi	r2,-3
 40046f8:	1884703a 	and	r2,r3,r2
 40046fc:	e0bffa15 	stw	r2,-24(fp)
               (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004700:	e0bff717 	ldw	r2,-36(fp)
 4004704:	10800a17 	ldw	r2,40(r2)
 4004708:	10800304 	addi	r2,r2,12
 400470c:	1007883a 	mov	r3,r2
 4004710:	e0bffa17 	ldw	r2,-24(fp)
 4004714:	18800035 	stwio	r2,0(r3)

    if (message != NULL)
 4004718:	e0bff917 	ldw	r2,-28(fp)
 400471c:	10002d26 	beq	r2,zero,40047d4 <altera_avalon_mailbox_simple_tx_isr+0x124>
    {
        /* Post out message requested */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, message[1]);
 4004720:	e0bff717 	ldw	r2,-36(fp)
 4004724:	10800a17 	ldw	r2,40(r2)
 4004728:	10800104 	addi	r2,r2,4
 400472c:	1007883a 	mov	r3,r2
 4004730:	e0bff917 	ldw	r2,-28(fp)
 4004734:	10800104 	addi	r2,r2,4
 4004738:	10800017 	ldw	r2,0(r2)
 400473c:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
 4004740:	e0bff717 	ldw	r2,-36(fp)
 4004744:	10800a17 	ldw	r2,40(r2)
 4004748:	1007883a 	mov	r3,r2
 400474c:	e0bff917 	ldw	r2,-28(fp)
 4004750:	10800017 	ldw	r2,0(r2)
 4004754:	18800035 	stwio	r2,0(r3)
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4004758:	e0bff717 	ldw	r2,-36(fp)
 400475c:	10800a17 	ldw	r2,40(r2)
 4004760:	10800204 	addi	r2,r2,8
 4004764:	10800037 	ldwio	r2,0(r2)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 4004768:	1080008c 	andi	r2,r2,2
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 400476c:	1005d07a 	srai	r2,r2,1
 4004770:	e0bff815 	stw	r2,-32(fp)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
        if (dev->tx_cb)
 4004774:	e0bff717 	ldw	r2,-36(fp)
 4004778:	10800d17 	ldw	r2,52(r2)
 400477c:	10001126 	beq	r2,zero,40047c4 <altera_avalon_mailbox_simple_tx_isr+0x114>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4004780:	0005303a 	rdctl	r2,status
 4004784:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004788:	e0fffc17 	ldw	r3,-16(fp)
 400478c:	00bfff84 	movi	r2,-2
 4004790:	1884703a 	and	r2,r3,r2
 4004794:	1001703a 	wrctl	status,r2
  
  return context;
 4004798:	e0bffc17 	ldw	r2,-16(fp)
        {
            cpu_sr = alt_irq_disable_all();
 400479c:	e0bffb15 	stw	r2,-20(fp)
  	        (dev->tx_cb)(message, status);
 40047a0:	e0bff717 	ldw	r2,-36(fp)
 40047a4:	10800d17 	ldw	r2,52(r2)
 40047a8:	e17ff817 	ldw	r5,-32(fp)
 40047ac:	e13ff917 	ldw	r4,-28(fp)
 40047b0:	103ee83a 	callr	r2
 40047b4:	e0bffb17 	ldw	r2,-20(fp)
 40047b8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40047bc:	e0bffd17 	ldw	r2,-12(fp)
 40047c0:	1001703a 	wrctl	status,r2
            alt_irq_enable_all(cpu_sr);
        }
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 40047c4:	e0bff717 	ldw	r2,-36(fp)
 40047c8:	10001015 	stw	zero,64(r2)
        dev->lock = 0;
 40047cc:	e0bff717 	ldw	r2,-36(fp)
 40047d0:	10001105 	stb	zero,68(r2)
    }
}
 40047d4:	0001883a 	nop
 40047d8:	e037883a 	mov	sp,fp
 40047dc:	dfc00117 	ldw	ra,4(sp)
 40047e0:	df000017 	ldw	fp,0(sp)
 40047e4:	dec00204 	addi	sp,sp,8
 40047e8:	f800283a 	ret

040047ec <altera_avalon_mailbox_simple_rx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_rx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_rx_isr(void *context, alt_u32 id)
#endif
{
 40047ec:	defff604 	addi	sp,sp,-40
 40047f0:	dfc00915 	stw	ra,36(sp)
 40047f4:	df000815 	stw	fp,32(sp)
 40047f8:	df000804 	addi	fp,sp,32
 40047fc:	e13ffe15 	stw	r4,-8(fp)
 4004800:	e17fff15 	stw	r5,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 4004804:	e0bffe17 	ldw	r2,-8(fp)
 4004808:	e0bff815 	stw	r2,-32(fp)
    alt_irq_context cpu_sr;
    alt_u32 inbox[2];

    inbox[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 400480c:	e0bff817 	ldw	r2,-32(fp)
 4004810:	10800a17 	ldw	r2,40(r2)
 4004814:	10800104 	addi	r2,r2,4
 4004818:	10800037 	ldwio	r2,0(r2)
 400481c:	e0bffd15 	stw	r2,-12(fp)
    inbox[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 4004820:	e0bff817 	ldw	r2,-32(fp)
 4004824:	10800a17 	ldw	r2,40(r2)
 4004828:	10800037 	ldwio	r2,0(r2)
 400482c:	e0bffc15 	stw	r2,-16(fp)

    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
    if (dev->rx_cb)
 4004830:	e0bff817 	ldw	r2,-32(fp)
 4004834:	10800e17 	ldw	r2,56(r2)
 4004838:	10001126 	beq	r2,zero,4004880 <altera_avalon_mailbox_simple_rx_isr+0x94>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400483c:	0005303a 	rdctl	r2,status
 4004840:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004844:	e0fffa17 	ldw	r3,-24(fp)
 4004848:	00bfff84 	movi	r2,-2
 400484c:	1884703a 	and	r2,r3,r2
 4004850:	1001703a 	wrctl	status,r2
  
  return context;
 4004854:	e0bffa17 	ldw	r2,-24(fp)
    {
        cpu_sr = alt_irq_disable_all();
 4004858:	e0bff915 	stw	r2,-28(fp)
        (dev->rx_cb)(inbox);
 400485c:	e0bff817 	ldw	r2,-32(fp)
 4004860:	10800e17 	ldw	r2,56(r2)
 4004864:	e0fffc04 	addi	r3,fp,-16
 4004868:	1809883a 	mov	r4,r3
 400486c:	103ee83a 	callr	r2
 4004870:	e0bff917 	ldw	r2,-28(fp)
 4004874:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004878:	e0bffb17 	ldw	r2,-20(fp)
 400487c:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }
}
 4004880:	0001883a 	nop
 4004884:	e037883a 	mov	sp,fp
 4004888:	dfc00117 	ldw	ra,4(sp)
 400488c:	df000017 	ldw	fp,0(sp)
 4004890:	dec00204 	addi	sp,sp,8
 4004894:	f800283a 	ret

04004898 <altera_avalon_mailbox_simple_init>:
 * Altera avalon mailbox init
 * Initialize mailbox device and identify sender/receiver mailbox
 */
void altera_avalon_mailbox_simple_init (altera_avalon_mailbox_dev *dev,
		                               int intr_id, int irq)
{
 4004898:	defffb04 	addi	sp,sp,-20
 400489c:	dfc00415 	stw	ra,16(sp)
 40048a0:	df000315 	stw	fp,12(sp)
 40048a4:	df000304 	addi	fp,sp,12
 40048a8:	e13ffd15 	stw	r4,-12(fp)
 40048ac:	e17ffe15 	stw	r5,-8(fp)
 40048b0:	e1bfff15 	stw	r6,-4(fp)
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_simple_list);
 40048b4:	d1600b04 	addi	r5,gp,-32724
 40048b8:	e13ffd17 	ldw	r4,-12(fp)
 40048bc:	400535c0 	call	400535c <alt_dev_llist_insert>
    
    dev->mailbox_irq    = irq;
 40048c0:	e0ffff17 	ldw	r3,-4(fp)
 40048c4:	e0bffd17 	ldw	r2,-12(fp)
 40048c8:	10c00b15 	stw	r3,44(r2)
    dev->mailbox_intr_ctrl_id = intr_id;
 40048cc:	e0fffe17 	ldw	r3,-8(fp)
 40048d0:	e0bffd17 	ldw	r2,-12(fp)
 40048d4:	10c00c15 	stw	r3,48(r2)
    dev->rx_cb = NULL;
 40048d8:	e0bffd17 	ldw	r2,-12(fp)
 40048dc:	10000e15 	stw	zero,56(r2)
    dev->tx_cb = NULL;
 40048e0:	e0bffd17 	ldw	r2,-12(fp)
 40048e4:	10000d15 	stw	zero,52(r2)
    dev->mbox_msg = NULL;
 40048e8:	e0bffd17 	ldw	r2,-12(fp)
 40048ec:	10001015 	stw	zero,64(r2)
    
    ALT_SEM_CREATE (&dev->write_lock, 1);

    altera_avalon_mailbox_identify(dev);
 40048f0:	e13ffd17 	ldw	r4,-12(fp)
 40048f4:	40045a80 	call	40045a8 <altera_avalon_mailbox_identify>
}
 40048f8:	0001883a 	nop
 40048fc:	e037883a 	mov	sp,fp
 4004900:	dfc00117 	ldw	ra,4(sp)
 4004904:	df000017 	ldw	fp,0(sp)
 4004908:	dec00204 	addi	sp,sp,8
 400490c:	f800283a 	ret

04004910 <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
altera_avalon_mailbox_dev* altera_avalon_mailbox_open (const char *name,
		altera_mailbox_tx_cb tx_callback, altera_mailbox_rx_cb rx_callback)
{
 4004910:	defff904 	addi	sp,sp,-28
 4004914:	dfc00615 	stw	ra,24(sp)
 4004918:	df000515 	stw	fp,20(sp)
 400491c:	df000504 	addi	fp,sp,20
 4004920:	e13ffd15 	stw	r4,-12(fp)
 4004924:	e17ffe15 	stw	r5,-8(fp)
 4004928:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_mailbox_dev *dev;
    alt_u32 data;

    /* Find requested device */
    dev = (altera_avalon_mailbox_dev*) alt_find_dev (name, &alt_mailbox_simple_list);
 400492c:	d1600b04 	addi	r5,gp,-32724
 4004930:	e13ffd17 	ldw	r4,-12(fp)
 4004934:	40054c00 	call	40054c0 <alt_find_dev>
 4004938:	e0bffb15 	stw	r2,-20(fp)
    if (dev == NULL)
 400493c:	e0bffb17 	ldw	r2,-20(fp)
 4004940:	1000021e 	bne	r2,zero,400494c <altera_avalon_mailbox_open+0x3c>
    {
        return NULL;
 4004944:	0005883a 	mov	r2,zero
 4004948:	00005d06 	br	4004ac0 <altera_avalon_mailbox_open+0x1b0>
    }

    /* Mask mailbox interrupt before ISR is being registered. */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 400494c:	e0bffb17 	ldw	r2,-20(fp)
 4004950:	10800a17 	ldw	r2,40(r2)
 4004954:	10800304 	addi	r2,r2,12
 4004958:	10800037 	ldwio	r2,0(r2)
 400495c:	e0bffc15 	stw	r2,-16(fp)
    if (dev->mbox_type == MBOX_TX) {
 4004960:	e0bffb17 	ldw	r2,-20(fp)
 4004964:	10800f17 	ldw	r2,60(r2)
 4004968:	1000081e 	bne	r2,zero,400498c <altera_avalon_mailbox_open+0x7c>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 400496c:	e0bffb17 	ldw	r2,-20(fp)
 4004970:	10800a17 	ldw	r2,40(r2)
 4004974:	10800304 	addi	r2,r2,12
 4004978:	1009883a 	mov	r4,r2
 400497c:	e0fffc17 	ldw	r3,-16(fp)
 4004980:	00bfff44 	movi	r2,-3
 4004984:	1884703a 	and	r2,r3,r2
 4004988:	20800035 	stwio	r2,0(r4)
            (data & ~(ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK)));
    }
    if (dev->mbox_type == MBOX_RX) {
 400498c:	e0bffb17 	ldw	r2,-20(fp)
 4004990:	10800f17 	ldw	r2,60(r2)
 4004994:	10800058 	cmpnei	r2,r2,1
 4004998:	1000081e 	bne	r2,zero,40049bc <altera_avalon_mailbox_open+0xac>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 400499c:	e0bffb17 	ldw	r2,-20(fp)
 40049a0:	10800a17 	ldw	r2,40(r2)
 40049a4:	10800304 	addi	r2,r2,12
 40049a8:	1009883a 	mov	r4,r2
 40049ac:	e0fffc17 	ldw	r3,-16(fp)
 40049b0:	00bfff84 	movi	r2,-2
 40049b4:	1884703a 	and	r2,r3,r2
 40049b8:	20800035 	stwio	r2,0(r4)
    }

    /* If IRQ not connected, return device pointer without ISR register,
     * in polling mode.
     */
    if (dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED)
 40049bc:	e0bffb17 	ldw	r2,-20(fp)
 40049c0:	10800b17 	ldw	r2,44(r2)
 40049c4:	10bfffd8 	cmpnei	r2,r2,-1
 40049c8:	1000021e 	bne	r2,zero,40049d4 <altera_avalon_mailbox_open+0xc4>
        return dev;
 40049cc:	e0bffb17 	ldw	r2,-20(fp)
 40049d0:	00003b06 	br	4004ac0 <altera_avalon_mailbox_open+0x1b0>

    /* For IRQ connected case */

    if ((tx_callback == NULL) && (rx_callback == NULL))
 40049d4:	e0bffe17 	ldw	r2,-8(fp)
 40049d8:	1000041e 	bne	r2,zero,40049ec <altera_avalon_mailbox_open+0xdc>
 40049dc:	e0bfff17 	ldw	r2,-4(fp)
 40049e0:	1000021e 	bne	r2,zero,40049ec <altera_avalon_mailbox_open+0xdc>
    {
    /* No callback, polling mode */
        return dev;
 40049e4:	e0bffb17 	ldw	r2,-20(fp)
 40049e8:	00003506 	br	4004ac0 <altera_avalon_mailbox_open+0x1b0>
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 40049ec:	e0bffb17 	ldw	r2,-20(fp)
 40049f0:	10800f17 	ldw	r2,60(r2)
 40049f4:	1000021e 	bne	r2,zero,4004a00 <altera_avalon_mailbox_open+0xf0>
 40049f8:	e0bfff17 	ldw	r2,-4(fp)
 40049fc:	1000061e 	bne	r2,zero,4004a18 <altera_avalon_mailbox_open+0x108>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 4004a00:	e0bffb17 	ldw	r2,-20(fp)
 4004a04:	10800f17 	ldw	r2,60(r2)
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 4004a08:	10800058 	cmpnei	r2,r2,1
 4004a0c:	1000041e 	bne	r2,zero,4004a20 <altera_avalon_mailbox_open+0x110>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 4004a10:	e0bffe17 	ldw	r2,-8(fp)
 4004a14:	10000226 	beq	r2,zero,4004a20 <altera_avalon_mailbox_open+0x110>
  	  /* Invalid callback  */
        return NULL;
 4004a18:	0005883a 	mov	r2,zero
 4004a1c:	00002806 	br	4004ac0 <altera_avalon_mailbox_open+0x1b0>

    /* IRQ is valid register callback
     * to current mailbox device
     */
    dev->tx_cb  = tx_callback;
 4004a20:	e0bffb17 	ldw	r2,-20(fp)
 4004a24:	e0fffe17 	ldw	r3,-8(fp)
 4004a28:	10c00d15 	stw	r3,52(r2)
    dev->rx_cb  = rx_callback;
 4004a2c:	e0bffb17 	ldw	r2,-20(fp)
 4004a30:	e0ffff17 	ldw	r3,-4(fp)
 4004a34:	10c00e15 	stw	r3,56(r2)

    /* Register Mailbox's ISR */
    if (dev->mbox_type == MBOX_TX)
 4004a38:	e0bffb17 	ldw	r2,-20(fp)
 4004a3c:	10800f17 	ldw	r2,60(r2)
 4004a40:	1000071e 	bne	r2,zero,4004a60 <altera_avalon_mailbox_open+0x150>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_tx_isr,
                            dev, NULL);
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_tx_isr);
 4004a44:	e0bffb17 	ldw	r2,-20(fp)
 4004a48:	10800b17 	ldw	r2,44(r2)
 4004a4c:	01810034 	movhi	r6,1024
 4004a50:	3191ac04 	addi	r6,r6,18096
 4004a54:	e17ffb17 	ldw	r5,-20(fp)
 4004a58:	1009883a 	mov	r4,r2
 4004a5c:	40056c40 	call	40056c4 <alt_irq_register>
    #endif
    }
  
    if (dev->mbox_type == MBOX_RX)
 4004a60:	e0bffb17 	ldw	r2,-20(fp)
 4004a64:	10800f17 	ldw	r2,60(r2)
 4004a68:	10800058 	cmpnei	r2,r2,1
 4004a6c:	1000131e 	bne	r2,zero,4004abc <altera_avalon_mailbox_open+0x1ac>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_rx_isr,
                            dev, NULL);
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_rx_isr);
 4004a70:	e0bffb17 	ldw	r2,-20(fp)
 4004a74:	10800b17 	ldw	r2,44(r2)
 4004a78:	01810034 	movhi	r6,1024
 4004a7c:	3191fb04 	addi	r6,r6,18412
 4004a80:	e17ffb17 	ldw	r5,-20(fp)
 4004a84:	1009883a 	mov	r4,r2
 4004a88:	40056c40 	call	40056c4 <alt_irq_register>
    #endif
        /* Enable Receiver interrupt to listen mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4004a8c:	e0bffb17 	ldw	r2,-20(fp)
 4004a90:	10800a17 	ldw	r2,40(r2)
 4004a94:	10800304 	addi	r2,r2,12
 4004a98:	10800037 	ldwio	r2,0(r2)
 4004a9c:	10800054 	ori	r2,r2,1
 4004aa0:	e0bffc15 	stw	r2,-16(fp)
  	             (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004aa4:	e0bffb17 	ldw	r2,-20(fp)
 4004aa8:	10800a17 	ldw	r2,40(r2)
 4004aac:	10800304 	addi	r2,r2,12
 4004ab0:	1007883a 	mov	r3,r2
 4004ab4:	e0bffc17 	ldw	r2,-16(fp)
 4004ab8:	18800035 	stwio	r2,0(r3)
    }
    return dev;
 4004abc:	e0bffb17 	ldw	r2,-20(fp)
}
 4004ac0:	e037883a 	mov	sp,fp
 4004ac4:	dfc00117 	ldw	ra,4(sp)
 4004ac8:	df000017 	ldw	fp,0(sp)
 4004acc:	dec00204 	addi	sp,sp,8
 4004ad0:	f800283a 	ret

04004ad4 <altera_avalon_mailbox_close>:
/*
 * altera_avalon_mailbox_close
 * Disable mailbox interrupt and irq
 */
void altera_avalon_mailbox_close (altera_avalon_mailbox_dev *dev)
{
 4004ad4:	defffc04 	addi	sp,sp,-16
 4004ad8:	dfc00315 	stw	ra,12(sp)
 4004adc:	df000215 	stw	fp,8(sp)
 4004ae0:	df000204 	addi	fp,sp,8
 4004ae4:	e13fff15 	stw	r4,-4(fp)
    alt_u32 data;
    if ((dev != NULL) && (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED))
 4004ae8:	e0bfff17 	ldw	r2,-4(fp)
 4004aec:	10003526 	beq	r2,zero,4004bc4 <altera_avalon_mailbox_close+0xf0>
 4004af0:	e0bfff17 	ldw	r2,-4(fp)
 4004af4:	10800b17 	ldw	r2,44(r2)
 4004af8:	10bfffe0 	cmpeqi	r2,r2,-1
 4004afc:	1000311e 	bne	r2,zero,4004bc4 <altera_avalon_mailbox_close+0xf0>
    {
        /* Mask interrupt */
        if (dev->mbox_type == MBOX_TX)
 4004b00:	e0bfff17 	ldw	r2,-4(fp)
 4004b04:	10800f17 	ldw	r2,60(r2)
 4004b08:	10000e1e 	bne	r2,zero,4004b44 <altera_avalon_mailbox_close+0x70>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4004b0c:	e0bfff17 	ldw	r2,-4(fp)
 4004b10:	10800a17 	ldw	r2,40(r2)
 4004b14:	10800304 	addi	r2,r2,12
 4004b18:	10800037 	ldwio	r2,0(r2)
 4004b1c:	1007883a 	mov	r3,r2
 4004b20:	00bfff44 	movi	r2,-3
 4004b24:	1884703a 	and	r2,r3,r2
 4004b28:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004b2c:	e0bfff17 	ldw	r2,-4(fp)
 4004b30:	10800a17 	ldw	r2,40(r2)
 4004b34:	10800304 	addi	r2,r2,12
 4004b38:	1007883a 	mov	r3,r2
 4004b3c:	e0bffe17 	ldw	r2,-8(fp)
 4004b40:	18800035 	stwio	r2,0(r3)
        }
        if (dev->mbox_type == MBOX_RX)
 4004b44:	e0bfff17 	ldw	r2,-4(fp)
 4004b48:	10800f17 	ldw	r2,60(r2)
 4004b4c:	10800058 	cmpnei	r2,r2,1
 4004b50:	10000e1e 	bne	r2,zero,4004b8c <altera_avalon_mailbox_close+0xb8>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4004b54:	e0bfff17 	ldw	r2,-4(fp)
 4004b58:	10800a17 	ldw	r2,40(r2)
 4004b5c:	10800304 	addi	r2,r2,12
 4004b60:	10800037 	ldwio	r2,0(r2)
 4004b64:	1007883a 	mov	r3,r2
 4004b68:	00bfff84 	movi	r2,-2
 4004b6c:	1884703a 	and	r2,r3,r2
 4004b70:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004b74:	e0bfff17 	ldw	r2,-4(fp)
 4004b78:	10800a17 	ldw	r2,40(r2)
 4004b7c:	10800304 	addi	r2,r2,12
 4004b80:	1007883a 	mov	r3,r2
 4004b84:	e0bffe17 	ldw	r2,-8(fp)
 4004b88:	18800035 	stwio	r2,0(r3)
        }
  
        /* De-register mailbox irq) */
        if (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED)
 4004b8c:	e0bfff17 	ldw	r2,-4(fp)
 4004b90:	10800b17 	ldw	r2,44(r2)
 4004b94:	10bfffe0 	cmpeqi	r2,r2,-1
 4004b98:	1000061e 	bne	r2,zero,4004bb4 <altera_avalon_mailbox_close+0xe0>
        {
        #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
            alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, NULL,
                              dev, NULL);
        #else
            alt_irq_register(dev->mailbox_irq, dev, NULL);
 4004b9c:	e0bfff17 	ldw	r2,-4(fp)
 4004ba0:	10800b17 	ldw	r2,44(r2)
 4004ba4:	000d883a 	mov	r6,zero
 4004ba8:	e17fff17 	ldw	r5,-4(fp)
 4004bac:	1009883a 	mov	r4,r2
 4004bb0:	40056c40 	call	40056c4 <alt_irq_register>
        #endif
        }
        /* De-registering callback to mailbox */
        dev->tx_cb  = NULL;
 4004bb4:	e0bfff17 	ldw	r2,-4(fp)
 4004bb8:	10000d15 	stw	zero,52(r2)
        dev->rx_cb  = NULL;
 4004bbc:	e0bfff17 	ldw	r2,-4(fp)
 4004bc0:	10000e15 	stw	zero,56(r2)
    }
}
 4004bc4:	0001883a 	nop
 4004bc8:	e037883a 	mov	sp,fp
 4004bcc:	dfc00117 	ldw	ra,4(sp)
 4004bd0:	df000017 	ldw	fp,0(sp)
 4004bd4:	dec00204 	addi	sp,sp,8
 4004bd8:	f800283a 	ret

04004bdc <altera_avalon_mailbox_status>:
 *   Return 0 when mailbox is empty or no pending message
 *   Return 1 when mailbox space is full or there is a message pending
 */

alt_u32 altera_avalon_mailbox_status (altera_avalon_mailbox_dev *dev)
{
 4004bdc:	defffd04 	addi	sp,sp,-12
 4004be0:	df000215 	stw	fp,8(sp)
 4004be4:	df000204 	addi	fp,sp,8
 4004be8:	e13fff15 	stw	r4,-4(fp)
    alt_u32 mailbox_sts = 0;
 4004bec:	e03ffe15 	stw	zero,-8(fp)

    mailbox_sts = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_STS_OFST) & ALTERA_AVALON_MAILBOX_SIMPLE_STS_MSK);
 4004bf0:	e0bfff17 	ldw	r2,-4(fp)
 4004bf4:	10800a17 	ldw	r2,40(r2)
 4004bf8:	10800204 	addi	r2,r2,8
 4004bfc:	10800037 	ldwio	r2,0(r2)
 4004c00:	108000cc 	andi	r2,r2,3
 4004c04:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_TX)
 4004c08:	e0bfff17 	ldw	r2,-4(fp)
 4004c0c:	10800f17 	ldw	r2,60(r2)
 4004c10:	1000041e 	bne	r2,zero,4004c24 <altera_avalon_mailbox_status+0x48>
        mailbox_sts = (mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 4004c14:	e0bffe17 	ldw	r2,-8(fp)
 4004c18:	1080008c 	andi	r2,r2,2
 4004c1c:	1004d07a 	srli	r2,r2,1
 4004c20:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_RX)
 4004c24:	e0bfff17 	ldw	r2,-4(fp)
 4004c28:	10800f17 	ldw	r2,60(r2)
 4004c2c:	10800058 	cmpnei	r2,r2,1
 4004c30:	1000031e 	bne	r2,zero,4004c40 <altera_avalon_mailbox_status+0x64>
        mailbox_sts = mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_PENDING_MSK;
 4004c34:	e0bffe17 	ldw	r2,-8(fp)
 4004c38:	1080004c 	andi	r2,r2,1
 4004c3c:	e0bffe15 	stw	r2,-8(fp)

    return mailbox_sts;
 4004c40:	e0bffe17 	ldw	r2,-8(fp)
}
 4004c44:	e037883a 	mov	sp,fp
 4004c48:	df000017 	ldw	fp,0(sp)
 4004c4c:	dec00104 	addi	sp,sp,4
 4004c50:	f800283a 	ret

04004c54 <altera_avalon_mailbox_send>:
 * For polling mode, '0' timeout value for infinite polling
 * otherwise timeout when expired
 */
int altera_avalon_mailbox_send
(altera_avalon_mailbox_dev *dev, void *message, int timeout, EventType event)
{
 4004c54:	defff704 	addi	sp,sp,-36
 4004c58:	dfc00815 	stw	ra,32(sp)
 4004c5c:	df000715 	stw	fp,28(sp)
 4004c60:	df000704 	addi	fp,sp,28
 4004c64:	e13ffc15 	stw	r4,-16(fp)
 4004c68:	e17ffd15 	stw	r5,-12(fp)
 4004c6c:	e1bffe15 	stw	r6,-8(fp)
 4004c70:	e1ffff15 	stw	r7,-4(fp)
    int status = 0;
 4004c74:	e03ff915 	stw	zero,-28(fp)
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4004c78:	e0bffc17 	ldw	r2,-16(fp)
 4004c7c:	10801103 	ldbu	r2,68(r2)
 4004c80:	10803fcc 	andi	r2,r2,255
 4004c84:	1000061e 	bne	r2,zero,4004ca0 <altera_avalon_mailbox_send+0x4c>
 4004c88:	e0bffc17 	ldw	r2,-16(fp)
 4004c8c:	10800a17 	ldw	r2,40(r2)
 4004c90:	10800204 	addi	r2,r2,8
 4004c94:	10800037 	ldwio	r2,0(r2)
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
 4004c98:	1080008c 	andi	r2,r2,2
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4004c9c:	10000226 	beq	r2,zero,4004ca8 <altera_avalon_mailbox_send+0x54>
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
    {
    	/* dev is lock or no free space to send */
    	return -1;
 4004ca0:	00bfffc4 	movi	r2,-1
 4004ca4:	00003a06 	br	4004d90 <altera_avalon_mailbox_send+0x13c>
    }
    else
    {
        dev->mbox_msg = message;
 4004ca8:	e0bffc17 	ldw	r2,-16(fp)
 4004cac:	e0fffd17 	ldw	r3,-12(fp)
 4004cb0:	10c01015 	stw	r3,64(r2)
        dev->lock = 1;
 4004cb4:	e0bffc17 	ldw	r2,-16(fp)
 4004cb8:	00c00044 	movi	r3,1
 4004cbc:	10c01105 	stb	r3,68(r2)
     */
    ALT_SEM_POST (dev->write_lock);



    if ((dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED) || (event==POLL))
 4004cc0:	e0bffc17 	ldw	r2,-16(fp)
 4004cc4:	10800b17 	ldw	r2,44(r2)
 4004cc8:	10bfffe0 	cmpeqi	r2,r2,-1
 4004ccc:	1000031e 	bne	r2,zero,4004cdc <altera_avalon_mailbox_send+0x88>
 4004cd0:	e0bfff17 	ldw	r2,-4(fp)
 4004cd4:	10800058 	cmpnei	r2,r2,1
 4004cd8:	1000201e 	bne	r2,zero,4004d5c <altera_avalon_mailbox_send+0x108>
    {
        /* Polling mode */
        if (timeout ==0)
 4004cdc:	e0bffe17 	ldw	r2,-8(fp)
 4004ce0:	1000061e 	bne	r2,zero,4004cfc <altera_avalon_mailbox_send+0xa8>
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 4004ce4:	e13ffc17 	ldw	r4,-16(fp)
 4004ce8:	4004bdc0 	call	4004bdc <altera_avalon_mailbox_status>
 4004cec:	e0bffb15 	stw	r2,-20(fp)
            } while (mbox_status);
 4004cf0:	e0bffb17 	ldw	r2,-20(fp)
 4004cf4:	103ffb1e 	bne	r2,zero,4004ce4 <altera_avalon_mailbox_send+0x90>
 4004cf8:	00000e06 	br	4004d34 <altera_avalon_mailbox_send+0xe0>
        } else
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 4004cfc:	e13ffc17 	ldw	r4,-16(fp)
 4004d00:	4004bdc0 	call	4004bdc <altera_avalon_mailbox_status>
 4004d04:	e0bffb15 	stw	r2,-20(fp)
                timeout--;
 4004d08:	e0bffe17 	ldw	r2,-8(fp)
 4004d0c:	10bfffc4 	addi	r2,r2,-1
 4004d10:	e0bffe15 	stw	r2,-8(fp)
            } while (mbox_status && (timeout != 0));
 4004d14:	e0bffb17 	ldw	r2,-20(fp)
 4004d18:	10000226 	beq	r2,zero,4004d24 <altera_avalon_mailbox_send+0xd0>
 4004d1c:	e0bffe17 	ldw	r2,-8(fp)
 4004d20:	103ff61e 	bne	r2,zero,4004cfc <altera_avalon_mailbox_send+0xa8>
            if (timeout == 0)
 4004d24:	e0bffe17 	ldw	r2,-8(fp)
 4004d28:	1000021e 	bne	r2,zero,4004d34 <altera_avalon_mailbox_send+0xe0>
            {    /* Timeout occur or fail sending */
                return -ETIME;
 4004d2c:	00bff084 	movi	r2,-62
 4004d30:	00001706 	br	4004d90 <altera_avalon_mailbox_send+0x13c>
            }
        }
        status = altera_avalon_mailbox_post (dev, message);
 4004d34:	e17ffd17 	ldw	r5,-12(fp)
 4004d38:	e13ffc17 	ldw	r4,-16(fp)
 4004d3c:	40046380 	call	4004638 <altera_avalon_mailbox_post>
 4004d40:	e0bff915 	stw	r2,-28(fp)
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 4004d44:	e0bffc17 	ldw	r2,-16(fp)
 4004d48:	10001015 	stw	zero,64(r2)
        /* Release lock when message posted */
        dev->lock =0;
 4004d4c:	e0bffc17 	ldw	r2,-16(fp)
 4004d50:	10001105 	stb	zero,68(r2)
        return status;
 4004d54:	e0bff917 	ldw	r2,-28(fp)
 4004d58:	00000d06 	br	4004d90 <altera_avalon_mailbox_send+0x13c>
    } else
    {
        /* Enable Sender interrupt */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4004d5c:	e0bffc17 	ldw	r2,-16(fp)
 4004d60:	10800a17 	ldw	r2,40(r2)
 4004d64:	10800304 	addi	r2,r2,12
 4004d68:	10800037 	ldwio	r2,0(r2)
 4004d6c:	10800094 	ori	r2,r2,2
 4004d70:	e0bffa15 	stw	r2,-24(fp)
                   (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004d74:	e0bffc17 	ldw	r2,-16(fp)
 4004d78:	10800a17 	ldw	r2,40(r2)
 4004d7c:	10800304 	addi	r2,r2,12
 4004d80:	1007883a 	mov	r3,r2
 4004d84:	e0bffa17 	ldw	r2,-24(fp)
 4004d88:	18800035 	stwio	r2,0(r3)
    }
  return 0;
 4004d8c:	0005883a 	mov	r2,zero
}
 4004d90:	e037883a 	mov	sp,fp
 4004d94:	dfc00117 	ldw	ra,4(sp)
 4004d98:	df000017 	ldw	fp,0(sp)
 4004d9c:	dec00204 	addi	sp,sp,8
 4004da0:	f800283a 	ret

04004da4 <altera_avalon_mailbox_retrieve_poll>:
 * If a message is available in the mailbox return it otherwise return NULL
 * This function is blocking
 *
 */
int altera_avalon_mailbox_retrieve_poll (altera_avalon_mailbox_dev *dev, alt_u32 *message, alt_u32 timeout)
{
 4004da4:	defff904 	addi	sp,sp,-28
 4004da8:	dfc00615 	stw	ra,24(sp)
 4004dac:	df000515 	stw	fp,20(sp)
 4004db0:	df000504 	addi	fp,sp,20
 4004db4:	e13ffd15 	stw	r4,-12(fp)
 4004db8:	e17ffe15 	stw	r5,-8(fp)
 4004dbc:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 status = 0;
 4004dc0:	e03ffb15 	stw	zero,-20(fp)
    alt_u32 data;

    if (dev != NULL && message != NULL)
 4004dc4:	e0bffd17 	ldw	r2,-12(fp)
 4004dc8:	10003a26 	beq	r2,zero,4004eb4 <altera_avalon_mailbox_retrieve_poll+0x110>
 4004dcc:	e0bffe17 	ldw	r2,-8(fp)
 4004dd0:	10003826 	beq	r2,zero,4004eb4 <altera_avalon_mailbox_retrieve_poll+0x110>
    {
        /* Mask receiver mailbox interrupt when in polling mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 4004dd4:	e0bffd17 	ldw	r2,-12(fp)
 4004dd8:	10800a17 	ldw	r2,40(r2)
 4004ddc:	10800304 	addi	r2,r2,12
 4004de0:	10800037 	ldwio	r2,0(r2)
 4004de4:	e0bffc15 	stw	r2,-16(fp)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST,
 4004de8:	e0bffd17 	ldw	r2,-12(fp)
 4004dec:	10800a17 	ldw	r2,40(r2)
 4004df0:	10800304 	addi	r2,r2,12
 4004df4:	1009883a 	mov	r4,r2
 4004df8:	e0fffc17 	ldw	r3,-16(fp)
 4004dfc:	00bfff84 	movi	r2,-2
 4004e00:	1884703a 	and	r2,r3,r2
 4004e04:	20800035 	stwio	r2,0(r4)
            (data & (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK)));


        /* If timeout is '0', poll till message availabe in mailbox */
        if (timeout == 0)
 4004e08:	e0bfff17 	ldw	r2,-4(fp)
 4004e0c:	1000061e 	bne	r2,zero,4004e28 <altera_avalon_mailbox_retrieve_poll+0x84>
        {
            do
            {
                status = altera_avalon_mailbox_status (dev);
 4004e10:	e13ffd17 	ldw	r4,-12(fp)
 4004e14:	4004bdc0 	call	4004bdc <altera_avalon_mailbox_status>
 4004e18:	e0bffb15 	stw	r2,-20(fp)
            } while (status == 0);
 4004e1c:	e0bffb17 	ldw	r2,-20(fp)
 4004e20:	103ffb26 	beq	r2,zero,4004e10 <altera_avalon_mailbox_retrieve_poll+0x6c>
 4004e24:	00000a06 	br	4004e50 <altera_avalon_mailbox_retrieve_poll+0xac>
        } else
        {
            do
            {
                 status = altera_avalon_mailbox_status (dev);
 4004e28:	e13ffd17 	ldw	r4,-12(fp)
 4004e2c:	4004bdc0 	call	4004bdc <altera_avalon_mailbox_status>
 4004e30:	e0bffb15 	stw	r2,-20(fp)
                 timeout-- ;
 4004e34:	e0bfff17 	ldw	r2,-4(fp)
 4004e38:	10bfffc4 	addi	r2,r2,-1
 4004e3c:	e0bfff15 	stw	r2,-4(fp)
            } while ((status == 0) && timeout);
 4004e40:	e0bffb17 	ldw	r2,-20(fp)
 4004e44:	1000021e 	bne	r2,zero,4004e50 <altera_avalon_mailbox_retrieve_poll+0xac>
 4004e48:	e0bfff17 	ldw	r2,-4(fp)
 4004e4c:	103ff61e 	bne	r2,zero,4004e28 <altera_avalon_mailbox_retrieve_poll+0x84>
        }

        /* if timeout, status remain 0 */
        if (status)
 4004e50:	e0bffb17 	ldw	r2,-20(fp)
 4004e54:	10000d26 	beq	r2,zero,4004e8c <altera_avalon_mailbox_retrieve_poll+0xe8>
        {
            message[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 4004e58:	e0bffe17 	ldw	r2,-8(fp)
 4004e5c:	10800104 	addi	r2,r2,4
 4004e60:	e0fffd17 	ldw	r3,-12(fp)
 4004e64:	18c00a17 	ldw	r3,40(r3)
 4004e68:	18c00104 	addi	r3,r3,4
 4004e6c:	18c00037 	ldwio	r3,0(r3)
 4004e70:	10c00015 	stw	r3,0(r2)
            message[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 4004e74:	e0bffd17 	ldw	r2,-12(fp)
 4004e78:	10800a17 	ldw	r2,40(r2)
 4004e7c:	10800037 	ldwio	r2,0(r2)
 4004e80:	1007883a 	mov	r3,r2
 4004e84:	e0bffe17 	ldw	r2,-8(fp)
 4004e88:	10c00015 	stw	r3,0(r2)
        }
        /* Restore original state of interrupt mask */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004e8c:	e0bffd17 	ldw	r2,-12(fp)
 4004e90:	10800a17 	ldw	r2,40(r2)
 4004e94:	10800304 	addi	r2,r2,12
 4004e98:	1007883a 	mov	r3,r2
 4004e9c:	e0bffc17 	ldw	r2,-16(fp)
 4004ea0:	18800035 	stwio	r2,0(r3)

        /* Return success on complete retrieve message
         * otherwise timeout and exit with error
         */
        if (status)
 4004ea4:	e0bffb17 	ldw	r2,-20(fp)
 4004ea8:	10000226 	beq	r2,zero,4004eb4 <altera_avalon_mailbox_retrieve_poll+0x110>
          return 0;
 4004eac:	0005883a 	mov	r2,zero
 4004eb0:	00000606 	br	4004ecc <altera_avalon_mailbox_retrieve_poll+0x128>
      }
      /* Invalid Null dev and message */
      message[1] = 0;
 4004eb4:	e0bffe17 	ldw	r2,-8(fp)
 4004eb8:	10800104 	addi	r2,r2,4
 4004ebc:	10000015 	stw	zero,0(r2)
      message[0] = 0;
 4004ec0:	e0bffe17 	ldw	r2,-8(fp)
 4004ec4:	10000015 	stw	zero,0(r2)
      return -EINVAL;
 4004ec8:	00bffa84 	movi	r2,-22
}
 4004ecc:	e037883a 	mov	sp,fp
 4004ed0:	dfc00117 	ldw	ra,4(sp)
 4004ed4:	df000017 	ldw	fp,0(sp)
 4004ed8:	dec00204 	addi	sp,sp,8
 4004edc:	f800283a 	ret

04004ee0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4004ee0:	defffe04 	addi	sp,sp,-8
 4004ee4:	dfc00115 	stw	ra,4(sp)
 4004ee8:	df000015 	stw	fp,0(sp)
 4004eec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4004ef0:	d0a00917 	ldw	r2,-32732(gp)
 4004ef4:	10000326 	beq	r2,zero,4004f04 <alt_get_errno+0x24>
 4004ef8:	d0a00917 	ldw	r2,-32732(gp)
 4004efc:	103ee83a 	callr	r2
 4004f00:	00000106 	br	4004f08 <alt_get_errno+0x28>
 4004f04:	d0a6e204 	addi	r2,gp,-25720
}
 4004f08:	e037883a 	mov	sp,fp
 4004f0c:	dfc00117 	ldw	ra,4(sp)
 4004f10:	df000017 	ldw	fp,0(sp)
 4004f14:	dec00204 	addi	sp,sp,8
 4004f18:	f800283a 	ret

04004f1c <alt_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
static int alt_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 4004f1c:	defff904 	addi	sp,sp,-28
 4004f20:	df000615 	stw	fp,24(sp)
 4004f24:	df000604 	addi	fp,sp,24
 4004f28:	e13ffe15 	stw	r4,-8(fp)
 4004f2c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 id, data, check;
  int ret_code = -1;
 4004f30:	00bfffc4 	movi	r2,-1
 4004f34:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_READ_CPUID(id);
 4004f38:	0005317a 	rdctl	r2,cpuid
 4004f3c:	e0bffb15 	stw	r2,-20(fp)

  /* the data we want the mutex to hold */
  data = (id << ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST) | value;
 4004f40:	e0bffb17 	ldw	r2,-20(fp)
 4004f44:	1006943a 	slli	r3,r2,16
 4004f48:	e0bfff17 	ldw	r2,-4(fp)
 4004f4c:	1884b03a 	or	r2,r3,r2
 4004f50:	e0bffc15 	stw	r2,-16(fp)

  /* attempt to write to the mutex */
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, data);
 4004f54:	e0bffe17 	ldw	r2,-8(fp)
 4004f58:	10800317 	ldw	r2,12(r2)
 4004f5c:	e0fffc17 	ldw	r3,-16(fp)
 4004f60:	10c00035 	stwio	r3,0(r2)
  
  check = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 4004f64:	e0bffe17 	ldw	r2,-8(fp)
 4004f68:	10800317 	ldw	r2,12(r2)
 4004f6c:	10800037 	ldwio	r2,0(r2)
 4004f70:	e0bffd15 	stw	r2,-12(fp)

  if ( check == data)
 4004f74:	e0fffd17 	ldw	r3,-12(fp)
 4004f78:	e0bffc17 	ldw	r2,-16(fp)
 4004f7c:	1880011e 	bne	r3,r2,4004f84 <alt_mutex_trylock+0x68>
  {
    ret_code = 0;
 4004f80:	e03ffa15 	stw	zero,-24(fp)
  }

  return ret_code;
 4004f84:	e0bffa17 	ldw	r2,-24(fp)
}
 4004f88:	e037883a 	mov	sp,fp
 4004f8c:	df000017 	ldw	fp,0(sp)
 4004f90:	dec00104 	addi	sp,sp,4
 4004f94:	f800283a 	ret

04004f98 <altera_avalon_mutex_open>:
 * Search the list of registered mutexes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mutex_dev* altera_avalon_mutex_open (const char* name)
{
 4004f98:	defffc04 	addi	sp,sp,-16
 4004f9c:	dfc00315 	stw	ra,12(sp)
 4004fa0:	df000215 	stw	fp,8(sp)
 4004fa4:	df000204 	addi	fp,sp,8
 4004fa8:	e13fff15 	stw	r4,-4(fp)
  alt_mutex_dev* dev;

  dev = (alt_mutex_dev*) alt_find_dev (name, &alt_mutex_list);
 4004fac:	d1600d04 	addi	r5,gp,-32716
 4004fb0:	e13fff17 	ldw	r4,-4(fp)
 4004fb4:	40054c00 	call	40054c0 <alt_find_dev>
 4004fb8:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
 4004fbc:	e0bffe17 	ldw	r2,-8(fp)
 4004fc0:	1000041e 	bne	r2,zero,4004fd4 <altera_avalon_mutex_open+0x3c>
  {
    ALT_ERRNO = ENODEV;
 4004fc4:	4004ee00 	call	4004ee0 <alt_get_errno>
 4004fc8:	1007883a 	mov	r3,r2
 4004fcc:	008004c4 	movi	r2,19
 4004fd0:	18800015 	stw	r2,0(r3)
  }

  return dev;
 4004fd4:	e0bffe17 	ldw	r2,-8(fp)
}
 4004fd8:	e037883a 	mov	sp,fp
 4004fdc:	dfc00117 	ldw	ra,4(sp)
 4004fe0:	df000017 	ldw	fp,0(sp)
 4004fe4:	dec00204 	addi	sp,sp,8
 4004fe8:	f800283a 	ret

04004fec <altera_avalon_mutex_close>:
 * altera_avalon_mutex_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mutex_close (alt_mutex_dev* dev)
{
 4004fec:	defffe04 	addi	sp,sp,-8
 4004ff0:	df000115 	stw	fp,4(sp)
 4004ff4:	df000104 	addi	fp,sp,4
 4004ff8:	e13fff15 	stw	r4,-4(fp)
  return;
 4004ffc:	0001883a 	nop
}
 4005000:	e037883a 	mov	sp,fp
 4005004:	df000017 	ldw	fp,0(sp)
 4005008:	dec00104 	addi	sp,sp,4
 400500c:	f800283a 	ret

04005010 <altera_avalon_mutex_lock>:
/*
 * altera_avalon_mutex_lock - Lock the hardware mutex
 *
 */
void altera_avalon_mutex_lock( alt_mutex_dev* dev, alt_u32 value )
{
 4005010:	defffc04 	addi	sp,sp,-16
 4005014:	dfc00315 	stw	ra,12(sp)
 4005018:	df000215 	stw	fp,8(sp)
 400501c:	df000204 	addi	fp,sp,8
 4005020:	e13ffe15 	stw	r4,-8(fp)
 4005024:	e17fff15 	stw	r5,-4(fp)
   * semaphore. This ensures that reading from the device is thread-safe.
   */

  ALT_SEM_PEND (dev->lock, 0);

  while ( alt_mutex_trylock( dev, value ) != 0);
 4005028:	0001883a 	nop
 400502c:	e17fff17 	ldw	r5,-4(fp)
 4005030:	e13ffe17 	ldw	r4,-8(fp)
 4005034:	4004f1c0 	call	4004f1c <alt_mutex_trylock>
 4005038:	103ffc1e 	bne	r2,zero,400502c <altera_avalon_mutex_lock+0x1c>
}
 400503c:	0001883a 	nop
 4005040:	e037883a 	mov	sp,fp
 4005044:	dfc00117 	ldw	ra,4(sp)
 4005048:	df000017 	ldw	fp,0(sp)
 400504c:	dec00204 	addi	sp,sp,8
 4005050:	f800283a 	ret

04005054 <altera_avalon_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
int altera_avalon_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 4005054:	defffa04 	addi	sp,sp,-24
 4005058:	dfc00515 	stw	ra,20(sp)
 400505c:	df000415 	stw	fp,16(sp)
 4005060:	df000404 	addi	fp,sp,16
 4005064:	e13ffd15 	stw	r4,-12(fp)
 4005068:	e17ffe15 	stw	r5,-8(fp)
  int ret_code;

  ALT_SEM_PEND (dev->lock, 0);

  ret_code = alt_mutex_trylock( dev, value);
 400506c:	e17ffe17 	ldw	r5,-8(fp)
 4005070:	e13ffd17 	ldw	r4,-12(fp)
 4005074:	4004f1c0 	call	4004f1c <alt_mutex_trylock>
 4005078:	e0bffc15 	stw	r2,-16(fp)
  if (ret_code)
  {
    ALT_SEM_POST (dev->lock);
  }

  return ret_code;
 400507c:	e0bffc17 	ldw	r2,-16(fp)
}
 4005080:	e037883a 	mov	sp,fp
 4005084:	dfc00117 	ldw	ra,4(sp)
 4005088:	df000017 	ldw	fp,0(sp)
 400508c:	dec00204 	addi	sp,sp,8
 4005090:	f800283a 	ret

04005094 <altera_avalon_mutex_unlock>:
 * This function does not check that you own the Mutex if you try to release
 * a Mutex you do not own the behaviour is undefined
 *
 */
void altera_avalon_mutex_unlock( alt_mutex_dev* dev )
{
 4005094:	defffd04 	addi	sp,sp,-12
 4005098:	df000215 	stw	fp,8(sp)
 400509c:	df000204 	addi	fp,sp,8
 40050a0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id;
  NIOS2_READ_CPUID(id);
 40050a4:	0005317a 	rdctl	r2,cpuid
 40050a8:	e0bffe15 	stw	r2,-8(fp)

  /*
  * This Mutex has been claimed and released since Reset so clear the Reset bit
  * This MUST happen before we release the MUTEX
  */
  IOWR_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base, 
 40050ac:	e0bfff17 	ldw	r2,-4(fp)
 40050b0:	10800317 	ldw	r2,12(r2)
 40050b4:	10800104 	addi	r2,r2,4
 40050b8:	00c00044 	movi	r3,1
 40050bc:	10c00035 	stwio	r3,0(r2)
                                  ALTERA_AVALON_MUTEX_RESET_RESET_MSK);
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, 
 40050c0:	e0bfff17 	ldw	r2,-4(fp)
 40050c4:	10800317 	ldw	r2,12(r2)
 40050c8:	e0fffe17 	ldw	r3,-8(fp)
 40050cc:	1806943a 	slli	r3,r3,16
 40050d0:	10c00035 	stwio	r3,0(r2)

  /*
  * Now that access to the hardware Mutex is complete, release the thread lock
  */
  ALT_SEM_POST (dev->lock);
}
 40050d4:	0001883a 	nop
 40050d8:	e037883a 	mov	sp,fp
 40050dc:	df000017 	ldw	fp,0(sp)
 40050e0:	dec00104 	addi	sp,sp,4
 40050e4:	f800283a 	ret

040050e8 <altera_avalon_mutex_is_mine>:
 * altera_avalon_mutex_is_mine - Do I own the Mutex?
 *
 *  returns non zero if the mutex is owned by this CPU
 */
int altera_avalon_mutex_is_mine( alt_mutex_dev* dev )
{
 40050e8:	defff904 	addi	sp,sp,-28
 40050ec:	df000615 	stw	fp,24(sp)
 40050f0:	df000604 	addi	fp,sp,24
 40050f4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id, data, owner, value;
  int ret_code = 0;
 40050f8:	e03ffa15 	stw	zero,-24(fp)

  NIOS2_READ_CPUID(id);
 40050fc:	0005317a 	rdctl	r2,cpuid
 4005100:	e0bffb15 	stw	r2,-20(fp)

  /* retrieve the contents of the mutex */
  data = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 4005104:	e0bfff17 	ldw	r2,-4(fp)
 4005108:	10800317 	ldw	r2,12(r2)
 400510c:	10800037 	ldwio	r2,0(r2)
 4005110:	e0bffc15 	stw	r2,-16(fp)
  owner = (data & ALTERA_AVALON_MUTEX_MUTEX_OWNER_MSK) >> 
 4005114:	e0bffc17 	ldw	r2,-16(fp)
 4005118:	1004d43a 	srli	r2,r2,16
 400511c:	e0bffd15 	stw	r2,-12(fp)
              ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST;

  if (owner == id) 
 4005120:	e0fffd17 	ldw	r3,-12(fp)
 4005124:	e0bffb17 	ldw	r2,-20(fp)
 4005128:	1880071e 	bne	r3,r2,4005148 <altera_avalon_mutex_is_mine+0x60>
  {
    value = (data & ALTERA_AVALON_MUTEX_MUTEX_VALUE_MSK) >> 
 400512c:	e0bffc17 	ldw	r2,-16(fp)
 4005130:	10bfffcc 	andi	r2,r2,65535
 4005134:	e0bffe15 	stw	r2,-8(fp)
                  ALTERA_AVALON_MUTEX_MUTEX_VALUE_OFST;
    if (value != 0)
 4005138:	e0bffe17 	ldw	r2,-8(fp)
 400513c:	10000226 	beq	r2,zero,4005148 <altera_avalon_mutex_is_mine+0x60>
    {
      ret_code = 1;
 4005140:	00800044 	movi	r2,1
 4005144:	e0bffa15 	stw	r2,-24(fp)
    }
  }

  return ret_code;
 4005148:	e0bffa17 	ldw	r2,-24(fp)
}
 400514c:	e037883a 	mov	sp,fp
 4005150:	df000017 	ldw	fp,0(sp)
 4005154:	dec00104 	addi	sp,sp,4
 4005158:	f800283a 	ret

0400515c <altera_avalon_mutex_first_lock>:
 *
 * Has this Mutex been released since reset if not return 1
 * otherwise return 0
 */
int altera_avalon_mutex_first_lock( alt_mutex_dev* dev )
{
 400515c:	defffc04 	addi	sp,sp,-16
 4005160:	df000315 	stw	fp,12(sp)
 4005164:	df000304 	addi	fp,sp,12
 4005168:	e13fff15 	stw	r4,-4(fp)
  alt_u32 data;
  int ret_code = 0;
 400516c:	e03ffd15 	stw	zero,-12(fp)

  data = IORD_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base);
 4005170:	e0bfff17 	ldw	r2,-4(fp)
 4005174:	10800317 	ldw	r2,12(r2)
 4005178:	10800104 	addi	r2,r2,4
 400517c:	10800037 	ldwio	r2,0(r2)
 4005180:	e0bffe15 	stw	r2,-8(fp)

  if (data & ALTERA_AVALON_MUTEX_RESET_RESET_MSK) 
 4005184:	e0bffe17 	ldw	r2,-8(fp)
 4005188:	1080004c 	andi	r2,r2,1
 400518c:	10000226 	beq	r2,zero,4005198 <altera_avalon_mutex_first_lock+0x3c>
  {
    ret_code = 1;
 4005190:	00800044 	movi	r2,1
 4005194:	e0bffd15 	stw	r2,-12(fp)
  }

  return ret_code;
 4005198:	e0bffd17 	ldw	r2,-12(fp)
}
 400519c:	e037883a 	mov	sp,fp
 40051a0:	df000017 	ldw	fp,0(sp)
 40051a4:	dec00104 	addi	sp,sp,4
 40051a8:	f800283a 	ret

040051ac <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 40051ac:	defff504 	addi	sp,sp,-44
 40051b0:	df000a15 	stw	fp,40(sp)
 40051b4:	df000a04 	addi	fp,sp,40
 40051b8:	e13ffc15 	stw	r4,-16(fp)
 40051bc:	e17ffd15 	stw	r5,-12(fp)
 40051c0:	e1bffe15 	stw	r6,-8(fp)
 40051c4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 40051c8:	e03ff615 	stw	zero,-40(fp)
 40051cc:	d0a6e717 	ldw	r2,-25700(gp)
  
  if (alt_ticks_per_second ())
 40051d0:	10003c26 	beq	r2,zero,40052c4 <alt_alarm_start+0x118>
  {
    if (alarm)
 40051d4:	e0bffc17 	ldw	r2,-16(fp)
 40051d8:	10003826 	beq	r2,zero,40052bc <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 40051dc:	e0bffc17 	ldw	r2,-16(fp)
 40051e0:	e0fffe17 	ldw	r3,-8(fp)
 40051e4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 40051e8:	e0bffc17 	ldw	r2,-16(fp)
 40051ec:	e0ffff17 	ldw	r3,-4(fp)
 40051f0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40051f4:	0005303a 	rdctl	r2,status
 40051f8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40051fc:	e0fff917 	ldw	r3,-28(fp)
 4005200:	00bfff84 	movi	r2,-2
 4005204:	1884703a 	and	r2,r3,r2
 4005208:	1001703a 	wrctl	status,r2
  
  return context;
 400520c:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4005210:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4005214:	d0a6e817 	ldw	r2,-25696(gp)
      
      current_nticks = alt_nticks();
 4005218:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 400521c:	e0fffd17 	ldw	r3,-12(fp)
 4005220:	e0bff617 	ldw	r2,-40(fp)
 4005224:	1885883a 	add	r2,r3,r2
 4005228:	10c00044 	addi	r3,r2,1
 400522c:	e0bffc17 	ldw	r2,-16(fp)
 4005230:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4005234:	e0bffc17 	ldw	r2,-16(fp)
 4005238:	10c00217 	ldw	r3,8(r2)
 400523c:	e0bff617 	ldw	r2,-40(fp)
 4005240:	1880042e 	bgeu	r3,r2,4005254 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4005244:	e0bffc17 	ldw	r2,-16(fp)
 4005248:	00c00044 	movi	r3,1
 400524c:	10c00405 	stb	r3,16(r2)
 4005250:	00000206 	br	400525c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4005254:	e0bffc17 	ldw	r2,-16(fp)
 4005258:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 400525c:	e0bffc17 	ldw	r2,-16(fp)
 4005260:	d0e01004 	addi	r3,gp,-32704
 4005264:	e0fffa15 	stw	r3,-24(fp)
 4005268:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400526c:	e0bffb17 	ldw	r2,-20(fp)
 4005270:	e0fffa17 	ldw	r3,-24(fp)
 4005274:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4005278:	e0bffa17 	ldw	r2,-24(fp)
 400527c:	10c00017 	ldw	r3,0(r2)
 4005280:	e0bffb17 	ldw	r2,-20(fp)
 4005284:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4005288:	e0bffa17 	ldw	r2,-24(fp)
 400528c:	10800017 	ldw	r2,0(r2)
 4005290:	e0fffb17 	ldw	r3,-20(fp)
 4005294:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4005298:	e0bffa17 	ldw	r2,-24(fp)
 400529c:	e0fffb17 	ldw	r3,-20(fp)
 40052a0:	10c00015 	stw	r3,0(r2)
 40052a4:	e0bff817 	ldw	r2,-32(fp)
 40052a8:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40052ac:	e0bff717 	ldw	r2,-36(fp)
 40052b0:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 40052b4:	0005883a 	mov	r2,zero
 40052b8:	00000306 	br	40052c8 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 40052bc:	00bffa84 	movi	r2,-22
 40052c0:	00000106 	br	40052c8 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 40052c4:	00bfde84 	movi	r2,-134
  }
}
 40052c8:	e037883a 	mov	sp,fp
 40052cc:	df000017 	ldw	fp,0(sp)
 40052d0:	dec00104 	addi	sp,sp,4
 40052d4:	f800283a 	ret

040052d8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 40052d8:	defffe04 	addi	sp,sp,-8
 40052dc:	df000115 	stw	fp,4(sp)
 40052e0:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 40052e4:	e03fff15 	stw	zero,-4(fp)
 40052e8:	00000506 	br	4005300 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 40052ec:	e0bfff17 	ldw	r2,-4(fp)
 40052f0:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 40052f4:	e0bfff17 	ldw	r2,-4(fp)
 40052f8:	10800804 	addi	r2,r2,32
 40052fc:	e0bfff15 	stw	r2,-4(fp)
 4005300:	e0bfff17 	ldw	r2,-4(fp)
 4005304:	10820030 	cmpltui	r2,r2,2048
 4005308:	103ff81e 	bne	r2,zero,40052ec <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 400530c:	0001883a 	nop
 4005310:	e037883a 	mov	sp,fp
 4005314:	df000017 	ldw	fp,0(sp)
 4005318:	dec00104 	addi	sp,sp,4
 400531c:	f800283a 	ret

04005320 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4005320:	defffe04 	addi	sp,sp,-8
 4005324:	dfc00115 	stw	ra,4(sp)
 4005328:	df000015 	stw	fp,0(sp)
 400532c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4005330:	d0a00917 	ldw	r2,-32732(gp)
 4005334:	10000326 	beq	r2,zero,4005344 <alt_get_errno+0x24>
 4005338:	d0a00917 	ldw	r2,-32732(gp)
 400533c:	103ee83a 	callr	r2
 4005340:	00000106 	br	4005348 <alt_get_errno+0x28>
 4005344:	d0a6e204 	addi	r2,gp,-25720
}
 4005348:	e037883a 	mov	sp,fp
 400534c:	dfc00117 	ldw	ra,4(sp)
 4005350:	df000017 	ldw	fp,0(sp)
 4005354:	dec00204 	addi	sp,sp,8
 4005358:	f800283a 	ret

0400535c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 400535c:	defffa04 	addi	sp,sp,-24
 4005360:	dfc00515 	stw	ra,20(sp)
 4005364:	df000415 	stw	fp,16(sp)
 4005368:	df000404 	addi	fp,sp,16
 400536c:	e13ffe15 	stw	r4,-8(fp)
 4005370:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4005374:	e0bffe17 	ldw	r2,-8(fp)
 4005378:	10000326 	beq	r2,zero,4005388 <alt_dev_llist_insert+0x2c>
 400537c:	e0bffe17 	ldw	r2,-8(fp)
 4005380:	10800217 	ldw	r2,8(r2)
 4005384:	1000061e 	bne	r2,zero,40053a0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4005388:	40053200 	call	4005320 <alt_get_errno>
 400538c:	1007883a 	mov	r3,r2
 4005390:	00800584 	movi	r2,22
 4005394:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4005398:	00bffa84 	movi	r2,-22
 400539c:	00001306 	br	40053ec <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 40053a0:	e0bffe17 	ldw	r2,-8(fp)
 40053a4:	e0ffff17 	ldw	r3,-4(fp)
 40053a8:	e0fffc15 	stw	r3,-16(fp)
 40053ac:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40053b0:	e0bffd17 	ldw	r2,-12(fp)
 40053b4:	e0fffc17 	ldw	r3,-16(fp)
 40053b8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 40053bc:	e0bffc17 	ldw	r2,-16(fp)
 40053c0:	10c00017 	ldw	r3,0(r2)
 40053c4:	e0bffd17 	ldw	r2,-12(fp)
 40053c8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40053cc:	e0bffc17 	ldw	r2,-16(fp)
 40053d0:	10800017 	ldw	r2,0(r2)
 40053d4:	e0fffd17 	ldw	r3,-12(fp)
 40053d8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 40053dc:	e0bffc17 	ldw	r2,-16(fp)
 40053e0:	e0fffd17 	ldw	r3,-12(fp)
 40053e4:	10c00015 	stw	r3,0(r2)

  return 0;  
 40053e8:	0005883a 	mov	r2,zero
}
 40053ec:	e037883a 	mov	sp,fp
 40053f0:	dfc00117 	ldw	ra,4(sp)
 40053f4:	df000017 	ldw	fp,0(sp)
 40053f8:	dec00204 	addi	sp,sp,8
 40053fc:	f800283a 	ret

04005400 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 4005400:	defffd04 	addi	sp,sp,-12
 4005404:	dfc00215 	stw	ra,8(sp)
 4005408:	df000115 	stw	fp,4(sp)
 400540c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4005410:	00810034 	movhi	r2,1024
 4005414:	1098b204 	addi	r2,r2,25288
 4005418:	e0bfff15 	stw	r2,-4(fp)
 400541c:	00000606 	br	4005438 <_do_ctors+0x38>
        (*ctor) (); 
 4005420:	e0bfff17 	ldw	r2,-4(fp)
 4005424:	10800017 	ldw	r2,0(r2)
 4005428:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 400542c:	e0bfff17 	ldw	r2,-4(fp)
 4005430:	10bfff04 	addi	r2,r2,-4
 4005434:	e0bfff15 	stw	r2,-4(fp)
 4005438:	e0ffff17 	ldw	r3,-4(fp)
 400543c:	00810034 	movhi	r2,1024
 4005440:	1098b304 	addi	r2,r2,25292
 4005444:	18bff62e 	bgeu	r3,r2,4005420 <_do_ctors+0x20>
        (*ctor) (); 
}
 4005448:	0001883a 	nop
 400544c:	e037883a 	mov	sp,fp
 4005450:	dfc00117 	ldw	ra,4(sp)
 4005454:	df000017 	ldw	fp,0(sp)
 4005458:	dec00204 	addi	sp,sp,8
 400545c:	f800283a 	ret

04005460 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4005460:	defffd04 	addi	sp,sp,-12
 4005464:	dfc00215 	stw	ra,8(sp)
 4005468:	df000115 	stw	fp,4(sp)
 400546c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4005470:	00810034 	movhi	r2,1024
 4005474:	1098b204 	addi	r2,r2,25288
 4005478:	e0bfff15 	stw	r2,-4(fp)
 400547c:	00000606 	br	4005498 <_do_dtors+0x38>
        (*dtor) (); 
 4005480:	e0bfff17 	ldw	r2,-4(fp)
 4005484:	10800017 	ldw	r2,0(r2)
 4005488:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 400548c:	e0bfff17 	ldw	r2,-4(fp)
 4005490:	10bfff04 	addi	r2,r2,-4
 4005494:	e0bfff15 	stw	r2,-4(fp)
 4005498:	e0ffff17 	ldw	r3,-4(fp)
 400549c:	00810034 	movhi	r2,1024
 40054a0:	1098b304 	addi	r2,r2,25292
 40054a4:	18bff62e 	bgeu	r3,r2,4005480 <_do_dtors+0x20>
        (*dtor) (); 
}
 40054a8:	0001883a 	nop
 40054ac:	e037883a 	mov	sp,fp
 40054b0:	dfc00117 	ldw	ra,4(sp)
 40054b4:	df000017 	ldw	fp,0(sp)
 40054b8:	dec00204 	addi	sp,sp,8
 40054bc:	f800283a 	ret

040054c0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40054c0:	defffa04 	addi	sp,sp,-24
 40054c4:	dfc00515 	stw	ra,20(sp)
 40054c8:	df000415 	stw	fp,16(sp)
 40054cc:	df000404 	addi	fp,sp,16
 40054d0:	e13ffe15 	stw	r4,-8(fp)
 40054d4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 40054d8:	e0bfff17 	ldw	r2,-4(fp)
 40054dc:	10800017 	ldw	r2,0(r2)
 40054e0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 40054e4:	e13ffe17 	ldw	r4,-8(fp)
 40054e8:	400037c0 	call	400037c <strlen>
 40054ec:	10800044 	addi	r2,r2,1
 40054f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40054f4:	00000d06 	br	400552c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 40054f8:	e0bffc17 	ldw	r2,-16(fp)
 40054fc:	10800217 	ldw	r2,8(r2)
 4005500:	e0fffd17 	ldw	r3,-12(fp)
 4005504:	180d883a 	mov	r6,r3
 4005508:	e17ffe17 	ldw	r5,-8(fp)
 400550c:	1009883a 	mov	r4,r2
 4005510:	4005f840 	call	4005f84 <memcmp>
 4005514:	1000021e 	bne	r2,zero,4005520 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4005518:	e0bffc17 	ldw	r2,-16(fp)
 400551c:	00000706 	br	400553c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4005520:	e0bffc17 	ldw	r2,-16(fp)
 4005524:	10800017 	ldw	r2,0(r2)
 4005528:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 400552c:	e0fffc17 	ldw	r3,-16(fp)
 4005530:	e0bfff17 	ldw	r2,-4(fp)
 4005534:	18bff01e 	bne	r3,r2,40054f8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4005538:	0005883a 	mov	r2,zero
}
 400553c:	e037883a 	mov	sp,fp
 4005540:	dfc00117 	ldw	ra,4(sp)
 4005544:	df000017 	ldw	fp,0(sp)
 4005548:	dec00204 	addi	sp,sp,8
 400554c:	f800283a 	ret

04005550 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4005550:	defffe04 	addi	sp,sp,-8
 4005554:	dfc00115 	stw	ra,4(sp)
 4005558:	df000015 	stw	fp,0(sp)
 400555c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 4005560:	01440004 	movi	r5,4096
 4005564:	0009883a 	mov	r4,zero
 4005568:	4005e0c0 	call	4005e0c <alt_icache_flush>
#endif
}
 400556c:	0001883a 	nop
 4005570:	e037883a 	mov	sp,fp
 4005574:	dfc00117 	ldw	ra,4(sp)
 4005578:	df000017 	ldw	fp,0(sp)
 400557c:	dec00204 	addi	sp,sp,8
 4005580:	f800283a 	ret

04005584 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4005584:	defff904 	addi	sp,sp,-28
 4005588:	dfc00615 	stw	ra,24(sp)
 400558c:	df000515 	stw	fp,20(sp)
 4005590:	df000504 	addi	fp,sp,20
 4005594:	e13ffc15 	stw	r4,-16(fp)
 4005598:	e17ffd15 	stw	r5,-12(fp)
 400559c:	e1bffe15 	stw	r6,-8(fp)
 40055a0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 40055a4:	e1bfff17 	ldw	r6,-4(fp)
 40055a8:	e17ffe17 	ldw	r5,-8(fp)
 40055ac:	e13ffd17 	ldw	r4,-12(fp)
 40055b0:	40059440 	call	4005944 <open>
 40055b4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 40055b8:	e0bffb17 	ldw	r2,-20(fp)
 40055bc:	10001c16 	blt	r2,zero,4005630 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
 40055c0:	00810034 	movhi	r2,1024
 40055c4:	109af404 	addi	r2,r2,27600
 40055c8:	e0fffb17 	ldw	r3,-20(fp)
 40055cc:	18c00324 	muli	r3,r3,12
 40055d0:	10c5883a 	add	r2,r2,r3
 40055d4:	10c00017 	ldw	r3,0(r2)
 40055d8:	e0bffc17 	ldw	r2,-16(fp)
 40055dc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 40055e0:	00810034 	movhi	r2,1024
 40055e4:	109af404 	addi	r2,r2,27600
 40055e8:	e0fffb17 	ldw	r3,-20(fp)
 40055ec:	18c00324 	muli	r3,r3,12
 40055f0:	10c5883a 	add	r2,r2,r3
 40055f4:	10800104 	addi	r2,r2,4
 40055f8:	10c00017 	ldw	r3,0(r2)
 40055fc:	e0bffc17 	ldw	r2,-16(fp)
 4005600:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4005604:	00810034 	movhi	r2,1024
 4005608:	109af404 	addi	r2,r2,27600
 400560c:	e0fffb17 	ldw	r3,-20(fp)
 4005610:	18c00324 	muli	r3,r3,12
 4005614:	10c5883a 	add	r2,r2,r3
 4005618:	10800204 	addi	r2,r2,8
 400561c:	10c00017 	ldw	r3,0(r2)
 4005620:	e0bffc17 	ldw	r2,-16(fp)
 4005624:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4005628:	e13ffb17 	ldw	r4,-20(fp)
 400562c:	400376c0 	call	400376c <alt_release_fd>
  }
} 
 4005630:	0001883a 	nop
 4005634:	e037883a 	mov	sp,fp
 4005638:	dfc00117 	ldw	ra,4(sp)
 400563c:	df000017 	ldw	fp,0(sp)
 4005640:	dec00204 	addi	sp,sp,8
 4005644:	f800283a 	ret

04005648 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4005648:	defffb04 	addi	sp,sp,-20
 400564c:	dfc00415 	stw	ra,16(sp)
 4005650:	df000315 	stw	fp,12(sp)
 4005654:	df000304 	addi	fp,sp,12
 4005658:	e13ffd15 	stw	r4,-12(fp)
 400565c:	e17ffe15 	stw	r5,-8(fp)
 4005660:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4005664:	01c07fc4 	movi	r7,511
 4005668:	01800044 	movi	r6,1
 400566c:	e17ffd17 	ldw	r5,-12(fp)
 4005670:	01010034 	movhi	r4,1024
 4005674:	211af704 	addi	r4,r4,27612
 4005678:	40055840 	call	4005584 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 400567c:	01c07fc4 	movi	r7,511
 4005680:	000d883a 	mov	r6,zero
 4005684:	e17ffe17 	ldw	r5,-8(fp)
 4005688:	01010034 	movhi	r4,1024
 400568c:	211af404 	addi	r4,r4,27600
 4005690:	40055840 	call	4005584 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4005694:	01c07fc4 	movi	r7,511
 4005698:	01800044 	movi	r6,1
 400569c:	e17fff17 	ldw	r5,-4(fp)
 40056a0:	01010034 	movhi	r4,1024
 40056a4:	211afa04 	addi	r4,r4,27624
 40056a8:	40055840 	call	4005584 <alt_open_fd>
}  
 40056ac:	0001883a 	nop
 40056b0:	e037883a 	mov	sp,fp
 40056b4:	dfc00117 	ldw	ra,4(sp)
 40056b8:	df000017 	ldw	fp,0(sp)
 40056bc:	dec00204 	addi	sp,sp,8
 40056c0:	f800283a 	ret

040056c4 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 40056c4:	defff004 	addi	sp,sp,-64
 40056c8:	df000f15 	stw	fp,60(sp)
 40056cc:	df000f04 	addi	fp,sp,60
 40056d0:	e13ffd15 	stw	r4,-12(fp)
 40056d4:	e17ffe15 	stw	r5,-8(fp)
 40056d8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
 40056dc:	00bffa84 	movi	r2,-22
 40056e0:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 40056e4:	e0bffd17 	ldw	r2,-12(fp)
 40056e8:	10800828 	cmpgeui	r2,r2,32
 40056ec:	1000501e 	bne	r2,zero,4005830 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40056f0:	0005303a 	rdctl	r2,status
 40056f4:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40056f8:	e0fff617 	ldw	r3,-40(fp)
 40056fc:	00bfff84 	movi	r2,-2
 4005700:	1884703a 	and	r2,r3,r2
 4005704:	1001703a 	wrctl	status,r2
  
  return context;
 4005708:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
 400570c:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
 4005710:	00810074 	movhi	r2,1025
 4005714:	10a68e04 	addi	r2,r2,-26056
 4005718:	e0fffd17 	ldw	r3,-12(fp)
 400571c:	180690fa 	slli	r3,r3,3
 4005720:	10c5883a 	add	r2,r2,r3
 4005724:	e0ffff17 	ldw	r3,-4(fp)
 4005728:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
 400572c:	00810074 	movhi	r2,1025
 4005730:	10a68e04 	addi	r2,r2,-26056
 4005734:	e0fffd17 	ldw	r3,-12(fp)
 4005738:	180690fa 	slli	r3,r3,3
 400573c:	10c5883a 	add	r2,r2,r3
 4005740:	10800104 	addi	r2,r2,4
 4005744:	e0fffe17 	ldw	r3,-8(fp)
 4005748:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 400574c:	e0bfff17 	ldw	r2,-4(fp)
 4005750:	10001926 	beq	r2,zero,40057b8 <alt_irq_register+0xf4>
 4005754:	e0bffd17 	ldw	r2,-12(fp)
 4005758:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400575c:	0005303a 	rdctl	r2,status
 4005760:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005764:	e0fff717 	ldw	r3,-36(fp)
 4005768:	00bfff84 	movi	r2,-2
 400576c:	1884703a 	and	r2,r3,r2
 4005770:	1001703a 	wrctl	status,r2
  
  return context;
 4005774:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4005778:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
 400577c:	00c00044 	movi	r3,1
 4005780:	e0bff217 	ldw	r2,-56(fp)
 4005784:	1884983a 	sll	r2,r3,r2
 4005788:	1007883a 	mov	r3,r2
 400578c:	d0a6e617 	ldw	r2,-25704(gp)
 4005790:	1884b03a 	or	r2,r3,r2
 4005794:	d0a6e615 	stw	r2,-25704(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4005798:	d0a6e617 	ldw	r2,-25704(gp)
 400579c:	100170fa 	wrctl	ienable,r2
 40057a0:	e0bff817 	ldw	r2,-32(fp)
 40057a4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40057a8:	e0bff917 	ldw	r2,-28(fp)
 40057ac:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40057b0:	0005883a 	mov	r2,zero
 40057b4:	00001906 	br	400581c <alt_irq_register+0x158>
 40057b8:	e0bffd17 	ldw	r2,-12(fp)
 40057bc:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40057c0:	0005303a 	rdctl	r2,status
 40057c4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40057c8:	e0fffa17 	ldw	r3,-24(fp)
 40057cc:	00bfff84 	movi	r2,-2
 40057d0:	1884703a 	and	r2,r3,r2
 40057d4:	1001703a 	wrctl	status,r2
  
  return context;
 40057d8:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 40057dc:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
 40057e0:	00c00044 	movi	r3,1
 40057e4:	e0bff417 	ldw	r2,-48(fp)
 40057e8:	1884983a 	sll	r2,r3,r2
 40057ec:	0084303a 	nor	r2,zero,r2
 40057f0:	1007883a 	mov	r3,r2
 40057f4:	d0a6e617 	ldw	r2,-25704(gp)
 40057f8:	1884703a 	and	r2,r3,r2
 40057fc:	d0a6e615 	stw	r2,-25704(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4005800:	d0a6e617 	ldw	r2,-25704(gp)
 4005804:	100170fa 	wrctl	ienable,r2
 4005808:	e0bffb17 	ldw	r2,-20(fp)
 400580c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005810:	e0bffc17 	ldw	r2,-16(fp)
 4005814:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4005818:	0005883a 	mov	r2,zero
 400581c:	e0bff115 	stw	r2,-60(fp)
 4005820:	e0bff317 	ldw	r2,-52(fp)
 4005824:	e0bff515 	stw	r2,-44(fp)
 4005828:	e0bff517 	ldw	r2,-44(fp)
 400582c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
 4005830:	e0bff117 	ldw	r2,-60(fp)
}
 4005834:	e037883a 	mov	sp,fp
 4005838:	df000017 	ldw	fp,0(sp)
 400583c:	dec00104 	addi	sp,sp,4
 4005840:	f800283a 	ret

04005844 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4005844:	defffe04 	addi	sp,sp,-8
 4005848:	dfc00115 	stw	ra,4(sp)
 400584c:	df000015 	stw	fp,0(sp)
 4005850:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4005854:	d0a00917 	ldw	r2,-32732(gp)
 4005858:	10000326 	beq	r2,zero,4005868 <alt_get_errno+0x24>
 400585c:	d0a00917 	ldw	r2,-32732(gp)
 4005860:	103ee83a 	callr	r2
 4005864:	00000106 	br	400586c <alt_get_errno+0x28>
 4005868:	d0a6e204 	addi	r2,gp,-25720
}
 400586c:	e037883a 	mov	sp,fp
 4005870:	dfc00117 	ldw	ra,4(sp)
 4005874:	df000017 	ldw	fp,0(sp)
 4005878:	dec00204 	addi	sp,sp,8
 400587c:	f800283a 	ret

04005880 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4005880:	defffd04 	addi	sp,sp,-12
 4005884:	df000215 	stw	fp,8(sp)
 4005888:	df000204 	addi	fp,sp,8
 400588c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4005890:	e0bfff17 	ldw	r2,-4(fp)
 4005894:	10800217 	ldw	r2,8(r2)
 4005898:	10d00034 	orhi	r3,r2,16384
 400589c:	e0bfff17 	ldw	r2,-4(fp)
 40058a0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40058a4:	e03ffe15 	stw	zero,-8(fp)
 40058a8:	00001d06 	br	4005920 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40058ac:	00810034 	movhi	r2,1024
 40058b0:	109af404 	addi	r2,r2,27600
 40058b4:	e0fffe17 	ldw	r3,-8(fp)
 40058b8:	18c00324 	muli	r3,r3,12
 40058bc:	10c5883a 	add	r2,r2,r3
 40058c0:	10c00017 	ldw	r3,0(r2)
 40058c4:	e0bfff17 	ldw	r2,-4(fp)
 40058c8:	10800017 	ldw	r2,0(r2)
 40058cc:	1880111e 	bne	r3,r2,4005914 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 40058d0:	00810034 	movhi	r2,1024
 40058d4:	109af404 	addi	r2,r2,27600
 40058d8:	e0fffe17 	ldw	r3,-8(fp)
 40058dc:	18c00324 	muli	r3,r3,12
 40058e0:	10c5883a 	add	r2,r2,r3
 40058e4:	10800204 	addi	r2,r2,8
 40058e8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40058ec:	1000090e 	bge	r2,zero,4005914 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 40058f0:	e0bffe17 	ldw	r2,-8(fp)
 40058f4:	10c00324 	muli	r3,r2,12
 40058f8:	00810034 	movhi	r2,1024
 40058fc:	109af404 	addi	r2,r2,27600
 4005900:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4005904:	e0bfff17 	ldw	r2,-4(fp)
 4005908:	18800226 	beq	r3,r2,4005914 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 400590c:	00bffcc4 	movi	r2,-13
 4005910:	00000806 	br	4005934 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4005914:	e0bffe17 	ldw	r2,-8(fp)
 4005918:	10800044 	addi	r2,r2,1
 400591c:	e0bffe15 	stw	r2,-8(fp)
 4005920:	d0a00817 	ldw	r2,-32736(gp)
 4005924:	1007883a 	mov	r3,r2
 4005928:	e0bffe17 	ldw	r2,-8(fp)
 400592c:	18bfdf2e 	bgeu	r3,r2,40058ac <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4005930:	0005883a 	mov	r2,zero
}
 4005934:	e037883a 	mov	sp,fp
 4005938:	df000017 	ldw	fp,0(sp)
 400593c:	dec00104 	addi	sp,sp,4
 4005940:	f800283a 	ret

04005944 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4005944:	defff604 	addi	sp,sp,-40
 4005948:	dfc00915 	stw	ra,36(sp)
 400594c:	df000815 	stw	fp,32(sp)
 4005950:	df000804 	addi	fp,sp,32
 4005954:	e13ffd15 	stw	r4,-12(fp)
 4005958:	e17ffe15 	stw	r5,-8(fp)
 400595c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4005960:	00bfffc4 	movi	r2,-1
 4005964:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4005968:	00bffb44 	movi	r2,-19
 400596c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4005970:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4005974:	d1600604 	addi	r5,gp,-32744
 4005978:	e13ffd17 	ldw	r4,-12(fp)
 400597c:	40054c00 	call	40054c0 <alt_find_dev>
 4005980:	e0bff815 	stw	r2,-32(fp)
 4005984:	e0bff817 	ldw	r2,-32(fp)
 4005988:	1000051e 	bne	r2,zero,40059a0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 400598c:	e13ffd17 	ldw	r4,-12(fp)
 4005990:	4005c600 	call	4005c60 <alt_find_file>
 4005994:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4005998:	00800044 	movi	r2,1
 400599c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 40059a0:	e0bff817 	ldw	r2,-32(fp)
 40059a4:	10002926 	beq	r2,zero,4005a4c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
 40059a8:	e13ff817 	ldw	r4,-32(fp)
 40059ac:	4005d680 	call	4005d68 <alt_get_fd>
 40059b0:	e0bff915 	stw	r2,-28(fp)
 40059b4:	e0bff917 	ldw	r2,-28(fp)
 40059b8:	1000030e 	bge	r2,zero,40059c8 <open+0x84>
    {
      status = index;
 40059bc:	e0bff917 	ldw	r2,-28(fp)
 40059c0:	e0bffa15 	stw	r2,-24(fp)
 40059c4:	00002306 	br	4005a54 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
 40059c8:	e0bff917 	ldw	r2,-28(fp)
 40059cc:	10c00324 	muli	r3,r2,12
 40059d0:	00810034 	movhi	r2,1024
 40059d4:	109af404 	addi	r2,r2,27600
 40059d8:	1885883a 	add	r2,r3,r2
 40059dc:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 40059e0:	e0fffe17 	ldw	r3,-8(fp)
 40059e4:	00900034 	movhi	r2,16384
 40059e8:	10bfffc4 	addi	r2,r2,-1
 40059ec:	1886703a 	and	r3,r3,r2
 40059f0:	e0bffc17 	ldw	r2,-16(fp)
 40059f4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 40059f8:	e0bffb17 	ldw	r2,-20(fp)
 40059fc:	1000051e 	bne	r2,zero,4005a14 <open+0xd0>
 4005a00:	e13ffc17 	ldw	r4,-16(fp)
 4005a04:	40058800 	call	4005880 <alt_file_locked>
 4005a08:	e0bffa15 	stw	r2,-24(fp)
 4005a0c:	e0bffa17 	ldw	r2,-24(fp)
 4005a10:	10001016 	blt	r2,zero,4005a54 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4005a14:	e0bff817 	ldw	r2,-32(fp)
 4005a18:	10800317 	ldw	r2,12(r2)
 4005a1c:	10000826 	beq	r2,zero,4005a40 <open+0xfc>
 4005a20:	e0bff817 	ldw	r2,-32(fp)
 4005a24:	10800317 	ldw	r2,12(r2)
 4005a28:	e1ffff17 	ldw	r7,-4(fp)
 4005a2c:	e1bffe17 	ldw	r6,-8(fp)
 4005a30:	e17ffd17 	ldw	r5,-12(fp)
 4005a34:	e13ffc17 	ldw	r4,-16(fp)
 4005a38:	103ee83a 	callr	r2
 4005a3c:	00000106 	br	4005a44 <open+0x100>
 4005a40:	0005883a 	mov	r2,zero
 4005a44:	e0bffa15 	stw	r2,-24(fp)
 4005a48:	00000206 	br	4005a54 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4005a4c:	00bffb44 	movi	r2,-19
 4005a50:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4005a54:	e0bffa17 	ldw	r2,-24(fp)
 4005a58:	1000090e 	bge	r2,zero,4005a80 <open+0x13c>
  {
    alt_release_fd (index);  
 4005a5c:	e13ff917 	ldw	r4,-28(fp)
 4005a60:	400376c0 	call	400376c <alt_release_fd>
    ALT_ERRNO = -status;
 4005a64:	40058440 	call	4005844 <alt_get_errno>
 4005a68:	1007883a 	mov	r3,r2
 4005a6c:	e0bffa17 	ldw	r2,-24(fp)
 4005a70:	0085c83a 	sub	r2,zero,r2
 4005a74:	18800015 	stw	r2,0(r3)
    return -1;
 4005a78:	00bfffc4 	movi	r2,-1
 4005a7c:	00000106 	br	4005a84 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
 4005a80:	e0bff917 	ldw	r2,-28(fp)
}
 4005a84:	e037883a 	mov	sp,fp
 4005a88:	dfc00117 	ldw	ra,4(sp)
 4005a8c:	df000017 	ldw	fp,0(sp)
 4005a90:	dec00204 	addi	sp,sp,8
 4005a94:	f800283a 	ret

04005a98 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4005a98:	defffa04 	addi	sp,sp,-24
 4005a9c:	df000515 	stw	fp,20(sp)
 4005aa0:	df000504 	addi	fp,sp,20
 4005aa4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4005aa8:	0005303a 	rdctl	r2,status
 4005aac:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005ab0:	e0fffc17 	ldw	r3,-16(fp)
 4005ab4:	00bfff84 	movi	r2,-2
 4005ab8:	1884703a 	and	r2,r3,r2
 4005abc:	1001703a 	wrctl	status,r2
  
  return context;
 4005ac0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 4005ac4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 4005ac8:	e0bfff17 	ldw	r2,-4(fp)
 4005acc:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4005ad0:	e0bffd17 	ldw	r2,-12(fp)
 4005ad4:	10800017 	ldw	r2,0(r2)
 4005ad8:	e0fffd17 	ldw	r3,-12(fp)
 4005adc:	18c00117 	ldw	r3,4(r3)
 4005ae0:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4005ae4:	e0bffd17 	ldw	r2,-12(fp)
 4005ae8:	10800117 	ldw	r2,4(r2)
 4005aec:	e0fffd17 	ldw	r3,-12(fp)
 4005af0:	18c00017 	ldw	r3,0(r3)
 4005af4:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4005af8:	e0bffd17 	ldw	r2,-12(fp)
 4005afc:	e0fffd17 	ldw	r3,-12(fp)
 4005b00:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4005b04:	e0bffd17 	ldw	r2,-12(fp)
 4005b08:	e0fffd17 	ldw	r3,-12(fp)
 4005b0c:	10c00015 	stw	r3,0(r2)
 4005b10:	e0bffb17 	ldw	r2,-20(fp)
 4005b14:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005b18:	e0bffe17 	ldw	r2,-8(fp)
 4005b1c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 4005b20:	0001883a 	nop
 4005b24:	e037883a 	mov	sp,fp
 4005b28:	df000017 	ldw	fp,0(sp)
 4005b2c:	dec00104 	addi	sp,sp,4
 4005b30:	f800283a 	ret

04005b34 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4005b34:	defffb04 	addi	sp,sp,-20
 4005b38:	dfc00415 	stw	ra,16(sp)
 4005b3c:	df000315 	stw	fp,12(sp)
 4005b40:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4005b44:	d0a01017 	ldw	r2,-32704(gp)
 4005b48:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4005b4c:	d0a6e817 	ldw	r2,-25696(gp)
 4005b50:	10800044 	addi	r2,r2,1
 4005b54:	d0a6e815 	stw	r2,-25696(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4005b58:	00002e06 	br	4005c14 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 4005b5c:	e0bffd17 	ldw	r2,-12(fp)
 4005b60:	10800017 	ldw	r2,0(r2)
 4005b64:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4005b68:	e0bffd17 	ldw	r2,-12(fp)
 4005b6c:	10800403 	ldbu	r2,16(r2)
 4005b70:	10803fcc 	andi	r2,r2,255
 4005b74:	10000426 	beq	r2,zero,4005b88 <alt_tick+0x54>
 4005b78:	d0a6e817 	ldw	r2,-25696(gp)
 4005b7c:	1000021e 	bne	r2,zero,4005b88 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4005b80:	e0bffd17 	ldw	r2,-12(fp)
 4005b84:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4005b88:	e0bffd17 	ldw	r2,-12(fp)
 4005b8c:	10800217 	ldw	r2,8(r2)
 4005b90:	d0e6e817 	ldw	r3,-25696(gp)
 4005b94:	18801d36 	bltu	r3,r2,4005c0c <alt_tick+0xd8>
 4005b98:	e0bffd17 	ldw	r2,-12(fp)
 4005b9c:	10800403 	ldbu	r2,16(r2)
 4005ba0:	10803fcc 	andi	r2,r2,255
 4005ba4:	1000191e 	bne	r2,zero,4005c0c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4005ba8:	e0bffd17 	ldw	r2,-12(fp)
 4005bac:	10800317 	ldw	r2,12(r2)
 4005bb0:	e0fffd17 	ldw	r3,-12(fp)
 4005bb4:	18c00517 	ldw	r3,20(r3)
 4005bb8:	1809883a 	mov	r4,r3
 4005bbc:	103ee83a 	callr	r2
 4005bc0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4005bc4:	e0bfff17 	ldw	r2,-4(fp)
 4005bc8:	1000031e 	bne	r2,zero,4005bd8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 4005bcc:	e13ffd17 	ldw	r4,-12(fp)
 4005bd0:	4005a980 	call	4005a98 <alt_alarm_stop>
 4005bd4:	00000d06 	br	4005c0c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4005bd8:	e0bffd17 	ldw	r2,-12(fp)
 4005bdc:	10c00217 	ldw	r3,8(r2)
 4005be0:	e0bfff17 	ldw	r2,-4(fp)
 4005be4:	1887883a 	add	r3,r3,r2
 4005be8:	e0bffd17 	ldw	r2,-12(fp)
 4005bec:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4005bf0:	e0bffd17 	ldw	r2,-12(fp)
 4005bf4:	10c00217 	ldw	r3,8(r2)
 4005bf8:	d0a6e817 	ldw	r2,-25696(gp)
 4005bfc:	1880032e 	bgeu	r3,r2,4005c0c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4005c00:	e0bffd17 	ldw	r2,-12(fp)
 4005c04:	00c00044 	movi	r3,1
 4005c08:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4005c0c:	e0bffe17 	ldw	r2,-8(fp)
 4005c10:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4005c14:	e0fffd17 	ldw	r3,-12(fp)
 4005c18:	d0a01004 	addi	r2,gp,-32704
 4005c1c:	18bfcf1e 	bne	r3,r2,4005b5c <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4005c20:	0001883a 	nop
}
 4005c24:	0001883a 	nop
 4005c28:	e037883a 	mov	sp,fp
 4005c2c:	dfc00117 	ldw	ra,4(sp)
 4005c30:	df000017 	ldw	fp,0(sp)
 4005c34:	dec00204 	addi	sp,sp,8
 4005c38:	f800283a 	ret

04005c3c <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4005c3c:	deffff04 	addi	sp,sp,-4
 4005c40:	df000015 	stw	fp,0(sp)
 4005c44:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4005c48:	000170fa 	wrctl	ienable,zero
}
 4005c4c:	0001883a 	nop
 4005c50:	e037883a 	mov	sp,fp
 4005c54:	df000017 	ldw	fp,0(sp)
 4005c58:	dec00104 	addi	sp,sp,4
 4005c5c:	f800283a 	ret

04005c60 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4005c60:	defffb04 	addi	sp,sp,-20
 4005c64:	dfc00415 	stw	ra,16(sp)
 4005c68:	df000315 	stw	fp,12(sp)
 4005c6c:	df000304 	addi	fp,sp,12
 4005c70:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4005c74:	d0a00417 	ldw	r2,-32752(gp)
 4005c78:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4005c7c:	00003106 	br	4005d44 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4005c80:	e0bffd17 	ldw	r2,-12(fp)
 4005c84:	10800217 	ldw	r2,8(r2)
 4005c88:	1009883a 	mov	r4,r2
 4005c8c:	400037c0 	call	400037c <strlen>
 4005c90:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4005c94:	e0bffd17 	ldw	r2,-12(fp)
 4005c98:	10c00217 	ldw	r3,8(r2)
 4005c9c:	e0bffe17 	ldw	r2,-8(fp)
 4005ca0:	10bfffc4 	addi	r2,r2,-1
 4005ca4:	1885883a 	add	r2,r3,r2
 4005ca8:	10800003 	ldbu	r2,0(r2)
 4005cac:	10803fcc 	andi	r2,r2,255
 4005cb0:	1080201c 	xori	r2,r2,128
 4005cb4:	10bfe004 	addi	r2,r2,-128
 4005cb8:	10800bd8 	cmpnei	r2,r2,47
 4005cbc:	1000031e 	bne	r2,zero,4005ccc <alt_find_file+0x6c>
    {
      len -= 1;
 4005cc0:	e0bffe17 	ldw	r2,-8(fp)
 4005cc4:	10bfffc4 	addi	r2,r2,-1
 4005cc8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4005ccc:	e0bffe17 	ldw	r2,-8(fp)
 4005cd0:	e0ffff17 	ldw	r3,-4(fp)
 4005cd4:	1885883a 	add	r2,r3,r2
 4005cd8:	10800003 	ldbu	r2,0(r2)
 4005cdc:	10803fcc 	andi	r2,r2,255
 4005ce0:	1080201c 	xori	r2,r2,128
 4005ce4:	10bfe004 	addi	r2,r2,-128
 4005ce8:	10800be0 	cmpeqi	r2,r2,47
 4005cec:	1000081e 	bne	r2,zero,4005d10 <alt_find_file+0xb0>
 4005cf0:	e0bffe17 	ldw	r2,-8(fp)
 4005cf4:	e0ffff17 	ldw	r3,-4(fp)
 4005cf8:	1885883a 	add	r2,r3,r2
 4005cfc:	10800003 	ldbu	r2,0(r2)
 4005d00:	10803fcc 	andi	r2,r2,255
 4005d04:	1080201c 	xori	r2,r2,128
 4005d08:	10bfe004 	addi	r2,r2,-128
 4005d0c:	10000a1e 	bne	r2,zero,4005d38 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4005d10:	e0bffd17 	ldw	r2,-12(fp)
 4005d14:	10800217 	ldw	r2,8(r2)
 4005d18:	e0fffe17 	ldw	r3,-8(fp)
 4005d1c:	180d883a 	mov	r6,r3
 4005d20:	e17fff17 	ldw	r5,-4(fp)
 4005d24:	1009883a 	mov	r4,r2
 4005d28:	4005f840 	call	4005f84 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4005d2c:	1000021e 	bne	r2,zero,4005d38 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4005d30:	e0bffd17 	ldw	r2,-12(fp)
 4005d34:	00000706 	br	4005d54 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4005d38:	e0bffd17 	ldw	r2,-12(fp)
 4005d3c:	10800017 	ldw	r2,0(r2)
 4005d40:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4005d44:	e0fffd17 	ldw	r3,-12(fp)
 4005d48:	d0a00404 	addi	r2,gp,-32752
 4005d4c:	18bfcc1e 	bne	r3,r2,4005c80 <alt_find_file+0x20>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4005d50:	0005883a 	mov	r2,zero
}
 4005d54:	e037883a 	mov	sp,fp
 4005d58:	dfc00117 	ldw	ra,4(sp)
 4005d5c:	df000017 	ldw	fp,0(sp)
 4005d60:	dec00204 	addi	sp,sp,8
 4005d64:	f800283a 	ret

04005d68 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4005d68:	defffc04 	addi	sp,sp,-16
 4005d6c:	df000315 	stw	fp,12(sp)
 4005d70:	df000304 	addi	fp,sp,12
 4005d74:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 4005d78:	00bffa04 	movi	r2,-24
 4005d7c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4005d80:	e03ffd15 	stw	zero,-12(fp)
 4005d84:	00001906 	br	4005dec <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
 4005d88:	00810034 	movhi	r2,1024
 4005d8c:	109af404 	addi	r2,r2,27600
 4005d90:	e0fffd17 	ldw	r3,-12(fp)
 4005d94:	18c00324 	muli	r3,r3,12
 4005d98:	10c5883a 	add	r2,r2,r3
 4005d9c:	10800017 	ldw	r2,0(r2)
 4005da0:	10000f1e 	bne	r2,zero,4005de0 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
 4005da4:	00810034 	movhi	r2,1024
 4005da8:	109af404 	addi	r2,r2,27600
 4005dac:	e0fffd17 	ldw	r3,-12(fp)
 4005db0:	18c00324 	muli	r3,r3,12
 4005db4:	10c5883a 	add	r2,r2,r3
 4005db8:	e0ffff17 	ldw	r3,-4(fp)
 4005dbc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4005dc0:	d0e00817 	ldw	r3,-32736(gp)
 4005dc4:	e0bffd17 	ldw	r2,-12(fp)
 4005dc8:	1880020e 	bge	r3,r2,4005dd4 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
 4005dcc:	e0bffd17 	ldw	r2,-12(fp)
 4005dd0:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
 4005dd4:	e0bffd17 	ldw	r2,-12(fp)
 4005dd8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 4005ddc:	00000606 	br	4005df8 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4005de0:	e0bffd17 	ldw	r2,-12(fp)
 4005de4:	10800044 	addi	r2,r2,1
 4005de8:	e0bffd15 	stw	r2,-12(fp)
 4005dec:	e0bffd17 	ldw	r2,-12(fp)
 4005df0:	10800810 	cmplti	r2,r2,32
 4005df4:	103fe41e 	bne	r2,zero,4005d88 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4005df8:	e0bffe17 	ldw	r2,-8(fp)
}
 4005dfc:	e037883a 	mov	sp,fp
 4005e00:	df000017 	ldw	fp,0(sp)
 4005e04:	dec00104 	addi	sp,sp,4
 4005e08:	f800283a 	ret

04005e0c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 4005e0c:	defffb04 	addi	sp,sp,-20
 4005e10:	df000415 	stw	fp,16(sp)
 4005e14:	df000404 	addi	fp,sp,16
 4005e18:	e13ffe15 	stw	r4,-8(fp)
 4005e1c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 4005e20:	e0bfff17 	ldw	r2,-4(fp)
 4005e24:	10840070 	cmpltui	r2,r2,4097
 4005e28:	1000021e 	bne	r2,zero,4005e34 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 4005e2c:	00840004 	movi	r2,4096
 4005e30:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 4005e34:	e0fffe17 	ldw	r3,-8(fp)
 4005e38:	e0bfff17 	ldw	r2,-4(fp)
 4005e3c:	1885883a 	add	r2,r3,r2
 4005e40:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4005e44:	e0bffe17 	ldw	r2,-8(fp)
 4005e48:	e0bffc15 	stw	r2,-16(fp)
 4005e4c:	00000506 	br	4005e64 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 4005e50:	e0bffc17 	ldw	r2,-16(fp)
 4005e54:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4005e58:	e0bffc17 	ldw	r2,-16(fp)
 4005e5c:	10800804 	addi	r2,r2,32
 4005e60:	e0bffc15 	stw	r2,-16(fp)
 4005e64:	e0fffc17 	ldw	r3,-16(fp)
 4005e68:	e0bffd17 	ldw	r2,-12(fp)
 4005e6c:	18bff836 	bltu	r3,r2,4005e50 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 4005e70:	e0bffe17 	ldw	r2,-8(fp)
 4005e74:	108007cc 	andi	r2,r2,31
 4005e78:	10000226 	beq	r2,zero,4005e84 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 4005e7c:	e0bffc17 	ldw	r2,-16(fp)
 4005e80:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 4005e84:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 4005e88:	0001883a 	nop
 4005e8c:	e037883a 	mov	sp,fp
 4005e90:	df000017 	ldw	fp,0(sp)
 4005e94:	dec00104 	addi	sp,sp,4
 4005e98:	f800283a 	ret

04005e9c <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 4005e9c:	defffe04 	addi	sp,sp,-8
 4005ea0:	df000115 	stw	fp,4(sp)
 4005ea4:	df000104 	addi	fp,sp,4
 4005ea8:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 4005eac:	e0bfff17 	ldw	r2,-4(fp)
 4005eb0:	10bffe84 	addi	r2,r2,-6
 4005eb4:	10c00428 	cmpgeui	r3,r2,16
 4005eb8:	18001a1e 	bne	r3,zero,4005f24 <alt_exception_cause_generated_bad_addr+0x88>
 4005ebc:	100690ba 	slli	r3,r2,2
 4005ec0:	00810034 	movhi	r2,1024
 4005ec4:	1097b504 	addi	r2,r2,24276
 4005ec8:	1885883a 	add	r2,r3,r2
 4005ecc:	10800017 	ldw	r2,0(r2)
 4005ed0:	1000683a 	jmp	r2
 4005ed4:	04005f14 	movui	r16,380
 4005ed8:	04005f14 	movui	r16,380
 4005edc:	04005f24 	muli	r16,zero,380
 4005ee0:	04005f24 	muli	r16,zero,380
 4005ee4:	04005f24 	muli	r16,zero,380
 4005ee8:	04005f14 	movui	r16,380
 4005eec:	04005f1c 	xori	r16,zero,380
 4005ef0:	04005f24 	muli	r16,zero,380
 4005ef4:	04005f14 	movui	r16,380
 4005ef8:	04005f14 	movui	r16,380
 4005efc:	04005f24 	muli	r16,zero,380
 4005f00:	04005f14 	movui	r16,380
 4005f04:	04005f1c 	xori	r16,zero,380
 4005f08:	04005f24 	muli	r16,zero,380
 4005f0c:	04005f24 	muli	r16,zero,380
 4005f10:	04005f14 	movui	r16,380
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4005f14:	00800044 	movi	r2,1
 4005f18:	00000306 	br	4005f28 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4005f1c:	0005883a 	mov	r2,zero
 4005f20:	00000106 	br	4005f28 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 4005f24:	0005883a 	mov	r2,zero
  }
}
 4005f28:	e037883a 	mov	sp,fp
 4005f2c:	df000017 	ldw	fp,0(sp)
 4005f30:	dec00104 	addi	sp,sp,4
 4005f34:	f800283a 	ret

04005f38 <atexit>:
 4005f38:	200b883a 	mov	r5,r4
 4005f3c:	000f883a 	mov	r7,zero
 4005f40:	000d883a 	mov	r6,zero
 4005f44:	0009883a 	mov	r4,zero
 4005f48:	40060001 	jmpi	4006000 <__register_exitproc>

04005f4c <exit>:
 4005f4c:	defffe04 	addi	sp,sp,-8
 4005f50:	000b883a 	mov	r5,zero
 4005f54:	dc000015 	stw	r16,0(sp)
 4005f58:	dfc00115 	stw	ra,4(sp)
 4005f5c:	2021883a 	mov	r16,r4
 4005f60:	40061180 	call	4006118 <__call_exitprocs>
 4005f64:	00810034 	movhi	r2,1024
 4005f68:	109f9a04 	addi	r2,r2,32360
 4005f6c:	11000017 	ldw	r4,0(r2)
 4005f70:	20800f17 	ldw	r2,60(r4)
 4005f74:	10000126 	beq	r2,zero,4005f7c <exit+0x30>
 4005f78:	103ee83a 	callr	r2
 4005f7c:	8009883a 	mov	r4,r16
 4005f80:	40062980 	call	4006298 <_exit>

04005f84 <memcmp>:
 4005f84:	01c000c4 	movi	r7,3
 4005f88:	3980192e 	bgeu	r7,r6,4005ff0 <memcmp+0x6c>
 4005f8c:	2144b03a 	or	r2,r4,r5
 4005f90:	11c4703a 	and	r2,r2,r7
 4005f94:	10000f26 	beq	r2,zero,4005fd4 <memcmp+0x50>
 4005f98:	20800003 	ldbu	r2,0(r4)
 4005f9c:	28c00003 	ldbu	r3,0(r5)
 4005fa0:	10c0151e 	bne	r2,r3,4005ff8 <memcmp+0x74>
 4005fa4:	31bfff84 	addi	r6,r6,-2
 4005fa8:	01ffffc4 	movi	r7,-1
 4005fac:	00000406 	br	4005fc0 <memcmp+0x3c>
 4005fb0:	20800003 	ldbu	r2,0(r4)
 4005fb4:	28c00003 	ldbu	r3,0(r5)
 4005fb8:	31bfffc4 	addi	r6,r6,-1
 4005fbc:	10c00e1e 	bne	r2,r3,4005ff8 <memcmp+0x74>
 4005fc0:	21000044 	addi	r4,r4,1
 4005fc4:	29400044 	addi	r5,r5,1
 4005fc8:	31fff91e 	bne	r6,r7,4005fb0 <memcmp+0x2c>
 4005fcc:	0005883a 	mov	r2,zero
 4005fd0:	f800283a 	ret
 4005fd4:	20c00017 	ldw	r3,0(r4)
 4005fd8:	28800017 	ldw	r2,0(r5)
 4005fdc:	18bfee1e 	bne	r3,r2,4005f98 <memcmp+0x14>
 4005fe0:	31bfff04 	addi	r6,r6,-4
 4005fe4:	21000104 	addi	r4,r4,4
 4005fe8:	29400104 	addi	r5,r5,4
 4005fec:	39bff936 	bltu	r7,r6,4005fd4 <memcmp+0x50>
 4005ff0:	303fe91e 	bne	r6,zero,4005f98 <memcmp+0x14>
 4005ff4:	003ff506 	br	4005fcc <memcmp+0x48>
 4005ff8:	10c5c83a 	sub	r2,r2,r3
 4005ffc:	f800283a 	ret

04006000 <__register_exitproc>:
 4006000:	defffa04 	addi	sp,sp,-24
 4006004:	dc000315 	stw	r16,12(sp)
 4006008:	04010034 	movhi	r16,1024
 400600c:	841f9a04 	addi	r16,r16,32360
 4006010:	80c00017 	ldw	r3,0(r16)
 4006014:	dc400415 	stw	r17,16(sp)
 4006018:	dfc00515 	stw	ra,20(sp)
 400601c:	18805217 	ldw	r2,328(r3)
 4006020:	2023883a 	mov	r17,r4
 4006024:	10003726 	beq	r2,zero,4006104 <__register_exitproc+0x104>
 4006028:	10c00117 	ldw	r3,4(r2)
 400602c:	010007c4 	movi	r4,31
 4006030:	20c00e16 	blt	r4,r3,400606c <__register_exitproc+0x6c>
 4006034:	1a000044 	addi	r8,r3,1
 4006038:	8800221e 	bne	r17,zero,40060c4 <__register_exitproc+0xc4>
 400603c:	18c00084 	addi	r3,r3,2
 4006040:	18c7883a 	add	r3,r3,r3
 4006044:	18c7883a 	add	r3,r3,r3
 4006048:	12000115 	stw	r8,4(r2)
 400604c:	10c7883a 	add	r3,r2,r3
 4006050:	19400015 	stw	r5,0(r3)
 4006054:	0005883a 	mov	r2,zero
 4006058:	dfc00517 	ldw	ra,20(sp)
 400605c:	dc400417 	ldw	r17,16(sp)
 4006060:	dc000317 	ldw	r16,12(sp)
 4006064:	dec00604 	addi	sp,sp,24
 4006068:	f800283a 	ret
 400606c:	00800034 	movhi	r2,0
 4006070:	10800004 	addi	r2,r2,0
 4006074:	10002626 	beq	r2,zero,4006110 <__register_exitproc+0x110>
 4006078:	01006404 	movi	r4,400
 400607c:	d9400015 	stw	r5,0(sp)
 4006080:	d9800115 	stw	r6,4(sp)
 4006084:	d9c00215 	stw	r7,8(sp)
 4006088:	00000000 	call	0 <__alt_mem_SDRAM_controller-0x4000000>
 400608c:	d9400017 	ldw	r5,0(sp)
 4006090:	d9800117 	ldw	r6,4(sp)
 4006094:	d9c00217 	ldw	r7,8(sp)
 4006098:	10001d26 	beq	r2,zero,4006110 <__register_exitproc+0x110>
 400609c:	81000017 	ldw	r4,0(r16)
 40060a0:	10000115 	stw	zero,4(r2)
 40060a4:	02000044 	movi	r8,1
 40060a8:	22405217 	ldw	r9,328(r4)
 40060ac:	0007883a 	mov	r3,zero
 40060b0:	12400015 	stw	r9,0(r2)
 40060b4:	20805215 	stw	r2,328(r4)
 40060b8:	10006215 	stw	zero,392(r2)
 40060bc:	10006315 	stw	zero,396(r2)
 40060c0:	883fde26 	beq	r17,zero,400603c <__register_exitproc+0x3c>
 40060c4:	18c9883a 	add	r4,r3,r3
 40060c8:	2109883a 	add	r4,r4,r4
 40060cc:	1109883a 	add	r4,r2,r4
 40060d0:	21802215 	stw	r6,136(r4)
 40060d4:	01800044 	movi	r6,1
 40060d8:	12406217 	ldw	r9,392(r2)
 40060dc:	30cc983a 	sll	r6,r6,r3
 40060e0:	4992b03a 	or	r9,r9,r6
 40060e4:	12406215 	stw	r9,392(r2)
 40060e8:	21c04215 	stw	r7,264(r4)
 40060ec:	01000084 	movi	r4,2
 40060f0:	893fd21e 	bne	r17,r4,400603c <__register_exitproc+0x3c>
 40060f4:	11006317 	ldw	r4,396(r2)
 40060f8:	218cb03a 	or	r6,r4,r6
 40060fc:	11806315 	stw	r6,396(r2)
 4006100:	003fce06 	br	400603c <__register_exitproc+0x3c>
 4006104:	18805304 	addi	r2,r3,332
 4006108:	18805215 	stw	r2,328(r3)
 400610c:	003fc606 	br	4006028 <__register_exitproc+0x28>
 4006110:	00bfffc4 	movi	r2,-1
 4006114:	003fd006 	br	4006058 <__register_exitproc+0x58>

04006118 <__call_exitprocs>:
 4006118:	defff504 	addi	sp,sp,-44
 400611c:	df000915 	stw	fp,36(sp)
 4006120:	dd400615 	stw	r21,24(sp)
 4006124:	dc800315 	stw	r18,12(sp)
 4006128:	dfc00a15 	stw	ra,40(sp)
 400612c:	ddc00815 	stw	r23,32(sp)
 4006130:	dd800715 	stw	r22,28(sp)
 4006134:	dd000515 	stw	r20,20(sp)
 4006138:	dcc00415 	stw	r19,16(sp)
 400613c:	dc400215 	stw	r17,8(sp)
 4006140:	dc000115 	stw	r16,4(sp)
 4006144:	d9000015 	stw	r4,0(sp)
 4006148:	2839883a 	mov	fp,r5
 400614c:	04800044 	movi	r18,1
 4006150:	057fffc4 	movi	r21,-1
 4006154:	00810034 	movhi	r2,1024
 4006158:	109f9a04 	addi	r2,r2,32360
 400615c:	12000017 	ldw	r8,0(r2)
 4006160:	45005217 	ldw	r20,328(r8)
 4006164:	44c05204 	addi	r19,r8,328
 4006168:	a0001c26 	beq	r20,zero,40061dc <__call_exitprocs+0xc4>
 400616c:	a0800117 	ldw	r2,4(r20)
 4006170:	15ffffc4 	addi	r23,r2,-1
 4006174:	b8000d16 	blt	r23,zero,40061ac <__call_exitprocs+0x94>
 4006178:	14000044 	addi	r16,r2,1
 400617c:	8421883a 	add	r16,r16,r16
 4006180:	8421883a 	add	r16,r16,r16
 4006184:	84402004 	addi	r17,r16,128
 4006188:	a463883a 	add	r17,r20,r17
 400618c:	a421883a 	add	r16,r20,r16
 4006190:	e0001e26 	beq	fp,zero,400620c <__call_exitprocs+0xf4>
 4006194:	80804017 	ldw	r2,256(r16)
 4006198:	e0801c26 	beq	fp,r2,400620c <__call_exitprocs+0xf4>
 400619c:	bdffffc4 	addi	r23,r23,-1
 40061a0:	843fff04 	addi	r16,r16,-4
 40061a4:	8c7fff04 	addi	r17,r17,-4
 40061a8:	bd7ff91e 	bne	r23,r21,4006190 <__call_exitprocs+0x78>
 40061ac:	00800034 	movhi	r2,0
 40061b0:	10800004 	addi	r2,r2,0
 40061b4:	10000926 	beq	r2,zero,40061dc <__call_exitprocs+0xc4>
 40061b8:	a0800117 	ldw	r2,4(r20)
 40061bc:	1000301e 	bne	r2,zero,4006280 <__call_exitprocs+0x168>
 40061c0:	a0800017 	ldw	r2,0(r20)
 40061c4:	10003226 	beq	r2,zero,4006290 <__call_exitprocs+0x178>
 40061c8:	a009883a 	mov	r4,r20
 40061cc:	98800015 	stw	r2,0(r19)
 40061d0:	00000000 	call	0 <__alt_mem_SDRAM_controller-0x4000000>
 40061d4:	9d000017 	ldw	r20,0(r19)
 40061d8:	a03fe41e 	bne	r20,zero,400616c <__call_exitprocs+0x54>
 40061dc:	dfc00a17 	ldw	ra,40(sp)
 40061e0:	df000917 	ldw	fp,36(sp)
 40061e4:	ddc00817 	ldw	r23,32(sp)
 40061e8:	dd800717 	ldw	r22,28(sp)
 40061ec:	dd400617 	ldw	r21,24(sp)
 40061f0:	dd000517 	ldw	r20,20(sp)
 40061f4:	dcc00417 	ldw	r19,16(sp)
 40061f8:	dc800317 	ldw	r18,12(sp)
 40061fc:	dc400217 	ldw	r17,8(sp)
 4006200:	dc000117 	ldw	r16,4(sp)
 4006204:	dec00b04 	addi	sp,sp,44
 4006208:	f800283a 	ret
 400620c:	a0800117 	ldw	r2,4(r20)
 4006210:	80c00017 	ldw	r3,0(r16)
 4006214:	10bfffc4 	addi	r2,r2,-1
 4006218:	15c01426 	beq	r2,r23,400626c <__call_exitprocs+0x154>
 400621c:	80000015 	stw	zero,0(r16)
 4006220:	183fde26 	beq	r3,zero,400619c <__call_exitprocs+0x84>
 4006224:	95c8983a 	sll	r4,r18,r23
 4006228:	a0806217 	ldw	r2,392(r20)
 400622c:	a5800117 	ldw	r22,4(r20)
 4006230:	2084703a 	and	r2,r4,r2
 4006234:	10000b26 	beq	r2,zero,4006264 <__call_exitprocs+0x14c>
 4006238:	a0806317 	ldw	r2,396(r20)
 400623c:	2088703a 	and	r4,r4,r2
 4006240:	20000c1e 	bne	r4,zero,4006274 <__call_exitprocs+0x15c>
 4006244:	89400017 	ldw	r5,0(r17)
 4006248:	d9000017 	ldw	r4,0(sp)
 400624c:	183ee83a 	callr	r3
 4006250:	a0800117 	ldw	r2,4(r20)
 4006254:	15bfbf1e 	bne	r2,r22,4006154 <__call_exitprocs+0x3c>
 4006258:	98800017 	ldw	r2,0(r19)
 400625c:	153fcf26 	beq	r2,r20,400619c <__call_exitprocs+0x84>
 4006260:	003fbc06 	br	4006154 <__call_exitprocs+0x3c>
 4006264:	183ee83a 	callr	r3
 4006268:	003ff906 	br	4006250 <__call_exitprocs+0x138>
 400626c:	a5c00115 	stw	r23,4(r20)
 4006270:	003feb06 	br	4006220 <__call_exitprocs+0x108>
 4006274:	89000017 	ldw	r4,0(r17)
 4006278:	183ee83a 	callr	r3
 400627c:	003ff406 	br	4006250 <__call_exitprocs+0x138>
 4006280:	a0800017 	ldw	r2,0(r20)
 4006284:	a027883a 	mov	r19,r20
 4006288:	1029883a 	mov	r20,r2
 400628c:	003fb606 	br	4006168 <__call_exitprocs+0x50>
 4006290:	0005883a 	mov	r2,zero
 4006294:	003ffb06 	br	4006284 <__call_exitprocs+0x16c>

04006298 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 4006298:	defffd04 	addi	sp,sp,-12
 400629c:	df000215 	stw	fp,8(sp)
 40062a0:	df000204 	addi	fp,sp,8
 40062a4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 40062a8:	0001883a 	nop
 40062ac:	e0bfff17 	ldw	r2,-4(fp)
 40062b0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 40062b4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 40062b8:	10000226 	beq	r2,zero,40062c4 <_exit+0x2c>
    ALT_SIM_FAIL();
 40062bc:	002af070 	cmpltui	zero,zero,43969
 40062c0:	00000106 	br	40062c8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 40062c4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 40062c8:	003fff06 	br	40062c8 <_exit+0x30>
