$date
	Sat Feb 17 21:35:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Zero $end
$var wire 32 " ALUResult [31:0] $end
$var reg 4 # ALUControl [3:0] $end
$var reg 32 $ SrcA [31:0] $end
$var reg 32 % SrcB [31:0] $end
$var reg 1 & clk $end
$var reg 1 ' correct $end
$var reg 32 ( real_res [31:0] $end
$scope module test_alu $end
$var wire 5 ) ALUControl [4:0] $end
$var wire 32 * SrcA [31:0] $end
$var wire 32 + SrcB [31:0] $end
$var wire 1 ! Zero $end
$var reg 32 , ALUResult [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
b0xxxx )
bx (
x'
0&
bx %
bx $
bx #
bx "
x!
$end
#10
0!
b10 "
b10 ,
b10 (
b1 %
b1 +
b1 $
b1 *
b0 )
b0 #
1&
#11
1'
#20
0&
#30
b11 $
b11 *
b1000 )
b1000 #
1&
#40
0&
#50
b1 "
b1 ,
b1 (
b111 )
b111 #
1&
#60
0&
#70
b11 "
b11 ,
b11 (
b110 )
b110 #
1&
#80
0&
#90
b10 "
b10 ,
b10 (
b100 )
b100 #
1&
#100
0&
#110
b1 "
b1 ,
b1 (
b11111111111111111111111111111101 $
b11111111111111111111111111111101 *
b10 )
b10 #
1&
#120
0&
#130
1!
b0 "
b0 ,
b0 (
b11 )
b11 #
1&
#140
0&
#150
0!
b11111111111111111111110111101100 "
b11111111111111111111110111101100 ,
b11111111111111111111110111101100 (
b10 %
b10 +
b11111111111111111111111101111011 $
b11111111111111111111111101111011 *
b1 )
b1 #
1&
#160
0&
#170
b111111111111111111111100000110 "
b111111111111111111111100000110 ,
b111111111111111111111100000110 (
b11111111111111111111110000011000 $
b11111111111111111111110000011000 *
b101 )
b101 #
1&
#180
0&
#190
b11111111111111111111110000011 "
b11111111111111111111110000011 ,
b11111111111111111111110000011 (
b11 %
b11 +
b1101 )
b1101 #
1&
#200
0&
#210
1&
