// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "02/05/2022 11:43:48"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_VGA (
	clk,
	rst,
	switch,
	VGA_Hsync_n,
	VGA_Vsync_n,
	VGA_R,
	VGA_G,
	VGA_B,
	clkout,
	bntr,
	bntl);
input 	clk;
input 	rst;
input 	[2:0] switch;
output 	VGA_Hsync_n;
output 	VGA_Vsync_n;
output 	VGA_R;
output 	VGA_G;
output 	VGA_B;
output 	clkout;
input 	bntr;
input 	bntl;

// Design Ports Information
// VGA_Hsync_n	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Vsync_n	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkout	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bntr	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bntl	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[2]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \bntr~input_o ;
wire \bntl~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk75|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VGA1024x768|countX[0]~12_combout ;
wire \~GND~combout ;
wire \rst~input_o ;
wire \VGA1024x768|countX[7]~30 ;
wire \VGA1024x768|countX[8]~31_combout ;
wire \rst~_wirecell_combout ;
wire \VGA1024x768|countX[8]~32 ;
wire \VGA1024x768|countX[9]~33_combout ;
wire \VGA1024x768|countX[9]~34 ;
wire \VGA1024x768|countX[10]~35_combout ;
wire \VGA1024x768|countX[11]~24_combout ;
wire \VGA1024x768|countX[11]~25_combout ;
wire \VGA1024x768|countX[10]~36 ;
wire \VGA1024x768|countX[11]~37_combout ;
wire \VGA1024x768|countX[11]~26_combout ;
wire \VGA1024x768|countX[0]~13 ;
wire \VGA1024x768|countX[1]~14_combout ;
wire \VGA1024x768|countX[1]~15 ;
wire \VGA1024x768|countX[2]~16_combout ;
wire \VGA1024x768|countX[2]~17 ;
wire \VGA1024x768|countX[3]~18_combout ;
wire \VGA1024x768|countX[3]~19 ;
wire \VGA1024x768|countX[4]~20_combout ;
wire \VGA1024x768|countX[4]~21 ;
wire \VGA1024x768|countX[5]~22_combout ;
wire \VGA1024x768|countX[5]~23 ;
wire \VGA1024x768|countX[6]~27_combout ;
wire \VGA1024x768|countX[6]~28 ;
wire \VGA1024x768|countX[7]~29_combout ;
wire \VGA1024x768|Hsync_n~1_combout ;
wire \VGA1024x768|Hsync_n~0_combout ;
wire \VGA1024x768|Hsync_n~2_combout ;
wire \VGA1024x768|countY[0]~13_combout ;
wire \VGA1024x768|countY[1]~16 ;
wire \VGA1024x768|countY[2]~17_combout ;
wire \VGA1024x768|countY[2]~18 ;
wire \VGA1024x768|countY[3]~19_combout ;
wire \VGA1024x768|countY[3]~20 ;
wire \VGA1024x768|countY[4]~22_combout ;
wire \VGA1024x768|LessThan6~1_combout ;
wire \VGA1024x768|countY[4]~23 ;
wire \VGA1024x768|countY[5]~24_combout ;
wire \VGA1024x768|countY[5]~25 ;
wire \VGA1024x768|countY[6]~26_combout ;
wire \VGA1024x768|countY[6]~27 ;
wire \VGA1024x768|countY[7]~28_combout ;
wire \VGA1024x768|LessThan6~2_combout ;
wire \VGA1024x768|countY[7]~29 ;
wire \VGA1024x768|countY[8]~30_combout ;
wire \VGA1024x768|countY[8]~31 ;
wire \VGA1024x768|countY[9]~32_combout ;
wire \VGA1024x768|LessThan6~0_combout ;
wire \VGA1024x768|countY[9]~33 ;
wire \VGA1024x768|countY[10]~34_combout ;
wire \VGA1024x768|countY[10]~35 ;
wire \VGA1024x768|countY[11]~36_combout ;
wire \VGA1024x768|countY[11]~12_combout ;
wire \VGA1024x768|countY[11]~21_combout ;
wire \VGA1024x768|countY[0]~14 ;
wire \VGA1024x768|countY[1]~15_combout ;
wire \VGA1024x768|Vsync_n~0_combout ;
wire \VGA1024x768|Vsync_n~1_combout ;
wire \VGA1024x768|Vsync_n~2_combout ;
wire \switch[1]~input_o ;
wire \switch[0]~input_o ;
wire \countx[3]~3_combout ;
wire \county[3]~3_combout ;
wire \countx[2]~0_combout ;
wire \county[2]~1_combout ;
wire \countx[1]~1_combout ;
wire \county[0]~2_combout ;
wire \countx[0]~2_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Mux2~0_combout ;
wire \Mult0|auto_generated|cs2a[1]~0_combout ;
wire \Mult0|auto_generated|op_1~1 ;
wire \Mult0|auto_generated|op_1~3 ;
wire \Mult0|auto_generated|op_1~4_combout ;
wire \Mult0|auto_generated|op_1~2_combout ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|op_3~1 ;
wire \Mult0|auto_generated|op_3~3 ;
wire \Mult0|auto_generated|op_3~5 ;
wire \Mult0|auto_generated|op_3~7 ;
wire \Mult0|auto_generated|op_3~8_combout ;
wire \switch[2]~input_o ;
wire \Mux2~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~0clkctrl_outclk ;
wire \Mux6~5_combout ;
wire \Add1~6_combout ;
wire \Mux6~4_combout ;
wire \Mult0|auto_generated|op_3~6_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mult0|auto_generated|op_1~5 ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~8_combout ;
wire \Mult0|auto_generated|op_1~6_combout ;
wire \Mult0|auto_generated|op_3~9 ;
wire \Mult0|auto_generated|op_3~11 ;
wire \Mult0|auto_generated|op_3~12_combout ;
wire \Mux0~0_combout ;
wire \Mux7~0_combout ;
wire \Mux4~0_combout ;
wire \Mult0|auto_generated|op_3~4_combout ;
wire \Add1~4_combout ;
wire \Mux4~1_combout ;
wire \DP_RAM|ram~0_combout ;
wire \Mult0|auto_generated|op_1~9 ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mult0|auto_generated|op_3~13 ;
wire \Mult0|auto_generated|op_3~14_combout ;
wire \Mux8~0_combout ;
wire \DP_RAM|ram~2_combout ;
wire \Mult0|auto_generated|op_3~2_combout ;
wire \Mux5~0_combout ;
wire \Add1~2_combout ;
wire \Mux5~1_combout ;
wire \Mult0|auto_generated|op_3~10_combout ;
wire \Mux0~1_combout ;
wire \Add1~0_combout ;
wire \Mult0|auto_generated|op_3~0_combout ;
wire \Mux6~7_combout ;
wire \Mux6~8_combout ;
wire \Mux6~6_combout ;
wire \DP_RAM|ram~1_combout ;
wire \DP_RAM|ram~3_combout ;
wire \VGA1024x768|pixelOut[2]~0_combout ;
wire \DP_RAM|ram~4_combout ;
wire \DP_RAM|ram~5_combout ;
wire \DP_RAM|ram~6_combout ;
wire \VGA1024x768|pixelOut[1]~1_combout ;
wire \DP_RAM|ram~7_combout ;
wire \VGA1024x768|pixelOut[0]~2_combout ;
wire \divisor1Hz|Add0~0_combout ;
wire \divisor1Hz|count~3_combout ;
wire \divisor1Hz|Add0~1 ;
wire \divisor1Hz|Add0~2_combout ;
wire \divisor1Hz|Add0~3 ;
wire \divisor1Hz|Add0~4_combout ;
wire \divisor1Hz|Add0~5 ;
wire \divisor1Hz|Add0~6_combout ;
wire \divisor1Hz|Add0~7 ;
wire \divisor1Hz|Add0~8_combout ;
wire \divisor1Hz|Add0~9 ;
wire \divisor1Hz|Add0~10_combout ;
wire \divisor1Hz|count~2_combout ;
wire \divisor1Hz|Add0~11 ;
wire \divisor1Hz|Add0~12_combout ;
wire \divisor1Hz|count~1_combout ;
wire \divisor1Hz|Add0~13 ;
wire \divisor1Hz|Add0~14_combout ;
wire \divisor1Hz|Add0~15 ;
wire \divisor1Hz|Add0~16_combout ;
wire \divisor1Hz|Add0~17 ;
wire \divisor1Hz|Add0~18_combout ;
wire \divisor1Hz|Add0~19 ;
wire \divisor1Hz|Add0~20_combout ;
wire \divisor1Hz|count~0_combout ;
wire \divisor1Hz|Add0~21 ;
wire \divisor1Hz|Add0~22_combout ;
wire \divisor1Hz|Add0~23 ;
wire \divisor1Hz|Add0~24_combout ;
wire \divisor1Hz|count~4_combout ;
wire \divisor1Hz|Add0~25 ;
wire \divisor1Hz|Add0~26_combout ;
wire \divisor1Hz|count~5_combout ;
wire \divisor1Hz|Add0~27 ;
wire \divisor1Hz|Add0~28_combout ;
wire \divisor1Hz|Add0~29 ;
wire \divisor1Hz|Add0~30_combout ;
wire \divisor1Hz|Add0~31 ;
wire \divisor1Hz|Add0~32_combout ;
wire \divisor1Hz|Add0~33 ;
wire \divisor1Hz|Add0~34_combout ;
wire \divisor1Hz|Add0~35 ;
wire \divisor1Hz|Add0~36_combout ;
wire \divisor1Hz|count~6_combout ;
wire \divisor1Hz|Add0~37 ;
wire \divisor1Hz|Add0~38_combout ;
wire \divisor1Hz|count~7_combout ;
wire \divisor1Hz|Add0~39 ;
wire \divisor1Hz|Add0~40_combout ;
wire \divisor1Hz|count~8_combout ;
wire \divisor1Hz|Add0~41 ;
wire \divisor1Hz|Add0~42_combout ;
wire \divisor1Hz|count~9_combout ;
wire \divisor1Hz|Add0~43 ;
wire \divisor1Hz|Add0~44_combout ;
wire \divisor1Hz|Add0~45 ;
wire \divisor1Hz|Add0~46_combout ;
wire \divisor1Hz|Add0~47 ;
wire \divisor1Hz|Add0~48_combout ;
wire \divisor1Hz|Add0~49 ;
wire \divisor1Hz|Add0~50_combout ;
wire \divisor1Hz|count~10_combout ;
wire \divisor1Hz|Equal0~7_combout ;
wire \divisor1Hz|Equal0~6_combout ;
wire \divisor1Hz|Equal0~2_combout ;
wire \divisor1Hz|Equal0~1_combout ;
wire \divisor1Hz|Equal0~0_combout ;
wire \divisor1Hz|Equal0~3_combout ;
wire \divisor1Hz|Equal0~4_combout ;
wire \divisor1Hz|Equal0~5_combout ;
wire \divisor1Hz|Equal0~8_combout ;
wire \divisor1Hz|clk_out~0_combout ;
wire \divisor1Hz|clk_out~q ;
wire [4:0] \Mult0|auto_generated|le5a ;
wire [11:0] \VGA1024x768|countX ;
wire [7:0] DP_RAM_addr_out;
wire [2:0] \DP_RAM|data_out ;
wire [11:0] \VGA1024x768|countY ;
wire [4:0] \clk75|altpll_component|auto_generated|wire_pll1_clk ;
wire [5:0] \Mult0|auto_generated|le3a ;
wire [25:0] \divisor1Hz|count ;
wire [5:0] \Mult0|auto_generated|le4a ;

wire [4:0] \clk75|altpll_component|auto_generated|pll1_CLK_bus ;

assign \clk75|altpll_component|auto_generated|wire_pll1_clk [0] = \clk75|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk75|altpll_component|auto_generated|wire_pll1_clk [1] = \clk75|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk75|altpll_component|auto_generated|wire_pll1_clk [2] = \clk75|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk75|altpll_component|auto_generated|wire_pll1_clk [3] = \clk75|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk75|altpll_component|auto_generated|wire_pll1_clk [4] = \clk75|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \VGA_Hsync_n~output (
	.i(\VGA1024x768|Hsync_n~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Hsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Hsync_n~output .bus_hold = "false";
defparam \VGA_Hsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \VGA_Vsync_n~output (
	.i(\VGA1024x768|Vsync_n~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Vsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Vsync_n~output .bus_hold = "false";
defparam \VGA_Vsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \VGA_R~output (
	.i(\VGA1024x768|pixelOut[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R),
	.obar());
// synopsys translate_off
defparam \VGA_R~output .bus_hold = "false";
defparam \VGA_R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \VGA_G~output (
	.i(\VGA1024x768|pixelOut[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G),
	.obar());
// synopsys translate_off
defparam \VGA_G~output .bus_hold = "false";
defparam \VGA_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \VGA_B~output (
	.i(\VGA1024x768|pixelOut[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B),
	.obar());
// synopsys translate_off
defparam \VGA_B~output .bus_hold = "false";
defparam \VGA_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \clkout~output (
	.i(\divisor1Hz|clk_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkout),
	.obar());
// synopsys translate_off
defparam \clkout~output .bus_hold = "false";
defparam \clkout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk75|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clk75|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk75|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk75|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk75|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk75|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk75|altpll_component|auto_generated|pll1 .c0_high = 4;
defparam \clk75|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk75|altpll_component|auto_generated|pll1 .c0_low = 4;
defparam \clk75|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk75|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk75|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk75|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk75|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk75|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk75|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk75|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk75|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk75|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk75|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk75|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \clk75|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk75|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \clk75|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk75|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk75|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk75|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk75|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk75|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk75|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk75|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk75|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk75|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk75|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk75|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk75|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk75|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk75|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk75|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk75|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk75|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk75|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk75|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk75|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk75|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk75|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk75|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk75|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk75|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk75|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk75|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk75|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk75|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk75|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk75|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk75|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \VGA1024x768|countX[0]~12 (
// Equation(s):
// \VGA1024x768|countX[0]~12_combout  = \VGA1024x768|countX [0] $ (VCC)
// \VGA1024x768|countX[0]~13  = CARRY(\VGA1024x768|countX [0])

	.dataa(\VGA1024x768|countX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1024x768|countX[0]~12_combout ),
	.cout(\VGA1024x768|countX[0]~13 ));
// synopsys translate_off
defparam \VGA1024x768|countX[0]~12 .lut_mask = 16'h55AA;
defparam \VGA1024x768|countX[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \VGA1024x768|countX[7]~29 (
// Equation(s):
// \VGA1024x768|countX[7]~29_combout  = (\VGA1024x768|countX [7] & (!\VGA1024x768|countX[6]~28 )) # (!\VGA1024x768|countX [7] & ((\VGA1024x768|countX[6]~28 ) # (GND)))
// \VGA1024x768|countX[7]~30  = CARRY((!\VGA1024x768|countX[6]~28 ) # (!\VGA1024x768|countX [7]))

	.dataa(\VGA1024x768|countX [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[6]~28 ),
	.combout(\VGA1024x768|countX[7]~29_combout ),
	.cout(\VGA1024x768|countX[7]~30 ));
// synopsys translate_off
defparam \VGA1024x768|countX[7]~29 .lut_mask = 16'h5A5F;
defparam \VGA1024x768|countX[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \VGA1024x768|countX[8]~31 (
// Equation(s):
// \VGA1024x768|countX[8]~31_combout  = (\VGA1024x768|countX [8] & (\VGA1024x768|countX[7]~30  $ (GND))) # (!\VGA1024x768|countX [8] & (!\VGA1024x768|countX[7]~30  & VCC))
// \VGA1024x768|countX[8]~32  = CARRY((\VGA1024x768|countX [8] & !\VGA1024x768|countX[7]~30 ))

	.dataa(gnd),
	.datab(\VGA1024x768|countX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[7]~30 ),
	.combout(\VGA1024x768|countX[8]~31_combout ),
	.cout(\VGA1024x768|countX[8]~32 ));
// synopsys translate_off
defparam \VGA1024x768|countX[8]~31 .lut_mask = 16'hC30C;
defparam \VGA1024x768|countX[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \rst~_wirecell (
// Equation(s):
// \rst~_wirecell_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\rst~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \rst~_wirecell .lut_mask = 16'h00FF;
defparam \rst~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \VGA1024x768|countX[8] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[8]~31_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[8] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \VGA1024x768|countX[9]~33 (
// Equation(s):
// \VGA1024x768|countX[9]~33_combout  = (\VGA1024x768|countX [9] & (!\VGA1024x768|countX[8]~32 )) # (!\VGA1024x768|countX [9] & ((\VGA1024x768|countX[8]~32 ) # (GND)))
// \VGA1024x768|countX[9]~34  = CARRY((!\VGA1024x768|countX[8]~32 ) # (!\VGA1024x768|countX [9]))

	.dataa(gnd),
	.datab(\VGA1024x768|countX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[8]~32 ),
	.combout(\VGA1024x768|countX[9]~33_combout ),
	.cout(\VGA1024x768|countX[9]~34 ));
// synopsys translate_off
defparam \VGA1024x768|countX[9]~33 .lut_mask = 16'h3C3F;
defparam \VGA1024x768|countX[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \VGA1024x768|countX[9] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[9]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[9] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \VGA1024x768|countX[10]~35 (
// Equation(s):
// \VGA1024x768|countX[10]~35_combout  = (\VGA1024x768|countX [10] & (\VGA1024x768|countX[9]~34  $ (GND))) # (!\VGA1024x768|countX [10] & (!\VGA1024x768|countX[9]~34  & VCC))
// \VGA1024x768|countX[10]~36  = CARRY((\VGA1024x768|countX [10] & !\VGA1024x768|countX[9]~34 ))

	.dataa(\VGA1024x768|countX [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[9]~34 ),
	.combout(\VGA1024x768|countX[10]~35_combout ),
	.cout(\VGA1024x768|countX[10]~36 ));
// synopsys translate_off
defparam \VGA1024x768|countX[10]~35 .lut_mask = 16'hA50A;
defparam \VGA1024x768|countX[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \VGA1024x768|countX[10] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[10]~35_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[10] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \VGA1024x768|countX[11]~24 (
// Equation(s):
// \VGA1024x768|countX[11]~24_combout  = (!\VGA1024x768|countX [7] & (!\VGA1024x768|countX [6] & ((!\VGA1024x768|countX [4]) # (!\VGA1024x768|countX [5]))))

	.dataa(\VGA1024x768|countX [5]),
	.datab(\VGA1024x768|countX [4]),
	.datac(\VGA1024x768|countX [7]),
	.datad(\VGA1024x768|countX [6]),
	.cin(gnd),
	.combout(\VGA1024x768|countX[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countX[11]~24 .lut_mask = 16'h0007;
defparam \VGA1024x768|countX[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \VGA1024x768|countX[11]~25 (
// Equation(s):
// \VGA1024x768|countX[11]~25_combout  = ((!\VGA1024x768|countX [9] & ((\VGA1024x768|countX[11]~24_combout ) # (!\VGA1024x768|countX [8])))) # (!\VGA1024x768|countX [10])

	.dataa(\VGA1024x768|countX [9]),
	.datab(\VGA1024x768|countX [8]),
	.datac(\VGA1024x768|countX [10]),
	.datad(\VGA1024x768|countX[11]~24_combout ),
	.cin(gnd),
	.combout(\VGA1024x768|countX[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countX[11]~25 .lut_mask = 16'h5F1F;
defparam \VGA1024x768|countX[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \VGA1024x768|countX[11]~37 (
// Equation(s):
// \VGA1024x768|countX[11]~37_combout  = \VGA1024x768|countX [11] $ (\VGA1024x768|countX[10]~36 )

	.dataa(gnd),
	.datab(\VGA1024x768|countX [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA1024x768|countX[10]~36 ),
	.combout(\VGA1024x768|countX[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countX[11]~37 .lut_mask = 16'h3C3C;
defparam \VGA1024x768|countX[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \VGA1024x768|countX[11] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[11]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[11] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \VGA1024x768|countX[11]~26 (
// Equation(s):
// \VGA1024x768|countX[11]~26_combout  = ((\VGA1024x768|countX [11]) # (!\VGA1024x768|countX[11]~25_combout )) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(\VGA1024x768|countX[11]~25_combout ),
	.datac(\VGA1024x768|countX [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA1024x768|countX[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countX[11]~26 .lut_mask = 16'hF7F7;
defparam \VGA1024x768|countX[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \VGA1024x768|countX[0] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[0]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[0] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \VGA1024x768|countX[1]~14 (
// Equation(s):
// \VGA1024x768|countX[1]~14_combout  = (\VGA1024x768|countX [1] & (!\VGA1024x768|countX[0]~13 )) # (!\VGA1024x768|countX [1] & ((\VGA1024x768|countX[0]~13 ) # (GND)))
// \VGA1024x768|countX[1]~15  = CARRY((!\VGA1024x768|countX[0]~13 ) # (!\VGA1024x768|countX [1]))

	.dataa(gnd),
	.datab(\VGA1024x768|countX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[0]~13 ),
	.combout(\VGA1024x768|countX[1]~14_combout ),
	.cout(\VGA1024x768|countX[1]~15 ));
// synopsys translate_off
defparam \VGA1024x768|countX[1]~14 .lut_mask = 16'h3C3F;
defparam \VGA1024x768|countX[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \VGA1024x768|countX[1] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[1]~14_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[1] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \VGA1024x768|countX[2]~16 (
// Equation(s):
// \VGA1024x768|countX[2]~16_combout  = (\VGA1024x768|countX [2] & (\VGA1024x768|countX[1]~15  $ (GND))) # (!\VGA1024x768|countX [2] & (!\VGA1024x768|countX[1]~15  & VCC))
// \VGA1024x768|countX[2]~17  = CARRY((\VGA1024x768|countX [2] & !\VGA1024x768|countX[1]~15 ))

	.dataa(\VGA1024x768|countX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[1]~15 ),
	.combout(\VGA1024x768|countX[2]~16_combout ),
	.cout(\VGA1024x768|countX[2]~17 ));
// synopsys translate_off
defparam \VGA1024x768|countX[2]~16 .lut_mask = 16'hA50A;
defparam \VGA1024x768|countX[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \VGA1024x768|countX[2] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[2]~16_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[2] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \VGA1024x768|countX[3]~18 (
// Equation(s):
// \VGA1024x768|countX[3]~18_combout  = (\VGA1024x768|countX [3] & (!\VGA1024x768|countX[2]~17 )) # (!\VGA1024x768|countX [3] & ((\VGA1024x768|countX[2]~17 ) # (GND)))
// \VGA1024x768|countX[3]~19  = CARRY((!\VGA1024x768|countX[2]~17 ) # (!\VGA1024x768|countX [3]))

	.dataa(\VGA1024x768|countX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[2]~17 ),
	.combout(\VGA1024x768|countX[3]~18_combout ),
	.cout(\VGA1024x768|countX[3]~19 ));
// synopsys translate_off
defparam \VGA1024x768|countX[3]~18 .lut_mask = 16'h5A5F;
defparam \VGA1024x768|countX[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \VGA1024x768|countX[3] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[3]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[3] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \VGA1024x768|countX[4]~20 (
// Equation(s):
// \VGA1024x768|countX[4]~20_combout  = (\VGA1024x768|countX [4] & (\VGA1024x768|countX[3]~19  $ (GND))) # (!\VGA1024x768|countX [4] & (!\VGA1024x768|countX[3]~19  & VCC))
// \VGA1024x768|countX[4]~21  = CARRY((\VGA1024x768|countX [4] & !\VGA1024x768|countX[3]~19 ))

	.dataa(gnd),
	.datab(\VGA1024x768|countX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[3]~19 ),
	.combout(\VGA1024x768|countX[4]~20_combout ),
	.cout(\VGA1024x768|countX[4]~21 ));
// synopsys translate_off
defparam \VGA1024x768|countX[4]~20 .lut_mask = 16'hC30C;
defparam \VGA1024x768|countX[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \VGA1024x768|countX[4] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[4]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[4] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \VGA1024x768|countX[5]~22 (
// Equation(s):
// \VGA1024x768|countX[5]~22_combout  = (\VGA1024x768|countX [5] & (!\VGA1024x768|countX[4]~21 )) # (!\VGA1024x768|countX [5] & ((\VGA1024x768|countX[4]~21 ) # (GND)))
// \VGA1024x768|countX[5]~23  = CARRY((!\VGA1024x768|countX[4]~21 ) # (!\VGA1024x768|countX [5]))

	.dataa(gnd),
	.datab(\VGA1024x768|countX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[4]~21 ),
	.combout(\VGA1024x768|countX[5]~22_combout ),
	.cout(\VGA1024x768|countX[5]~23 ));
// synopsys translate_off
defparam \VGA1024x768|countX[5]~22 .lut_mask = 16'h3C3F;
defparam \VGA1024x768|countX[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \VGA1024x768|countX[5] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[5]~22_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[5] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \VGA1024x768|countX[6]~27 (
// Equation(s):
// \VGA1024x768|countX[6]~27_combout  = (\VGA1024x768|countX [6] & (\VGA1024x768|countX[5]~23  $ (GND))) # (!\VGA1024x768|countX [6] & (!\VGA1024x768|countX[5]~23  & VCC))
// \VGA1024x768|countX[6]~28  = CARRY((\VGA1024x768|countX [6] & !\VGA1024x768|countX[5]~23 ))

	.dataa(gnd),
	.datab(\VGA1024x768|countX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countX[5]~23 ),
	.combout(\VGA1024x768|countX[6]~27_combout ),
	.cout(\VGA1024x768|countX[6]~28 ));
// synopsys translate_off
defparam \VGA1024x768|countX[6]~27 .lut_mask = 16'hC30C;
defparam \VGA1024x768|countX[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \VGA1024x768|countX[6] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[6]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[6] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \VGA1024x768|countX[7] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countX[7]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countX[11]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countX[7] .is_wysiwyg = "true";
defparam \VGA1024x768|countX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \VGA1024x768|Hsync_n~1 (
// Equation(s):
// \VGA1024x768|Hsync_n~1_combout  = (\VGA1024x768|countX [6]) # ((!\VGA1024x768|countX [7] & (\VGA1024x768|countX [4] & \VGA1024x768|countX [3])))

	.dataa(\VGA1024x768|countX [7]),
	.datab(\VGA1024x768|countX [6]),
	.datac(\VGA1024x768|countX [4]),
	.datad(\VGA1024x768|countX [3]),
	.cin(gnd),
	.combout(\VGA1024x768|Hsync_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|Hsync_n~1 .lut_mask = 16'hDCCC;
defparam \VGA1024x768|Hsync_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \VGA1024x768|Hsync_n~0 (
// Equation(s):
// \VGA1024x768|Hsync_n~0_combout  = (!\VGA1024x768|countX [9] & (\VGA1024x768|countX [10] & (!\VGA1024x768|countX [11] & !\VGA1024x768|countX [8])))

	.dataa(\VGA1024x768|countX [9]),
	.datab(\VGA1024x768|countX [10]),
	.datac(\VGA1024x768|countX [11]),
	.datad(\VGA1024x768|countX [8]),
	.cin(gnd),
	.combout(\VGA1024x768|Hsync_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|Hsync_n~0 .lut_mask = 16'h0004;
defparam \VGA1024x768|Hsync_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \VGA1024x768|Hsync_n~2 (
// Equation(s):
// \VGA1024x768|Hsync_n~2_combout  = (\VGA1024x768|countX [7] $ (((!\VGA1024x768|Hsync_n~1_combout  & !\VGA1024x768|countX [5])))) # (!\VGA1024x768|Hsync_n~0_combout )

	.dataa(\VGA1024x768|Hsync_n~1_combout ),
	.datab(\VGA1024x768|Hsync_n~0_combout ),
	.datac(\VGA1024x768|countX [7]),
	.datad(\VGA1024x768|countX [5]),
	.cin(gnd),
	.combout(\VGA1024x768|Hsync_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|Hsync_n~2 .lut_mask = 16'hF3B7;
defparam \VGA1024x768|Hsync_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \VGA1024x768|countY[0]~13 (
// Equation(s):
// \VGA1024x768|countY[0]~13_combout  = \VGA1024x768|countY [0] $ (VCC)
// \VGA1024x768|countY[0]~14  = CARRY(\VGA1024x768|countY [0])

	.dataa(\VGA1024x768|countY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1024x768|countY[0]~13_combout ),
	.cout(\VGA1024x768|countY[0]~14 ));
// synopsys translate_off
defparam \VGA1024x768|countY[0]~13 .lut_mask = 16'h55AA;
defparam \VGA1024x768|countY[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \VGA1024x768|countY[1]~15 (
// Equation(s):
// \VGA1024x768|countY[1]~15_combout  = (\VGA1024x768|countY [1] & (!\VGA1024x768|countY[0]~14 )) # (!\VGA1024x768|countY [1] & ((\VGA1024x768|countY[0]~14 ) # (GND)))
// \VGA1024x768|countY[1]~16  = CARRY((!\VGA1024x768|countY[0]~14 ) # (!\VGA1024x768|countY [1]))

	.dataa(gnd),
	.datab(\VGA1024x768|countY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[0]~14 ),
	.combout(\VGA1024x768|countY[1]~15_combout ),
	.cout(\VGA1024x768|countY[1]~16 ));
// synopsys translate_off
defparam \VGA1024x768|countY[1]~15 .lut_mask = 16'h3C3F;
defparam \VGA1024x768|countY[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \VGA1024x768|countY[2]~17 (
// Equation(s):
// \VGA1024x768|countY[2]~17_combout  = (\VGA1024x768|countY [2] & (\VGA1024x768|countY[1]~16  $ (GND))) # (!\VGA1024x768|countY [2] & (!\VGA1024x768|countY[1]~16  & VCC))
// \VGA1024x768|countY[2]~18  = CARRY((\VGA1024x768|countY [2] & !\VGA1024x768|countY[1]~16 ))

	.dataa(\VGA1024x768|countY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[1]~16 ),
	.combout(\VGA1024x768|countY[2]~17_combout ),
	.cout(\VGA1024x768|countY[2]~18 ));
// synopsys translate_off
defparam \VGA1024x768|countY[2]~17 .lut_mask = 16'hA50A;
defparam \VGA1024x768|countY[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \VGA1024x768|countY[2] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[2]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[2] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \VGA1024x768|countY[3]~19 (
// Equation(s):
// \VGA1024x768|countY[3]~19_combout  = (\VGA1024x768|countY [3] & (!\VGA1024x768|countY[2]~18 )) # (!\VGA1024x768|countY [3] & ((\VGA1024x768|countY[2]~18 ) # (GND)))
// \VGA1024x768|countY[3]~20  = CARRY((!\VGA1024x768|countY[2]~18 ) # (!\VGA1024x768|countY [3]))

	.dataa(\VGA1024x768|countY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[2]~18 ),
	.combout(\VGA1024x768|countY[3]~19_combout ),
	.cout(\VGA1024x768|countY[3]~20 ));
// synopsys translate_off
defparam \VGA1024x768|countY[3]~19 .lut_mask = 16'h5A5F;
defparam \VGA1024x768|countY[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \VGA1024x768|countY[3] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[3]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[3] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \VGA1024x768|countY[4]~22 (
// Equation(s):
// \VGA1024x768|countY[4]~22_combout  = (\VGA1024x768|countY [4] & (\VGA1024x768|countY[3]~20  $ (GND))) # (!\VGA1024x768|countY [4] & (!\VGA1024x768|countY[3]~20  & VCC))
// \VGA1024x768|countY[4]~23  = CARRY((\VGA1024x768|countY [4] & !\VGA1024x768|countY[3]~20 ))

	.dataa(gnd),
	.datab(\VGA1024x768|countY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[3]~20 ),
	.combout(\VGA1024x768|countY[4]~22_combout ),
	.cout(\VGA1024x768|countY[4]~23 ));
// synopsys translate_off
defparam \VGA1024x768|countY[4]~22 .lut_mask = 16'hC30C;
defparam \VGA1024x768|countY[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \VGA1024x768|countY[4] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[4]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[4] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \VGA1024x768|LessThan6~1 (
// Equation(s):
// \VGA1024x768|LessThan6~1_combout  = (!\VGA1024x768|countY [3] & (!\VGA1024x768|countY [4] & ((!\VGA1024x768|countY [2]) # (!\VGA1024x768|countY [1]))))

	.dataa(\VGA1024x768|countY [1]),
	.datab(\VGA1024x768|countY [2]),
	.datac(\VGA1024x768|countY [3]),
	.datad(\VGA1024x768|countY [4]),
	.cin(gnd),
	.combout(\VGA1024x768|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|LessThan6~1 .lut_mask = 16'h0007;
defparam \VGA1024x768|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \VGA1024x768|countY[5]~24 (
// Equation(s):
// \VGA1024x768|countY[5]~24_combout  = (\VGA1024x768|countY [5] & (!\VGA1024x768|countY[4]~23 )) # (!\VGA1024x768|countY [5] & ((\VGA1024x768|countY[4]~23 ) # (GND)))
// \VGA1024x768|countY[5]~25  = CARRY((!\VGA1024x768|countY[4]~23 ) # (!\VGA1024x768|countY [5]))

	.dataa(gnd),
	.datab(\VGA1024x768|countY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[4]~23 ),
	.combout(\VGA1024x768|countY[5]~24_combout ),
	.cout(\VGA1024x768|countY[5]~25 ));
// synopsys translate_off
defparam \VGA1024x768|countY[5]~24 .lut_mask = 16'h3C3F;
defparam \VGA1024x768|countY[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \VGA1024x768|countY[5] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[5]~24_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[5] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \VGA1024x768|countY[6]~26 (
// Equation(s):
// \VGA1024x768|countY[6]~26_combout  = (\VGA1024x768|countY [6] & (\VGA1024x768|countY[5]~25  $ (GND))) # (!\VGA1024x768|countY [6] & (!\VGA1024x768|countY[5]~25  & VCC))
// \VGA1024x768|countY[6]~27  = CARRY((\VGA1024x768|countY [6] & !\VGA1024x768|countY[5]~25 ))

	.dataa(gnd),
	.datab(\VGA1024x768|countY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[5]~25 ),
	.combout(\VGA1024x768|countY[6]~26_combout ),
	.cout(\VGA1024x768|countY[6]~27 ));
// synopsys translate_off
defparam \VGA1024x768|countY[6]~26 .lut_mask = 16'hC30C;
defparam \VGA1024x768|countY[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \VGA1024x768|countY[6] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[6]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[6] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \VGA1024x768|countY[7]~28 (
// Equation(s):
// \VGA1024x768|countY[7]~28_combout  = (\VGA1024x768|countY [7] & (!\VGA1024x768|countY[6]~27 )) # (!\VGA1024x768|countY [7] & ((\VGA1024x768|countY[6]~27 ) # (GND)))
// \VGA1024x768|countY[7]~29  = CARRY((!\VGA1024x768|countY[6]~27 ) # (!\VGA1024x768|countY [7]))

	.dataa(\VGA1024x768|countY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[6]~27 ),
	.combout(\VGA1024x768|countY[7]~28_combout ),
	.cout(\VGA1024x768|countY[7]~29 ));
// synopsys translate_off
defparam \VGA1024x768|countY[7]~28 .lut_mask = 16'h5A5F;
defparam \VGA1024x768|countY[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \VGA1024x768|countY[7] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[7]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[7] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \VGA1024x768|LessThan6~2 (
// Equation(s):
// \VGA1024x768|LessThan6~2_combout  = (!\VGA1024x768|countY [7] & (!\VGA1024x768|countY [6] & ((\VGA1024x768|LessThan6~1_combout ) # (!\VGA1024x768|countY [5]))))

	.dataa(\VGA1024x768|LessThan6~1_combout ),
	.datab(\VGA1024x768|countY [7]),
	.datac(\VGA1024x768|countY [6]),
	.datad(\VGA1024x768|countY [5]),
	.cin(gnd),
	.combout(\VGA1024x768|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|LessThan6~2 .lut_mask = 16'h0203;
defparam \VGA1024x768|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \VGA1024x768|countY[8]~30 (
// Equation(s):
// \VGA1024x768|countY[8]~30_combout  = (\VGA1024x768|countY [8] & (\VGA1024x768|countY[7]~29  $ (GND))) # (!\VGA1024x768|countY [8] & (!\VGA1024x768|countY[7]~29  & VCC))
// \VGA1024x768|countY[8]~31  = CARRY((\VGA1024x768|countY [8] & !\VGA1024x768|countY[7]~29 ))

	.dataa(gnd),
	.datab(\VGA1024x768|countY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[7]~29 ),
	.combout(\VGA1024x768|countY[8]~30_combout ),
	.cout(\VGA1024x768|countY[8]~31 ));
// synopsys translate_off
defparam \VGA1024x768|countY[8]~30 .lut_mask = 16'hC30C;
defparam \VGA1024x768|countY[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \VGA1024x768|countY[8] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[8]~30_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[8] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \VGA1024x768|countY[9]~32 (
// Equation(s):
// \VGA1024x768|countY[9]~32_combout  = (\VGA1024x768|countY [9] & (!\VGA1024x768|countY[8]~31 )) # (!\VGA1024x768|countY [9] & ((\VGA1024x768|countY[8]~31 ) # (GND)))
// \VGA1024x768|countY[9]~33  = CARRY((!\VGA1024x768|countY[8]~31 ) # (!\VGA1024x768|countY [9]))

	.dataa(gnd),
	.datab(\VGA1024x768|countY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[8]~31 ),
	.combout(\VGA1024x768|countY[9]~32_combout ),
	.cout(\VGA1024x768|countY[9]~33 ));
// synopsys translate_off
defparam \VGA1024x768|countY[9]~32 .lut_mask = 16'h3C3F;
defparam \VGA1024x768|countY[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \VGA1024x768|countY[9] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[9]~32_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[9] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \VGA1024x768|LessThan6~0 (
// Equation(s):
// \VGA1024x768|LessThan6~0_combout  = (\VGA1024x768|countY [8] & \VGA1024x768|countY [9])

	.dataa(\VGA1024x768|countY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA1024x768|countY [9]),
	.cin(gnd),
	.combout(\VGA1024x768|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|LessThan6~0 .lut_mask = 16'hAA00;
defparam \VGA1024x768|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \VGA1024x768|countY[10]~34 (
// Equation(s):
// \VGA1024x768|countY[10]~34_combout  = (\VGA1024x768|countY [10] & (\VGA1024x768|countY[9]~33  $ (GND))) # (!\VGA1024x768|countY [10] & (!\VGA1024x768|countY[9]~33  & VCC))
// \VGA1024x768|countY[10]~35  = CARRY((\VGA1024x768|countY [10] & !\VGA1024x768|countY[9]~33 ))

	.dataa(\VGA1024x768|countY [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA1024x768|countY[9]~33 ),
	.combout(\VGA1024x768|countY[10]~34_combout ),
	.cout(\VGA1024x768|countY[10]~35 ));
// synopsys translate_off
defparam \VGA1024x768|countY[10]~34 .lut_mask = 16'hA50A;
defparam \VGA1024x768|countY[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \VGA1024x768|countY[10] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[10]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[10] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \VGA1024x768|countY[11]~36 (
// Equation(s):
// \VGA1024x768|countY[11]~36_combout  = \VGA1024x768|countY [11] $ (\VGA1024x768|countY[10]~35 )

	.dataa(gnd),
	.datab(\VGA1024x768|countY [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA1024x768|countY[10]~35 ),
	.combout(\VGA1024x768|countY[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countY[11]~36 .lut_mask = 16'h3C3C;
defparam \VGA1024x768|countY[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \VGA1024x768|countY[11] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[11]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[11] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \VGA1024x768|countY[11]~12 (
// Equation(s):
// \VGA1024x768|countY[11]~12_combout  = (!\VGA1024x768|countY [10] & !\VGA1024x768|countY [11])

	.dataa(\VGA1024x768|countY [10]),
	.datab(gnd),
	.datac(\VGA1024x768|countY [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA1024x768|countY[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countY[11]~12 .lut_mask = 16'h0505;
defparam \VGA1024x768|countY[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \VGA1024x768|countY[11]~21 (
// Equation(s):
// \VGA1024x768|countY[11]~21_combout  = (((!\VGA1024x768|LessThan6~2_combout  & \VGA1024x768|LessThan6~0_combout )) # (!\rst~input_o )) # (!\VGA1024x768|countY[11]~12_combout )

	.dataa(\VGA1024x768|LessThan6~2_combout ),
	.datab(\VGA1024x768|LessThan6~0_combout ),
	.datac(\VGA1024x768|countY[11]~12_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\VGA1024x768|countY[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|countY[11]~21 .lut_mask = 16'h4FFF;
defparam \VGA1024x768|countY[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \VGA1024x768|countY[0] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[0]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[0] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \VGA1024x768|countY[1] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA1024x768|countY[1]~15_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA1024x768|countY[11]~21_combout ),
	.ena(\VGA1024x768|countX[11]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA1024x768|countY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA1024x768|countY[1] .is_wysiwyg = "true";
defparam \VGA1024x768|countY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \VGA1024x768|Vsync_n~0 (
// Equation(s):
// \VGA1024x768|Vsync_n~0_combout  = (\VGA1024x768|countY [2] & (((\VGA1024x768|countY [3])))) # (!\VGA1024x768|countY [2] & ((\VGA1024x768|countY [1] & ((\VGA1024x768|countY [3]) # (!\VGA1024x768|countY [0]))) # (!\VGA1024x768|countY [1] & 
// ((\VGA1024x768|countY [0]) # (!\VGA1024x768|countY [3])))))

	.dataa(\VGA1024x768|countY [1]),
	.datab(\VGA1024x768|countY [2]),
	.datac(\VGA1024x768|countY [3]),
	.datad(\VGA1024x768|countY [0]),
	.cin(gnd),
	.combout(\VGA1024x768|Vsync_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|Vsync_n~0 .lut_mask = 16'hF1E3;
defparam \VGA1024x768|Vsync_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \VGA1024x768|Vsync_n~1 (
// Equation(s):
// \VGA1024x768|Vsync_n~1_combout  = (\VGA1024x768|countY [4]) # ((\VGA1024x768|countY [7]) # ((\VGA1024x768|countY [6]) # (\VGA1024x768|countY [5])))

	.dataa(\VGA1024x768|countY [4]),
	.datab(\VGA1024x768|countY [7]),
	.datac(\VGA1024x768|countY [6]),
	.datad(\VGA1024x768|countY [5]),
	.cin(gnd),
	.combout(\VGA1024x768|Vsync_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|Vsync_n~1 .lut_mask = 16'hFFFE;
defparam \VGA1024x768|Vsync_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \VGA1024x768|Vsync_n~2 (
// Equation(s):
// \VGA1024x768|Vsync_n~2_combout  = (\VGA1024x768|Vsync_n~0_combout ) # ((\VGA1024x768|Vsync_n~1_combout ) # ((!\VGA1024x768|LessThan6~0_combout ) # (!\VGA1024x768|countY[11]~12_combout )))

	.dataa(\VGA1024x768|Vsync_n~0_combout ),
	.datab(\VGA1024x768|Vsync_n~1_combout ),
	.datac(\VGA1024x768|countY[11]~12_combout ),
	.datad(\VGA1024x768|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA1024x768|Vsync_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|Vsync_n~2 .lut_mask = 16'hEFFF;
defparam \VGA1024x768|Vsync_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \countx[3]~3 (
// Equation(s):
// \countx[3]~3_combout  = (!\VGA1024x768|countX [10] & (!\VGA1024x768|countX [11] & \VGA1024x768|countX [9]))

	.dataa(\VGA1024x768|countX [10]),
	.datab(\VGA1024x768|countX [11]),
	.datac(gnd),
	.datad(\VGA1024x768|countX [9]),
	.cin(gnd),
	.combout(\countx[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \countx[3]~3 .lut_mask = 16'h1100;
defparam \countx[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \county[3]~3 (
// Equation(s):
// \county[3]~3_combout  = (\VGA1024x768|countY [9] & (!\VGA1024x768|countY [10] & (!\VGA1024x768|countY [8] & !\VGA1024x768|countY [11])))

	.dataa(\VGA1024x768|countY [9]),
	.datab(\VGA1024x768|countY [10]),
	.datac(\VGA1024x768|countY [8]),
	.datad(\VGA1024x768|countY [11]),
	.cin(gnd),
	.combout(\county[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \county[3]~3 .lut_mask = 16'h0002;
defparam \county[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \countx[2]~0 (
// Equation(s):
// \countx[2]~0_combout  = (!\VGA1024x768|countX [10] & (!\VGA1024x768|countX [11] & \VGA1024x768|countX [8]))

	.dataa(\VGA1024x768|countX [10]),
	.datab(\VGA1024x768|countX [11]),
	.datac(gnd),
	.datad(\VGA1024x768|countX [8]),
	.cin(gnd),
	.combout(\countx[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \countx[2]~0 .lut_mask = 16'h1100;
defparam \countx[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \county[2]~1 (
// Equation(s):
// \county[2]~1_combout  = (!\VGA1024x768|countY [10] & (\VGA1024x768|countY [8] & (!\VGA1024x768|countY [9] & !\VGA1024x768|countY [11])))

	.dataa(\VGA1024x768|countY [10]),
	.datab(\VGA1024x768|countY [8]),
	.datac(\VGA1024x768|countY [9]),
	.datad(\VGA1024x768|countY [11]),
	.cin(gnd),
	.combout(\county[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \county[2]~1 .lut_mask = 16'h0004;
defparam \county[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \countx[1]~1 (
// Equation(s):
// \countx[1]~1_combout  = (!\VGA1024x768|countX [10] & (!\VGA1024x768|countX [11] & \VGA1024x768|countX [7]))

	.dataa(\VGA1024x768|countX [10]),
	.datab(\VGA1024x768|countX [11]),
	.datac(\VGA1024x768|countX [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\countx[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \countx[1]~1 .lut_mask = 16'h1010;
defparam \countx[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \Mult0|auto_generated|le3a[5] (
// Equation(s):
// \Mult0|auto_generated|le3a [5] = LCELL((\VGA1024x768|countY [7] & (\VGA1024x768|countY[11]~12_combout  & ((!\VGA1024x768|countY [9]) # (!\VGA1024x768|countY [8])))))

	.dataa(\VGA1024x768|countY [7]),
	.datab(\VGA1024x768|countY [8]),
	.datac(\VGA1024x768|countY [9]),
	.datad(\VGA1024x768|countY[11]~12_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[5] .lut_mask = 16'h2A00;
defparam \Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \county[0]~2 (
// Equation(s):
// \county[0]~2_combout  = (\VGA1024x768|countY[11]~12_combout  & (\VGA1024x768|countY [6] & ((!\VGA1024x768|countY [9]) # (!\VGA1024x768|countY [8]))))

	.dataa(\VGA1024x768|countY[11]~12_combout ),
	.datab(\VGA1024x768|countY [8]),
	.datac(\VGA1024x768|countY [9]),
	.datad(\VGA1024x768|countY [6]),
	.cin(gnd),
	.combout(\county[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \county[0]~2 .lut_mask = 16'h2A00;
defparam \county[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \countx[0]~2 (
// Equation(s):
// \countx[0]~2_combout  = (!\VGA1024x768|countX [10] & (!\VGA1024x768|countX [11] & \VGA1024x768|countX [6]))

	.dataa(\VGA1024x768|countX [10]),
	.datab(\VGA1024x768|countX [11]),
	.datac(gnd),
	.datad(\VGA1024x768|countX [6]),
	.cin(gnd),
	.combout(\countx[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \countx[0]~2 .lut_mask = 16'h1100;
defparam \countx[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\county[0]~2_combout  & (\countx[0]~2_combout  $ (VCC))) # (!\county[0]~2_combout  & (\countx[0]~2_combout  & VCC))
// \Add1~1  = CARRY((\county[0]~2_combout  & \countx[0]~2_combout ))

	.dataa(\county[0]~2_combout ),
	.datab(\countx[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\countx[1]~1_combout  & ((\Mult0|auto_generated|le3a [5] & (\Add1~1  & VCC)) # (!\Mult0|auto_generated|le3a [5] & (!\Add1~1 )))) # (!\countx[1]~1_combout  & ((\Mult0|auto_generated|le3a [5] & (!\Add1~1 )) # (!\Mult0|auto_generated|le3a 
// [5] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((\countx[1]~1_combout  & (!\Mult0|auto_generated|le3a [5] & !\Add1~1 )) # (!\countx[1]~1_combout  & ((!\Add1~1 ) # (!\Mult0|auto_generated|le3a [5]))))

	.dataa(\countx[1]~1_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\countx[2]~0_combout  $ (\county[2]~1_combout  $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\countx[2]~0_combout  & ((\county[2]~1_combout ) # (!\Add1~3 ))) # (!\countx[2]~0_combout  & (\county[2]~1_combout  & !\Add1~3 )))

	.dataa(\countx[2]~0_combout ),
	.datab(\county[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\countx[3]~3_combout  & ((\county[3]~3_combout  & (\Add1~5  & VCC)) # (!\county[3]~3_combout  & (!\Add1~5 )))) # (!\countx[3]~3_combout  & ((\county[3]~3_combout  & (!\Add1~5 )) # (!\county[3]~3_combout  & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\countx[3]~3_combout  & (!\county[3]~3_combout  & !\Add1~5 )) # (!\countx[3]~3_combout  & ((!\Add1~5 ) # (!\county[3]~3_combout ))))

	.dataa(\countx[3]~3_combout ),
	.datab(\county[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = !\Add1~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h0F0F;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\switch[1]~input_o  & (\switch[0]~input_o  & (\Add1~8_combout ))) # (!\switch[1]~input_o  & (!\switch[0]~input_o  & ((\county[0]~2_combout ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[0]~input_o ),
	.datac(\Add1~8_combout ),
	.datad(\county[0]~2_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h9180;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \Mult0|auto_generated|le4a[5] (
// Equation(s):
// \Mult0|auto_generated|le4a [5] = LCELL((\VGA1024x768|countY[11]~12_combout  & ((\VGA1024x768|countY [8] & (\VGA1024x768|countY [7] & !\VGA1024x768|countY [9])) # (!\VGA1024x768|countY [8] & ((\VGA1024x768|countY [9]))))))

	.dataa(\VGA1024x768|countY[11]~12_combout ),
	.datab(\VGA1024x768|countY [8]),
	.datac(\VGA1024x768|countY [7]),
	.datad(\VGA1024x768|countY [9]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[5] .lut_mask = 16'h2280;
defparam \Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \Mult0|auto_generated|cs2a[1]~0_combout  = (\VGA1024x768|countY[11]~12_combout  & ((\VGA1024x768|countY [7] & ((!\VGA1024x768|countY [8]))) # (!\VGA1024x768|countY [7] & (!\VGA1024x768|countY [9] & \VGA1024x768|countY [8]))))

	.dataa(\VGA1024x768|countY [9]),
	.datab(\VGA1024x768|countY[11]~12_combout ),
	.datac(\VGA1024x768|countY [7]),
	.datad(\VGA1024x768|countY [8]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h04C0;
defparam \Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \Mult0|auto_generated|le4a[2] (
// Equation(s):
// \Mult0|auto_generated|le4a [2] = LCELL((\Mult0|auto_generated|cs2a[1]~0_combout  & (\countx[2]~0_combout  $ ((\Mult0|auto_generated|le4a [5])))) # (!\Mult0|auto_generated|cs2a[1]~0_combout  & (((\Mult0|auto_generated|le4a [5] & !\countx[1]~1_combout )))))

	.dataa(\countx[2]~0_combout ),
	.datab(\Mult0|auto_generated|le4a [5]),
	.datac(\countx[1]~1_combout ),
	.datad(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[2] .lut_mask = 16'h660C;
defparam \Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \Mult0|auto_generated|le3a[4] (
// Equation(s):
// \Mult0|auto_generated|le3a [4] = LCELL((\Mult0|auto_generated|le3a [5] & ((\county[0]~2_combout ) # (!\countx[3]~3_combout ))))

	.dataa(\county[0]~2_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(\countx[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[4] .lut_mask = 16'h8C8C;
defparam \Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \Mult0|auto_generated|le3a[3] (
// Equation(s):
// \Mult0|auto_generated|le3a [3] = LCELL((\county[0]~2_combout  & (\countx[3]~3_combout  $ (((\Mult0|auto_generated|le3a [5]))))) # (!\county[0]~2_combout  & (((!\countx[2]~0_combout  & \Mult0|auto_generated|le3a [5])))))

	.dataa(\county[0]~2_combout ),
	.datab(\countx[3]~3_combout ),
	.datac(\countx[2]~0_combout ),
	.datad(\Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[3] .lut_mask = 16'h2788;
defparam \Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \Mult0|auto_generated|le3a[2] (
// Equation(s):
// \Mult0|auto_generated|le3a [2] = LCELL((\county[0]~2_combout  & ((\countx[2]~0_combout  $ (\Mult0|auto_generated|le3a [5])))) # (!\county[0]~2_combout  & (!\countx[1]~1_combout  & ((\Mult0|auto_generated|le3a [5])))))

	.dataa(\county[0]~2_combout ),
	.datab(\countx[1]~1_combout ),
	.datac(\countx[2]~0_combout ),
	.datad(\Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[2] .lut_mask = 16'h1BA0;
defparam \Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = (\Mult0|auto_generated|le4a [5] & (\Mult0|auto_generated|le3a [2] $ (VCC))) # (!\Mult0|auto_generated|le4a [5] & (\Mult0|auto_generated|le3a [2] & VCC))
// \Mult0|auto_generated|op_1~1  = CARRY((\Mult0|auto_generated|le4a [5] & \Mult0|auto_generated|le3a [2]))

	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(\Mult0|auto_generated|le3a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.cout(\Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \Mult0|auto_generated|op_1~2 (
// Equation(s):
// \Mult0|auto_generated|op_1~2_combout  = (\Mult0|auto_generated|le3a [3] & (!\Mult0|auto_generated|op_1~1 )) # (!\Mult0|auto_generated|le3a [3] & ((\Mult0|auto_generated|op_1~1 ) # (GND)))
// \Mult0|auto_generated|op_1~3  = CARRY((!\Mult0|auto_generated|op_1~1 ) # (!\Mult0|auto_generated|le3a [3]))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|le3a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~1 ),
	.combout(\Mult0|auto_generated|op_1~2_combout ),
	.cout(\Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \Mult0|auto_generated|op_1~4 (
// Equation(s):
// \Mult0|auto_generated|op_1~4_combout  = ((\Mult0|auto_generated|le4a [2] $ (\Mult0|auto_generated|le3a [4] $ (!\Mult0|auto_generated|op_1~3 )))) # (GND)
// \Mult0|auto_generated|op_1~5  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le3a [4]) # (!\Mult0|auto_generated|op_1~3 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le3a [4] & !\Mult0|auto_generated|op_1~3 )))

	.dataa(\Mult0|auto_generated|le4a [2]),
	.datab(\Mult0|auto_generated|le3a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~3 ),
	.combout(\Mult0|auto_generated|op_1~4_combout ),
	.cout(\Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \Mult0|auto_generated|le5a[0] (
// Equation(s):
// \Mult0|auto_generated|le5a [0] = LCELL((\countx[0]~2_combout  & ((\county[3]~3_combout ) # ((\county[2]~1_combout  & \Mult0|auto_generated|le3a [5])))))

	.dataa(\county[2]~1_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(\county[3]~3_combout ),
	.datad(\countx[0]~2_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[0] .lut_mask = 16'hF800;
defparam \Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \Mult0|auto_generated|le4a[1] (
// Equation(s):
// \Mult0|auto_generated|le4a [1] = LCELL((\Mult0|auto_generated|cs2a[1]~0_combout  & (\Mult0|auto_generated|le4a [5] $ ((\countx[1]~1_combout )))) # (!\Mult0|auto_generated|cs2a[1]~0_combout  & (\Mult0|auto_generated|le4a [5] & ((!\countx[0]~2_combout )))))

	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(\countx[1]~1_combout ),
	.datac(\countx[0]~2_combout ),
	.datad(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[1] .lut_mask = 16'h660A;
defparam \Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \Mult0|auto_generated|le4a[0] (
// Equation(s):
// \Mult0|auto_generated|le4a [0] = LCELL(\Mult0|auto_generated|le4a [5] $ (((\Mult0|auto_generated|cs2a[1]~0_combout  & \countx[0]~2_combout ))))

	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.datac(\countx[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[0] .lut_mask = 16'h6A6A;
defparam \Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \Mult0|auto_generated|le3a[1] (
// Equation(s):
// \Mult0|auto_generated|le3a [1] = LCELL((\county[0]~2_combout  & ((\Mult0|auto_generated|le3a [5] $ (\countx[1]~1_combout )))) # (!\county[0]~2_combout  & (!\countx[0]~2_combout  & (\Mult0|auto_generated|le3a [5]))))

	.dataa(\countx[0]~2_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(\county[0]~2_combout ),
	.datad(\countx[1]~1_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[1] .lut_mask = 16'h34C4;
defparam \Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \Mult0|auto_generated|le3a[0] (
// Equation(s):
// \Mult0|auto_generated|le3a [0] = LCELL(\Mult0|auto_generated|le3a [5] $ (((\countx[0]~2_combout  & \county[0]~2_combout ))))

	.dataa(\countx[0]~2_combout ),
	.datab(\county[0]~2_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[0] .lut_mask = 16'h7788;
defparam \Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \Mult0|auto_generated|op_3~0 (
// Equation(s):
// \Mult0|auto_generated|op_3~0_combout  = (\Mult0|auto_generated|le3a [0] & (\Mult0|auto_generated|le3a [5] $ (VCC))) # (!\Mult0|auto_generated|le3a [0] & (\Mult0|auto_generated|le3a [5] & VCC))
// \Mult0|auto_generated|op_3~1  = CARRY((\Mult0|auto_generated|le3a [0] & \Mult0|auto_generated|le3a [5]))

	.dataa(\Mult0|auto_generated|le3a [0]),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_3~0_combout ),
	.cout(\Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \Mult0|auto_generated|op_3~2 (
// Equation(s):
// \Mult0|auto_generated|op_3~2_combout  = (\Mult0|auto_generated|le3a [1] & (!\Mult0|auto_generated|op_3~1 )) # (!\Mult0|auto_generated|le3a [1] & ((\Mult0|auto_generated|op_3~1 ) # (GND)))
// \Mult0|auto_generated|op_3~3  = CARRY((!\Mult0|auto_generated|op_3~1 ) # (!\Mult0|auto_generated|le3a [1]))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|le3a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~1 ),
	.combout(\Mult0|auto_generated|op_3~2_combout ),
	.cout(\Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~2 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \Mult0|auto_generated|op_3~4 (
// Equation(s):
// \Mult0|auto_generated|op_3~4_combout  = ((\Mult0|auto_generated|le4a [0] $ (\Mult0|auto_generated|op_1~0_combout  $ (!\Mult0|auto_generated|op_3~3 )))) # (GND)
// \Mult0|auto_generated|op_3~5  = CARRY((\Mult0|auto_generated|le4a [0] & ((\Mult0|auto_generated|op_1~0_combout ) # (!\Mult0|auto_generated|op_3~3 ))) # (!\Mult0|auto_generated|le4a [0] & (\Mult0|auto_generated|op_1~0_combout  & 
// !\Mult0|auto_generated|op_3~3 )))

	.dataa(\Mult0|auto_generated|le4a [0]),
	.datab(\Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~3 ),
	.combout(\Mult0|auto_generated|op_3~4_combout ),
	.cout(\Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \Mult0|auto_generated|op_3~6 (
// Equation(s):
// \Mult0|auto_generated|op_3~6_combout  = (\Mult0|auto_generated|le4a [1] & ((\Mult0|auto_generated|op_1~2_combout  & (\Mult0|auto_generated|op_3~5  & VCC)) # (!\Mult0|auto_generated|op_1~2_combout  & (!\Mult0|auto_generated|op_3~5 )))) # 
// (!\Mult0|auto_generated|le4a [1] & ((\Mult0|auto_generated|op_1~2_combout  & (!\Mult0|auto_generated|op_3~5 )) # (!\Mult0|auto_generated|op_1~2_combout  & ((\Mult0|auto_generated|op_3~5 ) # (GND)))))
// \Mult0|auto_generated|op_3~7  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~2_combout  & !\Mult0|auto_generated|op_3~5 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_3~5 ) # 
// (!\Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\Mult0|auto_generated|le4a [1]),
	.datab(\Mult0|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~5 ),
	.combout(\Mult0|auto_generated|op_3~6_combout ),
	.cout(\Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \Mult0|auto_generated|op_3~8 (
// Equation(s):
// \Mult0|auto_generated|op_3~8_combout  = ((\Mult0|auto_generated|op_1~4_combout  $ (\Mult0|auto_generated|le5a [0] $ (!\Mult0|auto_generated|op_3~7 )))) # (GND)
// \Mult0|auto_generated|op_3~9  = CARRY((\Mult0|auto_generated|op_1~4_combout  & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_3~7 ))) # (!\Mult0|auto_generated|op_1~4_combout  & (\Mult0|auto_generated|le5a [0] & 
// !\Mult0|auto_generated|op_3~7 )))

	.dataa(\Mult0|auto_generated|op_1~4_combout ),
	.datab(\Mult0|auto_generated|le5a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~7 ),
	.combout(\Mult0|auto_generated|op_3~8_combout ),
	.cout(\Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \switch[2]~input (
	.i(switch[2]),
	.ibar(gnd),
	.o(\switch[2]~input_o ));
// synopsys translate_off
defparam \switch[2]~input .bus_hold = "false";
defparam \switch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\switch[2]~input_o  & ((\Mult0|auto_generated|op_3~8_combout ))) # (!\switch[2]~input_o  & (\Mux2~0_combout ))

	.dataa(gnd),
	.datab(\Mux2~0_combout ),
	.datac(\Mult0|auto_generated|op_3~8_combout ),
	.datad(\switch[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF0CC;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N14
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ((!\switch[1]~input_o  & !\switch[0]~input_o )) # (!\switch[2]~input_o )

	.dataa(\switch[1]~input_o ),
	.datab(gnd),
	.datac(\switch[2]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0F5F;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \Mux1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux1~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux1~0clkctrl .clock_type = "global clock";
defparam \Mux1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \DP_RAM_addr_out[4] (
// Equation(s):
// DP_RAM_addr_out[4] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (\Mux2~1_combout )) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((DP_RAM_addr_out[4])))

	.dataa(\Mux2~1_combout ),
	.datab(gnd),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(DP_RAM_addr_out[4]),
	.cin(gnd),
	.combout(DP_RAM_addr_out[4]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[4] .lut_mask = 16'hAFA0;
defparam \DP_RAM_addr_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (!\switch[2]~input_o  & \switch[1]~input_o )

	.dataa(gnd),
	.datab(\switch[2]~input_o ),
	.datac(gnd),
	.datad(\switch[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'h3300;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\switch[2]~input_o ) # ((\switch[1]~input_o  & \switch[0]~input_o ))

	.dataa(\switch[1]~input_o ),
	.datab(gnd),
	.datac(\switch[0]~input_o ),
	.datad(\switch[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hFFA0;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Mux6~4_combout  & ((\Mult0|auto_generated|op_3~6_combout ) # ((\Mux6~5_combout )))) # (!\Mux6~4_combout  & (((\countx[3]~3_combout  & !\Mux6~5_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\Mult0|auto_generated|op_3~6_combout ),
	.datac(\countx[3]~3_combout ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hAAD8;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux6~5_combout  & ((\Mux3~0_combout  & (\Add1~6_combout )) # (!\Mux3~0_combout  & ((\county[3]~3_combout ))))) # (!\Mux6~5_combout  & (((\Mux3~0_combout ))))

	.dataa(\Mux6~5_combout ),
	.datab(\Add1~6_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\county[3]~3_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hDAD0;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \DP_RAM_addr_out[3] (
// Equation(s):
// DP_RAM_addr_out[3] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (\Mux3~1_combout )) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((DP_RAM_addr_out[3])))

	.dataa(\Mux3~1_combout ),
	.datab(DP_RAM_addr_out[3]),
	.datac(gnd),
	.datad(\Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(DP_RAM_addr_out[3]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[3] .lut_mask = 16'hAACC;
defparam \DP_RAM_addr_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \Mult0|auto_generated|le4a[4] (
// Equation(s):
// \Mult0|auto_generated|le4a [4] = LCELL((\Mult0|auto_generated|le4a [5] & ((\Mult0|auto_generated|cs2a[1]~0_combout ) # (!\countx[3]~3_combout ))))

	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(\countx[3]~3_combout ),
	.datac(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[4] .lut_mask = 16'hA2A2;
defparam \Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \Mult0|auto_generated|le5a[2] (
// Equation(s):
// \Mult0|auto_generated|le5a [2] = LCELL((\countx[2]~0_combout  & ((\county[3]~3_combout ) # ((\Mult0|auto_generated|le3a [5] & \county[2]~1_combout )))))

	.dataa(\countx[2]~0_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(\county[3]~3_combout ),
	.datad(\county[2]~1_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[2] .lut_mask = 16'hA8A0;
defparam \Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \Mult0|auto_generated|le4a[3] (
// Equation(s):
// \Mult0|auto_generated|le4a [3] = LCELL((\Mult0|auto_generated|cs2a[1]~0_combout  & (\countx[3]~3_combout  $ ((\Mult0|auto_generated|le4a [5])))) # (!\Mult0|auto_generated|cs2a[1]~0_combout  & (((\Mult0|auto_generated|le4a [5] & !\countx[2]~0_combout )))))

	.dataa(\countx[3]~3_combout ),
	.datab(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.datac(\Mult0|auto_generated|le4a [5]),
	.datad(\countx[2]~0_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[3] .lut_mask = 16'h4878;
defparam \Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \Mult0|auto_generated|le5a[1] (
// Equation(s):
// \Mult0|auto_generated|le5a [1] = LCELL((\countx[1]~1_combout  & ((\county[3]~3_combout ) # ((\county[2]~1_combout  & \Mult0|auto_generated|le3a [5])))))

	.dataa(\county[2]~1_combout ),
	.datab(\countx[1]~1_combout ),
	.datac(\county[3]~3_combout ),
	.datad(\Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[1] .lut_mask = 16'hC8C0;
defparam \Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \Mult0|auto_generated|op_1~6 (
// Equation(s):
// \Mult0|auto_generated|op_1~6_combout  = (\Mult0|auto_generated|le4a [3] & ((\Mult0|auto_generated|le5a [1] & (\Mult0|auto_generated|op_1~5  & VCC)) # (!\Mult0|auto_generated|le5a [1] & (!\Mult0|auto_generated|op_1~5 )))) # (!\Mult0|auto_generated|le4a [3] 
// & ((\Mult0|auto_generated|le5a [1] & (!\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|le5a [1] & ((\Mult0|auto_generated|op_1~5 ) # (GND)))))
// \Mult0|auto_generated|op_1~7  = CARRY((\Mult0|auto_generated|le4a [3] & (!\Mult0|auto_generated|le5a [1] & !\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|le4a [3] & ((!\Mult0|auto_generated|op_1~5 ) # (!\Mult0|auto_generated|le5a [1]))))

	.dataa(\Mult0|auto_generated|le4a [3]),
	.datab(\Mult0|auto_generated|le5a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~5 ),
	.combout(\Mult0|auto_generated|op_1~6_combout ),
	.cout(\Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \Mult0|auto_generated|op_1~8 (
// Equation(s):
// \Mult0|auto_generated|op_1~8_combout  = ((\Mult0|auto_generated|le4a [4] $ (\Mult0|auto_generated|le5a [2] $ (!\Mult0|auto_generated|op_1~7 )))) # (GND)
// \Mult0|auto_generated|op_1~9  = CARRY((\Mult0|auto_generated|le4a [4] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|le4a [4] & (\Mult0|auto_generated|le5a [2] & !\Mult0|auto_generated|op_1~7 )))

	.dataa(\Mult0|auto_generated|le4a [4]),
	.datab(\Mult0|auto_generated|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.combout(\Mult0|auto_generated|op_1~8_combout ),
	.cout(\Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \Mult0|auto_generated|op_3~10 (
// Equation(s):
// \Mult0|auto_generated|op_3~10_combout  = (\Mult0|auto_generated|op_1~6_combout  & ((\Mult0|auto_generated|le3a [5] & (\Mult0|auto_generated|op_3~9  & VCC)) # (!\Mult0|auto_generated|le3a [5] & (!\Mult0|auto_generated|op_3~9 )))) # 
// (!\Mult0|auto_generated|op_1~6_combout  & ((\Mult0|auto_generated|le3a [5] & (!\Mult0|auto_generated|op_3~9 )) # (!\Mult0|auto_generated|le3a [5] & ((\Mult0|auto_generated|op_3~9 ) # (GND)))))
// \Mult0|auto_generated|op_3~11  = CARRY((\Mult0|auto_generated|op_1~6_combout  & (!\Mult0|auto_generated|le3a [5] & !\Mult0|auto_generated|op_3~9 )) # (!\Mult0|auto_generated|op_1~6_combout  & ((!\Mult0|auto_generated|op_3~9 ) # 
// (!\Mult0|auto_generated|le3a [5]))))

	.dataa(\Mult0|auto_generated|op_1~6_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~9 ),
	.combout(\Mult0|auto_generated|op_3~10_combout ),
	.cout(\Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \Mult0|auto_generated|op_3~12 (
// Equation(s):
// \Mult0|auto_generated|op_3~12_combout  = ((\Mult0|auto_generated|op_1~8_combout  $ (\Mult0|auto_generated|le3a [5] $ (!\Mult0|auto_generated|op_3~11 )))) # (GND)
// \Mult0|auto_generated|op_3~13  = CARRY((\Mult0|auto_generated|op_1~8_combout  & ((\Mult0|auto_generated|le3a [5]) # (!\Mult0|auto_generated|op_3~11 ))) # (!\Mult0|auto_generated|op_1~8_combout  & (\Mult0|auto_generated|le3a [5] & 
// !\Mult0|auto_generated|op_3~11 )))

	.dataa(\Mult0|auto_generated|op_1~8_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~11 ),
	.combout(\Mult0|auto_generated|op_3~12_combout ),
	.cout(\Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\switch[0]~input_o  & !\switch[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\switch[0]~input_o ),
	.datad(\switch[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h000F;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\switch[2]~input_o  & (((\Mult0|auto_generated|op_3~12_combout )))) # (!\switch[2]~input_o  & (\county[2]~1_combout  & ((\Mux0~0_combout ))))

	.dataa(\switch[2]~input_o ),
	.datab(\county[2]~1_combout ),
	.datac(\Mult0|auto_generated|op_3~12_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE4A0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \DP_RAM_addr_out[6] (
// Equation(s):
// DP_RAM_addr_out[6] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (\Mux7~0_combout )) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((DP_RAM_addr_out[6])))

	.dataa(\Mux7~0_combout ),
	.datab(gnd),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(DP_RAM_addr_out[6]),
	.cin(gnd),
	.combout(DP_RAM_addr_out[6]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[6] .lut_mask = 16'hAFA0;
defparam \DP_RAM_addr_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux6~4_combout  & (((\Mux6~5_combout )))) # (!\Mux6~4_combout  & ((\Mux6~5_combout  & ((\county[2]~1_combout ))) # (!\Mux6~5_combout  & (\countx[2]~0_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\countx[2]~0_combout ),
	.datac(\Mux6~5_combout ),
	.datad(\county[2]~1_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hF4A4;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & (((\Add1~4_combout ) # (!\Mux6~4_combout )))) # (!\Mux4~0_combout  & (\Mult0|auto_generated|op_3~4_combout  & (\Mux6~4_combout )))

	.dataa(\Mux4~0_combout ),
	.datab(\Mult0|auto_generated|op_3~4_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hEA4A;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \DP_RAM_addr_out[2] (
// Equation(s):
// DP_RAM_addr_out[2] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (\Mux4~1_combout )) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((DP_RAM_addr_out[2])))

	.dataa(gnd),
	.datab(\Mux4~1_combout ),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(DP_RAM_addr_out[2]),
	.cin(gnd),
	.combout(DP_RAM_addr_out[2]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[2] .lut_mask = 16'hCFC0;
defparam \DP_RAM_addr_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \DP_RAM|ram~0 (
// Equation(s):
// \DP_RAM|ram~0_combout  = (!DP_RAM_addr_out[4] & (!DP_RAM_addr_out[3] & (!DP_RAM_addr_out[6] & !DP_RAM_addr_out[2])))

	.dataa(DP_RAM_addr_out[4]),
	.datab(DP_RAM_addr_out[3]),
	.datac(DP_RAM_addr_out[6]),
	.datad(DP_RAM_addr_out[2]),
	.cin(gnd),
	.combout(\DP_RAM|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~0 .lut_mask = 16'h0001;
defparam \DP_RAM|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \Mult0|auto_generated|le5a[3] (
// Equation(s):
// \Mult0|auto_generated|le5a [3] = LCELL((\countx[3]~3_combout  & ((\county[3]~3_combout ) # ((\county[2]~1_combout  & \Mult0|auto_generated|le3a [5])))))

	.dataa(\county[2]~1_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(\county[3]~3_combout ),
	.datad(\countx[3]~3_combout ),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[3] .lut_mask = 16'hF800;
defparam \Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = \Mult0|auto_generated|le4a [5] $ (\Mult0|auto_generated|op_1~9  $ (!\Mult0|auto_generated|le5a [3]))

	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|le5a [3]),
	.cin(\Mult0|auto_generated|op_1~9 ),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .lut_mask = 16'h5AA5;
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \Mult0|auto_generated|op_3~14 (
// Equation(s):
// \Mult0|auto_generated|op_3~14_combout  = \Mult0|auto_generated|le3a [5] $ (\Mult0|auto_generated|op_3~13  $ (!\Mult0|auto_generated|op_1~10_combout ))

	.dataa(\Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|op_1~10_combout ),
	.cin(\Mult0|auto_generated|op_3~13 ),
	.combout(\Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Mux0~0_combout  & ((\switch[2]~input_o  & (\Mult0|auto_generated|op_3~14_combout )) # (!\switch[2]~input_o  & ((\county[3]~3_combout )))))

	.dataa(\Mult0|auto_generated|op_3~14_combout ),
	.datab(\switch[2]~input_o ),
	.datac(\county[3]~3_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hB800;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \DP_RAM_addr_out[7] (
// Equation(s):
// DP_RAM_addr_out[7] = (GLOBAL(\Mux1~0clkctrl_outclk ) & ((\Mux8~0_combout ))) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & (DP_RAM_addr_out[7]))

	.dataa(DP_RAM_addr_out[7]),
	.datab(gnd),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(DP_RAM_addr_out[7]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[7] .lut_mask = 16'hFA0A;
defparam \DP_RAM_addr_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \DP_RAM|ram~2 (
// Equation(s):
// \DP_RAM|ram~2_combout  = (!DP_RAM_addr_out[7]) # (!DP_RAM_addr_out[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(DP_RAM_addr_out[6]),
	.datad(DP_RAM_addr_out[7]),
	.cin(gnd),
	.combout(\DP_RAM|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~2 .lut_mask = 16'h0FFF;
defparam \DP_RAM|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mux6~4_combout  & (((\Mult0|auto_generated|op_3~2_combout ) # (\Mux6~5_combout )))) # (!\Mux6~4_combout  & (\countx[1]~1_combout  & ((!\Mux6~5_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\countx[1]~1_combout ),
	.datac(\Mult0|auto_generated|op_3~2_combout ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hAAE4;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & ((\Add1~2_combout ) # ((!\Mux6~5_combout )))) # (!\Mux5~0_combout  & (((\Mux6~5_combout  & \Mult0|auto_generated|le3a [5]))))

	.dataa(\Mux5~0_combout ),
	.datab(\Add1~2_combout ),
	.datac(\Mux6~5_combout ),
	.datad(\Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hDA8A;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \DP_RAM_addr_out[1] (
// Equation(s):
// DP_RAM_addr_out[1] = (GLOBAL(\Mux1~0clkctrl_outclk ) & ((\Mux5~1_combout ))) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & (DP_RAM_addr_out[1]))

	.dataa(DP_RAM_addr_out[1]),
	.datab(gnd),
	.datac(\Mux5~1_combout ),
	.datad(\Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(DP_RAM_addr_out[1]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[1] .lut_mask = 16'hF0AA;
defparam \DP_RAM_addr_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\switch[2]~input_o  & (((\Mult0|auto_generated|op_3~10_combout )))) # (!\switch[2]~input_o  & (\Mult0|auto_generated|le3a [5] & ((\Mux0~0_combout ))))

	.dataa(\Mult0|auto_generated|le3a [5]),
	.datab(\switch[2]~input_o ),
	.datac(\Mult0|auto_generated|op_3~10_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hE2C0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \DP_RAM_addr_out[5] (
// Equation(s):
// DP_RAM_addr_out[5] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (\Mux0~1_combout )) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((DP_RAM_addr_out[5])))

	.dataa(\Mux0~1_combout ),
	.datab(gnd),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(DP_RAM_addr_out[5]),
	.cin(gnd),
	.combout(DP_RAM_addr_out[5]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[5] .lut_mask = 16'hAFA0;
defparam \DP_RAM_addr_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (!\switch[2]~input_o  & ((\switch[1]~input_o  & ((\county[0]~2_combout ))) # (!\switch[1]~input_o  & (\countx[0]~2_combout ))))

	.dataa(\switch[1]~input_o ),
	.datab(\countx[0]~2_combout ),
	.datac(\switch[2]~input_o ),
	.datad(\county[0]~2_combout ),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'h0E04;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = (\switch[1]~input_o  & ((\switch[0]~input_o  & (!\switch[2]~input_o )) # (!\switch[0]~input_o  & ((\Mux6~7_combout ))))) # (!\switch[1]~input_o  & (((\Mux6~7_combout ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[0]~input_o ),
	.datad(\Mux6~7_combout ),
	.cin(gnd),
	.combout(\Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~8 .lut_mask = 16'h7F20;
defparam \Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\Mux6~4_combout  & ((\Mux6~8_combout  & (\Add1~0_combout )) # (!\Mux6~8_combout  & ((\Mult0|auto_generated|op_3~0_combout ))))) # (!\Mux6~4_combout  & (((\Mux6~8_combout ))))

	.dataa(\Add1~0_combout ),
	.datab(\Mux6~4_combout ),
	.datac(\Mult0|auto_generated|op_3~0_combout ),
	.datad(\Mux6~8_combout ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hBBC0;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \DP_RAM_addr_out[0] (
// Equation(s):
// DP_RAM_addr_out[0] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (\Mux6~6_combout )) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((DP_RAM_addr_out[0])))

	.dataa(gnd),
	.datab(\Mux6~6_combout ),
	.datac(DP_RAM_addr_out[0]),
	.datad(\Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(DP_RAM_addr_out[0]),
	.cout());
// synopsys translate_off
defparam \DP_RAM_addr_out[0] .lut_mask = 16'hCCF0;
defparam \DP_RAM_addr_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \DP_RAM|ram~1 (
// Equation(s):
// \DP_RAM|ram~1_combout  = (!DP_RAM_addr_out[1] & (!DP_RAM_addr_out[5] & (!DP_RAM_addr_out[0] & !DP_RAM_addr_out[7])))

	.dataa(DP_RAM_addr_out[1]),
	.datab(DP_RAM_addr_out[5]),
	.datac(DP_RAM_addr_out[0]),
	.datad(DP_RAM_addr_out[7]),
	.cin(gnd),
	.combout(\DP_RAM|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~1 .lut_mask = 16'h0001;
defparam \DP_RAM|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \DP_RAM|ram~3 (
// Equation(s):
// \DP_RAM|ram~3_combout  = (\DP_RAM|ram~0_combout  & ((\DP_RAM|ram~1_combout ) # ((DP_RAM_addr_out[2] & \DP_RAM|ram~2_combout )))) # (!\DP_RAM|ram~0_combout  & (DP_RAM_addr_out[2] & (\DP_RAM|ram~2_combout )))

	.dataa(\DP_RAM|ram~0_combout ),
	.datab(DP_RAM_addr_out[2]),
	.datac(\DP_RAM|ram~2_combout ),
	.datad(\DP_RAM|ram~1_combout ),
	.cin(gnd),
	.combout(\DP_RAM|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~3 .lut_mask = 16'hEAC0;
defparam \DP_RAM|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \DP_RAM|data_out[2] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DP_RAM|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP_RAM|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP_RAM|data_out[2] .is_wysiwyg = "true";
defparam \DP_RAM|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \VGA1024x768|pixelOut[2]~0 (
// Equation(s):
// \VGA1024x768|pixelOut[2]~0_combout  = (!\VGA1024x768|countX [11] & (!\VGA1024x768|countX [10] & \DP_RAM|data_out [2]))

	.dataa(\VGA1024x768|countX [11]),
	.datab(gnd),
	.datac(\VGA1024x768|countX [10]),
	.datad(\DP_RAM|data_out [2]),
	.cin(gnd),
	.combout(\VGA1024x768|pixelOut[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|pixelOut[2]~0 .lut_mask = 16'h0500;
defparam \VGA1024x768|pixelOut[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \DP_RAM|ram~4 (
// Equation(s):
// \DP_RAM|ram~4_combout  = (!DP_RAM_addr_out[3] & (!DP_RAM_addr_out[6] & !DP_RAM_addr_out[2]))

	.dataa(gnd),
	.datab(DP_RAM_addr_out[3]),
	.datac(DP_RAM_addr_out[6]),
	.datad(DP_RAM_addr_out[2]),
	.cin(gnd),
	.combout(\DP_RAM|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~4 .lut_mask = 16'h0003;
defparam \DP_RAM|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \DP_RAM|ram~5 (
// Equation(s):
// \DP_RAM|ram~5_combout  = (DP_RAM_addr_out[0]) # ((DP_RAM_addr_out[7]) # (DP_RAM_addr_out[4] $ (DP_RAM_addr_out[5])))

	.dataa(DP_RAM_addr_out[4]),
	.datab(DP_RAM_addr_out[5]),
	.datac(DP_RAM_addr_out[0]),
	.datad(DP_RAM_addr_out[7]),
	.cin(gnd),
	.combout(\DP_RAM|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~5 .lut_mask = 16'hFFF6;
defparam \DP_RAM|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \DP_RAM|ram~6 (
// Equation(s):
// \DP_RAM|ram~6_combout  = (DP_RAM_addr_out[1] & ((\DP_RAM|ram~2_combout ) # ((\DP_RAM|ram~4_combout  & !\DP_RAM|ram~5_combout )))) # (!DP_RAM_addr_out[1] & (\DP_RAM|ram~4_combout  & ((!\DP_RAM|ram~5_combout ))))

	.dataa(DP_RAM_addr_out[1]),
	.datab(\DP_RAM|ram~4_combout ),
	.datac(\DP_RAM|ram~2_combout ),
	.datad(\DP_RAM|ram~5_combout ),
	.cin(gnd),
	.combout(\DP_RAM|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~6 .lut_mask = 16'hA0EC;
defparam \DP_RAM|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \DP_RAM|data_out[1] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DP_RAM|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP_RAM|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP_RAM|data_out[1] .is_wysiwyg = "true";
defparam \DP_RAM|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \VGA1024x768|pixelOut[1]~1 (
// Equation(s):
// \VGA1024x768|pixelOut[1]~1_combout  = (!\VGA1024x768|countX [10] & (\DP_RAM|data_out [1] & !\VGA1024x768|countX [11]))

	.dataa(\VGA1024x768|countX [10]),
	.datab(\DP_RAM|data_out [1]),
	.datac(\VGA1024x768|countX [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA1024x768|pixelOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|pixelOut[1]~1 .lut_mask = 16'h0404;
defparam \VGA1024x768|pixelOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \DP_RAM|ram~7 (
// Equation(s):
// \DP_RAM|ram~7_combout  = (\DP_RAM|ram~0_combout  & ((\DP_RAM|ram~1_combout ) # ((DP_RAM_addr_out[0] & \DP_RAM|ram~2_combout )))) # (!\DP_RAM|ram~0_combout  & (DP_RAM_addr_out[0] & (\DP_RAM|ram~2_combout )))

	.dataa(\DP_RAM|ram~0_combout ),
	.datab(DP_RAM_addr_out[0]),
	.datac(\DP_RAM|ram~2_combout ),
	.datad(\DP_RAM|ram~1_combout ),
	.cin(gnd),
	.combout(\DP_RAM|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|ram~7 .lut_mask = 16'hEAC0;
defparam \DP_RAM|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \DP_RAM|data_out[0] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DP_RAM|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP_RAM|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP_RAM|data_out[0] .is_wysiwyg = "true";
defparam \DP_RAM|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \VGA1024x768|pixelOut[0]~2 (
// Equation(s):
// \VGA1024x768|pixelOut[0]~2_combout  = (!\VGA1024x768|countX [10] & (!\VGA1024x768|countX [11] & \DP_RAM|data_out [0]))

	.dataa(\VGA1024x768|countX [10]),
	.datab(gnd),
	.datac(\VGA1024x768|countX [11]),
	.datad(\DP_RAM|data_out [0]),
	.cin(gnd),
	.combout(\VGA1024x768|pixelOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1024x768|pixelOut[0]~2 .lut_mask = 16'h0500;
defparam \VGA1024x768|pixelOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneive_lcell_comb \divisor1Hz|Add0~0 (
// Equation(s):
// \divisor1Hz|Add0~0_combout  = \divisor1Hz|count [0] $ (VCC)
// \divisor1Hz|Add0~1  = CARRY(\divisor1Hz|count [0])

	.dataa(gnd),
	.datab(\divisor1Hz|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divisor1Hz|Add0~0_combout ),
	.cout(\divisor1Hz|Add0~1 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~0 .lut_mask = 16'h33CC;
defparam \divisor1Hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
cycloneive_lcell_comb \divisor1Hz|count~3 (
// Equation(s):
// \divisor1Hz|count~3_combout  = (\divisor1Hz|Add0~0_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1Hz|Add0~0_combout ),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~3 .lut_mask = 16'h00F0;
defparam \divisor1Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N27
dffeas \divisor1Hz|count[0] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[0] .is_wysiwyg = "true";
defparam \divisor1Hz|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneive_lcell_comb \divisor1Hz|Add0~2 (
// Equation(s):
// \divisor1Hz|Add0~2_combout  = (\divisor1Hz|count [1] & (!\divisor1Hz|Add0~1 )) # (!\divisor1Hz|count [1] & ((\divisor1Hz|Add0~1 ) # (GND)))
// \divisor1Hz|Add0~3  = CARRY((!\divisor1Hz|Add0~1 ) # (!\divisor1Hz|count [1]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~1 ),
	.combout(\divisor1Hz|Add0~2_combout ),
	.cout(\divisor1Hz|Add0~3 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~2 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N9
dffeas \divisor1Hz|count[1] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[1] .is_wysiwyg = "true";
defparam \divisor1Hz|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneive_lcell_comb \divisor1Hz|Add0~4 (
// Equation(s):
// \divisor1Hz|Add0~4_combout  = (\divisor1Hz|count [2] & (\divisor1Hz|Add0~3  $ (GND))) # (!\divisor1Hz|count [2] & (!\divisor1Hz|Add0~3  & VCC))
// \divisor1Hz|Add0~5  = CARRY((\divisor1Hz|count [2] & !\divisor1Hz|Add0~3 ))

	.dataa(\divisor1Hz|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~3 ),
	.combout(\divisor1Hz|Add0~4_combout ),
	.cout(\divisor1Hz|Add0~5 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~4 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N11
dffeas \divisor1Hz|count[2] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[2] .is_wysiwyg = "true";
defparam \divisor1Hz|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneive_lcell_comb \divisor1Hz|Add0~6 (
// Equation(s):
// \divisor1Hz|Add0~6_combout  = (\divisor1Hz|count [3] & (!\divisor1Hz|Add0~5 )) # (!\divisor1Hz|count [3] & ((\divisor1Hz|Add0~5 ) # (GND)))
// \divisor1Hz|Add0~7  = CARRY((!\divisor1Hz|Add0~5 ) # (!\divisor1Hz|count [3]))

	.dataa(\divisor1Hz|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~5 ),
	.combout(\divisor1Hz|Add0~6_combout ),
	.cout(\divisor1Hz|Add0~7 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~6 .lut_mask = 16'h5A5F;
defparam \divisor1Hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \divisor1Hz|count[3] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[3] .is_wysiwyg = "true";
defparam \divisor1Hz|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneive_lcell_comb \divisor1Hz|Add0~8 (
// Equation(s):
// \divisor1Hz|Add0~8_combout  = (\divisor1Hz|count [4] & (\divisor1Hz|Add0~7  $ (GND))) # (!\divisor1Hz|count [4] & (!\divisor1Hz|Add0~7  & VCC))
// \divisor1Hz|Add0~9  = CARRY((\divisor1Hz|count [4] & !\divisor1Hz|Add0~7 ))

	.dataa(gnd),
	.datab(\divisor1Hz|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~7 ),
	.combout(\divisor1Hz|Add0~8_combout ),
	.cout(\divisor1Hz|Add0~9 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~8 .lut_mask = 16'hC30C;
defparam \divisor1Hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N15
dffeas \divisor1Hz|count[4] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[4] .is_wysiwyg = "true";
defparam \divisor1Hz|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneive_lcell_comb \divisor1Hz|Add0~10 (
// Equation(s):
// \divisor1Hz|Add0~10_combout  = (\divisor1Hz|count [5] & (!\divisor1Hz|Add0~9 )) # (!\divisor1Hz|count [5] & ((\divisor1Hz|Add0~9 ) # (GND)))
// \divisor1Hz|Add0~11  = CARRY((!\divisor1Hz|Add0~9 ) # (!\divisor1Hz|count [5]))

	.dataa(\divisor1Hz|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~9 ),
	.combout(\divisor1Hz|Add0~10_combout ),
	.cout(\divisor1Hz|Add0~11 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~10 .lut_mask = 16'h5A5F;
defparam \divisor1Hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
cycloneive_lcell_comb \divisor1Hz|count~2 (
// Equation(s):
// \divisor1Hz|count~2_combout  = (\divisor1Hz|Add0~10_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1Hz|Add0~10_combout ),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~2 .lut_mask = 16'h00F0;
defparam \divisor1Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \divisor1Hz|count[5] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[5] .is_wysiwyg = "true";
defparam \divisor1Hz|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneive_lcell_comb \divisor1Hz|Add0~12 (
// Equation(s):
// \divisor1Hz|Add0~12_combout  = (\divisor1Hz|count [6] & (\divisor1Hz|Add0~11  $ (GND))) # (!\divisor1Hz|count [6] & (!\divisor1Hz|Add0~11  & VCC))
// \divisor1Hz|Add0~13  = CARRY((\divisor1Hz|count [6] & !\divisor1Hz|Add0~11 ))

	.dataa(\divisor1Hz|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~11 ),
	.combout(\divisor1Hz|Add0~12_combout ),
	.cout(\divisor1Hz|Add0~13 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~12 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneive_lcell_comb \divisor1Hz|count~1 (
// Equation(s):
// \divisor1Hz|count~1_combout  = (\divisor1Hz|Add0~12_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor1Hz|Add0~12_combout ),
	.datac(gnd),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~1 .lut_mask = 16'h00CC;
defparam \divisor1Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N3
dffeas \divisor1Hz|count[6] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[6] .is_wysiwyg = "true";
defparam \divisor1Hz|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneive_lcell_comb \divisor1Hz|Add0~14 (
// Equation(s):
// \divisor1Hz|Add0~14_combout  = (\divisor1Hz|count [7] & (!\divisor1Hz|Add0~13 )) # (!\divisor1Hz|count [7] & ((\divisor1Hz|Add0~13 ) # (GND)))
// \divisor1Hz|Add0~15  = CARRY((!\divisor1Hz|Add0~13 ) # (!\divisor1Hz|count [7]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~13 ),
	.combout(\divisor1Hz|Add0~14_combout ),
	.cout(\divisor1Hz|Add0~15 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~14 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N21
dffeas \divisor1Hz|count[7] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[7] .is_wysiwyg = "true";
defparam \divisor1Hz|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneive_lcell_comb \divisor1Hz|Add0~16 (
// Equation(s):
// \divisor1Hz|Add0~16_combout  = (\divisor1Hz|count [8] & (\divisor1Hz|Add0~15  $ (GND))) # (!\divisor1Hz|count [8] & (!\divisor1Hz|Add0~15  & VCC))
// \divisor1Hz|Add0~17  = CARRY((\divisor1Hz|count [8] & !\divisor1Hz|Add0~15 ))

	.dataa(\divisor1Hz|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~15 ),
	.combout(\divisor1Hz|Add0~16_combout ),
	.cout(\divisor1Hz|Add0~17 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~16 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \divisor1Hz|count[8] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[8] .is_wysiwyg = "true";
defparam \divisor1Hz|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneive_lcell_comb \divisor1Hz|Add0~18 (
// Equation(s):
// \divisor1Hz|Add0~18_combout  = (\divisor1Hz|count [9] & (!\divisor1Hz|Add0~17 )) # (!\divisor1Hz|count [9] & ((\divisor1Hz|Add0~17 ) # (GND)))
// \divisor1Hz|Add0~19  = CARRY((!\divisor1Hz|Add0~17 ) # (!\divisor1Hz|count [9]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~17 ),
	.combout(\divisor1Hz|Add0~18_combout ),
	.cout(\divisor1Hz|Add0~19 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~18 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \divisor1Hz|count[9] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[9] .is_wysiwyg = "true";
defparam \divisor1Hz|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneive_lcell_comb \divisor1Hz|Add0~20 (
// Equation(s):
// \divisor1Hz|Add0~20_combout  = (\divisor1Hz|count [10] & (\divisor1Hz|Add0~19  $ (GND))) # (!\divisor1Hz|count [10] & (!\divisor1Hz|Add0~19  & VCC))
// \divisor1Hz|Add0~21  = CARRY((\divisor1Hz|count [10] & !\divisor1Hz|Add0~19 ))

	.dataa(\divisor1Hz|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~19 ),
	.combout(\divisor1Hz|Add0~20_combout ),
	.cout(\divisor1Hz|Add0~21 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~20 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneive_lcell_comb \divisor1Hz|count~0 (
// Equation(s):
// \divisor1Hz|count~0_combout  = (\divisor1Hz|Add0~20_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1Hz|Add0~20_combout ),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~0 .lut_mask = 16'h00F0;
defparam \divisor1Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N21
dffeas \divisor1Hz|count[10] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[10] .is_wysiwyg = "true";
defparam \divisor1Hz|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneive_lcell_comb \divisor1Hz|Add0~22 (
// Equation(s):
// \divisor1Hz|Add0~22_combout  = (\divisor1Hz|count [11] & (!\divisor1Hz|Add0~21 )) # (!\divisor1Hz|count [11] & ((\divisor1Hz|Add0~21 ) # (GND)))
// \divisor1Hz|Add0~23  = CARRY((!\divisor1Hz|Add0~21 ) # (!\divisor1Hz|count [11]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~21 ),
	.combout(\divisor1Hz|Add0~22_combout ),
	.cout(\divisor1Hz|Add0~23 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~22 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N29
dffeas \divisor1Hz|count[11] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[11] .is_wysiwyg = "true";
defparam \divisor1Hz|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneive_lcell_comb \divisor1Hz|Add0~24 (
// Equation(s):
// \divisor1Hz|Add0~24_combout  = (\divisor1Hz|count [12] & (\divisor1Hz|Add0~23  $ (GND))) # (!\divisor1Hz|count [12] & (!\divisor1Hz|Add0~23  & VCC))
// \divisor1Hz|Add0~25  = CARRY((\divisor1Hz|count [12] & !\divisor1Hz|Add0~23 ))

	.dataa(gnd),
	.datab(\divisor1Hz|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~23 ),
	.combout(\divisor1Hz|Add0~24_combout ),
	.cout(\divisor1Hz|Add0~25 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~24 .lut_mask = 16'hC30C;
defparam \divisor1Hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneive_lcell_comb \divisor1Hz|count~4 (
// Equation(s):
// \divisor1Hz|count~4_combout  = (\divisor1Hz|Add0~24_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor1Hz|Add0~24_combout ),
	.datac(gnd),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~4 .lut_mask = 16'h00CC;
defparam \divisor1Hz|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N29
dffeas \divisor1Hz|count[12] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[12] .is_wysiwyg = "true";
defparam \divisor1Hz|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N0
cycloneive_lcell_comb \divisor1Hz|Add0~26 (
// Equation(s):
// \divisor1Hz|Add0~26_combout  = (\divisor1Hz|count [13] & (!\divisor1Hz|Add0~25 )) # (!\divisor1Hz|count [13] & ((\divisor1Hz|Add0~25 ) # (GND)))
// \divisor1Hz|Add0~27  = CARRY((!\divisor1Hz|Add0~25 ) # (!\divisor1Hz|count [13]))

	.dataa(\divisor1Hz|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~25 ),
	.combout(\divisor1Hz|Add0~26_combout ),
	.cout(\divisor1Hz|Add0~27 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~26 .lut_mask = 16'h5A5F;
defparam \divisor1Hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N2
cycloneive_lcell_comb \divisor1Hz|count~5 (
// Equation(s):
// \divisor1Hz|count~5_combout  = (\divisor1Hz|Add0~26_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1Hz|Add0~26_combout ),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~5 .lut_mask = 16'h00F0;
defparam \divisor1Hz|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N3
dffeas \divisor1Hz|count[13] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[13] .is_wysiwyg = "true";
defparam \divisor1Hz|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N2
cycloneive_lcell_comb \divisor1Hz|Add0~28 (
// Equation(s):
// \divisor1Hz|Add0~28_combout  = (\divisor1Hz|count [14] & (\divisor1Hz|Add0~27  $ (GND))) # (!\divisor1Hz|count [14] & (!\divisor1Hz|Add0~27  & VCC))
// \divisor1Hz|Add0~29  = CARRY((\divisor1Hz|count [14] & !\divisor1Hz|Add0~27 ))

	.dataa(gnd),
	.datab(\divisor1Hz|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~27 ),
	.combout(\divisor1Hz|Add0~28_combout ),
	.cout(\divisor1Hz|Add0~29 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~28 .lut_mask = 16'hC30C;
defparam \divisor1Hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N3
dffeas \divisor1Hz|count[14] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[14] .is_wysiwyg = "true";
defparam \divisor1Hz|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N4
cycloneive_lcell_comb \divisor1Hz|Add0~30 (
// Equation(s):
// \divisor1Hz|Add0~30_combout  = (\divisor1Hz|count [15] & (!\divisor1Hz|Add0~29 )) # (!\divisor1Hz|count [15] & ((\divisor1Hz|Add0~29 ) # (GND)))
// \divisor1Hz|Add0~31  = CARRY((!\divisor1Hz|Add0~29 ) # (!\divisor1Hz|count [15]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~29 ),
	.combout(\divisor1Hz|Add0~30_combout ),
	.cout(\divisor1Hz|Add0~31 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~30 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \divisor1Hz|count[15] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[15] .is_wysiwyg = "true";
defparam \divisor1Hz|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N6
cycloneive_lcell_comb \divisor1Hz|Add0~32 (
// Equation(s):
// \divisor1Hz|Add0~32_combout  = (\divisor1Hz|count [16] & (\divisor1Hz|Add0~31  $ (GND))) # (!\divisor1Hz|count [16] & (!\divisor1Hz|Add0~31  & VCC))
// \divisor1Hz|Add0~33  = CARRY((\divisor1Hz|count [16] & !\divisor1Hz|Add0~31 ))

	.dataa(\divisor1Hz|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~31 ),
	.combout(\divisor1Hz|Add0~32_combout ),
	.cout(\divisor1Hz|Add0~33 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~32 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N7
dffeas \divisor1Hz|count[16] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[16] .is_wysiwyg = "true";
defparam \divisor1Hz|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N8
cycloneive_lcell_comb \divisor1Hz|Add0~34 (
// Equation(s):
// \divisor1Hz|Add0~34_combout  = (\divisor1Hz|count [17] & (!\divisor1Hz|Add0~33 )) # (!\divisor1Hz|count [17] & ((\divisor1Hz|Add0~33 ) # (GND)))
// \divisor1Hz|Add0~35  = CARRY((!\divisor1Hz|Add0~33 ) # (!\divisor1Hz|count [17]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~33 ),
	.combout(\divisor1Hz|Add0~34_combout ),
	.cout(\divisor1Hz|Add0~35 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~34 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N9
dffeas \divisor1Hz|count[17] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[17] .is_wysiwyg = "true";
defparam \divisor1Hz|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N10
cycloneive_lcell_comb \divisor1Hz|Add0~36 (
// Equation(s):
// \divisor1Hz|Add0~36_combout  = (\divisor1Hz|count [18] & (\divisor1Hz|Add0~35  $ (GND))) # (!\divisor1Hz|count [18] & (!\divisor1Hz|Add0~35  & VCC))
// \divisor1Hz|Add0~37  = CARRY((\divisor1Hz|count [18] & !\divisor1Hz|Add0~35 ))

	.dataa(\divisor1Hz|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~35 ),
	.combout(\divisor1Hz|Add0~36_combout ),
	.cout(\divisor1Hz|Add0~37 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~36 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N4
cycloneive_lcell_comb \divisor1Hz|count~6 (
// Equation(s):
// \divisor1Hz|count~6_combout  = (\divisor1Hz|Add0~36_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(\divisor1Hz|Add0~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~6 .lut_mask = 16'h00AA;
defparam \divisor1Hz|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N5
dffeas \divisor1Hz|count[18] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[18] .is_wysiwyg = "true";
defparam \divisor1Hz|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N12
cycloneive_lcell_comb \divisor1Hz|Add0~38 (
// Equation(s):
// \divisor1Hz|Add0~38_combout  = (\divisor1Hz|count [19] & (!\divisor1Hz|Add0~37 )) # (!\divisor1Hz|count [19] & ((\divisor1Hz|Add0~37 ) # (GND)))
// \divisor1Hz|Add0~39  = CARRY((!\divisor1Hz|Add0~37 ) # (!\divisor1Hz|count [19]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~37 ),
	.combout(\divisor1Hz|Add0~38_combout ),
	.cout(\divisor1Hz|Add0~39 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~38 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N26
cycloneive_lcell_comb \divisor1Hz|count~7 (
// Equation(s):
// \divisor1Hz|count~7_combout  = (\divisor1Hz|Add0~38_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(\divisor1Hz|Add0~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~7 .lut_mask = 16'h00AA;
defparam \divisor1Hz|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N27
dffeas \divisor1Hz|count[19] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[19] .is_wysiwyg = "true";
defparam \divisor1Hz|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N14
cycloneive_lcell_comb \divisor1Hz|Add0~40 (
// Equation(s):
// \divisor1Hz|Add0~40_combout  = (\divisor1Hz|count [20] & (\divisor1Hz|Add0~39  $ (GND))) # (!\divisor1Hz|count [20] & (!\divisor1Hz|Add0~39  & VCC))
// \divisor1Hz|Add0~41  = CARRY((\divisor1Hz|count [20] & !\divisor1Hz|Add0~39 ))

	.dataa(\divisor1Hz|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~39 ),
	.combout(\divisor1Hz|Add0~40_combout ),
	.cout(\divisor1Hz|Add0~41 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~40 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N26
cycloneive_lcell_comb \divisor1Hz|count~8 (
// Equation(s):
// \divisor1Hz|count~8_combout  = (\divisor1Hz|Add0~40_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1Hz|Add0~40_combout ),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~8 .lut_mask = 16'h00F0;
defparam \divisor1Hz|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y2_N27
dffeas \divisor1Hz|count[20] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[20] .is_wysiwyg = "true";
defparam \divisor1Hz|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N16
cycloneive_lcell_comb \divisor1Hz|Add0~42 (
// Equation(s):
// \divisor1Hz|Add0~42_combout  = (\divisor1Hz|count [21] & (!\divisor1Hz|Add0~41 )) # (!\divisor1Hz|count [21] & ((\divisor1Hz|Add0~41 ) # (GND)))
// \divisor1Hz|Add0~43  = CARRY((!\divisor1Hz|Add0~41 ) # (!\divisor1Hz|count [21]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~41 ),
	.combout(\divisor1Hz|Add0~42_combout ),
	.cout(\divisor1Hz|Add0~43 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~42 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N28
cycloneive_lcell_comb \divisor1Hz|count~9 (
// Equation(s):
// \divisor1Hz|count~9_combout  = (\divisor1Hz|Add0~42_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor1Hz|Add0~42_combout ),
	.datac(gnd),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~9 .lut_mask = 16'h00CC;
defparam \divisor1Hz|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y2_N29
dffeas \divisor1Hz|count[21] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[21] .is_wysiwyg = "true";
defparam \divisor1Hz|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N18
cycloneive_lcell_comb \divisor1Hz|Add0~44 (
// Equation(s):
// \divisor1Hz|Add0~44_combout  = (\divisor1Hz|count [22] & (\divisor1Hz|Add0~43  $ (GND))) # (!\divisor1Hz|count [22] & (!\divisor1Hz|Add0~43  & VCC))
// \divisor1Hz|Add0~45  = CARRY((\divisor1Hz|count [22] & !\divisor1Hz|Add0~43 ))

	.dataa(gnd),
	.datab(\divisor1Hz|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~43 ),
	.combout(\divisor1Hz|Add0~44_combout ),
	.cout(\divisor1Hz|Add0~45 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~44 .lut_mask = 16'hC30C;
defparam \divisor1Hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N19
dffeas \divisor1Hz|count[22] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[22] .is_wysiwyg = "true";
defparam \divisor1Hz|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N20
cycloneive_lcell_comb \divisor1Hz|Add0~46 (
// Equation(s):
// \divisor1Hz|Add0~46_combout  = (\divisor1Hz|count [23] & (!\divisor1Hz|Add0~45 )) # (!\divisor1Hz|count [23] & ((\divisor1Hz|Add0~45 ) # (GND)))
// \divisor1Hz|Add0~47  = CARRY((!\divisor1Hz|Add0~45 ) # (!\divisor1Hz|count [23]))

	.dataa(gnd),
	.datab(\divisor1Hz|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~45 ),
	.combout(\divisor1Hz|Add0~46_combout ),
	.cout(\divisor1Hz|Add0~47 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~46 .lut_mask = 16'h3C3F;
defparam \divisor1Hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N21
dffeas \divisor1Hz|count[23] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[23] .is_wysiwyg = "true";
defparam \divisor1Hz|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N22
cycloneive_lcell_comb \divisor1Hz|Add0~48 (
// Equation(s):
// \divisor1Hz|Add0~48_combout  = (\divisor1Hz|count [24] & (\divisor1Hz|Add0~47  $ (GND))) # (!\divisor1Hz|count [24] & (!\divisor1Hz|Add0~47  & VCC))
// \divisor1Hz|Add0~49  = CARRY((\divisor1Hz|count [24] & !\divisor1Hz|Add0~47 ))

	.dataa(\divisor1Hz|count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1Hz|Add0~47 ),
	.combout(\divisor1Hz|Add0~48_combout ),
	.cout(\divisor1Hz|Add0~49 ));
// synopsys translate_off
defparam \divisor1Hz|Add0~48 .lut_mask = 16'hA50A;
defparam \divisor1Hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N23
dffeas \divisor1Hz|count[24] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[24] .is_wysiwyg = "true";
defparam \divisor1Hz|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N24
cycloneive_lcell_comb \divisor1Hz|Add0~50 (
// Equation(s):
// \divisor1Hz|Add0~50_combout  = \divisor1Hz|Add0~49  $ (\divisor1Hz|count [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor1Hz|count [25]),
	.cin(\divisor1Hz|Add0~49 ),
	.combout(\divisor1Hz|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Add0~50 .lut_mask = 16'h0FF0;
defparam \divisor1Hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N6
cycloneive_lcell_comb \divisor1Hz|count~10 (
// Equation(s):
// \divisor1Hz|count~10_combout  = (\divisor1Hz|Add0~50_combout  & !\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(\divisor1Hz|Add0~50_combout ),
	.datac(gnd),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|count~10 .lut_mask = 16'h00CC;
defparam \divisor1Hz|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N7
dffeas \divisor1Hz|count[25] (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|count[25] .is_wysiwyg = "true";
defparam \divisor1Hz|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N12
cycloneive_lcell_comb \divisor1Hz|Equal0~7 (
// Equation(s):
// \divisor1Hz|Equal0~7_combout  = (!\divisor1Hz|count [24] & \divisor1Hz|count [25])

	.dataa(gnd),
	.datab(\divisor1Hz|count [24]),
	.datac(gnd),
	.datad(\divisor1Hz|count [25]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~7 .lut_mask = 16'h3300;
defparam \divisor1Hz|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N30
cycloneive_lcell_comb \divisor1Hz|Equal0~6 (
// Equation(s):
// \divisor1Hz|Equal0~6_combout  = (\divisor1Hz|count [21] & (!\divisor1Hz|count [23] & (\divisor1Hz|count [20] & !\divisor1Hz|count [22])))

	.dataa(\divisor1Hz|count [21]),
	.datab(\divisor1Hz|count [23]),
	.datac(\divisor1Hz|count [20]),
	.datad(\divisor1Hz|count [22]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~6 .lut_mask = 16'h0020;
defparam \divisor1Hz|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneive_lcell_comb \divisor1Hz|Equal0~2 (
// Equation(s):
// \divisor1Hz|Equal0~2_combout  = (!\divisor1Hz|count [2] & (!\divisor1Hz|count [11] & (!\divisor1Hz|count [1] & !\divisor1Hz|count [0])))

	.dataa(\divisor1Hz|count [2]),
	.datab(\divisor1Hz|count [11]),
	.datac(\divisor1Hz|count [1]),
	.datad(\divisor1Hz|count [0]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~2 .lut_mask = 16'h0001;
defparam \divisor1Hz|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N2
cycloneive_lcell_comb \divisor1Hz|Equal0~1 (
// Equation(s):
// \divisor1Hz|Equal0~1_combout  = (\divisor1Hz|count [5] & (!\divisor1Hz|count [3] & (!\divisor1Hz|count [4] & \divisor1Hz|count [6])))

	.dataa(\divisor1Hz|count [5]),
	.datab(\divisor1Hz|count [3]),
	.datac(\divisor1Hz|count [4]),
	.datad(\divisor1Hz|count [6]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~1 .lut_mask = 16'h0200;
defparam \divisor1Hz|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneive_lcell_comb \divisor1Hz|Equal0~0 (
// Equation(s):
// \divisor1Hz|Equal0~0_combout  = (\divisor1Hz|count [10] & (!\divisor1Hz|count [9] & (!\divisor1Hz|count [8] & !\divisor1Hz|count [7])))

	.dataa(\divisor1Hz|count [10]),
	.datab(\divisor1Hz|count [9]),
	.datac(\divisor1Hz|count [8]),
	.datad(\divisor1Hz|count [7]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~0 .lut_mask = 16'h0002;
defparam \divisor1Hz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N16
cycloneive_lcell_comb \divisor1Hz|Equal0~3 (
// Equation(s):
// \divisor1Hz|Equal0~3_combout  = (!\divisor1Hz|count [14] & (\divisor1Hz|count [13] & (!\divisor1Hz|count [15] & \divisor1Hz|count [12])))

	.dataa(\divisor1Hz|count [14]),
	.datab(\divisor1Hz|count [13]),
	.datac(\divisor1Hz|count [15]),
	.datad(\divisor1Hz|count [12]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~3 .lut_mask = 16'h0400;
defparam \divisor1Hz|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N22
cycloneive_lcell_comb \divisor1Hz|Equal0~4 (
// Equation(s):
// \divisor1Hz|Equal0~4_combout  = (\divisor1Hz|Equal0~2_combout  & (\divisor1Hz|Equal0~1_combout  & (\divisor1Hz|Equal0~0_combout  & \divisor1Hz|Equal0~3_combout )))

	.dataa(\divisor1Hz|Equal0~2_combout ),
	.datab(\divisor1Hz|Equal0~1_combout ),
	.datac(\divisor1Hz|Equal0~0_combout ),
	.datad(\divisor1Hz|Equal0~3_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~4 .lut_mask = 16'h8000;
defparam \divisor1Hz|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N28
cycloneive_lcell_comb \divisor1Hz|Equal0~5 (
// Equation(s):
// \divisor1Hz|Equal0~5_combout  = (\divisor1Hz|count [19] & (\divisor1Hz|count [18] & (!\divisor1Hz|count [16] & !\divisor1Hz|count [17])))

	.dataa(\divisor1Hz|count [19]),
	.datab(\divisor1Hz|count [18]),
	.datac(\divisor1Hz|count [16]),
	.datad(\divisor1Hz|count [17]),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~5 .lut_mask = 16'h0008;
defparam \divisor1Hz|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N18
cycloneive_lcell_comb \divisor1Hz|Equal0~8 (
// Equation(s):
// \divisor1Hz|Equal0~8_combout  = (\divisor1Hz|Equal0~7_combout  & (\divisor1Hz|Equal0~6_combout  & (\divisor1Hz|Equal0~4_combout  & \divisor1Hz|Equal0~5_combout )))

	.dataa(\divisor1Hz|Equal0~7_combout ),
	.datab(\divisor1Hz|Equal0~6_combout ),
	.datac(\divisor1Hz|Equal0~4_combout ),
	.datad(\divisor1Hz|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|Equal0~8 .lut_mask = 16'h8000;
defparam \divisor1Hz|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N8
cycloneive_lcell_comb \divisor1Hz|clk_out~0 (
// Equation(s):
// \divisor1Hz|clk_out~0_combout  = \divisor1Hz|clk_out~q  $ (\divisor1Hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1Hz|clk_out~q ),
	.datad(\divisor1Hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\divisor1Hz|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1Hz|clk_out~0 .lut_mask = 16'h0FF0;
defparam \divisor1Hz|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N9
dffeas \divisor1Hz|clk_out (
	.clk(\clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\divisor1Hz|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1Hz|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1Hz|clk_out .is_wysiwyg = "true";
defparam \divisor1Hz|clk_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \bntr~input (
	.i(bntr),
	.ibar(gnd),
	.o(\bntr~input_o ));
// synopsys translate_off
defparam \bntr~input .bus_hold = "false";
defparam \bntr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \bntl~input (
	.i(bntl),
	.ibar(gnd),
	.o(\bntl~input_o ));
// synopsys translate_off
defparam \bntl~input .bus_hold = "false";
defparam \bntl~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
