Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 11 10:43:55 2023
| Host         : FBI-SURVEILANCE-TESLA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Elidon_control_sets_placed.rpt
| Design       : Elidon
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             267 |          118 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           35 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             288 |          156 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                      Enable Signal                     |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | executeStage/executeStage_io_e2m_load                  |                                        |                5 |             10 |         2.00 |
|  clock_IBUF_BUFG | executeStage/e2mReg_resultOrAdress_reg[15]_0[0]        | reset_IBUF                             |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | executeStage/e2mReg_resultOrAdress_reg[12]_0[0]        | reset_IBUF                             |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_0[0]  | reset_IBUF                             |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_1[0]  | reset_IBUF                             |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | executeStage/E[0]                                      | reset_IBUF                             |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_12[0] | reset_IBUF                             |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_6[0]  | reset_IBUF                             |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_7[0]  | reset_IBUF                             |                8 |             16 |         2.00 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_4[0]  | reset_IBUF                             |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_10[0] | reset_IBUF                             |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_11[0] | reset_IBUF                             |                8 |             16 |         2.00 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_9[0]  | reset_IBUF                             |               12 |             16 |         1.33 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_5[0]  | reset_IBUF                             |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_14[0] | reset_IBUF                             |                2 |             16 |         8.00 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_3[0]  | reset_IBUF                             |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_13[0] | reset_IBUF                             |               13 |             16 |         1.23 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_8[0]  | reset_IBUF                             |               11 |             16 |         1.45 |
|  clock_IBUF_BUFG | executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]_2[0]  | reset_IBUF                             |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                                        | displayMultiplexer/countReg[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG |                                                        | reset_IBUF                             |               30 |             53 |         1.77 |
|  clock_IBUF_BUFG |                                                        |                                        |              118 |            267 |         2.26 |
+------------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


