Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:40:11 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 inst_fir_v2_9/din_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_9/add_tmp_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.364ns (19.869%)  route 1.468ns (80.131%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 4.211 - 1.500 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.764ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.698ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.046     3.091    inst_fir_v2_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X26Y90                                                      r  inst_fir_v2_9/din_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_FDRE_C_Q)         0.103     3.194 f  inst_fir_v2_9/din_3_reg_reg[0]/Q
                         net (fo=4, estimated)        0.328     3.522    inst_fir_v2_9/din_3_reg[0]
    SLICE_X26Y89         LUT6 (Prop_LUT6_I1_O)        0.155     3.677 r  inst_fir_v2_9/add_tmp_1[4]_i_2__29/O
                         net (fo=3, estimated)        0.282     3.959    inst_fir_v2_9/n_0_add_tmp_1[4]_i_2__29
    SLICE_X26Y89         LUT5 (Prop_LUT5_I2_O)        0.035     3.994 r  inst_fir_v2_9/add_tmp_1[6]_i_2__29/O
                         net (fo=3, estimated)        0.356     4.350    inst_fir_v2_9/n_0_add_tmp_1[6]_i_2__29
    SLICE_X26Y91         LUT3 (Prop_LUT3_I0_O)        0.037     4.387 r  inst_fir_v2_9/add_tmp_1[9]_i_2__29/O
                         net (fo=2, estimated)        0.466     4.853    inst_fir_v2_9/n_0_add_tmp_1[9]_i_2__29
    SLICE_X26Y91         LUT5 (Prop_LUT5_I4_O)        0.034     4.887 r  inst_fir_v2_9/add_tmp_1[9]_i_1__29/O
                         net (fo=1, routed)           0.036     4.923    inst_fir_v2_9/add_tmp_10[9]
    SLICE_X26Y91         FDRE                                         r  inst_fir_v2_9/add_tmp_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.827     4.211    inst_fir_v2_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X26Y91                                                      r  inst_fir_v2_9/add_tmp_1_reg[9]/C
                         clock pessimism              0.331     4.542    
                         clock uncertainty           -0.035     4.507    
    SLICE_X26Y91         FDRE (Setup_FDRE_C_D)        0.047     4.554    inst_fir_v2_9/add_tmp_1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.554    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.369    




