
NB_IOT_MEGA324PA.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000003ca  00800100  00001a0e  00001aa2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000124  008004ca  008004ca  00001e6c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001e6c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001e9c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000318  00000000  00000000  00001edc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000052e1  00000000  00000000  000021f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001981  00000000  00000000  000074d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003926  00000000  00000000  00008e56  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b48  00000000  00000000  0000c77c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000151d5  00000000  00000000  0000d2c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003faa  00000000  00000000  00022499  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d0  00000000  00000000  00026443  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000601f  00000000  00000000  00026713  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	49 c0       	rjmp	.+146    	; 0x94 <__ctors_end>
       2:	00 00       	nop
       4:	63 c0       	rjmp	.+198    	; 0xcc <__bad_interrupt>
       6:	00 00       	nop
       8:	61 c0       	rjmp	.+194    	; 0xcc <__bad_interrupt>
       a:	00 00       	nop
       c:	5f c0       	rjmp	.+190    	; 0xcc <__bad_interrupt>
       e:	00 00       	nop
      10:	5d c0       	rjmp	.+186    	; 0xcc <__bad_interrupt>
      12:	00 00       	nop
      14:	5b c0       	rjmp	.+182    	; 0xcc <__bad_interrupt>
      16:	00 00       	nop
      18:	59 c0       	rjmp	.+178    	; 0xcc <__bad_interrupt>
      1a:	00 00       	nop
      1c:	57 c0       	rjmp	.+174    	; 0xcc <__bad_interrupt>
      1e:	00 00       	nop
      20:	09 c5       	rjmp	.+2578   	; 0xa34 <__vector_8>
      22:	00 00       	nop
      24:	53 c0       	rjmp	.+166    	; 0xcc <__bad_interrupt>
      26:	00 00       	nop
      28:	51 c0       	rjmp	.+162    	; 0xcc <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4f c0       	rjmp	.+158    	; 0xcc <__bad_interrupt>
      2e:	00 00       	nop
      30:	4d c0       	rjmp	.+154    	; 0xcc <__bad_interrupt>
      32:	00 00       	nop
      34:	4b c0       	rjmp	.+150    	; 0xcc <__bad_interrupt>
      36:	00 00       	nop
      38:	49 c0       	rjmp	.+146    	; 0xcc <__bad_interrupt>
      3a:	00 00       	nop
      3c:	47 c0       	rjmp	.+142    	; 0xcc <__bad_interrupt>
      3e:	00 00       	nop
      40:	45 c0       	rjmp	.+138    	; 0xcc <__bad_interrupt>
      42:	00 00       	nop
      44:	43 c0       	rjmp	.+134    	; 0xcc <__bad_interrupt>
      46:	00 00       	nop
      48:	41 c0       	rjmp	.+130    	; 0xcc <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3f c0       	rjmp	.+126    	; 0xcc <__bad_interrupt>
      4e:	00 00       	nop
      50:	b5 c4       	rjmp	.+2410   	; 0x9bc <__vector_20>
      52:	00 00       	nop
      54:	3b c0       	rjmp	.+118    	; 0xcc <__bad_interrupt>
      56:	00 00       	nop
      58:	39 c0       	rjmp	.+114    	; 0xcc <__bad_interrupt>
      5a:	00 00       	nop
      5c:	37 c0       	rjmp	.+110    	; 0xcc <__bad_interrupt>
      5e:	00 00       	nop
      60:	35 c0       	rjmp	.+106    	; 0xcc <__bad_interrupt>
      62:	00 00       	nop
      64:	33 c0       	rjmp	.+102    	; 0xcc <__bad_interrupt>
      66:	00 00       	nop
      68:	31 c0       	rjmp	.+98     	; 0xcc <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2f c0       	rjmp	.+94     	; 0xcc <__bad_interrupt>
      6e:	00 00       	nop
      70:	2d c0       	rjmp	.+90     	; 0xcc <__bad_interrupt>
      72:	00 00       	nop
      74:	2b c0       	rjmp	.+86     	; 0xcc <__bad_interrupt>
      76:	00 00       	nop
      78:	29 c0       	rjmp	.+82     	; 0xcc <__bad_interrupt>
      7a:	00 00       	nop
      7c:	95 05       	cpc	r25, r5
      7e:	99 05       	cpc	r25, r9
      80:	fe 05       	cpc	r31, r14
      82:	1b 06       	cpc	r1, r27
      84:	45 06       	cpc	r4, r21
      86:	4a 06       	cpc	r4, r26
      88:	62 06       	cpc	r6, r18
      8a:	ab 06       	cpc	r10, r27
      8c:	ae 06       	cpc	r10, r30
      8e:	b1 06       	cpc	r11, r17
      90:	b5 06       	cpc	r11, r21
      92:	b9 06       	cpc	r11, r25

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	14 e0       	ldi	r17, 0x04	; 4
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ee e0       	ldi	r30, 0x0E	; 14
      a8:	fa e1       	ldi	r31, 0x1A	; 26
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	aa 3c       	cpi	r26, 0xCA	; 202
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	25 e0       	ldi	r18, 0x05	; 5
      b8:	aa ec       	ldi	r26, 0xCA	; 202
      ba:	b4 e0       	ldi	r27, 0x04	; 4
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	ae 3e       	cpi	r26, 0xEE	; 238
      c2:	b2 07       	cpc	r27, r18
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	92 d6       	rcall	.+3364   	; 0xdec <main>
      c8:	0c 94 05 0d 	jmp	0x1a0a	; 0x1a0a <_exit>

000000cc <__bad_interrupt>:
      cc:	99 cf       	rjmp	.-206    	; 0x0 <__vectors>

000000ce <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
      ce:	cf 93       	push	r28
      d0:	df 93       	push	r29
      d2:	1f 92       	push	r1
      d4:	cd b7       	in	r28, 0x3d	; 61
      d6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
      d8:	9f b7       	in	r25, 0x3f	; 63
      da:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
      dc:	f8 94       	cli
	return flags;
      de:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
      e0:	82 30       	cpi	r24, 0x02	; 2
      e2:	40 f4       	brcc	.+16     	; 0xf4 <sysclk_enable_module+0x26>
		*(reg + port)  &= ~id;
      e4:	e8 2f       	mov	r30, r24
      e6:	f0 e0       	ldi	r31, 0x00	; 0
      e8:	ec 59       	subi	r30, 0x9C	; 156
      ea:	ff 4f       	sbci	r31, 0xFF	; 255
      ec:	60 95       	com	r22
      ee:	80 81       	ld	r24, Z
      f0:	68 23       	and	r22, r24
      f2:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
      f4:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
      f6:	0f 90       	pop	r0
      f8:	df 91       	pop	r29
      fa:	cf 91       	pop	r28
      fc:	08 95       	ret

000000fe <usart_putchar>:
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
		usart->UBRR = baudctrl;
	}
}
      fe:	fc 01       	movw	r30, r24
     100:	90 81       	ld	r25, Z
     102:	95 ff       	sbrs	r25, 5
     104:	fd cf       	rjmp	.-6      	; 0x100 <usart_putchar+0x2>
     106:	66 83       	std	Z+6, r22	; 0x06
     108:	80 e0       	ldi	r24, 0x00	; 0
     10a:	08 95       	ret

0000010c <usart_getchar>:
     10c:	fc 01       	movw	r30, r24
     10e:	90 81       	ld	r25, Z
     110:	99 23       	and	r25, r25
     112:	ec f7       	brge	.-6      	; 0x10e <usart_getchar+0x2>
     114:	86 81       	ldd	r24, Z+6	; 0x06
     116:	08 95       	ret

00000118 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     118:	4f 92       	push	r4
     11a:	5f 92       	push	r5
     11c:	6f 92       	push	r6
     11e:	7f 92       	push	r7
     120:	8f 92       	push	r8
     122:	9f 92       	push	r9
     124:	af 92       	push	r10
     126:	bf 92       	push	r11
     128:	cf 92       	push	r12
     12a:	df 92       	push	r13
     12c:	ef 92       	push	r14
     12e:	ff 92       	push	r15
     130:	0f 93       	push	r16
     132:	1f 93       	push	r17
     134:	cf 93       	push	r28
     136:	df 93       	push	r29
     138:	ec 01       	movw	r28, r24
     13a:	6a 01       	movw	r12, r20
     13c:	7b 01       	movw	r14, r22

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
     13e:	28 01       	movw	r4, r16
     140:	39 01       	movw	r6, r18
     142:	68 94       	set
     144:	12 f8       	bld	r1, 2
     146:	76 94       	lsr	r7
     148:	67 94       	ror	r6
     14a:	57 94       	ror	r5
     14c:	47 94       	ror	r4
     14e:	16 94       	lsr	r1
     150:	d1 f7       	brne	.-12     	; 0x146 <usart_set_baudrate+0x2e>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;

	if (usart->UCSRnA & USART_U2X_bm) {
     152:	88 81       	ld	r24, Y
     154:	81 fd       	sbrc	r24, 1
     156:	0e c0       	rjmp	.+28     	; 0x174 <usart_set_baudrate+0x5c>
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
     158:	48 01       	movw	r8, r16
     15a:	59 01       	movw	r10, r18
     15c:	07 2e       	mov	r0, r23
     15e:	73 e1       	ldi	r23, 0x13	; 19
     160:	b6 94       	lsr	r11
     162:	a7 94       	ror	r10
     164:	97 94       	ror	r9
     166:	87 94       	ror	r8
     168:	7a 95       	dec	r23
     16a:	d1 f7       	brne	.-12     	; 0x160 <usart_set_baudrate+0x48>
     16c:	70 2d       	mov	r23, r0

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
     16e:	d3 01       	movw	r26, r6
     170:	c2 01       	movw	r24, r4
     172:	15 c0       	rjmp	.+42     	; 0x19e <usart_set_baudrate+0x86>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;

	if (usart->UCSRnA & USART_U2X_bm) {
		max_rate /= 2;
     174:	d9 01       	movw	r26, r18
     176:	c8 01       	movw	r24, r16
     178:	68 94       	set
     17a:	13 f8       	bld	r1, 3
     17c:	b6 95       	lsr	r27
     17e:	a7 95       	ror	r26
     180:	97 95       	ror	r25
     182:	87 95       	ror	r24
     184:	16 94       	lsr	r1
     186:	d1 f7       	brne	.-12     	; 0x17c <usart_set_baudrate+0x64>
		min_rate /= 2;
     188:	48 01       	movw	r8, r16
     18a:	59 01       	movw	r10, r18
     18c:	07 2e       	mov	r0, r23
     18e:	74 e1       	ldi	r23, 0x14	; 20
     190:	b6 94       	lsr	r11
     192:	a7 94       	ror	r10
     194:	97 94       	ror	r9
     196:	87 94       	ror	r8
     198:	7a 95       	dec	r23
     19a:	d1 f7       	brne	.-12     	; 0x190 <usart_set_baudrate+0x78>
     19c:	70 2d       	mov	r23, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     19e:	8c 15       	cp	r24, r12
     1a0:	9d 05       	cpc	r25, r13
     1a2:	ae 05       	cpc	r26, r14
     1a4:	bf 05       	cpc	r27, r15
     1a6:	78 f1       	brcs	.+94     	; 0x206 <usart_set_baudrate+0xee>
     1a8:	c8 14       	cp	r12, r8
     1aa:	d9 04       	cpc	r13, r9
     1ac:	ea 04       	cpc	r14, r10
     1ae:	fb 04       	cpc	r15, r11
     1b0:	60 f1       	brcs	.+88     	; 0x20a <usart_set_baudrate+0xf2>
		return false;
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
     1b2:	88 81       	ld	r24, Y
     1b4:	81 ff       	sbrs	r24, 1
     1b6:	10 c0       	rjmp	.+32     	; 0x1d8 <usart_set_baudrate+0xc0>
		baud *= 2;
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
     1b8:	a7 01       	movw	r20, r14
     1ba:	96 01       	movw	r18, r12
     1bc:	22 0f       	add	r18, r18
     1be:	33 1f       	adc	r19, r19
     1c0:	44 1f       	adc	r20, r20
     1c2:	55 1f       	adc	r21, r21
     1c4:	c3 01       	movw	r24, r6
     1c6:	b2 01       	movw	r22, r4
     1c8:	0e 94 46 0c 	call	0x188c	; 0x188c <__udivmodsi4>
     1cc:	da 01       	movw	r26, r20
     1ce:	c9 01       	movw	r24, r18
     1d0:	01 97       	sbiw	r24, 0x01	; 1
     1d2:	a1 09       	sbc	r26, r1
     1d4:	b1 09       	sbc	r27, r1
     1d6:	13 c0       	rjmp	.+38     	; 0x1fe <usart_set_baudrate+0xe6>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
     1d8:	c9 01       	movw	r24, r18
     1da:	b8 01       	movw	r22, r16
     1dc:	68 94       	set
     1de:	13 f8       	bld	r1, 3
     1e0:	96 95       	lsr	r25
     1e2:	87 95       	ror	r24
     1e4:	77 95       	ror	r23
     1e6:	67 95       	ror	r22
     1e8:	16 94       	lsr	r1
     1ea:	d1 f7       	brne	.-12     	; 0x1e0 <usart_set_baudrate+0xc8>
     1ec:	a7 01       	movw	r20, r14
     1ee:	96 01       	movw	r18, r12
     1f0:	0e 94 46 0c 	call	0x188c	; 0x188c <__udivmodsi4>
     1f4:	da 01       	movw	r26, r20
     1f6:	c9 01       	movw	r24, r18
     1f8:	01 97       	sbiw	r24, 0x01	; 1
     1fa:	a1 09       	sbc	r26, r1
     1fc:	b1 09       	sbc	r27, r1
	}

	usart->UBRR = ubrr;
     1fe:	9d 83       	std	Y+5, r25	; 0x05
     200:	8c 83       	std	Y+4, r24	; 0x04
	return true;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	03 c0       	rjmp	.+6      	; 0x20c <usart_set_baudrate+0xf4>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	01 c0       	rjmp	.+2      	; 0x20c <usart_set_baudrate+0xf4>
     20a:	80 e0       	ldi	r24, 0x00	; 0
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
	}

	usart->UBRR = ubrr;
	return true;
}
     20c:	df 91       	pop	r29
     20e:	cf 91       	pop	r28
     210:	1f 91       	pop	r17
     212:	0f 91       	pop	r16
     214:	ff 90       	pop	r15
     216:	ef 90       	pop	r14
     218:	df 90       	pop	r13
     21a:	cf 90       	pop	r12
     21c:	bf 90       	pop	r11
     21e:	af 90       	pop	r10
     220:	9f 90       	pop	r9
     222:	8f 90       	pop	r8
     224:	7f 90       	pop	r7
     226:	6f 90       	pop	r6
     228:	5f 90       	pop	r5
     22a:	4f 90       	pop	r4
     22c:	08 95       	ret

0000022e <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	ec 01       	movw	r28, r24
     238:	8b 01       	movw	r16, r22
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
#ifdef USART0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
     23a:	80 3c       	cpi	r24, 0xC0	; 192
     23c:	91 05       	cpc	r25, r1
     23e:	19 f4       	brne	.+6      	; 0x246 <usart_init_rs232+0x18>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
     240:	62 e0       	ldi	r22, 0x02	; 2
     242:	80 e0       	ldi	r24, 0x00	; 0
     244:	44 df       	rcall	.-376    	; 0xce <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
     246:	8a 81       	ldd	r24, Y+2	; 0x02
     248:	8f 73       	andi	r24, 0x3F	; 63
     24a:	8a 83       	std	Y+2, r24	; 0x02
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
	bool result;
	usart_enable_module_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
     24c:	f8 01       	movw	r30, r16
     24e:	26 81       	ldd	r18, Z+6	; 0x06
     250:	35 81       	ldd	r19, Z+5	; 0x05
     252:	84 81       	ldd	r24, Z+4	; 0x04
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
     254:	9a 81       	ldd	r25, Y+2	; 0x02
     256:	48 2f       	mov	r20, r24
     258:	43 70       	andi	r20, 0x03	; 3
     25a:	44 0f       	add	r20, r20
     25c:	99 7f       	andi	r25, 0xF9	; 249
     25e:	94 2b       	or	r25, r20
     260:	9a 83       	std	Y+2, r25	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
     262:	99 81       	ldd	r25, Y+1	; 0x01
     264:	84 70       	andi	r24, 0x04	; 4
     266:	88 0f       	add	r24, r24
     268:	88 0f       	add	r24, r24
     26a:	9b 7f       	andi	r25, 0xFB	; 251
     26c:	89 2b       	or	r24, r25
     26e:	89 83       	std	Y+1, r24	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
     270:	8a 81       	ldd	r24, Y+2	; 0x02
     272:	8f 7c       	andi	r24, 0xCF	; 207
     274:	83 2b       	or	r24, r19
     276:	8a 83       	std	Y+2, r24	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
     278:	9a 81       	ldd	r25, Y+2	; 0x02
     27a:	97 7f       	andi	r25, 0xF7	; 247
     27c:	82 2f       	mov	r24, r18
     27e:	88 0f       	add	r24, r24
     280:	88 0f       	add	r24, r24
     282:	88 0f       	add	r24, r24
     284:	89 2b       	or	r24, r25
     286:	8a 83       	std	Y+2, r24	; 0x02
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
     288:	40 81       	ld	r20, Z
     28a:	51 81       	ldd	r21, Z+1	; 0x01
     28c:	62 81       	ldd	r22, Z+2	; 0x02
     28e:	73 81       	ldd	r23, Z+3	; 0x03
     290:	00 e4       	ldi	r16, 0x40	; 64
     292:	12 e4       	ldi	r17, 0x42	; 66
     294:	2f e0       	ldi	r18, 0x0F	; 15
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	ce 01       	movw	r24, r28
     29a:	3e df       	rcall	.-388    	; 0x118 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_TXEN_bm;
     29c:	99 81       	ldd	r25, Y+1	; 0x01
     29e:	98 60       	ori	r25, 0x08	; 8
     2a0:	99 83       	std	Y+1, r25	; 0x01
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_RXEN_bm;
     2a2:	99 81       	ldd	r25, Y+1	; 0x01
     2a4:	90 61       	ori	r25, 0x10	; 16
     2a6:	99 83       	std	Y+1, r25	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	return result;
}
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	08 95       	ret

000002b2 <loadcell_min_max_tran>:
 *  Author: jan.rune.herheim
 */ 

#include "loadcell_logger.h"

uint8_t loadcell_min_max_tran(uint16_t current_value, uint16_t *data_array) {
     2b2:	fb 01       	movw	r30, r22
	
	//find tran
	signed int tran = 0; //could go positive and negative, and could store a 15 bits number, hence enough for our 12 bits results.
	uint16_t tran_abs = 0;
	
	tran = current_value - *(data_array + POSITION_PREV); //tran = current - previous
     2b4:	22 81       	ldd	r18, Z+2	; 0x02
     2b6:	33 81       	ldd	r19, Z+3	; 0x03
     2b8:	ac 01       	movw	r20, r24
     2ba:	42 1b       	sub	r20, r18
     2bc:	53 0b       	sbc	r21, r19
     2be:	9a 01       	movw	r18, r20
	if ((abs(tran) > abs(*(data_array+POSITION_TRAN_MAX))) & (*(data_array+POSITION_ACCU_CNT) > 0)) //first step is not valid due to only one value.
     2c0:	da 01       	movw	r26, r20
     2c2:	22 f4       	brpl	.+8      	; 0x2cc <loadcell_min_max_tran+0x1a>
     2c4:	aa 27       	eor	r26, r26
     2c6:	bb 27       	eor	r27, r27
     2c8:	a4 1b       	sub	r26, r20
     2ca:	b5 0b       	sbc	r27, r21
     2cc:	42 85       	ldd	r20, Z+10	; 0x0a
     2ce:	53 85       	ldd	r21, Z+11	; 0x0b
     2d0:	55 23       	and	r21, r21
     2d2:	1c f4       	brge	.+6      	; 0x2da <loadcell_min_max_tran+0x28>
     2d4:	51 95       	neg	r21
     2d6:	41 95       	neg	r20
     2d8:	51 09       	sbc	r21, r1
     2da:	61 e0       	ldi	r22, 0x01	; 1
     2dc:	4a 17       	cp	r20, r26
     2de:	5b 07       	cpc	r21, r27
     2e0:	0c f0       	brlt	.+2      	; 0x2e4 <loadcell_min_max_tran+0x32>
     2e2:	60 e0       	ldi	r22, 0x00	; 0
     2e4:	66 23       	and	r22, r22
     2e6:	51 f0       	breq	.+20     	; 0x2fc <loadcell_min_max_tran+0x4a>
     2e8:	41 e0       	ldi	r20, 0x01	; 1
     2ea:	62 89       	ldd	r22, Z+18	; 0x12
     2ec:	73 89       	ldd	r23, Z+19	; 0x13
     2ee:	67 2b       	or	r22, r23
     2f0:	09 f4       	brne	.+2      	; 0x2f4 <loadcell_min_max_tran+0x42>
     2f2:	40 e0       	ldi	r20, 0x00	; 0
     2f4:	44 23       	and	r20, r20
     2f6:	11 f0       	breq	.+4      	; 0x2fc <loadcell_min_max_tran+0x4a>
// 			}
// 			tran_abs |= (1<<11); //flip the MSB of the 12 bits word to set the negative sign.
// 			tran = tran_abs;
// 		}
		
		*(data_array+POSITION_TRAN_MAX) = tran; //store new tran max.
     2f8:	33 87       	std	Z+11, r19	; 0x0b
     2fa:	22 87       	std	Z+10, r18	; 0x0a
	}
	
	//find min and max
	if (current_value < *(data_array+POSITION_MIN))
     2fc:	26 81       	ldd	r18, Z+6	; 0x06
     2fe:	37 81       	ldd	r19, Z+7	; 0x07
     300:	82 17       	cp	r24, r18
     302:	93 07       	cpc	r25, r19
     304:	10 f4       	brcc	.+4      	; 0x30a <loadcell_min_max_tran+0x58>
	{
		*(data_array+POSITION_MIN) = current_value; //store new min value.
     306:	97 83       	std	Z+7, r25	; 0x07
     308:	86 83       	std	Z+6, r24	; 0x06
	}
	if (current_value > *(data_array+POSITION_MAX))
     30a:	20 85       	ldd	r18, Z+8	; 0x08
     30c:	31 85       	ldd	r19, Z+9	; 0x09
     30e:	28 17       	cp	r18, r24
     310:	39 07       	cpc	r19, r25
     312:	10 f4       	brcc	.+4      	; 0x318 <loadcell_min_max_tran+0x66>
	{
		*(data_array+POSITION_MAX) = current_value; //Store new max.
     314:	91 87       	std	Z+9, r25	; 0x09
     316:	80 87       	std	Z+8, r24	; 0x08
	}
}
     318:	08 95       	ret

0000031a <__portable_avr_delay_cycles>:
	wdt_reset();
	//rtc_init_period(2); //using RTC as sampler timer.
	//wdt_enable(9);
	rtc_init_period(1);
	//sleep_enable();
}
     31a:	04 c0       	rjmp	.+8      	; 0x324 <__portable_avr_delay_cycles+0xa>
     31c:	61 50       	subi	r22, 0x01	; 1
     31e:	71 09       	sbc	r23, r1
     320:	81 09       	sbc	r24, r1
     322:	91 09       	sbc	r25, r1
     324:	61 15       	cp	r22, r1
     326:	71 05       	cpc	r23, r1
     328:	81 05       	cpc	r24, r1
     32a:	91 05       	cpc	r25, r1
     32c:	b9 f7       	brne	.-18     	; 0x31c <__portable_avr_delay_cycles+0x2>
     32e:	08 95       	ret

00000330 <usart_tx_at>:
     330:	0f 93       	push	r16
     332:	1f 93       	push	r17
     334:	cf 93       	push	r28
     336:	df 93       	push	r29
     338:	eb 01       	movw	r28, r22
     33a:	68 81       	ld	r22, Y
     33c:	66 23       	and	r22, r22
     33e:	39 f0       	breq	.+14     	; 0x34e <usart_tx_at+0x1e>
     340:	8c 01       	movw	r16, r24
     342:	21 96       	adiw	r28, 0x01	; 1
     344:	c8 01       	movw	r24, r16
     346:	db de       	rcall	.-586    	; 0xfe <usart_putchar>
     348:	69 91       	ld	r22, Y+
     34a:	61 11       	cpse	r22, r1
     34c:	fb cf       	rjmp	.-10     	; 0x344 <usart_tx_at+0x14>
     34e:	df 91       	pop	r29
     350:	cf 91       	pop	r28
     352:	1f 91       	pop	r17
     354:	0f 91       	pop	r16
     356:	08 95       	ret

00000358 <reset_tx_data>:
     358:	44 23       	and	r20, r20
     35a:	61 f0       	breq	.+24     	; 0x374 <reset_tx_data+0x1c>
     35c:	a6 2f       	mov	r26, r22
     35e:	b7 2f       	mov	r27, r23
     360:	e8 2f       	mov	r30, r24
     362:	f9 2f       	mov	r31, r25
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	2d 91       	ld	r18, X+
     368:	3d 91       	ld	r19, X+
     36a:	21 93       	st	Z+, r18
     36c:	31 93       	st	Z+, r19
     36e:	8f 5f       	subi	r24, 0xFF	; 255
     370:	48 13       	cpse	r20, r24
     372:	f9 cf       	rjmp	.-14     	; 0x366 <reset_tx_data+0xe>
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	08 95       	ret

00000378 <reset_char_array>:
     378:	66 23       	and	r22, r22
     37a:	59 f0       	breq	.+22     	; 0x392 <reset_char_array+0x1a>
     37c:	fc 01       	movw	r30, r24
     37e:	61 50       	subi	r22, 0x01	; 1
     380:	70 e0       	ldi	r23, 0x00	; 0
     382:	6f 5f       	subi	r22, 0xFF	; 255
     384:	7f 4f       	sbci	r23, 0xFF	; 255
     386:	86 0f       	add	r24, r22
     388:	97 1f       	adc	r25, r23
     38a:	11 92       	st	Z+, r1
     38c:	e8 17       	cp	r30, r24
     38e:	f9 07       	cpc	r31, r25
     390:	e1 f7       	brne	.-8      	; 0x38a <reset_char_array+0x12>
     392:	08 95       	ret

00000394 <reset_all_data>:
     394:	64 e6       	ldi	r22, 0x64	; 100
     396:	87 ec       	ldi	r24, 0xC7	; 199
     398:	95 e0       	ldi	r25, 0x05	; 5
     39a:	ee df       	rcall	.-36     	; 0x378 <reset_char_array>
     39c:	64 e6       	ldi	r22, 0x64	; 100
     39e:	8e ec       	ldi	r24, 0xCE	; 206
     3a0:	94 e0       	ldi	r25, 0x04	; 4
     3a2:	ea df       	rcall	.-44     	; 0x378 <reset_char_array>
     3a4:	41 e1       	ldi	r20, 0x11	; 17
     3a6:	65 ea       	ldi	r22, 0xA5	; 165
     3a8:	73 e0       	ldi	r23, 0x03	; 3
     3aa:	8c ec       	ldi	r24, 0xCC	; 204
     3ac:	95 e0       	ldi	r25, 0x05	; 5
     3ae:	d4 cf       	rjmp	.-88     	; 0x358 <reset_tx_data>
     3b0:	08 95       	ret

000003b2 <rtc_init_period>:
     3b2:	14 be       	out	0x34, r1	; 52
     3b4:	e0 e6       	ldi	r30, 0x60	; 96
     3b6:	f0 e0       	ldi	r31, 0x00	; 0
     3b8:	88 e1       	ldi	r24, 0x18	; 24
     3ba:	80 83       	st	Z, r24
     3bc:	86 e4       	ldi	r24, 0x46	; 70
     3be:	80 83       	st	Z, r24
     3c0:	08 95       	ret

000003c2 <loadcell_pins_init>:
     3c2:	56 9a       	sbi	0x0a, 6	; 10
     3c4:	5e 98       	cbi	0x0b, 6	; 11
     3c6:	08 95       	ret

000003c8 <radio_pins_init>:
     3c8:	54 9a       	sbi	0x0a, 4	; 10
     3ca:	55 98       	cbi	0x0a, 5	; 10
     3cc:	08 95       	ret

000003ce <my_delay_10ms>:
     3ce:	cf 93       	push	r28
     3d0:	88 23       	and	r24, r24
     3d2:	41 f0       	breq	.+16     	; 0x3e4 <my_delay_10ms+0x16>
     3d4:	c8 2f       	mov	r28, r24
     3d6:	63 e8       	ldi	r22, 0x83	; 131
     3d8:	76 e0       	ldi	r23, 0x06	; 6
     3da:	80 e0       	ldi	r24, 0x00	; 0
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	9d df       	rcall	.-198    	; 0x31a <__portable_avr_delay_cycles>
     3e0:	c1 50       	subi	r28, 0x01	; 1
     3e2:	c9 f7       	brne	.-14     	; 0x3d6 <my_delay_10ms+0x8>
     3e4:	cf 91       	pop	r28
     3e6:	08 95       	ret

000003e8 <loadcell_power_on>:
     3e8:	5e 9a       	sbi	0x0b, 6	; 11
     3ea:	63 e8       	ldi	r22, 0x83	; 131
     3ec:	76 e0       	ldi	r23, 0x06	; 6
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	93 cf       	rjmp	.-218    	; 0x31a <__portable_avr_delay_cycles>
     3f4:	08 95       	ret

000003f6 <loadcell_power_off>:
     3f6:	5e 98       	cbi	0x0b, 6	; 11
     3f8:	08 95       	ret

000003fa <radio_power_on>:
     3fa:	1f 93       	push	r17
     3fc:	cf 93       	push	r28
     3fe:	df 93       	push	r29
     400:	5c 98       	cbi	0x0b, 4	; 11
     402:	67 ea       	ldi	r22, 0xA7	; 167
     404:	70 e0       	ldi	r23, 0x00	; 0
     406:	80 e0       	ldi	r24, 0x00	; 0
     408:	90 e0       	ldi	r25, 0x00	; 0
     40a:	87 df       	rcall	.-242    	; 0x31a <__portable_avr_delay_cycles>
     40c:	5c 9a       	sbi	0x0b, 4	; 11
     40e:	6b e1       	ldi	r22, 0x1B	; 27
     410:	71 e4       	ldi	r23, 0x41	; 65
     412:	80 e0       	ldi	r24, 0x00	; 0
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	81 df       	rcall	.-254    	; 0x31a <__portable_avr_delay_cycles>
     418:	5c 98       	cbi	0x0b, 4	; 11
     41a:	6b e0       	ldi	r22, 0x0B	; 11
     41c:	7b e8       	ldi	r23, 0x8B	; 139
     41e:	82 e0       	ldi	r24, 0x02	; 2
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	7b df       	rcall	.-266    	; 0x31a <__portable_avr_delay_cycles>
     424:	5c 9a       	sbi	0x0b, 4	; 11
     426:	4d 99       	sbic	0x09, 5	; 9
     428:	16 c0       	rjmp	.+44     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
     42a:	c0 e0       	ldi	r28, 0x00	; 0
     42c:	d1 e0       	ldi	r29, 0x01	; 1
     42e:	10 e0       	ldi	r17, 0x00	; 0
     430:	66 e3       	ldi	r22, 0x36	; 54
     432:	72 e8       	ldi	r23, 0x82	; 130
     434:	80 e0       	ldi	r24, 0x00	; 0
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	70 df       	rcall	.-288    	; 0x31a <__portable_avr_delay_cycles>
     43a:	cf 5f       	subi	r28, 0xFF	; 255
     43c:	89 b1       	in	r24, 0x09	; 9
     43e:	85 fb       	bst	r24, 5
     440:	88 27       	eor	r24, r24
     442:	80 f9       	bld	r24, 0
     444:	8d 17       	cp	r24, r29
     446:	41 f0       	breq	.+16     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     448:	8d 2f       	mov	r24, r29
     44a:	cb 31       	cpi	r28, 0x1B	; 27
     44c:	08 f0       	brcs	.+2      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     44e:	81 2f       	mov	r24, r17
     450:	81 11       	cpse	r24, r1
     452:	ee cf       	rjmp	.-36     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     454:	01 c0       	rjmp	.+2      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     456:	c0 e0       	ldi	r28, 0x00	; 0
     458:	81 e0       	ldi	r24, 0x01	; 1
     45a:	cb 31       	cpi	r28, 0x1B	; 27
     45c:	09 f0       	breq	.+2      	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     45e:	80 e0       	ldi	r24, 0x00	; 0
     460:	df 91       	pop	r29
     462:	cf 91       	pop	r28
     464:	1f 91       	pop	r17
     466:	08 95       	ret

00000468 <radio_power_off_at>:
     468:	1f 93       	push	r17
     46a:	cf 93       	push	r28
     46c:	df 93       	push	r29
     46e:	4d 9b       	sbis	0x09, 5	; 9
     470:	2f c0       	rjmp	.+94     	; 0x4d0 <radio_power_off_at+0x68>
     472:	c0 e0       	ldi	r28, 0x00	; 0
     474:	d1 e0       	ldi	r29, 0x01	; 1
     476:	10 e0       	ldi	r17, 0x00	; 0
     478:	6a e3       	ldi	r22, 0x3A	; 58
     47a:	71 e0       	ldi	r23, 0x01	; 1
     47c:	88 ec       	ldi	r24, 0xC8	; 200
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	57 df       	rcall	.-338    	; 0x330 <usart_tx_at>
     482:	6a e3       	ldi	r22, 0x3A	; 58
     484:	71 e0       	ldi	r23, 0x01	; 1
     486:	80 ec       	ldi	r24, 0xC0	; 192
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	52 df       	rcall	.-348    	; 0x330 <usart_tx_at>
     48c:	5c 98       	cbi	0x0b, 4	; 11
     48e:	6b e2       	ldi	r22, 0x2B	; 43
     490:	7c e2       	ldi	r23, 0x2C	; 44
     492:	8a e0       	ldi	r24, 0x0A	; 10
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	41 df       	rcall	.-382    	; 0x31a <__portable_avr_delay_cycles>
     498:	4d 9b       	sbis	0x09, 5	; 9
     49a:	10 c0       	rjmp	.+32     	; 0x4bc <radio_power_off_at+0x54>
     49c:	66 e4       	ldi	r22, 0x46	; 70
     49e:	71 e0       	ldi	r23, 0x01	; 1
     4a0:	88 ec       	ldi	r24, 0xC8	; 200
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	45 df       	rcall	.-374    	; 0x330 <usart_tx_at>
     4a6:	66 e4       	ldi	r22, 0x46	; 70
     4a8:	71 e0       	ldi	r23, 0x01	; 1
     4aa:	80 ec       	ldi	r24, 0xC0	; 192
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	40 df       	rcall	.-384    	; 0x330 <usart_tx_at>
     4b0:	5c 98       	cbi	0x0b, 4	; 11
     4b2:	61 e4       	ldi	r22, 0x41	; 65
     4b4:	72 e4       	ldi	r23, 0x42	; 66
     4b6:	8f e0       	ldi	r24, 0x0F	; 15
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	2f df       	rcall	.-418    	; 0x31a <__portable_avr_delay_cycles>
     4bc:	cf 5f       	subi	r28, 0xFF	; 255
     4be:	4d 9b       	sbis	0x09, 5	; 9
     4c0:	08 c0       	rjmp	.+16     	; 0x4d2 <radio_power_off_at+0x6a>
     4c2:	8d 2f       	mov	r24, r29
     4c4:	cb 31       	cpi	r28, 0x1B	; 27
     4c6:	08 f0       	brcs	.+2      	; 0x4ca <radio_power_off_at+0x62>
     4c8:	81 2f       	mov	r24, r17
     4ca:	81 11       	cpse	r24, r1
     4cc:	d5 cf       	rjmp	.-86     	; 0x478 <radio_power_off_at+0x10>
     4ce:	01 c0       	rjmp	.+2      	; 0x4d2 <radio_power_off_at+0x6a>
     4d0:	c0 e0       	ldi	r28, 0x00	; 0
     4d2:	81 e0       	ldi	r24, 0x01	; 1
     4d4:	cb 31       	cpi	r28, 0x1B	; 27
     4d6:	09 f0       	breq	.+2      	; 0x4da <radio_power_off_at+0x72>
     4d8:	80 e0       	ldi	r24, 0x00	; 0
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	1f 91       	pop	r17
     4e0:	08 95       	ret

000004e2 <adc_10_to_12_bits>:
     4e2:	cf 92       	push	r12
     4e4:	df 92       	push	r13
     4e6:	ef 92       	push	r14
     4e8:	ff 92       	push	r15
     4ea:	0f 93       	push	r16
     4ec:	1f 93       	push	r17
     4ee:	cf 93       	push	r28
     4f0:	df 93       	push	r29
     4f2:	00 d0       	rcall	.+0      	; 0x4f4 <adc_10_to_12_bits+0x12>
     4f4:	00 d0       	rcall	.+0      	; 0x4f6 <adc_10_to_12_bits+0x14>
     4f6:	1f 92       	push	r1
     4f8:	cd b7       	in	r28, 0x3d	; 61
     4fa:	de b7       	in	r29, 0x3e	; 62
     4fc:	1a 82       	std	Y+2, r1	; 0x02
     4fe:	19 82       	std	Y+1, r1	; 0x01
     500:	fe 01       	movw	r30, r28
     502:	33 96       	adiw	r30, 0x03	; 3
     504:	93 e0       	ldi	r25, 0x03	; 3
     506:	df 01       	movw	r26, r30
     508:	1d 92       	st	X+, r1
     50a:	9a 95       	dec	r25
     50c:	e9 f7       	brne	.-6      	; 0x508 <adc_10_to_12_bits+0x26>
     50e:	e4 e6       	ldi	r30, 0x64	; 100
     510:	f0 e0       	ldi	r31, 0x00	; 0
     512:	90 81       	ld	r25, Z
     514:	9e 7f       	andi	r25, 0xFE	; 254
     516:	90 83       	st	Z, r25
     518:	93 e8       	ldi	r25, 0x83	; 131
     51a:	90 93 7a 00 	sts	0x007A, r25	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
     51e:	30 e1       	ldi	r19, 0x10	; 16
     520:	e1 2c       	mov	r14, r1
     522:	f1 2c       	mov	r15, r1
     524:	0c e7       	ldi	r16, 0x7C	; 124
     526:	10 e0       	ldi	r17, 0x00	; 0
     528:	ea e7       	ldi	r30, 0x7A	; 122
     52a:	f0 e0       	ldi	r31, 0x00	; 0
     52c:	0f 2e       	mov	r0, r31
     52e:	f8 e7       	ldi	r31, 0x78	; 120
     530:	cf 2e       	mov	r12, r31
     532:	d1 2c       	mov	r13, r1
     534:	f0 2d       	mov	r31, r0
     536:	80 6c       	ori	r24, 0xC0	; 192
     538:	17 c0       	rjmp	.+46     	; 0x568 <adc_10_to_12_bits+0x86>
     53a:	d8 01       	movw	r26, r16
     53c:	8c 93       	st	X, r24
     53e:	90 81       	ld	r25, Z
     540:	90 64       	ori	r25, 0x40	; 64
     542:	90 83       	st	Z, r25
     544:	90 81       	ld	r25, Z
     546:	96 fd       	sbrc	r25, 6
     548:	fd cf       	rjmp	.-6      	; 0x544 <adc_10_to_12_bits+0x62>
     54a:	d6 01       	movw	r26, r12
     54c:	6d 91       	ld	r22, X+
     54e:	7c 91       	ld	r23, X
     550:	46 0f       	add	r20, r22
     552:	57 1f       	adc	r21, r23
     554:	21 50       	subi	r18, 0x01	; 1
     556:	89 f7       	brne	.-30     	; 0x53a <adc_10_to_12_bits+0x58>
     558:	56 95       	lsr	r21
     55a:	47 95       	ror	r20
     55c:	56 95       	lsr	r21
     55e:	47 95       	ror	r20
     560:	e4 0e       	add	r14, r20
     562:	f5 1e       	adc	r15, r21
     564:	31 50       	subi	r19, 0x01	; 1
     566:	21 f0       	breq	.+8      	; 0x570 <adc_10_to_12_bits+0x8e>
     568:	24 e0       	ldi	r18, 0x04	; 4
     56a:	40 e0       	ldi	r20, 0x00	; 0
     56c:	50 e0       	ldi	r21, 0x00	; 0
     56e:	e5 cf       	rjmp	.-54     	; 0x53a <adc_10_to_12_bits+0x58>
     570:	f6 94       	lsr	r15
     572:	e7 94       	ror	r14
     574:	f6 94       	lsr	r15
     576:	e7 94       	ror	r14
     578:	65 e0       	ldi	r22, 0x05	; 5
     57a:	ce 01       	movw	r24, r28
     57c:	01 96       	adiw	r24, 0x01	; 1
     57e:	fc de       	rcall	.-520    	; 0x378 <reset_char_array>
     580:	4a e0       	ldi	r20, 0x0A	; 10
     582:	be 01       	movw	r22, r28
     584:	6f 5f       	subi	r22, 0xFF	; 255
     586:	7f 4f       	sbci	r23, 0xFF	; 255
     588:	c7 01       	movw	r24, r14
     58a:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__itoa_ncheck>
     58e:	be 01       	movw	r22, r28
     590:	6f 5f       	subi	r22, 0xFF	; 255
     592:	7f 4f       	sbci	r23, 0xFF	; 255
     594:	88 ec       	ldi	r24, 0xC8	; 200
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	cb de       	rcall	.-618    	; 0x330 <usart_tx_at>
     59a:	6a e2       	ldi	r22, 0x2A	; 42
     59c:	73 e0       	ldi	r23, 0x03	; 3
     59e:	88 ec       	ldi	r24, 0xC8	; 200
     5a0:	90 e0       	ldi	r25, 0x00	; 0
     5a2:	c6 de       	rcall	.-628    	; 0x330 <usart_tx_at>
     5a4:	c7 01       	movw	r24, r14
     5a6:	0f 90       	pop	r0
     5a8:	0f 90       	pop	r0
     5aa:	0f 90       	pop	r0
     5ac:	0f 90       	pop	r0
     5ae:	0f 90       	pop	r0
     5b0:	df 91       	pop	r29
     5b2:	cf 91       	pop	r28
     5b4:	1f 91       	pop	r17
     5b6:	0f 91       	pop	r16
     5b8:	ff 90       	pop	r15
     5ba:	ef 90       	pop	r14
     5bc:	df 90       	pop	r13
     5be:	cf 90       	pop	r12
     5c0:	08 95       	ret

000005c2 <at_get_radio_network_time>:
     5c2:	ef 92       	push	r14
     5c4:	ff 92       	push	r15
     5c6:	0f 93       	push	r16
     5c8:	1f 93       	push	r17
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	00 d0       	rcall	.+0      	; 0x5d0 <at_get_radio_network_time+0xe>
     5d0:	1f 92       	push	r1
     5d2:	cd b7       	in	r28, 0x3d	; 61
     5d4:	de b7       	in	r29, 0x3e	; 62
     5d6:	1a 82       	std	Y+2, r1	; 0x02
     5d8:	19 82       	std	Y+1, r1	; 0x01
     5da:	1b 82       	std	Y+3, r1	; 0x03
     5dc:	0f 2e       	mov	r0, r31
     5de:	fa e5       	ldi	r31, 0x5A	; 90
     5e0:	ef 2e       	mov	r14, r31
     5e2:	f5 e0       	ldi	r31, 0x05	; 5
     5e4:	ff 2e       	mov	r15, r31
     5e6:	f0 2d       	mov	r31, r0
     5e8:	0a e0       	ldi	r16, 0x0A	; 10
     5ea:	10 e0       	ldi	r17, 0x00	; 0
     5ec:	f7 01       	movw	r30, r14
     5ee:	31 97       	sbiw	r30, 0x01	; 1
     5f0:	80 81       	ld	r24, Z
     5f2:	89 83       	std	Y+1, r24	; 0x01
     5f4:	f7 01       	movw	r30, r14
     5f6:	80 81       	ld	r24, Z
     5f8:	8a 83       	std	Y+2, r24	; 0x02
     5fa:	ce 01       	movw	r24, r28
     5fc:	01 96       	adiw	r24, 0x01	; 1
     5fe:	0e 94 6e 0c 	call	0x18dc	; 0x18dc <atoi>
     602:	f8 01       	movw	r30, r16
     604:	ee 0f       	add	r30, r30
     606:	ff 1f       	adc	r31, r31
     608:	e4 53       	subi	r30, 0x34	; 52
     60a:	fa 4f       	sbci	r31, 0xFA	; 250
     60c:	91 83       	std	Z+1, r25	; 0x01
     60e:	80 83       	st	Z, r24
     610:	f3 e0       	ldi	r31, 0x03	; 3
     612:	ef 0e       	add	r14, r31
     614:	f1 1c       	adc	r15, r1
     616:	0f 5f       	subi	r16, 0xFF	; 255
     618:	1f 4f       	sbci	r17, 0xFF	; 255
     61a:	00 31       	cpi	r16, 0x10	; 16
     61c:	11 05       	cpc	r17, r1
     61e:	31 f7       	brne	.-52     	; 0x5ec <at_get_radio_network_time+0x2a>
     620:	0f 90       	pop	r0
     622:	0f 90       	pop	r0
     624:	0f 90       	pop	r0
     626:	df 91       	pop	r29
     628:	cf 91       	pop	r28
     62a:	1f 91       	pop	r17
     62c:	0f 91       	pop	r16
     62e:	ff 90       	pop	r15
     630:	ef 90       	pop	r14
     632:	08 95       	ret

00000634 <tx_at_response>:
     634:	0f 93       	push	r16
     636:	1f 93       	push	r17
     638:	cf 93       	push	r28
     63a:	df 93       	push	r29
     63c:	ec 01       	movw	r28, r24
     63e:	88 85       	ldd	r24, Y+8	; 0x08
     640:	88 23       	and	r24, r24
     642:	09 f4       	brne	.+2      	; 0x646 <tx_at_response+0x12>
     644:	77 c0       	rjmp	.+238    	; 0x734 <tx_at_response+0x100>
     646:	10 e0       	ldi	r17, 0x00	; 0
     648:	00 e0       	ldi	r16, 0x00	; 0
     64a:	60 e8       	ldi	r22, 0x80	; 128
     64c:	87 e4       	ldi	r24, 0x47	; 71
     64e:	95 e0       	ldi	r25, 0x05	; 5
     650:	93 de       	rcall	.-730    	; 0x378 <reset_char_array>
     652:	10 92 3f 05 	sts	0x053F, r1	; 0x80053f <response_counter>
     656:	8c 81       	ldd	r24, Y+4	; 0x04
     658:	9d 81       	ldd	r25, Y+5	; 0x05
     65a:	ae 81       	ldd	r26, Y+6	; 0x06
     65c:	bf 81       	ldd	r27, Y+7	; 0x07
     65e:	80 93 3b 05 	sts	0x053B, r24	; 0x80053b <response_timeout>
     662:	90 93 3c 05 	sts	0x053C, r25	; 0x80053c <response_timeout+0x1>
     666:	a0 93 3d 05 	sts	0x053D, r26	; 0x80053d <response_timeout+0x2>
     66a:	b0 93 3e 05 	sts	0x053E, r27	; 0x80053e <response_timeout+0x3>
     66e:	10 92 37 05 	sts	0x0537, r1	; 0x800537 <response_timeout_counter>
     672:	10 92 38 05 	sts	0x0538, r1	; 0x800538 <response_timeout_counter+0x1>
     676:	10 92 39 05 	sts	0x0539, r1	; 0x800539 <response_timeout_counter+0x2>
     67a:	10 92 3a 05 	sts	0x053A, r1	; 0x80053a <response_timeout_counter+0x3>
     67e:	68 81       	ld	r22, Y
     680:	79 81       	ldd	r23, Y+1	; 0x01
     682:	80 ec       	ldi	r24, 0xC0	; 192
     684:	90 e0       	ldi	r25, 0x00	; 0
     686:	54 de       	rcall	.-856    	; 0x330 <usart_tx_at>
     688:	78 94       	sei
     68a:	e0 ec       	ldi	r30, 0xC0	; 192
     68c:	f0 e0       	ldi	r31, 0x00	; 0
     68e:	81 81       	ldd	r24, Z+1	; 0x01
     690:	80 68       	ori	r24, 0x80	; 128
     692:	81 83       	std	Z+1, r24	; 0x01
     694:	40 91 37 05 	lds	r20, 0x0537	; 0x800537 <response_timeout_counter>
     698:	50 91 38 05 	lds	r21, 0x0538	; 0x800538 <response_timeout_counter+0x1>
     69c:	60 91 39 05 	lds	r22, 0x0539	; 0x800539 <response_timeout_counter+0x2>
     6a0:	70 91 3a 05 	lds	r23, 0x053A	; 0x80053a <response_timeout_counter+0x3>
     6a4:	80 91 3b 05 	lds	r24, 0x053B	; 0x80053b <response_timeout>
     6a8:	90 91 3c 05 	lds	r25, 0x053C	; 0x80053c <response_timeout+0x1>
     6ac:	a0 91 3d 05 	lds	r26, 0x053D	; 0x80053d <response_timeout+0x2>
     6b0:	b0 91 3e 05 	lds	r27, 0x053E	; 0x80053e <response_timeout+0x3>
     6b4:	48 17       	cp	r20, r24
     6b6:	59 07       	cpc	r21, r25
     6b8:	6a 07       	cpc	r22, r26
     6ba:	7b 07       	cpc	r23, r27
     6bc:	98 f5       	brcc	.+102    	; 0x724 <tx_at_response+0xf0>
     6be:	81 e0       	ldi	r24, 0x01	; 1
     6c0:	86 de       	rcall	.-756    	; 0x3ce <my_delay_10ms>
     6c2:	6a 81       	ldd	r22, Y+2	; 0x02
     6c4:	7b 81       	ldd	r23, Y+3	; 0x03
     6c6:	87 e4       	ldi	r24, 0x47	; 71
     6c8:	95 e0       	ldi	r25, 0x05	; 5
     6ca:	0e 94 a6 0c 	call	0x194c	; 0x194c <strstr>
     6ce:	89 2b       	or	r24, r25
     6d0:	99 f5       	brne	.+102    	; 0x738 <tx_at_response+0x104>
     6d2:	80 91 37 05 	lds	r24, 0x0537	; 0x800537 <response_timeout_counter>
     6d6:	90 91 38 05 	lds	r25, 0x0538	; 0x800538 <response_timeout_counter+0x1>
     6da:	a0 91 39 05 	lds	r26, 0x0539	; 0x800539 <response_timeout_counter+0x2>
     6de:	b0 91 3a 05 	lds	r27, 0x053A	; 0x80053a <response_timeout_counter+0x3>
     6e2:	01 96       	adiw	r24, 0x01	; 1
     6e4:	a1 1d       	adc	r26, r1
     6e6:	b1 1d       	adc	r27, r1
     6e8:	80 93 37 05 	sts	0x0537, r24	; 0x800537 <response_timeout_counter>
     6ec:	90 93 38 05 	sts	0x0538, r25	; 0x800538 <response_timeout_counter+0x1>
     6f0:	a0 93 39 05 	sts	0x0539, r26	; 0x800539 <response_timeout_counter+0x2>
     6f4:	b0 93 3a 05 	sts	0x053A, r27	; 0x80053a <response_timeout_counter+0x3>
     6f8:	40 91 37 05 	lds	r20, 0x0537	; 0x800537 <response_timeout_counter>
     6fc:	50 91 38 05 	lds	r21, 0x0538	; 0x800538 <response_timeout_counter+0x1>
     700:	60 91 39 05 	lds	r22, 0x0539	; 0x800539 <response_timeout_counter+0x2>
     704:	70 91 3a 05 	lds	r23, 0x053A	; 0x80053a <response_timeout_counter+0x3>
     708:	80 91 3b 05 	lds	r24, 0x053B	; 0x80053b <response_timeout>
     70c:	90 91 3c 05 	lds	r25, 0x053C	; 0x80053c <response_timeout+0x1>
     710:	a0 91 3d 05 	lds	r26, 0x053D	; 0x80053d <response_timeout+0x2>
     714:	b0 91 3e 05 	lds	r27, 0x053E	; 0x80053e <response_timeout+0x3>
     718:	48 17       	cp	r20, r24
     71a:	59 07       	cpc	r21, r25
     71c:	6a 07       	cpc	r22, r26
     71e:	7b 07       	cpc	r23, r27
     720:	70 f2       	brcs	.-100    	; 0x6be <tx_at_response+0x8a>
     722:	01 e0       	ldi	r16, 0x01	; 1
     724:	8e e1       	ldi	r24, 0x1E	; 30
     726:	53 de       	rcall	.-858    	; 0x3ce <my_delay_10ms>
     728:	1f 5f       	subi	r17, 0xFF	; 255
     72a:	88 85       	ldd	r24, Y+8	; 0x08
     72c:	18 17       	cp	r17, r24
     72e:	08 f4       	brcc	.+2      	; 0x732 <tx_at_response+0xfe>
     730:	8c cf       	rjmp	.-232    	; 0x64a <tx_at_response+0x16>
     732:	03 c0       	rjmp	.+6      	; 0x73a <tx_at_response+0x106>
     734:	00 e0       	ldi	r16, 0x00	; 0
     736:	01 c0       	rjmp	.+2      	; 0x73a <tx_at_response+0x106>
     738:	00 e0       	ldi	r16, 0x00	; 0
     73a:	81 e0       	ldi	r24, 0x01	; 1
     73c:	48 de       	rcall	.-880    	; 0x3ce <my_delay_10ms>
     73e:	e0 ec       	ldi	r30, 0xC0	; 192
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	81 81       	ldd	r24, Z+1	; 0x01
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	81 83       	std	Z+1, r24	; 0x01
     748:	67 e4       	ldi	r22, 0x47	; 71
     74a:	75 e0       	ldi	r23, 0x05	; 5
     74c:	88 ec       	ldi	r24, 0xC8	; 200
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	ef dd       	rcall	.-1058   	; 0x330 <usart_tx_at>
     752:	80 2f       	mov	r24, r16
     754:	df 91       	pop	r29
     756:	cf 91       	pop	r28
     758:	1f 91       	pop	r17
     75a:	0f 91       	pop	r16
     75c:	08 95       	ret

0000075e <tx_data_response>:
     75e:	ef 92       	push	r14
     760:	ff 92       	push	r15
     762:	0f 93       	push	r16
     764:	1f 93       	push	r17
     766:	cf 93       	push	r28
     768:	df 93       	push	r29
     76a:	7c 01       	movw	r14, r24
     76c:	8b 01       	movw	r16, r22
     76e:	60 e8       	ldi	r22, 0x80	; 128
     770:	87 e4       	ldi	r24, 0x47	; 71
     772:	95 e0       	ldi	r25, 0x05	; 5
     774:	01 de       	rcall	.-1022   	; 0x378 <reset_char_array>
     776:	10 92 3f 05 	sts	0x053F, r1	; 0x80053f <response_counter>
     77a:	10 16       	cp	r1, r16
     77c:	11 06       	cpc	r1, r17
     77e:	74 f4       	brge	.+28     	; 0x79c <tx_data_response+0x3e>
     780:	c0 e0       	ldi	r28, 0x00	; 0
     782:	f7 01       	movw	r30, r14
     784:	ec 0f       	add	r30, r28
     786:	f1 1d       	adc	r31, r1
     788:	60 81       	ld	r22, Z
     78a:	80 ec       	ldi	r24, 0xC0	; 192
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	b7 dc       	rcall	.-1682   	; 0xfe <usart_putchar>
     790:	cf 5f       	subi	r28, 0xFF	; 255
     792:	8c 2f       	mov	r24, r28
     794:	90 e0       	ldi	r25, 0x00	; 0
     796:	80 17       	cp	r24, r16
     798:	91 07       	cpc	r25, r17
     79a:	9c f3       	brlt	.-26     	; 0x782 <tx_data_response+0x24>
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	80 ec       	ldi	r24, 0xC0	; 192
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	ad dc       	rcall	.-1702   	; 0xfe <usart_putchar>
     7a4:	78 94       	sei
     7a6:	c0 ec       	ldi	r28, 0xC0	; 192
     7a8:	d0 e0       	ldi	r29, 0x00	; 0
     7aa:	89 81       	ldd	r24, Y+1	; 0x01
     7ac:	80 68       	ori	r24, 0x80	; 128
     7ae:	89 83       	std	Y+1, r24	; 0x01
     7b0:	8e e1       	ldi	r24, 0x1E	; 30
     7b2:	0d de       	rcall	.-998    	; 0x3ce <my_delay_10ms>
     7b4:	89 81       	ldd	r24, Y+1	; 0x01
     7b6:	8f 77       	andi	r24, 0x7F	; 127
     7b8:	89 83       	std	Y+1, r24	; 0x01
     7ba:	67 e4       	ldi	r22, 0x47	; 71
     7bc:	75 e0       	ldi	r23, 0x05	; 5
     7be:	88 ec       	ldi	r24, 0xC8	; 200
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	b6 dd       	rcall	.-1172   	; 0x330 <usart_tx_at>
     7c4:	80 e0       	ldi	r24, 0x00	; 0
     7c6:	df 91       	pop	r29
     7c8:	cf 91       	pop	r28
     7ca:	1f 91       	pop	r17
     7cc:	0f 91       	pop	r16
     7ce:	ff 90       	pop	r15
     7d0:	ef 90       	pop	r14
     7d2:	08 95       	ret

000007d4 <data_to_char>:
     7d4:	7f 92       	push	r7
     7d6:	8f 92       	push	r8
     7d8:	9f 92       	push	r9
     7da:	af 92       	push	r10
     7dc:	bf 92       	push	r11
     7de:	cf 92       	push	r12
     7e0:	df 92       	push	r13
     7e2:	ef 92       	push	r14
     7e4:	ff 92       	push	r15
     7e6:	0f 93       	push	r16
     7e8:	1f 93       	push	r17
     7ea:	cf 93       	push	r28
     7ec:	df 93       	push	r29
     7ee:	00 d0       	rcall	.+0      	; 0x7f0 <data_to_char+0x1c>
     7f0:	00 d0       	rcall	.+0      	; 0x7f2 <data_to_char+0x1e>
     7f2:	1f 92       	push	r1
     7f4:	cd b7       	in	r28, 0x3d	; 61
     7f6:	de b7       	in	r29, 0x3e	; 62
     7f8:	6c 01       	movw	r12, r24
     7fa:	1a 82       	std	Y+2, r1	; 0x02
     7fc:	19 82       	std	Y+1, r1	; 0x01
     7fe:	fe 01       	movw	r30, r28
     800:	33 96       	adiw	r30, 0x03	; 3
     802:	93 e0       	ldi	r25, 0x03	; 3
     804:	df 01       	movw	r26, r30
     806:	1d 92       	st	X+, r1
     808:	9a 95       	dec	r25
     80a:	e9 f7       	brne	.-6      	; 0x806 <data_to_char+0x32>
     80c:	e6 2e       	mov	r14, r22
     80e:	f1 2c       	mov	r15, r1
     810:	b1 e0       	ldi	r27, 0x01	; 1
     812:	eb 1a       	sub	r14, r27
     814:	f1 08       	sbc	r15, r1
     816:	5a f1       	brmi	.+86     	; 0x86e <data_to_char+0x9a>
     818:	49 01       	movw	r8, r18
     81a:	5a 01       	movw	r10, r20
     81c:	00 e0       	ldi	r16, 0x00	; 0
     81e:	10 e0       	ldi	r17, 0x00	; 0
     820:	71 2c       	mov	r7, r1
     822:	e7 2d       	mov	r30, r7
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	ee 0f       	add	r30, r30
     828:	ff 1f       	adc	r31, r31
     82a:	ec 0d       	add	r30, r12
     82c:	fd 1d       	adc	r31, r13
     82e:	a4 01       	movw	r20, r8
     830:	be 01       	movw	r22, r28
     832:	6f 5f       	subi	r22, 0xFF	; 255
     834:	7f 4f       	sbci	r23, 0xFF	; 255
     836:	80 81       	ld	r24, Z
     838:	91 81       	ldd	r25, Z+1	; 0x01
     83a:	0e 94 c0 0c 	call	0x1980	; 0x1980 <itoa>
     83e:	c8 01       	movw	r24, r16
     840:	88 0f       	add	r24, r24
     842:	99 1f       	adc	r25, r25
     844:	88 0f       	add	r24, r24
     846:	99 1f       	adc	r25, r25
     848:	80 0f       	add	r24, r16
     84a:	91 1f       	adc	r25, r17
     84c:	be 01       	movw	r22, r28
     84e:	6f 5f       	subi	r22, 0xFF	; 255
     850:	7f 4f       	sbci	r23, 0xFF	; 255
     852:	8a 0d       	add	r24, r10
     854:	9b 1d       	adc	r25, r11
     856:	0e 94 9f 0c 	call	0x193e	; 0x193e <strcpy>
     85a:	65 e0       	ldi	r22, 0x05	; 5
     85c:	ce 01       	movw	r24, r28
     85e:	01 96       	adiw	r24, 0x01	; 1
     860:	8b dd       	rcall	.-1258   	; 0x378 <reset_char_array>
     862:	73 94       	inc	r7
     864:	07 2d       	mov	r16, r7
     866:	10 e0       	ldi	r17, 0x00	; 0
     868:	e0 16       	cp	r14, r16
     86a:	f1 06       	cpc	r15, r17
     86c:	d4 f6       	brge	.-76     	; 0x822 <data_to_char+0x4e>
     86e:	80 e0       	ldi	r24, 0x00	; 0
     870:	0f 90       	pop	r0
     872:	0f 90       	pop	r0
     874:	0f 90       	pop	r0
     876:	0f 90       	pop	r0
     878:	0f 90       	pop	r0
     87a:	df 91       	pop	r29
     87c:	cf 91       	pop	r28
     87e:	1f 91       	pop	r17
     880:	0f 91       	pop	r16
     882:	ff 90       	pop	r15
     884:	ef 90       	pop	r14
     886:	df 90       	pop	r13
     888:	cf 90       	pop	r12
     88a:	bf 90       	pop	r11
     88c:	af 90       	pop	r10
     88e:	9f 90       	pop	r9
     890:	8f 90       	pop	r8
     892:	7f 90       	pop	r7
     894:	08 95       	ret

00000896 <at_rf_status>:
     896:	88 ea       	ldi	r24, 0xA8	; 168
     898:	94 e0       	ldi	r25, 0x04	; 4
     89a:	cc de       	rcall	.-616    	; 0x634 <tx_at_response>
     89c:	80 e0       	ldi	r24, 0x00	; 0
     89e:	08 95       	ret

000008a0 <at_rf_gprs>:
     8a0:	8f e9       	ldi	r24, 0x9F	; 159
     8a2:	94 e0       	ldi	r25, 0x04	; 4
     8a4:	c7 de       	rcall	.-626    	; 0x634 <tx_at_response>
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	08 95       	ret

000008aa <at_rf_connect>:
     8aa:	cf 92       	push	r12
     8ac:	df 92       	push	r13
     8ae:	ef 92       	push	r14
     8b0:	ff 92       	push	r15
     8b2:	0f 93       	push	r16
     8b4:	1f 93       	push	r17
     8b6:	cf 93       	push	r28
     8b8:	df 93       	push	r29
     8ba:	68 94       	set
     8bc:	ee 24       	eor	r14, r14
     8be:	e2 f8       	bld	r14, 2
     8c0:	07 e5       	ldi	r16, 0x57	; 87
     8c2:	14 e0       	ldi	r17, 0x04	; 4
     8c4:	ff 24       	eor	r15, r15
     8c6:	f3 94       	inc	r15
     8c8:	0f 2e       	mov	r0, r31
     8ca:	f3 e0       	ldi	r31, 0x03	; 3
     8cc:	df 2e       	mov	r13, r31
     8ce:	f0 2d       	mov	r31, r0
     8d0:	68 94       	set
     8d2:	cc 24       	eor	r12, r12
     8d4:	c1 f8       	bld	r12, 1
     8d6:	82 30       	cpi	r24, 0x02	; 2
     8d8:	61 f1       	breq	.+88     	; 0x932 <__stack+0x33>
     8da:	28 f4       	brcc	.+10     	; 0x8e6 <at_rf_connect+0x3c>
     8dc:	88 23       	and	r24, r24
     8de:	49 f0       	breq	.+18     	; 0x8f2 <at_rf_connect+0x48>
     8e0:	81 30       	cpi	r24, 0x01	; 1
     8e2:	b9 f0       	breq	.+46     	; 0x912 <__stack+0x13>
     8e4:	f8 cf       	rjmp	.-16     	; 0x8d6 <at_rf_connect+0x2c>
     8e6:	83 30       	cpi	r24, 0x03	; 3
     8e8:	59 f1       	breq	.+86     	; 0x940 <__stack+0x41>
     8ea:	84 30       	cpi	r24, 0x04	; 4
     8ec:	09 f4       	brne	.+2      	; 0x8f0 <at_rf_connect+0x46>
     8ee:	3a c0       	rjmp	.+116    	; 0x964 <__stack+0x65>
     8f0:	f2 cf       	rjmp	.-28     	; 0x8d6 <at_rf_connect+0x2c>
     8f2:	cd ef       	ldi	r28, 0xFD	; 253
     8f4:	d3 e0       	ldi	r29, 0x03	; 3
     8f6:	ce 01       	movw	r24, r28
     8f8:	9d de       	rcall	.-710    	; 0x634 <tx_at_response>
     8fa:	29 96       	adiw	r28, 0x09	; 9
     8fc:	0c 17       	cp	r16, r28
     8fe:	1d 07       	cpc	r17, r29
     900:	d1 f7       	brne	.-12     	; 0x8f6 <at_rf_connect+0x4c>
     902:	86 e9       	ldi	r24, 0x96	; 150
     904:	94 e0       	ldi	r25, 0x04	; 4
     906:	96 de       	rcall	.-724    	; 0x634 <tx_at_response>
     908:	81 11       	cpse	r24, r1
     90a:	22 c0       	rjmp	.+68     	; 0x950 <__stack+0x51>
     90c:	5a de       	rcall	.-844    	; 0x5c2 <at_get_radio_network_time>
     90e:	8f 2d       	mov	r24, r15
     910:	e2 cf       	rjmp	.-60     	; 0x8d6 <at_rf_connect+0x2c>
     912:	89 e6       	ldi	r24, 0x69	; 105
     914:	94 e0       	ldi	r25, 0x04	; 4
     916:	8e de       	rcall	.-740    	; 0x634 <tx_at_response>
     918:	88 23       	and	r24, r24
     91a:	e1 f0       	breq	.+56     	; 0x954 <__stack+0x55>
     91c:	c8 01       	movw	r24, r16
     91e:	8a de       	rcall	.-748    	; 0x634 <tx_at_response>
     920:	88 23       	and	r24, r24
     922:	d1 f0       	breq	.+52     	; 0x958 <__stack+0x59>
     924:	80 e6       	ldi	r24, 0x60	; 96
     926:	94 e0       	ldi	r25, 0x04	; 4
     928:	85 de       	rcall	.-758    	; 0x634 <tx_at_response>
     92a:	88 23       	and	r24, r24
     92c:	b9 f0       	breq	.+46     	; 0x95c <__stack+0x5d>
     92e:	8c 2d       	mov	r24, r12
     930:	d2 cf       	rjmp	.-92     	; 0x8d6 <at_rf_connect+0x2c>
     932:	8b e7       	ldi	r24, 0x7B	; 123
     934:	94 e0       	ldi	r25, 0x04	; 4
     936:	7e de       	rcall	.-772    	; 0x634 <tx_at_response>
     938:	88 23       	and	r24, r24
     93a:	91 f0       	breq	.+36     	; 0x960 <__stack+0x61>
     93c:	8f 2d       	mov	r24, r15
     93e:	cb cf       	rjmp	.-106    	; 0x8d6 <at_rf_connect+0x2c>
     940:	84 e8       	ldi	r24, 0x84	; 132
     942:	94 e0       	ldi	r25, 0x04	; 4
     944:	77 de       	rcall	.-786    	; 0x634 <tx_at_response>
     946:	8d e8       	ldi	r24, 0x8D	; 141
     948:	94 e0       	ldi	r25, 0x04	; 4
     94a:	74 de       	rcall	.-792    	; 0x634 <tx_at_response>
     94c:	8e 2d       	mov	r24, r14
     94e:	c3 cf       	rjmp	.-122    	; 0x8d6 <at_rf_connect+0x2c>
     950:	8f 2d       	mov	r24, r15
     952:	c1 cf       	rjmp	.-126    	; 0x8d6 <at_rf_connect+0x2c>
     954:	8d 2d       	mov	r24, r13
     956:	bf cf       	rjmp	.-130    	; 0x8d6 <at_rf_connect+0x2c>
     958:	8d 2d       	mov	r24, r13
     95a:	bd cf       	rjmp	.-134    	; 0x8d6 <at_rf_connect+0x2c>
     95c:	8d 2d       	mov	r24, r13
     95e:	bb cf       	rjmp	.-138    	; 0x8d6 <at_rf_connect+0x2c>
     960:	8e 2d       	mov	r24, r14
     962:	b9 cf       	rjmp	.-142    	; 0x8d6 <at_rf_connect+0x2c>
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	df 91       	pop	r29
     968:	cf 91       	pop	r28
     96a:	1f 91       	pop	r17
     96c:	0f 91       	pop	r16
     96e:	ff 90       	pop	r15
     970:	ef 90       	pop	r14
     972:	df 90       	pop	r13
     974:	cf 90       	pop	r12
     976:	08 95       	ret

00000978 <tx>:
     978:	0f 93       	push	r16
     97a:	1f 93       	push	r17
     97c:	cf 93       	push	r28
     97e:	df 93       	push	r29
     980:	ec 01       	movw	r28, r24
     982:	8b 01       	movw	r16, r22
     984:	82 ee       	ldi	r24, 0xE2	; 226
     986:	93 e0       	ldi	r25, 0x03	; 3
     988:	55 de       	rcall	.-854    	; 0x634 <tx_at_response>
     98a:	81 30       	cpi	r24, 0x01	; 1
     98c:	61 f0       	breq	.+24     	; 0x9a6 <tx+0x2e>
     98e:	b8 01       	movw	r22, r16
     990:	ce 01       	movw	r24, r28
     992:	e5 de       	rcall	.-566    	; 0x75e <tx_data_response>
     994:	8b ee       	ldi	r24, 0xEB	; 235
     996:	93 e0       	ldi	r25, 0x03	; 3
     998:	4d de       	rcall	.-870    	; 0x634 <tx_at_response>
     99a:	84 ef       	ldi	r24, 0xF4	; 244
     99c:	93 e0       	ldi	r25, 0x03	; 3
     99e:	4a de       	rcall	.-876    	; 0x634 <tx_at_response>
     9a0:	87 ec       	ldi	r24, 0xC7	; 199
     9a2:	93 e0       	ldi	r25, 0x03	; 3
     9a4:	47 de       	rcall	.-882    	; 0x634 <tx_at_response>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	df 91       	pop	r29
     9aa:	cf 91       	pop	r28
     9ac:	1f 91       	pop	r17
     9ae:	0f 91       	pop	r16
     9b0:	08 95       	ret

000009b2 <at_rf_disconnect>:
     9b2:	80 ed       	ldi	r24, 0xD0	; 208
     9b4:	93 e0       	ldi	r25, 0x03	; 3
     9b6:	3e de       	rcall	.-900    	; 0x634 <tx_at_response>
     9b8:	80 e0       	ldi	r24, 0x00	; 0
     9ba:	08 95       	ret

000009bc <__vector_20>:
     9bc:	1f 92       	push	r1
     9be:	0f 92       	push	r0
     9c0:	0f b6       	in	r0, 0x3f	; 63
     9c2:	0f 92       	push	r0
     9c4:	11 24       	eor	r1, r1
     9c6:	2f 93       	push	r18
     9c8:	3f 93       	push	r19
     9ca:	4f 93       	push	r20
     9cc:	5f 93       	push	r21
     9ce:	6f 93       	push	r22
     9d0:	7f 93       	push	r23
     9d2:	8f 93       	push	r24
     9d4:	9f 93       	push	r25
     9d6:	af 93       	push	r26
     9d8:	bf 93       	push	r27
     9da:	cf 93       	push	r28
     9dc:	df 93       	push	r29
     9de:	ef 93       	push	r30
     9e0:	ff 93       	push	r31
     9e2:	c0 91 3f 05 	lds	r28, 0x053F	; 0x80053f <response_counter>
     9e6:	d0 e0       	ldi	r29, 0x00	; 0
     9e8:	c9 5b       	subi	r28, 0xB9	; 185
     9ea:	da 4f       	sbci	r29, 0xFA	; 250
     9ec:	80 ec       	ldi	r24, 0xC0	; 192
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	8d db       	rcall	.-2278   	; 0x10c <usart_getchar>
     9f2:	88 83       	st	Y, r24
     9f4:	80 91 3f 05 	lds	r24, 0x053F	; 0x80053f <response_counter>
     9f8:	8f 5f       	subi	r24, 0xFF	; 255
     9fa:	80 93 3f 05 	sts	0x053F, r24	; 0x80053f <response_counter>
     9fe:	10 92 37 05 	sts	0x0537, r1	; 0x800537 <response_timeout_counter>
     a02:	10 92 38 05 	sts	0x0538, r1	; 0x800538 <response_timeout_counter+0x1>
     a06:	10 92 39 05 	sts	0x0539, r1	; 0x800539 <response_timeout_counter+0x2>
     a0a:	10 92 3a 05 	sts	0x053A, r1	; 0x80053a <response_timeout_counter+0x3>
     a0e:	ff 91       	pop	r31
     a10:	ef 91       	pop	r30
     a12:	df 91       	pop	r29
     a14:	cf 91       	pop	r28
     a16:	bf 91       	pop	r27
     a18:	af 91       	pop	r26
     a1a:	9f 91       	pop	r25
     a1c:	8f 91       	pop	r24
     a1e:	7f 91       	pop	r23
     a20:	6f 91       	pop	r22
     a22:	5f 91       	pop	r21
     a24:	4f 91       	pop	r20
     a26:	3f 91       	pop	r19
     a28:	2f 91       	pop	r18
     a2a:	0f 90       	pop	r0
     a2c:	0f be       	out	0x3f, r0	; 63
     a2e:	0f 90       	pop	r0
     a30:	1f 90       	pop	r1
     a32:	18 95       	reti

00000a34 <__vector_8>:

//main_function()
ISR(WDT_vect)
{
     a34:	1f 92       	push	r1
     a36:	0f 92       	push	r0
     a38:	0f b6       	in	r0, 0x3f	; 63
     a3a:	0f 92       	push	r0
     a3c:	11 24       	eor	r1, r1
     a3e:	2f 92       	push	r2
     a40:	3f 92       	push	r3
     a42:	4f 92       	push	r4
     a44:	5f 92       	push	r5
     a46:	6f 92       	push	r6
     a48:	7f 92       	push	r7
     a4a:	8f 92       	push	r8
     a4c:	9f 92       	push	r9
     a4e:	af 92       	push	r10
     a50:	bf 92       	push	r11
     a52:	cf 92       	push	r12
     a54:	df 92       	push	r13
     a56:	ef 92       	push	r14
     a58:	ff 92       	push	r15
     a5a:	0f 93       	push	r16
     a5c:	1f 93       	push	r17
     a5e:	2f 93       	push	r18
     a60:	3f 93       	push	r19
     a62:	4f 93       	push	r20
     a64:	5f 93       	push	r21
     a66:	6f 93       	push	r22
     a68:	7f 93       	push	r23
     a6a:	8f 93       	push	r24
     a6c:	9f 93       	push	r25
     a6e:	af 93       	push	r26
     a70:	bf 93       	push	r27
     a72:	ef 93       	push	r30
     a74:	ff 93       	push	r31
     a76:	cf 93       	push	r28
     a78:	df 93       	push	r29
     a7a:	cd b7       	in	r28, 0x3d	; 61
     a7c:	de b7       	in	r29, 0x3e	; 62
     a7e:	25 97       	sbiw	r28, 0x05	; 5
     a80:	de bf       	out	0x3e, r29	; 62
     a82:	cd bf       	out	0x3d, r28	; 61
		);
	}
	else
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
     a84:	0f b6       	in	r0, 0x3f	; 63
     a86:	f8 94       	cli
     a88:	a8 95       	wdr
     a8a:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     a8e:	88 61       	ori	r24, 0x18	; 24
     a90:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     a94:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     a98:	0f be       	out	0x3f, r0	; 63
	wdt_disable();
	wdt_counter++; //watchdog set at 1 second timeout
     a9a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     a9e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     aa2:	01 96       	adiw	r24, 0x01	; 1
// 		usart_tx_at(USART_TERMINAL, RESPONSE_FOOTER); //DEBUG
// 		usart_putchar(USART_TERMINAL, (0x30+wdt_counter)); //DEBUG
// 		usart_tx_at(USART_TERMINAL, RESPONSE_FOOTER); //DEBUG	
	#endif // DEBUG
	
	if (wdt_counter < WAKEUP_RATE)
     aa4:	85 30       	cpi	r24, 0x05	; 5
     aa6:	91 05       	cpc	r25, r1
     aa8:	28 f4       	brcc	.+10     	; 0xab4 <__vector_8+0x80>

//main_function()
ISR(WDT_vect)
{
	wdt_disable();
	wdt_counter++; //watchdog set at 1 second timeout
     aaa:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     aae:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     ab2:	70 c1       	rjmp	.+736    	; 0xd94 <__vector_8+0x360>
	#endif // DEBUG
	
	if (wdt_counter < WAKEUP_RATE)
	{
		goto END;
	} else {wdt_counter = 0;} //reset counter if limit is reached.
     ab4:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
     ab8:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
	
	RTC_ISR_ACTIVE = 1;
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	80 93 32 05 	sts	0x0532, r24	; 0x800532 <RTC_ISR_ACTIVE>
				controller_next_state = READ_EXT_DATA;
				RTC_ISR_ACTIVE = 0; //FINISHED, break LOOP!
				break;
			
			default:
				controller_next_state = RESET_REGISTERS; //TRY RESET.
     ac2:	0f 2e       	mov	r0, r31
     ac4:	fb e0       	ldi	r31, 0x0B	; 11
     ac6:	5f 2e       	mov	r5, r31
     ac8:	f0 2d       	mov	r31, r0
 				{
// 					//tx_data[POSITION_STATUS] |= (1<<STATUS_BIT_RF_DISNNECT); //set failure status
// 					controller_next_state = RF_POWER_OFF; // RF_DISCONNECT; //if failure go to disconnect
// 					break;
 				}
				controller_next_state = RF_POWER_OFF;
     aca:	0f 2e       	mov	r0, r31
     acc:	fa e0       	ldi	r31, 0x0A	; 10
     ace:	df 2e       	mov	r13, r31
     ad0:	f0 2d       	mov	r31, r0
			case TX_DATA:
				controller_next_state = RX_DATA;
				break;
			
			case RX_DATA:
				controller_next_state = RF_DISCONNECT;
     ad2:	0f 2e       	mov	r0, r31
     ad4:	f9 e0       	ldi	r31, 0x09	; 9
     ad6:	2f 2e       	mov	r2, r31
     ad8:	f0 2d       	mov	r31, r0
				}
				controller_next_state = TX_DATA;
				break;
			
			case TX_DATA:
				controller_next_state = RX_DATA;
     ada:	68 94       	set
     adc:	33 24       	eor	r3, r3
     ade:	33 f8       	bld	r3, 3
				}
				controller_next_state = GENERATE_PACKAGE;
				break;
			
			case GENERATE_PACKAGE:
				transfer_data_package_counter = 2;
     ae0:	68 94       	set
     ae2:	cc 24       	eor	r12, r12
     ae4:	c1 f8       	bld	r12, 1
     ae6:	41 2c       	mov	r4, r1
				}
				 
				at_rf_gprs();
				if (at_rf_connect(0) != 0) //Connect to network. MAKE STATUS REPORT FROM THIS!!!!!!!
				{
					tx_data[POSITION_STATUS] |= (1<<STATUS_BIT_RF_CONNECT); //set failure status
     ae8:	0c ec       	ldi	r16, 0xCC	; 204
     aea:	15 e0       	ldi	r17, 0x05	; 5
			
			case STORE_EXT_MEM:
				tx_data[POSITION_TIME] = 0; //reset accumulation counter if something???????????????
				
				#ifdef DEBUG
					char myval[5] = "";
     aec:	3e 01       	movw	r6, r28
     aee:	83 e0       	ldi	r24, 0x03	; 3
     af0:	68 0e       	add	r6, r24
     af2:	71 1c       	adc	r7, r1
		ADCSRB &= ~(1 << MUX5);
	}

	ADMUX = ((uint8_t)input & ADC_MUX_MASK) | (uint8_t)vref;
#else
	ADMUX = (uint8_t)input | (uint8_t)vref;
     af4:	0f 2e       	mov	r0, r31
     af6:	fc e7       	ldi	r31, 0x7C	; 124
     af8:	8f 2e       	mov	r8, r31
     afa:	91 2c       	mov	r9, r1
     afc:	f0 2d       	mov	r31, r0
#endif
	ADCSRA |= (1 << ADSC);
     afe:	0f 2e       	mov	r0, r31
     b00:	fa e7       	ldi	r31, 0x7A	; 122
     b02:	ef 2e       	mov	r14, r31
     b04:	f1 2c       	mov	r15, r1
     b06:	f0 2d       	mov	r31, r0

	while ((ADCSRA & (1 << ADSC))) {
		/* wait for conversion complete */
	}
	return ADC;
     b08:	0f 2e       	mov	r0, r31
     b0a:	f8 e7       	ldi	r31, 0x78	; 120
     b0c:	af 2e       	mov	r10, r31
     b0e:	b1 2c       	mov	r11, r1
     b10:	f0 2d       	mov	r31, r0
	
	RTC_ISR_ACTIVE = 1;
	while (RTC_ISR_ACTIVE == 1)
	{
		
		switch(controller_state) {
     b12:	e0 91 43 05 	lds	r30, 0x0543	; 0x800543 <controller_state>
     b16:	8e 2f       	mov	r24, r30
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	8c 30       	cpi	r24, 0x0C	; 12
     b1c:	91 05       	cpc	r25, r1
     b1e:	08 f0       	brcs	.+2      	; 0xb22 <__vector_8+0xee>
     b20:	2e c1       	rjmp	.+604    	; 0xd7e <__vector_8+0x34a>
     b22:	fc 01       	movw	r30, r24
     b24:	e2 5c       	subi	r30, 0xC2	; 194
     b26:	ff 4f       	sbci	r31, 0xFF	; 255
     b28:	d3 c6       	rjmp	.+3494   	; 0x18d0 <__tablejump2__>
			
			case READ_EXT_DATA:
				controller_next_state = MEASURE;
     b2a:	81 e0       	ldi	r24, 0x01	; 1
     b2c:	80 93 42 05 	sts	0x0542, r24	; 0x800542 <controller_next_state>
				break;
			
			case MEASURE:
				//SPECIAL MEASUREMENTS REQUIRED BY THE LOADCELL///////////////////////////
				loadcell_power_on();
				tx_data[POSITION_CURRENT] = adc_10_to_12_bits(ADC_MUX_ADC0); //NEED TO FIX ADC CONVERSINS!!!!!!!!
     b30:	28 c1       	rjmp	.+592    	; 0xd82 <__vector_8+0x34e>
     b32:	5a dc       	rcall	.-1868   	; 0x3e8 <loadcell_power_on>
     b34:	80 e0       	ldi	r24, 0x00	; 0
     b36:	d5 dc       	rcall	.-1622   	; 0x4e2 <adc_10_to_12_bits>
     b38:	f8 01       	movw	r30, r16
     b3a:	91 83       	std	Z+1, r25	; 0x01
		ADCSRB &= ~(1 << MUX5);
	}

	ADMUX = ((uint8_t)input & ADC_MUX_MASK) | (uint8_t)vref;
#else
	ADMUX = (uint8_t)input | (uint8_t)vref;
     b3c:	80 83       	st	Z, r24
     b3e:	8e e5       	ldi	r24, 0x5E	; 94
     b40:	f4 01       	movw	r30, r8
#endif
	ADCSRA |= (1 << ADSC);
     b42:	80 83       	st	Z, r24
     b44:	f7 01       	movw	r30, r14
     b46:	80 81       	ld	r24, Z
     b48:	80 64       	ori	r24, 0x40	; 64

	while ((ADCSRA & (1 << ADSC))) {
     b4a:	80 83       	st	Z, r24
     b4c:	f7 01       	movw	r30, r14
     b4e:	80 81       	ld	r24, Z
     b50:	86 fd       	sbrc	r24, 6
		/* wait for conversion complete */
	}
	return ADC;
     b52:	fc cf       	rjmp	.-8      	; 0xb4c <__vector_8+0x118>
     b54:	f5 01       	movw	r30, r10
// 				tx_data[POSITION_ANA3] = adc_result_average(ADC_MUX_ADC3, ADC_NUM_AVG); //
// 				tx_data[POSITION_ANA4] = adc_result_average(ADC_MUX_ADC4, ADC_NUM_AVG); //
// 				tx_data[POSITION_ANA5] = adc_result_average(ADC_MUX_ADC5, ADC_NUM_AVG); //
// 				//tx_data[POSITION_TEMP] = adc_result_average(ADC_MUX_TEMPSENSE, 1); //PIN CHANGE HAVE NO EFFECT ON ADCB
 				//tx_data[POSITION_VDD] = adc_result_average(ADC_MUX_1V1, 1); //PIN CHANGE HAVE NO EFFECT ON ADCB
				 tx_data[POSITION_VDD] = ((1.05*1024)/(adc_read_10bit(ADC_MUX_1V1, ADC_VREF_AVCC)))*1000; //PIN CHANGE HAVE NO EFFECT ON ADCB
     b56:	60 81       	ld	r22, Z
     b58:	71 81       	ldd	r23, Z+1	; 0x01
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	a5 d5       	rcall	.+2890   	; 0x16aa <__floatunsisf>
     b60:	9b 01       	movw	r18, r22
     b62:	ac 01       	movw	r20, r24
     b64:	66 e6       	ldi	r22, 0x66	; 102
     b66:	76 e6       	ldi	r23, 0x66	; 102
     b68:	86 e8       	ldi	r24, 0x86	; 134
     b6a:	94 e4       	ldi	r25, 0x44	; 68
     b6c:	0a d5       	rcall	.+2580   	; 0x1582 <__divsf3>
     b6e:	20 e0       	ldi	r18, 0x00	; 0
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	4a e7       	ldi	r20, 0x7A	; 122
     b74:	54 e4       	ldi	r21, 0x44	; 68
     b76:	27 d6       	rcall	.+3150   	; 0x17c6 <__mulsf3>
     b78:	6c d5       	rcall	.+2776   	; 0x1652 <__fixunssfsi>
     b7a:	f8 01       	movw	r30, r16
				 
				//SPECIAL MEASUREMENTS REQUIRED BY THE LOADCELL///////////////////////////
				loadcell_power_off();
     b7c:	77 87       	std	Z+15, r23	; 0x0f
     b7e:	66 87       	std	Z+14, r22	; 0x0e
				//////////////////////////////////////////////////////////////////////////
				
				//SPECIAL MEASUREMENTS REQUIRED BY THE LOADCELL////////////////////////////////////////////////////////////////////////
				accu_data += tx_data[POSITION_CURRENT]; //controller_measure(9, &tx_data); //measure with averaging, and accumulate.
     b80:	3a dc       	rcall	.-1932   	; 0x3f6 <loadcell_power_off>
     b82:	f8 01       	movw	r30, r16
     b84:	20 81       	ld	r18, Z
     b86:	31 81       	ldd	r19, Z+1	; 0x01
     b88:	80 91 33 05 	lds	r24, 0x0533	; 0x800533 <accu_data>
     b8c:	90 91 34 05 	lds	r25, 0x0534	; 0x800534 <accu_data+0x1>
     b90:	a0 91 35 05 	lds	r26, 0x0535	; 0x800535 <accu_data+0x2>
     b94:	b0 91 36 05 	lds	r27, 0x0536	; 0x800536 <accu_data+0x3>
     b98:	82 0f       	add	r24, r18
     b9a:	93 1f       	adc	r25, r19
     b9c:	a1 1d       	adc	r26, r1
     b9e:	b1 1d       	adc	r27, r1
     ba0:	80 93 33 05 	sts	0x0533, r24	; 0x800533 <accu_data>
     ba4:	90 93 34 05 	sts	0x0534, r25	; 0x800534 <accu_data+0x1>
     ba8:	a0 93 35 05 	sts	0x0535, r26	; 0x800535 <accu_data+0x2>
				loadcell_min_max_tran(tx_data[POSITION_CURRENT], &tx_data); //check if new value should be stored in min, max and tran.
     bac:	b0 93 36 05 	sts	0x0536, r27	; 0x800536 <accu_data+0x3>
     bb0:	80 81       	ld	r24, Z
     bb2:	91 81       	ldd	r25, Z+1	; 0x01
     bb4:	b8 01       	movw	r22, r16
				tx_data[POSITION_PREV] = tx_data[POSITION_CURRENT]; //store adc value for next measurement.
     bb6:	7d db       	rcall	.-2310   	; 0x2b2 <loadcell_min_max_tran>
     bb8:	f8 01       	movw	r30, r16
     bba:	80 81       	ld	r24, Z
     bbc:	91 81       	ldd	r25, Z+1	; 0x01
     bbe:	93 83       	std	Z+3, r25	; 0x03
				///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
				
				transmit_counter++;		
     bc0:	82 83       	std	Z+2, r24	; 0x02
     bc2:	80 91 40 05 	lds	r24, 0x0540	; 0x800540 <transmit_counter>
     bc6:	90 91 41 05 	lds	r25, 0x0541	; 0x800541 <transmit_counter+0x1>
     bca:	01 96       	adiw	r24, 0x01	; 1
     bcc:	90 93 41 05 	sts	0x0541, r25	; 0x800541 <transmit_counter+0x1>
     bd0:	80 93 40 05 	sts	0x0540, r24	; 0x800540 <transmit_counter>
				tx_data[POSITION_TIME] = transmit_counter; //increase timestamp counter.
     bd4:	93 8b       	std	Z+19, r25	; 0x13
			
				if (tx_data[POSITION_TIME] >= (TRANSMIT_RATE/WAKEUP_RATE)) //if accumulation limit is reached.
     bd6:	82 8b       	std	Z+18, r24	; 0x12
     bd8:	82 89       	ldd	r24, Z+18	; 0x12
     bda:	93 89       	ldd	r25, Z+19	; 0x13
     bdc:	88 37       	cpi	r24, 0x78	; 120
     bde:	91 05       	cpc	r25, r1
				{
					transmit_counter = 0; //reset counter
     be0:	40 f0       	brcs	.+16     	; 0xbf2 <__vector_8+0x1be>
     be2:	10 92 41 05 	sts	0x0541, r1	; 0x800541 <transmit_counter+0x1>
     be6:	10 92 40 05 	sts	0x0540, r1	; 0x800540 <transmit_counter>
					controller_next_state = CALC; //limit reached, go to next
     bea:	82 e0       	ldi	r24, 0x02	; 2
     bec:	80 93 42 05 	sts	0x0542, r24	; 0x800542 <controller_next_state>
					} else {
					controller_next_state = READ_EXT_DATA; //Start from top again
     bf0:	c8 c0       	rjmp	.+400    	; 0xd82 <__vector_8+0x34e>
     bf2:	10 92 42 05 	sts	0x0542, r1	; 0x800542 <controller_next_state>
					RTC_ISR_ACTIVE = 0; //Break loop and go to sleep again
     bf6:	10 92 32 05 	sts	0x0532, r1	; 0x800532 <RTC_ISR_ACTIVE>
				}
				break;
			
			case CALC:
				//SPECIAL MEASUREMENTS REQUIRED BY THE LOADCELL////////////////////////////////////////////////////////////////////////
				tx_data[POSITION_AVG] = controller_calc_avg(accu_data, tx_data[POSITION_TIME]); //calc and store average.
     bfa:	c3 c0       	rjmp	.+390    	; 0xd82 <__vector_8+0x34e>
     bfc:	f8 01       	movw	r30, r16
     bfe:	22 89       	ldd	r18, Z+18	; 0x12


uint16_t controller_calc_avg(uint32_t data, uint16_t cnt) {
	uint16_t avg = 0;
	
	avg = data/cnt;
     c00:	33 89       	ldd	r19, Z+19	; 0x13
     c02:	40 e0       	ldi	r20, 0x00	; 0
     c04:	50 e0       	ldi	r21, 0x00	; 0
     c06:	60 91 33 05 	lds	r22, 0x0533	; 0x800533 <accu_data>
     c0a:	70 91 34 05 	lds	r23, 0x0534	; 0x800534 <accu_data+0x1>
     c0e:	80 91 35 05 	lds	r24, 0x0535	; 0x800535 <accu_data+0x2>
     c12:	90 91 36 05 	lds	r25, 0x0536	; 0x800536 <accu_data+0x3>
				}
				break;
			
			case CALC:
				//SPECIAL MEASUREMENTS REQUIRED BY THE LOADCELL////////////////////////////////////////////////////////////////////////
				tx_data[POSITION_AVG] = controller_calc_avg(accu_data, tx_data[POSITION_TIME]); //calc and store average.
     c16:	3a d6       	rcall	.+3188   	; 0x188c <__udivmodsi4>
     c18:	f8 01       	movw	r30, r16
     c1a:	35 83       	std	Z+5, r19	; 0x05
				accu_data = 0; //reset parameters
     c1c:	24 83       	std	Z+4, r18	; 0x04
     c1e:	10 92 33 05 	sts	0x0533, r1	; 0x800533 <accu_data>
     c22:	10 92 34 05 	sts	0x0534, r1	; 0x800534 <accu_data+0x1>
     c26:	10 92 35 05 	sts	0x0535, r1	; 0x800535 <accu_data+0x2>
     c2a:	10 92 36 05 	sts	0x0536, r1	; 0x800536 <accu_data+0x3>
				///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
				controller_next_state = STORE_EXT_MEM;
     c2e:	83 e0       	ldi	r24, 0x03	; 3
     c30:	80 93 42 05 	sts	0x0542, r24	; 0x800542 <controller_next_state>
				break;
			
			case STORE_EXT_MEM:
				tx_data[POSITION_TIME] = 0; //reset accumulation counter if something???????????????
     c34:	a6 c0       	rjmp	.+332    	; 0xd82 <__vector_8+0x34e>
     c36:	f8 01       	movw	r30, r16
				
				#ifdef DEBUG
					char myval[5] = "";
     c38:	13 8a       	std	Z+19, r1	; 0x13
     c3a:	12 8a       	std	Z+18, r1	; 0x12
     c3c:	1a 82       	std	Y+2, r1	; 0x02
     c3e:	19 82       	std	Y+1, r1	; 0x01
     c40:	83 e0       	ldi	r24, 0x03	; 3
     c42:	f3 01       	movw	r30, r6
					reset_char_array(myval, 5);
     c44:	11 92       	st	Z+, r1
     c46:	8a 95       	dec	r24
     c48:	e9 f7       	brne	.-6      	; 0xc44 <__vector_8+0x210>
     c4a:	65 e0       	ldi	r22, 0x05	; 5
					itoa(tx_data[POSITION_AVG], myval, 10);
     c4c:	ce 01       	movw	r24, r28
     c4e:	01 96       	adiw	r24, 0x01	; 1
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     c50:	93 db       	rcall	.-2266   	; 0x378 <reset_char_array>
     c52:	f8 01       	movw	r30, r16
     c54:	84 81       	ldd	r24, Z+4	; 0x04
     c56:	95 81       	ldd	r25, Z+5	; 0x05
     c58:	4d 2d       	mov	r20, r13
					usart_tx_at(USART_TERMINAL, RESPONSE_HEADER);
     c5a:	be 01       	movw	r22, r28
     c5c:	6f 5f       	subi	r22, 0xFF	; 255
     c5e:	7f 4f       	sbci	r23, 0xFF	; 255
     c60:	99 d6       	rcall	.+3378   	; 0x1994 <__itoa_ncheck>
     c62:	6a e2       	ldi	r22, 0x2A	; 42
					usart_tx_at(USART_TERMINAL, myval);
     c64:	73 e0       	ldi	r23, 0x03	; 3
     c66:	88 ec       	ldi	r24, 0xC8	; 200
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	62 db       	rcall	.-2364   	; 0x330 <usart_tx_at>
     c6c:	be 01       	movw	r22, r28
					usart_tx_at(USART_TERMINAL, RESPONSE_FOOTER);
     c6e:	6f 5f       	subi	r22, 0xFF	; 255
     c70:	7f 4f       	sbci	r23, 0xFF	; 255
     c72:	88 ec       	ldi	r24, 0xC8	; 200
     c74:	90 e0       	ldi	r25, 0x00	; 0
				#endif // DEBUG
								
				controller_next_state = RF_POWER_ON;
     c76:	5c db       	rcall	.-2376   	; 0x330 <usart_tx_at>
				break;
     c78:	6a e2       	ldi	r22, 0x2A	; 42
			
			case RF_POWER_ON:
				if (radio_power_on() == 1) //power on and check if it fails
     c7a:	73 e0       	ldi	r23, 0x03	; 3
     c7c:	88 ec       	ldi	r24, 0xC8	; 200
					
// 					tx_data[POSITION_STATUS] |= (1<<STATUS_BIT_RF_POWER_ON); //set failure status
// 					controller_next_state = RF_POWER_OFF; //if failure go to power off
// 					break;
 				}
				controller_next_state = RF_CONNECT;
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	57 db       	rcall	.-2386   	; 0x330 <usart_tx_at>
     c82:	84 e0       	ldi	r24, 0x04	; 4
				break;
     c84:	80 93 42 05 	sts	0x0542, r24	; 0x800542 <controller_next_state>
			
			case RF_CONNECT: //NEED MORE POWER!!!!!!
				if (at_rf_status() != 0)
     c88:	7c c0       	rjmp	.+248    	; 0xd82 <__vector_8+0x34e>
     c8a:	b7 db       	rcall	.-2194   	; 0x3fa <radio_power_on>
     c8c:	85 e0       	ldi	r24, 0x05	; 5
				{
					controller_next_state = RF_POWER_OFF; // RF_DISCONNECT; //if failure go to disconnect
     c8e:	80 93 42 05 	sts	0x0542, r24	; 0x800542 <controller_next_state>
					break;
     c92:	77 c0       	rjmp	.+238    	; 0xd82 <__vector_8+0x34e>
				}
				 
				at_rf_gprs();
     c94:	00 de       	rcall	.-1024   	; 0x896 <at_rf_status>
     c96:	88 23       	and	r24, r24
				if (at_rf_connect(0) != 0) //Connect to network. MAKE STATUS REPORT FROM THIS!!!!!!!
     c98:	19 f0       	breq	.+6      	; 0xca0 <__vector_8+0x26c>
     c9a:	d0 92 42 05 	sts	0x0542, r13	; 0x800542 <controller_next_state>
     c9e:	71 c0       	rjmp	.+226    	; 0xd82 <__vector_8+0x34e>
     ca0:	ff dd       	rcall	.-1026   	; 0x8a0 <at_rf_gprs>
				{
					tx_data[POSITION_STATUS] |= (1<<STATUS_BIT_RF_CONNECT); //set failure status
     ca2:	80 e0       	ldi	r24, 0x00	; 0
     ca4:	02 de       	rcall	.-1020   	; 0x8aa <at_rf_connect>
     ca6:	88 23       	and	r24, r24
     ca8:	49 f0       	breq	.+18     	; 0xcbc <__vector_8+0x288>
     caa:	f8 01       	movw	r30, r16
     cac:	80 a1       	ldd	r24, Z+32	; 0x20
					controller_next_state = RF_POWER_OFF; // RF_DISCONNECT; //if failure go to disconnect
     cae:	91 a1       	ldd	r25, Z+33	; 0x21
     cb0:	82 60       	ori	r24, 0x02	; 2
					break;
				}
				controller_next_state = GENERATE_PACKAGE;
     cb2:	91 a3       	std	Z+33, r25	; 0x21
     cb4:	80 a3       	std	Z+32, r24	; 0x20
				break;
     cb6:	d0 92 42 05 	sts	0x0542, r13	; 0x800542 <controller_next_state>
			
			case GENERATE_PACKAGE:
				transfer_data_package_counter = 2;
     cba:	63 c0       	rjmp	.+198    	; 0xd82 <__vector_8+0x34e>
     cbc:	86 e0       	ldi	r24, 0x06	; 6
     cbe:	80 93 42 05 	sts	0x0542, r24	; 0x800542 <controller_next_state>
				while (transfer_data_package_counter < 8)
 				{
					data_to_char(&tx_data[transfer_data_package_counter], 1, &tx_data_bytes, TRANSFER_DATA_BASE); //data to ascii
     cc2:	5f c0       	rjmp	.+190    	; 0xd82 <__vector_8+0x34e>
     cc4:	c0 92 ca 04 	sts	0x04CA, r12	; 0x8004ca <__data_end>
     cc8:	40 92 cb 04 	sts	0x04CB, r4	; 0x8004cb <__data_end+0x1>
     ccc:	8c 2d       	mov	r24, r12
     cce:	94 2d       	mov	r25, r4
     cd0:	88 0f       	add	r24, r24
     cd2:	99 1f       	adc	r25, r25
     cd4:	2a e0       	ldi	r18, 0x0A	; 10
     cd6:	30 e0       	ldi	r19, 0x00	; 0
     cd8:	47 ec       	ldi	r20, 0xC7	; 199
     cda:	55 e0       	ldi	r21, 0x05	; 5
     cdc:	61 e0       	ldi	r22, 0x01	; 1
     cde:	84 53       	subi	r24, 0x34	; 52
     ce0:	9a 4f       	sbci	r25, 0xFA	; 250
     ce2:	78 dd       	rcall	.-1296   	; 0x7d4 <data_to_char>
     ce4:	4d 2d       	mov	r20, r13
					itoa(transfer_data_package_counter, mqtt_sub_topic, 10); //counter to text for sub-topic
					transfer_data_length_package = mqtt_packet(&tx_data_bytes, &tx_data_package, TRANSFER_DATA_SIZE_PACKAGE, &mqtt_sub_topic); //convert ascii data to MQTT package.
     ce6:	64 e4       	ldi	r22, 0x44	; 68
     ce8:	75 e0       	ldi	r23, 0x05	; 5
     cea:	80 91 ca 04 	lds	r24, 0x04CA	; 0x8004ca <__data_end>
     cee:	90 91 cb 04 	lds	r25, 0x04CB	; 0x8004cb <__data_end+0x1>
     cf2:	50 d6       	rcall	.+3232   	; 0x1994 <__itoa_ncheck>
     cf4:	24 e4       	ldi	r18, 0x44	; 68
     cf6:	35 e0       	ldi	r19, 0x05	; 5
     cf8:	44 e6       	ldi	r20, 0x64	; 100
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	6e ec       	ldi	r22, 0xCE	; 206
								
					if (transfer_data_package_counter > 2)
     cfe:	74 e0       	ldi	r23, 0x04	; 4
     d00:	87 ec       	ldi	r24, 0xC7	; 199
     d02:	95 e0       	ldi	r25, 0x05	; 5
     d04:	9c d3       	rcall	.+1848   	; 0x143e <mqtt_packet>
     d06:	90 93 cd 04 	sts	0x04CD, r25	; 0x8004cd <transfer_data_length_package+0x1>
					{
						//status for open new connection
						at_rf_connect(1); //1	
     d0a:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <transfer_data_length_package>
     d0e:	80 91 ca 04 	lds	r24, 0x04CA	; 0x8004ca <__data_end>
					}
					
					tx(&tx_data_package, transfer_data_length_package); //transmit package. GENERATE STATUS FROM THIS.
     d12:	90 91 cb 04 	lds	r25, 0x04CB	; 0x8004cb <__data_end+0x1>
     d16:	03 97       	sbiw	r24, 0x03	; 3
     d18:	14 f0       	brlt	.+4      	; 0xd1e <__vector_8+0x2ea>
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	c6 dd       	rcall	.-1140   	; 0x8aa <at_rf_connect>
     d1e:	60 91 cc 04 	lds	r22, 0x04CC	; 0x8004cc <transfer_data_length_package>
					reset_char_array(&mqtt_sub_topic, 3);
     d22:	70 91 cd 04 	lds	r23, 0x04CD	; 0x8004cd <transfer_data_length_package+0x1>
     d26:	8e ec       	ldi	r24, 0xCE	; 206
// 						itoa(transfer_data_length_package, package_lenght, 10);
// 						strcpy(mystring, package_lenght);
// 						usart_tx_at(USART_TERMINAL, mystring);
					#endif // DEBUG

					transfer_data_package_counter++;
     d28:	94 e0       	ldi	r25, 0x04	; 4
     d2a:	26 de       	rcall	.-948    	; 0x978 <tx>
     d2c:	63 e0       	ldi	r22, 0x03	; 3
     d2e:	84 e4       	ldi	r24, 0x44	; 68
     d30:	95 e0       	ldi	r25, 0x05	; 5
     d32:	22 db       	rcall	.-2492   	; 0x378 <reset_char_array>
     d34:	80 91 ca 04 	lds	r24, 0x04CA	; 0x8004ca <__data_end>
				controller_next_state = GENERATE_PACKAGE;
				break;
			
			case GENERATE_PACKAGE:
				transfer_data_package_counter = 2;
				while (transfer_data_package_counter < 8)
     d38:	90 91 cb 04 	lds	r25, 0x04CB	; 0x8004cb <__data_end+0x1>
     d3c:	01 96       	adiw	r24, 0x01	; 1
					#endif // DEBUG

					transfer_data_package_counter++;
					
				}
				controller_next_state = TX_DATA;
     d3e:	90 93 cb 04 	sts	0x04CB, r25	; 0x8004cb <__data_end+0x1>
     d42:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__data_end>
				break;
			
			case TX_DATA:
				controller_next_state = RX_DATA;
     d46:	88 30       	cpi	r24, 0x08	; 8
     d48:	91 05       	cpc	r25, r1
				break;
     d4a:	0c f4       	brge	.+2      	; 0xd4e <__vector_8+0x31a>
			
			case RX_DATA:
				controller_next_state = RF_DISCONNECT;
     d4c:	c1 cf       	rjmp	.-126    	; 0xcd0 <__vector_8+0x29c>
     d4e:	f7 e0       	ldi	r31, 0x07	; 7
				break;
     d50:	f0 93 42 05 	sts	0x0542, r31	; 0x800542 <controller_next_state>
			
			case RF_DISCONNECT:
 				if (at_rf_disconnect() != 0) //Status will not be transmitted, but could probably be stored for later.
     d54:	16 c0       	rjmp	.+44     	; 0xd82 <__vector_8+0x34e>
 				{
// 					//tx_data[POSITION_STATUS] |= (1<<STATUS_BIT_RF_DISNNECT); //set failure status
// 					controller_next_state = RF_POWER_OFF; // RF_DISCONNECT; //if failure go to disconnect
// 					break;
 				}
				controller_next_state = RF_POWER_OFF;
     d56:	30 92 42 05 	sts	0x0542, r3	; 0x800542 <controller_next_state>
				break;
			
			case RF_POWER_OFF:
				radio_power_off_at(); //radio power down
     d5a:	13 c0       	rjmp	.+38     	; 0xd82 <__vector_8+0x34e>
     d5c:	20 92 42 05 	sts	0x0542, r2	; 0x800542 <controller_next_state>
				controller_next_state = RESET_REGISTERS;
     d60:	10 c0       	rjmp	.+32     	; 0xd82 <__vector_8+0x34e>
				break;
     d62:	27 de       	rcall	.-946    	; 0x9b2 <at_rf_disconnect>
			
			case RESET_REGISTERS:
				reset_all_data(); //reset all arrays
     d64:	d0 92 42 05 	sts	0x0542, r13	; 0x800542 <controller_next_state>
				controller_next_state = READ_EXT_DATA;
     d68:	0c c0       	rjmp	.+24     	; 0xd82 <__vector_8+0x34e>
     d6a:	7e db       	rcall	.-2308   	; 0x468 <radio_power_off_at>
				RTC_ISR_ACTIVE = 0; //FINISHED, break LOOP!
     d6c:	50 92 42 05 	sts	0x0542, r5	; 0x800542 <controller_next_state>
				break;
     d70:	08 c0       	rjmp	.+16     	; 0xd82 <__vector_8+0x34e>
			
			default:
				controller_next_state = RESET_REGISTERS; //TRY RESET.
     d72:	10 db       	rcall	.-2528   	; 0x394 <reset_all_data>
     d74:	10 92 42 05 	sts	0x0542, r1	; 0x800542 <controller_next_state>
				break;
		}
		
		controller_state = controller_next_state; //NEXT STATE => STATE
     d78:	10 92 32 05 	sts	0x0532, r1	; 0x800532 <RTC_ISR_ACTIVE>
     d7c:	02 c0       	rjmp	.+4      	; 0xd82 <__vector_8+0x34e>
	{
		goto END;
	} else {wdt_counter = 0;} //reset counter if limit is reached.
	
	RTC_ISR_ACTIVE = 1;
	while (RTC_ISR_ACTIVE == 1)
     d7e:	50 92 42 05 	sts	0x0542, r5	; 0x800542 <controller_next_state>
     d82:	80 91 42 05 	lds	r24, 0x0542	; 0x800542 <controller_next_state>
     d86:	80 93 43 05 	sts	0x0543, r24	; 0x800543 <controller_state>

	END:
	
	wdt_reset();
	//wdt_enable();
	rtc_init_period(1);
     d8a:	80 91 32 05 	lds	r24, 0x0532	; 0x800532 <RTC_ISR_ACTIVE>
     d8e:	81 30       	cpi	r24, 0x01	; 1
     d90:	09 f4       	brne	.+2      	; 0xd94 <__vector_8+0x360>
	return;
	
}
     d92:	bf ce       	rjmp	.-642    	; 0xb12 <__vector_8+0xde>
     d94:	a8 95       	wdr
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	0b db       	rcall	.-2538   	; 0x3b2 <rtc_init_period>
     d9c:	0f 90       	pop	r0
     d9e:	0f 90       	pop	r0
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	df 91       	pop	r29
     da8:	cf 91       	pop	r28
     daa:	ff 91       	pop	r31
     dac:	ef 91       	pop	r30
     dae:	bf 91       	pop	r27
     db0:	af 91       	pop	r26
     db2:	9f 91       	pop	r25
     db4:	8f 91       	pop	r24
     db6:	7f 91       	pop	r23
     db8:	6f 91       	pop	r22
     dba:	5f 91       	pop	r21
     dbc:	4f 91       	pop	r20
     dbe:	3f 91       	pop	r19
     dc0:	2f 91       	pop	r18
     dc2:	1f 91       	pop	r17
     dc4:	0f 91       	pop	r16
     dc6:	ff 90       	pop	r15
     dc8:	ef 90       	pop	r14
     dca:	df 90       	pop	r13
     dcc:	cf 90       	pop	r12
     dce:	bf 90       	pop	r11
     dd0:	af 90       	pop	r10
     dd2:	9f 90       	pop	r9
     dd4:	8f 90       	pop	r8
     dd6:	7f 90       	pop	r7
     dd8:	6f 90       	pop	r6
     dda:	5f 90       	pop	r5
     ddc:	4f 90       	pop	r4
     dde:	3f 90       	pop	r3
     de0:	2f 90       	pop	r2
     de2:	0f 90       	pop	r0
     de4:	0f be       	out	0x3f, r0	; 63
     de6:	0f 90       	pop	r0
     de8:	1f 90       	pop	r1
     dea:	18 95       	reti

00000dec <main>:
		
	/* Initialize the board.
	 * The board-specific conf_board.h file contains the configuration of
	 * the board initialization.
	 */
	board_init();
     dec:	f8 94       	cli
{
	/*
	CHECK F_CPU AND ADC CLOCK SPEED SETTINGS!!!!!!
	The initial target is 1MHz CPU clock and <=200kHz ADC clock speed => div by >=5 => div by 8 => 125kHz ADC clock.
	*/
	PRR0 &= ~(1<<PRADC); //enable ADC clock
     dee:	c8 d3       	rcall	.+1936   	; 0x1580 <board_init>
     df0:	e4 e6       	ldi	r30, 0x64	; 100
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	80 81       	ld	r24, Z
     df6:	8e 7f       	andi	r24, 0xFE	; 254
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
     df8:	80 83       	st	Z, r24
     dfa:	83 e8       	ldi	r24, 0x83	; 131
     dfc:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
	//Enable The receiver and transmitter
	UCSR0B |= (1<<3);
	*/
	//////////////////////////////////////////////////////////////////////////
	//unsigned char data = 0x40;
	usart_init_rs232(USART_RADIO, &USART_OPTIONS); //Radio UART
     e00:	62 e0       	ldi	r22, 0x02	; 2
     e02:	71 e0       	ldi	r23, 0x01	; 1
     e04:	80 ec       	ldi	r24, 0xC0	; 192
	sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
     e06:	90 e0       	ldi	r25, 0x00	; 0
     e08:	12 da       	rcall	.-3036   	; 0x22e <usart_init_rs232>
     e0a:	62 e0       	ldi	r22, 0x02	; 2
	
	usart_init_rs232(USART_TERMINAL, &USART_OPTIONS); //Radio UART
     e0c:	80 e0       	ldi	r24, 0x00	; 0
     e0e:	5f d9       	rcall	.-3394   	; 0xce <sysclk_enable_module>
     e10:	62 e0       	ldi	r22, 0x02	; 2
     e12:	71 e0       	ldi	r23, 0x01	; 1
	sysclk_enable_module(POWER_RED_REG0, PRUSART1_bm);
     e14:	88 ec       	ldi	r24, 0xC8	; 200
     e16:	90 e0       	ldi	r25, 0x00	; 0
// 	
// 	//initialize radio pins
 	delay_s(1); //wait for voltages to settle
     e18:	0a da       	rcall	.-3052   	; 0x22e <usart_init_rs232>
     e1a:	60 e1       	ldi	r22, 0x10	; 16
     e1c:	80 e0       	ldi	r24, 0x00	; 0
 	radio_pins_init();
     e1e:	57 d9       	rcall	.-3410   	; 0xce <sysclk_enable_module>
     e20:	6b e0       	ldi	r22, 0x0B	; 11
     e22:	7b e8       	ldi	r23, 0x8B	; 139
     e24:	82 e0       	ldi	r24, 0x02	; 2
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	78 da       	rcall	.-2832   	; 0x31a <__portable_avr_delay_cycles>
     e2a:	ce da       	rcall	.-2660   	; 0x3c8 <radio_pins_init>
     e2c:	6b e0       	ldi	r22, 0x0B	; 11
     e2e:	7b e8       	ldi	r23, 0x8B	; 139
     e30:	82 e0       	ldi	r24, 0x02	; 2
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	72 da       	rcall	.-2844   	; 0x31a <__portable_avr_delay_cycles>
     e36:	c5 da       	rcall	.-2678   	; 0x3c2 <loadcell_pins_init>
     e38:	17 db       	rcall	.-2514   	; 0x468 <radio_power_off_at>
     e3a:	ac da       	rcall	.-2728   	; 0x394 <reset_all_data>
     e3c:	82 e0       	ldi	r24, 0x02	; 2
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	b8 da       	rcall	.-2704   	; 0x3b2 <rtc_init_period>
     e42:	83 b7       	in	r24, 0x33	; 51
     e44:	81 7f       	andi	r24, 0xF1	; 241
     e46:	84 60       	ori	r24, 0x04	; 4
     e48:	83 bf       	out	0x33, r24	; 51
     e4a:	78 94       	sei
     e4c:	83 b7       	in	r24, 0x33	; 51
     e4e:	81 60       	ori	r24, 0x01	; 1
     e50:	83 bf       	out	0x33, r24	; 51
     e52:	85 b7       	in	r24, 0x35	; 53
     e54:	80 66       	ori	r24, 0x60	; 96
     e56:	85 bf       	out	0x35, r24	; 53
     e58:	8f 7d       	andi	r24, 0xDF	; 223
     e5a:	85 bf       	out	0x35, r24	; 53
     e5c:	88 95       	sleep
     e5e:	83 b7       	in	r24, 0x33	; 51
     e60:	8e 7f       	andi	r24, 0xFE	; 254
     e62:	83 bf       	out	0x33, r24	; 51
     e64:	f3 cf       	rjmp	.-26     	; 0xe4c <main+0x60>

00000e66 <MQTTSerialize_connectLength>:

	rc = 1;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
     e66:	ef 92       	push	r14
     e68:	ff 92       	push	r15
     e6a:	0f 93       	push	r16
     e6c:	1f 93       	push	r17
     e6e:	cf 93       	push	r28
     e70:	df 93       	push	r29
     e72:	ec 01       	movw	r28, r24
     e74:	8e 81       	ldd	r24, Y+6	; 0x06
     e76:	83 30       	cpi	r24, 0x03	; 3
     e78:	29 f0       	breq	.+10     	; 0xe84 <MQTTSerialize_connectLength+0x1e>
     e7a:	84 30       	cpi	r24, 0x04	; 4
     e7c:	31 f4       	brne	.+12     	; 0xe8a <MQTTSerialize_connectLength+0x24>
     e7e:	0a e0       	ldi	r16, 0x0A	; 10
     e80:	10 e0       	ldi	r17, 0x00	; 0
     e82:	05 c0       	rjmp	.+10     	; 0xe8e <MQTTSerialize_connectLength+0x28>
     e84:	0c e0       	ldi	r16, 0x0C	; 12
     e86:	10 e0       	ldi	r17, 0x00	; 0
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <MQTTSerialize_connectLength+0x28>
     e8a:	00 e0       	ldi	r16, 0x00	; 0
     e8c:	10 e0       	ldi	r17, 0x00	; 0
     e8e:	4f 81       	ldd	r20, Y+7	; 0x07
     e90:	58 85       	ldd	r21, Y+8	; 0x08
     e92:	69 85       	ldd	r22, Y+9	; 0x09
     e94:	7a 85       	ldd	r23, Y+10	; 0x0a
     e96:	8b 85       	ldd	r24, Y+11	; 0x0b
     e98:	9c 85       	ldd	r25, Y+12	; 0x0c
     e9a:	fb d1       	rcall	.+1014   	; 0x1292 <MQTTstrlen>
     e9c:	02 96       	adiw	r24, 0x02	; 2
     e9e:	08 0f       	add	r16, r24
     ea0:	19 1f       	adc	r17, r25
     ea2:	88 89       	ldd	r24, Y+16	; 0x10
     ea4:	88 23       	and	r24, r24
     ea6:	a1 f0       	breq	.+40     	; 0xed0 <MQTTSerialize_connectLength+0x6a>
     ea8:	4f 89       	ldd	r20, Y+23	; 0x17
     eaa:	58 8d       	ldd	r21, Y+24	; 0x18
     eac:	69 8d       	ldd	r22, Y+25	; 0x19
     eae:	7a 8d       	ldd	r23, Y+26	; 0x1a
     eb0:	8b 8d       	ldd	r24, Y+27	; 0x1b
     eb2:	9c 8d       	ldd	r25, Y+28	; 0x1c
     eb4:	ee d1       	rcall	.+988    	; 0x1292 <MQTTstrlen>
     eb6:	7c 01       	movw	r14, r24
     eb8:	4d 8d       	ldd	r20, Y+29	; 0x1d
     eba:	5e 8d       	ldd	r21, Y+30	; 0x1e
     ebc:	6f 8d       	ldd	r22, Y+31	; 0x1f
     ebe:	78 a1       	ldd	r23, Y+32	; 0x20
     ec0:	89 a1       	ldd	r24, Y+33	; 0x21
     ec2:	9a a1       	ldd	r25, Y+34	; 0x22
     ec4:	e6 d1       	rcall	.+972    	; 0x1292 <MQTTstrlen>
     ec6:	8e 0d       	add	r24, r14
     ec8:	9f 1d       	adc	r25, r15
     eca:	04 96       	adiw	r24, 0x04	; 4
     ecc:	08 0f       	add	r16, r24
     ece:	19 1f       	adc	r17, r25
     ed0:	8d a1       	ldd	r24, Y+37	; 0x25
     ed2:	9e a1       	ldd	r25, Y+38	; 0x26
     ed4:	89 2b       	or	r24, r25
     ed6:	21 f4       	brne	.+8      	; 0xee0 <MQTTSerialize_connectLength+0x7a>
     ed8:	89 a5       	ldd	r24, Y+41	; 0x29
     eda:	9a a5       	ldd	r25, Y+42	; 0x2a
     edc:	89 2b       	or	r24, r25
     ede:	51 f0       	breq	.+20     	; 0xef4 <MQTTSerialize_connectLength+0x8e>
     ee0:	4d a1       	ldd	r20, Y+37	; 0x25
     ee2:	5e a1       	ldd	r21, Y+38	; 0x26
     ee4:	6f a1       	ldd	r22, Y+39	; 0x27
     ee6:	78 a5       	ldd	r23, Y+40	; 0x28
     ee8:	89 a5       	ldd	r24, Y+41	; 0x29
     eea:	9a a5       	ldd	r25, Y+42	; 0x2a
     eec:	d2 d1       	rcall	.+932    	; 0x1292 <MQTTstrlen>
     eee:	02 96       	adiw	r24, 0x02	; 2
     ef0:	08 0f       	add	r16, r24
     ef2:	19 1f       	adc	r17, r25
     ef4:	8b a5       	ldd	r24, Y+43	; 0x2b
     ef6:	9c a5       	ldd	r25, Y+44	; 0x2c
     ef8:	89 2b       	or	r24, r25
     efa:	21 f4       	brne	.+8      	; 0xf04 <MQTTSerialize_connectLength+0x9e>
     efc:	8f a5       	ldd	r24, Y+47	; 0x2f
     efe:	98 a9       	ldd	r25, Y+48	; 0x30
     f00:	89 2b       	or	r24, r25
     f02:	51 f0       	breq	.+20     	; 0xf18 <MQTTSerialize_connectLength+0xb2>
     f04:	4b a5       	ldd	r20, Y+43	; 0x2b
     f06:	5c a5       	ldd	r21, Y+44	; 0x2c
     f08:	6d a5       	ldd	r22, Y+45	; 0x2d
     f0a:	7e a5       	ldd	r23, Y+46	; 0x2e
     f0c:	8f a5       	ldd	r24, Y+47	; 0x2f
     f0e:	98 a9       	ldd	r25, Y+48	; 0x30
     f10:	c0 d1       	rcall	.+896    	; 0x1292 <MQTTstrlen>
     f12:	02 96       	adiw	r24, 0x02	; 2
     f14:	08 0f       	add	r16, r24
     f16:	19 1f       	adc	r17, r25
     f18:	c8 01       	movw	r24, r16
     f1a:	df 91       	pop	r29
     f1c:	cf 91       	pop	r28
     f1e:	1f 91       	pop	r17
     f20:	0f 91       	pop	r16
     f22:	ff 90       	pop	r15
     f24:	ef 90       	pop	r14
     f26:	08 95       	ret

00000f28 <MQTTSerialize_connect>:
     f28:	af 92       	push	r10
     f2a:	bf 92       	push	r11
     f2c:	cf 92       	push	r12
     f2e:	df 92       	push	r13
     f30:	ef 92       	push	r14
     f32:	ff 92       	push	r15
     f34:	0f 93       	push	r16
     f36:	1f 93       	push	r17
     f38:	cf 93       	push	r28
     f3a:	df 93       	push	r29
     f3c:	00 d0       	rcall	.+0      	; 0xf3e <MQTTSerialize_connect+0x16>
     f3e:	cd b7       	in	r28, 0x3d	; 61
     f40:	de b7       	in	r29, 0x3e	; 62
     f42:	6c 01       	movw	r12, r24
     f44:	5b 01       	movw	r10, r22
     f46:	8a 01       	movw	r16, r20
     f48:	9a 83       	std	Y+2, r25	; 0x02
     f4a:	89 83       	std	Y+1, r24	; 0x01
     f4c:	ca 01       	movw	r24, r20
     f4e:	8b df       	rcall	.-234    	; 0xe66 <MQTTSerialize_connectLength>
     f50:	7c 01       	movw	r14, r24
     f52:	03 d1       	rcall	.+518    	; 0x115a <MQTTPacket_len>
     f54:	a8 16       	cp	r10, r24
     f56:	b9 06       	cpc	r11, r25
     f58:	0c f4       	brge	.+2      	; 0xf5c <MQTTSerialize_connect+0x34>
     f5a:	9f c0       	rjmp	.+318    	; 0x109a <MQTTSerialize_connect+0x172>
     f5c:	60 e1       	ldi	r22, 0x10	; 16
     f5e:	ce 01       	movw	r24, r28
     f60:	01 96       	adiw	r24, 0x01	; 1
     f62:	0a d1       	rcall	.+532    	; 0x1178 <writeChar>
     f64:	b7 01       	movw	r22, r14
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	9a 81       	ldd	r25, Y+2	; 0x02
     f6a:	d1 d0       	rcall	.+418    	; 0x110e <MQTTPacket_encode>
     f6c:	29 81       	ldd	r18, Y+1	; 0x01
     f6e:	3a 81       	ldd	r19, Y+2	; 0x02
     f70:	82 0f       	add	r24, r18
     f72:	93 1f       	adc	r25, r19
     f74:	9a 83       	std	Y+2, r25	; 0x02
     f76:	89 83       	std	Y+1, r24	; 0x01
     f78:	f8 01       	movw	r30, r16
     f7a:	86 81       	ldd	r24, Z+6	; 0x06
     f7c:	84 30       	cpi	r24, 0x04	; 4
     f7e:	51 f4       	brne	.+20     	; 0xf94 <MQTTSerialize_connect+0x6c>
     f80:	6a eb       	ldi	r22, 0xBA	; 186
     f82:	74 e0       	ldi	r23, 0x04	; 4
     f84:	ce 01       	movw	r24, r28
     f86:	01 96       	adiw	r24, 0x01	; 1
     f88:	20 d1       	rcall	.+576    	; 0x11ca <writeCString>
     f8a:	64 e0       	ldi	r22, 0x04	; 4
     f8c:	ce 01       	movw	r24, r28
     f8e:	01 96       	adiw	r24, 0x01	; 1
     f90:	f3 d0       	rcall	.+486    	; 0x1178 <writeChar>
     f92:	09 c0       	rjmp	.+18     	; 0xfa6 <MQTTSerialize_connect+0x7e>
     f94:	6f eb       	ldi	r22, 0xBF	; 191
     f96:	74 e0       	ldi	r23, 0x04	; 4
     f98:	ce 01       	movw	r24, r28
     f9a:	01 96       	adiw	r24, 0x01	; 1
     f9c:	16 d1       	rcall	.+556    	; 0x11ca <writeCString>
     f9e:	63 e0       	ldi	r22, 0x03	; 3
     fa0:	ce 01       	movw	r24, r28
     fa2:	01 96       	adiw	r24, 0x01	; 1
     fa4:	e9 d0       	rcall	.+466    	; 0x1178 <writeChar>
     fa6:	f1 2c       	mov	r15, r1
     fa8:	f8 01       	movw	r30, r16
     faa:	87 85       	ldd	r24, Z+15	; 0x0f
     fac:	80 fb       	bst	r24, 0
     fae:	f1 f8       	bld	r15, 1
     fb0:	81 e0       	ldi	r24, 0x01	; 1
     fb2:	90 89       	ldd	r25, Z+16	; 0x10
     fb4:	91 11       	cpse	r25, r1
     fb6:	01 c0       	rjmp	.+2      	; 0xfba <MQTTSerialize_connect+0x92>
     fb8:	80 e0       	ldi	r24, 0x00	; 0
     fba:	80 fb       	bst	r24, 0
     fbc:	f2 f8       	bld	r15, 2
     fbe:	f2 fe       	sbrs	r15, 2
     fc0:	0d c0       	rjmp	.+26     	; 0xfdc <MQTTSerialize_connect+0xb4>
     fc2:	f8 01       	movw	r30, r16
     fc4:	84 a1       	ldd	r24, Z+36	; 0x24
     fc6:	83 70       	andi	r24, 0x03	; 3
     fc8:	88 0f       	add	r24, r24
     fca:	88 0f       	add	r24, r24
     fcc:	88 0f       	add	r24, r24
     fce:	9f 2d       	mov	r25, r15
     fd0:	97 7e       	andi	r25, 0xE7	; 231
     fd2:	f9 2e       	mov	r15, r25
     fd4:	f8 2a       	or	r15, r24
     fd6:	83 a1       	ldd	r24, Z+35	; 0x23
     fd8:	80 fb       	bst	r24, 0
     fda:	f5 f8       	bld	r15, 5
     fdc:	f8 01       	movw	r30, r16
     fde:	85 a1       	ldd	r24, Z+37	; 0x25
     fe0:	96 a1       	ldd	r25, Z+38	; 0x26
     fe2:	89 2b       	or	r24, r25
     fe4:	21 f4       	brne	.+8      	; 0xfee <MQTTSerialize_connect+0xc6>
     fe6:	81 a5       	ldd	r24, Z+41	; 0x29
     fe8:	92 a5       	ldd	r25, Z+42	; 0x2a
     fea:	89 2b       	or	r24, r25
     fec:	11 f0       	breq	.+4      	; 0xff2 <MQTTSerialize_connect+0xca>
     fee:	68 94       	set
     ff0:	f7 f8       	bld	r15, 7
     ff2:	f8 01       	movw	r30, r16
     ff4:	83 a5       	ldd	r24, Z+43	; 0x2b
     ff6:	94 a5       	ldd	r25, Z+44	; 0x2c
     ff8:	89 2b       	or	r24, r25
     ffa:	21 f4       	brne	.+8      	; 0x1004 <MQTTSerialize_connect+0xdc>
     ffc:	87 a5       	ldd	r24, Z+47	; 0x2f
     ffe:	90 a9       	ldd	r25, Z+48	; 0x30
    1000:	89 2b       	or	r24, r25
    1002:	11 f0       	breq	.+4      	; 0x1008 <MQTTSerialize_connect+0xe0>
    1004:	68 94       	set
    1006:	f6 f8       	bld	r15, 6
    1008:	6f 2d       	mov	r22, r15
    100a:	ce 01       	movw	r24, r28
    100c:	01 96       	adiw	r24, 0x01	; 1
    100e:	b4 d0       	rcall	.+360    	; 0x1178 <writeChar>
    1010:	f8 01       	movw	r30, r16
    1012:	65 85       	ldd	r22, Z+13	; 0x0d
    1014:	76 85       	ldd	r23, Z+14	; 0x0e
    1016:	ce 01       	movw	r24, r28
    1018:	01 96       	adiw	r24, 0x01	; 1
    101a:	b8 d0       	rcall	.+368    	; 0x118c <writeInt>
    101c:	f8 01       	movw	r30, r16
    101e:	27 81       	ldd	r18, Z+7	; 0x07
    1020:	30 85       	ldd	r19, Z+8	; 0x08
    1022:	41 85       	ldd	r20, Z+9	; 0x09
    1024:	52 85       	ldd	r21, Z+10	; 0x0a
    1026:	63 85       	ldd	r22, Z+11	; 0x0b
    1028:	74 85       	ldd	r23, Z+12	; 0x0c
    102a:	ce 01       	movw	r24, r28
    102c:	01 96       	adiw	r24, 0x01	; 1
    102e:	f2 d0       	rcall	.+484    	; 0x1214 <writeMQTTString>
    1030:	f8 01       	movw	r30, r16
    1032:	80 89       	ldd	r24, Z+16	; 0x10
    1034:	88 23       	and	r24, r24
    1036:	99 f0       	breq	.+38     	; 0x105e <MQTTSerialize_connect+0x136>
    1038:	27 89       	ldd	r18, Z+23	; 0x17
    103a:	30 8d       	ldd	r19, Z+24	; 0x18
    103c:	41 8d       	ldd	r20, Z+25	; 0x19
    103e:	52 8d       	ldd	r21, Z+26	; 0x1a
    1040:	63 8d       	ldd	r22, Z+27	; 0x1b
    1042:	74 8d       	ldd	r23, Z+28	; 0x1c
    1044:	ce 01       	movw	r24, r28
    1046:	01 96       	adiw	r24, 0x01	; 1
    1048:	e5 d0       	rcall	.+458    	; 0x1214 <writeMQTTString>
    104a:	f8 01       	movw	r30, r16
    104c:	25 8d       	ldd	r18, Z+29	; 0x1d
    104e:	36 8d       	ldd	r19, Z+30	; 0x1e
    1050:	47 8d       	ldd	r20, Z+31	; 0x1f
    1052:	50 a1       	ldd	r21, Z+32	; 0x20
    1054:	61 a1       	ldd	r22, Z+33	; 0x21
    1056:	72 a1       	ldd	r23, Z+34	; 0x22
    1058:	ce 01       	movw	r24, r28
    105a:	01 96       	adiw	r24, 0x01	; 1
    105c:	db d0       	rcall	.+438    	; 0x1214 <writeMQTTString>
    105e:	ef 2c       	mov	r14, r15
    1060:	ff 20       	and	r15, r15
    1062:	54 f4       	brge	.+20     	; 0x1078 <MQTTSerialize_connect+0x150>
    1064:	f8 01       	movw	r30, r16
    1066:	25 a1       	ldd	r18, Z+37	; 0x25
    1068:	36 a1       	ldd	r19, Z+38	; 0x26
    106a:	47 a1       	ldd	r20, Z+39	; 0x27
    106c:	50 a5       	ldd	r21, Z+40	; 0x28
    106e:	61 a5       	ldd	r22, Z+41	; 0x29
    1070:	72 a5       	ldd	r23, Z+42	; 0x2a
    1072:	ce 01       	movw	r24, r28
    1074:	01 96       	adiw	r24, 0x01	; 1
    1076:	ce d0       	rcall	.+412    	; 0x1214 <writeMQTTString>
    1078:	e6 fe       	sbrs	r14, 6
    107a:	0a c0       	rjmp	.+20     	; 0x1090 <MQTTSerialize_connect+0x168>
    107c:	f8 01       	movw	r30, r16
    107e:	23 a5       	ldd	r18, Z+43	; 0x2b
    1080:	34 a5       	ldd	r19, Z+44	; 0x2c
    1082:	45 a5       	ldd	r20, Z+45	; 0x2d
    1084:	56 a5       	ldd	r21, Z+46	; 0x2e
    1086:	67 a5       	ldd	r22, Z+47	; 0x2f
    1088:	70 a9       	ldd	r23, Z+48	; 0x30
    108a:	ce 01       	movw	r24, r28
    108c:	01 96       	adiw	r24, 0x01	; 1
    108e:	c2 d0       	rcall	.+388    	; 0x1214 <writeMQTTString>
    1090:	89 81       	ldd	r24, Y+1	; 0x01
    1092:	9a 81       	ldd	r25, Y+2	; 0x02
    1094:	8c 19       	sub	r24, r12
    1096:	9d 09       	sbc	r25, r13
    1098:	02 c0       	rjmp	.+4      	; 0x109e <MQTTSerialize_connect+0x176>
    109a:	8e ef       	ldi	r24, 0xFE	; 254
    109c:	9f ef       	ldi	r25, 0xFF	; 255
    109e:	0f 90       	pop	r0
    10a0:	0f 90       	pop	r0
    10a2:	df 91       	pop	r29
    10a4:	cf 91       	pop	r28
    10a6:	1f 91       	pop	r17
    10a8:	0f 91       	pop	r16
    10aa:	ff 90       	pop	r15
    10ac:	ef 90       	pop	r14
    10ae:	df 90       	pop	r13
    10b0:	cf 90       	pop	r12
    10b2:	bf 90       	pop	r11
    10b4:	af 90       	pop	r10
    10b6:	08 95       	ret

000010b8 <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
  */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
    10b8:	0f 93       	push	r16
    10ba:	1f 93       	push	r17
    10bc:	cf 93       	push	r28
    10be:	df 93       	push	r29
    10c0:	00 d0       	rcall	.+0      	; 0x10c2 <MQTTSerialize_zero+0xa>
    10c2:	cd b7       	in	r28, 0x3d	; 61
    10c4:	de b7       	in	r29, 0x3e	; 62
	MQTTHeader header = {0};
	int rc = -1;
	unsigned char *ptr = buf;
    10c6:	9a 83       	std	Y+2, r25	; 0x02
    10c8:	89 83       	std	Y+1, r24	; 0x01

	FUNC_ENTRY;
	if (buflen < 2)
    10ca:	62 30       	cpi	r22, 0x02	; 2
    10cc:	71 05       	cpc	r23, r1
    10ce:	9c f0       	brlt	.+38     	; 0x10f6 <MQTTSerialize_zero+0x3e>
    10d0:	8c 01       	movw	r16, r24
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
		goto exit;
	}
	header.byte = 0;
	header.bits.type = packettype;
    10d2:	64 2f       	mov	r22, r20
    10d4:	62 95       	swap	r22
    10d6:	60 7f       	andi	r22, 0xF0	; 240
	writeChar(&ptr, header.byte); /* write header */
    10d8:	ce 01       	movw	r24, r28
    10da:	01 96       	adiw	r24, 0x01	; 1
    10dc:	4d d0       	rcall	.+154    	; 0x1178 <writeChar>

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
    10de:	60 e0       	ldi	r22, 0x00	; 0
    10e0:	70 e0       	ldi	r23, 0x00	; 0
    10e2:	89 81       	ldd	r24, Y+1	; 0x01
    10e4:	9a 81       	ldd	r25, Y+2	; 0x02
    10e6:	13 d0       	rcall	.+38     	; 0x110e <MQTTPacket_encode>
	rc = ptr - buf;
    10e8:	29 81       	ldd	r18, Y+1	; 0x01
    10ea:	3a 81       	ldd	r19, Y+2	; 0x02
    10ec:	82 0f       	add	r24, r18
    10ee:	93 1f       	adc	r25, r19
    10f0:	80 1b       	sub	r24, r16
    10f2:	91 0b       	sbc	r25, r17
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <MQTTSerialize_zero+0x42>
	unsigned char *ptr = buf;

	FUNC_ENTRY;
	if (buflen < 2)
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
    10f6:	8e ef       	ldi	r24, 0xFE	; 254
    10f8:	9f ef       	ldi	r25, 0xFF	; 255
	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
	rc = ptr - buf;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    10fa:	0f 90       	pop	r0
    10fc:	0f 90       	pop	r0
    10fe:	df 91       	pop	r29
    1100:	cf 91       	pop	r28
    1102:	1f 91       	pop	r17
    1104:	0f 91       	pop	r16
    1106:	08 95       	ret

00001108 <MQTTSerialize_disconnect>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_disconnect(unsigned char* buf, int buflen)
{
	return MQTTSerialize_zero(buf, buflen, DISCONNECT);
    1108:	4e e0       	ldi	r20, 0x0E	; 14
    110a:	d6 cf       	rjmp	.-84     	; 0x10b8 <MQTTSerialize_zero>
}
    110c:	08 95       	ret

0000110e <MQTTPacket_encode>:
		}
	}
	mqttstring->cstring = NULL;
	FUNC_EXIT_RC(rc);
	return rc;
}
    110e:	dc 01       	movw	r26, r24
    1110:	e0 e0       	ldi	r30, 0x00	; 0
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	9b 01       	movw	r18, r22
    1116:	2f 77       	andi	r18, 0x7F	; 127
    1118:	30 78       	andi	r19, 0x80	; 128
    111a:	33 23       	and	r19, r19
    111c:	34 f4       	brge	.+12     	; 0x112a <MQTTPacket_encode+0x1c>
    111e:	21 50       	subi	r18, 0x01	; 1
    1120:	31 09       	sbc	r19, r1
    1122:	20 68       	ori	r18, 0x80	; 128
    1124:	3f 6f       	ori	r19, 0xFF	; 255
    1126:	2f 5f       	subi	r18, 0xFF	; 255
    1128:	3f 4f       	sbci	r19, 0xFF	; 255
    112a:	ab 01       	movw	r20, r22
    112c:	77 23       	and	r23, r23
    112e:	14 f4       	brge	.+4      	; 0x1134 <MQTTPacket_encode+0x26>
    1130:	41 58       	subi	r20, 0x81	; 129
    1132:	5f 4f       	sbci	r21, 0xFF	; 255
    1134:	ba 01       	movw	r22, r20
    1136:	66 0f       	add	r22, r22
    1138:	67 2f       	mov	r22, r23
    113a:	66 1f       	adc	r22, r22
    113c:	77 0b       	sbc	r23, r23
    113e:	16 16       	cp	r1, r22
    1140:	17 06       	cpc	r1, r23
    1142:	24 f4       	brge	.+8      	; 0x114c <MQTTPacket_encode+0x3e>
    1144:	31 96       	adiw	r30, 0x01	; 1
    1146:	20 68       	ori	r18, 0x80	; 128
    1148:	2d 93       	st	X+, r18
    114a:	e4 cf       	rjmp	.-56     	; 0x1114 <MQTTPacket_encode+0x6>
    114c:	dc 01       	movw	r26, r24
    114e:	ae 0f       	add	r26, r30
    1150:	bf 1f       	adc	r27, r31
    1152:	2c 93       	st	X, r18
    1154:	cf 01       	movw	r24, r30
    1156:	01 96       	adiw	r24, 0x01	; 1
    1158:	08 95       	ret

0000115a <MQTTPacket_len>:
    115a:	9c 01       	movw	r18, r24
    115c:	2f 5f       	subi	r18, 0xFF	; 255
    115e:	3f 4f       	sbci	r19, 0xFF	; 255
    1160:	20 38       	cpi	r18, 0x80	; 128
    1162:	31 05       	cpc	r19, r1
    1164:	14 f4       	brge	.+4      	; 0x116a <MQTTPacket_len+0x10>
    1166:	02 96       	adiw	r24, 0x02	; 2
    1168:	08 95       	ret
    116a:	21 15       	cp	r18, r1
    116c:	30 44       	sbci	r19, 0x40	; 64
    116e:	14 f4       	brge	.+4      	; 0x1174 <MQTTPacket_len+0x1a>
    1170:	03 96       	adiw	r24, 0x03	; 3
    1172:	08 95       	ret
    1174:	04 96       	adiw	r24, 0x04	; 4
    1176:	08 95       	ret

00001178 <writeChar>:
    1178:	fc 01       	movw	r30, r24
    117a:	a0 81       	ld	r26, Z
    117c:	b1 81       	ldd	r27, Z+1	; 0x01
    117e:	6c 93       	st	X, r22
    1180:	80 81       	ld	r24, Z
    1182:	91 81       	ldd	r25, Z+1	; 0x01
    1184:	01 96       	adiw	r24, 0x01	; 1
    1186:	91 83       	std	Z+1, r25	; 0x01
    1188:	80 83       	st	Z, r24
    118a:	08 95       	ret

0000118c <writeInt>:
    118c:	fc 01       	movw	r30, r24
    118e:	a0 81       	ld	r26, Z
    1190:	b1 81       	ldd	r27, Z+1	; 0x01
    1192:	cb 01       	movw	r24, r22
    1194:	77 23       	and	r23, r23
    1196:	14 f4       	brge	.+4      	; 0x119c <writeInt+0x10>
    1198:	81 50       	subi	r24, 0x01	; 1
    119a:	9f 4f       	sbci	r25, 0xFF	; 255
    119c:	9c 93       	st	X, r25
    119e:	a0 81       	ld	r26, Z
    11a0:	b1 81       	ldd	r27, Z+1	; 0x01
    11a2:	cd 01       	movw	r24, r26
    11a4:	01 96       	adiw	r24, 0x01	; 1
    11a6:	91 83       	std	Z+1, r25	; 0x01
    11a8:	80 83       	st	Z, r24
    11aa:	70 78       	andi	r23, 0x80	; 128
    11ac:	77 23       	and	r23, r23
    11ae:	2c f4       	brge	.+10     	; 0x11ba <writeInt+0x2e>
    11b0:	61 50       	subi	r22, 0x01	; 1
    11b2:	71 09       	sbc	r23, r1
    11b4:	7f 6f       	ori	r23, 0xFF	; 255
    11b6:	6f 5f       	subi	r22, 0xFF	; 255
    11b8:	7f 4f       	sbci	r23, 0xFF	; 255
    11ba:	11 96       	adiw	r26, 0x01	; 1
    11bc:	6c 93       	st	X, r22
    11be:	80 81       	ld	r24, Z
    11c0:	91 81       	ldd	r25, Z+1	; 0x01
    11c2:	01 96       	adiw	r24, 0x01	; 1
    11c4:	91 83       	std	Z+1, r25	; 0x01
    11c6:	80 83       	st	Z, r24
    11c8:	08 95       	ret

000011ca <writeCString>:
    11ca:	ef 92       	push	r14
    11cc:	ff 92       	push	r15
    11ce:	0f 93       	push	r16
    11d0:	1f 93       	push	r17
    11d2:	cf 93       	push	r28
    11d4:	df 93       	push	r29
    11d6:	8c 01       	movw	r16, r24
    11d8:	7b 01       	movw	r14, r22
    11da:	eb 01       	movw	r28, r22
    11dc:	09 90       	ld	r0, Y+
    11de:	00 20       	and	r0, r0
    11e0:	e9 f7       	brne	.-6      	; 0x11dc <writeCString+0x12>
    11e2:	21 97       	sbiw	r28, 0x01	; 1
    11e4:	c6 1b       	sub	r28, r22
    11e6:	d7 0b       	sbc	r29, r23
    11e8:	be 01       	movw	r22, r28
    11ea:	d0 df       	rcall	.-96     	; 0x118c <writeInt>
    11ec:	ae 01       	movw	r20, r28
    11ee:	b7 01       	movw	r22, r14
    11f0:	f8 01       	movw	r30, r16
    11f2:	80 81       	ld	r24, Z
    11f4:	91 81       	ldd	r25, Z+1	; 0x01
    11f6:	8f d3       	rcall	.+1822   	; 0x1916 <memcpy>
    11f8:	f8 01       	movw	r30, r16
    11fa:	80 81       	ld	r24, Z
    11fc:	91 81       	ldd	r25, Z+1	; 0x01
    11fe:	c8 0f       	add	r28, r24
    1200:	d9 1f       	adc	r29, r25
    1202:	d1 83       	std	Z+1, r29	; 0x01
    1204:	c0 83       	st	Z, r28
    1206:	df 91       	pop	r29
    1208:	cf 91       	pop	r28
    120a:	1f 91       	pop	r17
    120c:	0f 91       	pop	r16
    120e:	ff 90       	pop	r15
    1210:	ef 90       	pop	r14
    1212:	08 95       	ret

00001214 <writeMQTTString>:
    1214:	ef 92       	push	r14
    1216:	ff 92       	push	r15
    1218:	0f 93       	push	r16
    121a:	1f 93       	push	r17
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
    1220:	00 d0       	rcall	.+0      	; 0x1222 <writeMQTTString+0xe>
    1222:	00 d0       	rcall	.+0      	; 0x1224 <writeMQTTString+0x10>
    1224:	00 d0       	rcall	.+0      	; 0x1226 <writeMQTTString+0x12>
    1226:	cd b7       	in	r28, 0x3d	; 61
    1228:	de b7       	in	r29, 0x3e	; 62
    122a:	7c 01       	movw	r14, r24
    122c:	29 83       	std	Y+1, r18	; 0x01
    122e:	3a 83       	std	Y+2, r19	; 0x02
    1230:	4b 83       	std	Y+3, r20	; 0x03
    1232:	5c 83       	std	Y+4, r21	; 0x04
    1234:	6d 83       	std	Y+5, r22	; 0x05
    1236:	7e 83       	std	Y+6, r23	; 0x06
    1238:	0b 81       	ldd	r16, Y+3	; 0x03
    123a:	1c 81       	ldd	r17, Y+4	; 0x04
    123c:	10 16       	cp	r1, r16
    123e:	11 06       	cpc	r1, r17
    1240:	8c f4       	brge	.+34     	; 0x1264 <writeMQTTString+0x50>
    1242:	b8 01       	movw	r22, r16
    1244:	a3 df       	rcall	.-186    	; 0x118c <writeInt>
    1246:	6d 81       	ldd	r22, Y+5	; 0x05
    1248:	7e 81       	ldd	r23, Y+6	; 0x06
    124a:	a8 01       	movw	r20, r16
    124c:	f7 01       	movw	r30, r14
    124e:	80 81       	ld	r24, Z
    1250:	91 81       	ldd	r25, Z+1	; 0x01
    1252:	61 d3       	rcall	.+1730   	; 0x1916 <memcpy>
    1254:	f7 01       	movw	r30, r14
    1256:	80 81       	ld	r24, Z
    1258:	91 81       	ldd	r25, Z+1	; 0x01
    125a:	08 0f       	add	r16, r24
    125c:	19 1f       	adc	r17, r25
    125e:	11 83       	std	Z+1, r17	; 0x01
    1260:	00 83       	st	Z, r16
    1262:	0a c0       	rjmp	.+20     	; 0x1278 <writeMQTTString+0x64>
    1264:	69 81       	ldd	r22, Y+1	; 0x01
    1266:	7a 81       	ldd	r23, Y+2	; 0x02
    1268:	61 15       	cp	r22, r1
    126a:	71 05       	cpc	r23, r1
    126c:	11 f0       	breq	.+4      	; 0x1272 <writeMQTTString+0x5e>
    126e:	ad df       	rcall	.-166    	; 0x11ca <writeCString>
    1270:	03 c0       	rjmp	.+6      	; 0x1278 <writeMQTTString+0x64>
    1272:	60 e0       	ldi	r22, 0x00	; 0
    1274:	70 e0       	ldi	r23, 0x00	; 0
    1276:	8a df       	rcall	.-236    	; 0x118c <writeInt>
    1278:	26 96       	adiw	r28, 0x06	; 6
    127a:	0f b6       	in	r0, 0x3f	; 63
    127c:	f8 94       	cli
    127e:	de bf       	out	0x3e, r29	; 62
    1280:	0f be       	out	0x3f, r0	; 63
    1282:	cd bf       	out	0x3d, r28	; 61
    1284:	df 91       	pop	r29
    1286:	cf 91       	pop	r28
    1288:	1f 91       	pop	r17
    128a:	0f 91       	pop	r16
    128c:	ff 90       	pop	r15
    128e:	ef 90       	pop	r14
    1290:	08 95       	ret

00001292 <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
    1292:	cf 93       	push	r28
    1294:	df 93       	push	r29
    1296:	00 d0       	rcall	.+0      	; 0x1298 <MQTTstrlen+0x6>
    1298:	00 d0       	rcall	.+0      	; 0x129a <MQTTstrlen+0x8>
    129a:	00 d0       	rcall	.+0      	; 0x129c <MQTTstrlen+0xa>
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	49 83       	std	Y+1, r20	; 0x01
    12a2:	5a 83       	std	Y+2, r21	; 0x02
    12a4:	6b 83       	std	Y+3, r22	; 0x03
    12a6:	7c 83       	std	Y+4, r23	; 0x04
    12a8:	8d 83       	std	Y+5, r24	; 0x05
    12aa:	9e 83       	std	Y+6, r25	; 0x06
    12ac:	a9 81       	ldd	r26, Y+1	; 0x01
    12ae:	ba 81       	ldd	r27, Y+2	; 0x02
	int rc = 0;

	if (mqttstring.cstring)
    12b0:	10 97       	sbiw	r26, 0x00	; 0
    12b2:	49 f0       	breq	.+18     	; 0x12c6 <MQTTstrlen+0x34>
		rc = strlen(mqttstring.cstring);
    12b4:	fd 01       	movw	r30, r26
    12b6:	01 90       	ld	r0, Z+
    12b8:	00 20       	and	r0, r0
    12ba:	e9 f7       	brne	.-6      	; 0x12b6 <MQTTstrlen+0x24>
    12bc:	31 97       	sbiw	r30, 0x01	; 1
    12be:	cf 01       	movw	r24, r30
    12c0:	8a 1b       	sub	r24, r26
    12c2:	9b 0b       	sbc	r25, r27
    12c4:	02 c0       	rjmp	.+4      	; 0x12ca <MQTTstrlen+0x38>
	else
		rc = mqttstring.lenstring.len;
    12c6:	8b 81       	ldd	r24, Y+3	; 0x03
    12c8:	9c 81       	ldd	r25, Y+4	; 0x04
	return rc;
}
    12ca:	26 96       	adiw	r28, 0x06	; 6
    12cc:	0f b6       	in	r0, 0x3f	; 63
    12ce:	f8 94       	cli
    12d0:	de bf       	out	0x3e, r29	; 62
    12d2:	0f be       	out	0x3f, r0	; 63
    12d4:	cd bf       	out	0x3d, r28	; 61
    12d6:	df 91       	pop	r29
    12d8:	cf 91       	pop	r28
    12da:	08 95       	ret

000012dc <MQTTSerialize_publishLength>:
  * @param topicName the topic name to be used in the publish  
  * @param payloadlen the length of the payload to be sent
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
    12dc:	ef 92       	push	r14
    12de:	ff 92       	push	r15
    12e0:	0f 93       	push	r16
    12e2:	1f 93       	push	r17
    12e4:	cf 93       	push	r28
    12e6:	df 93       	push	r29
    12e8:	00 d0       	rcall	.+0      	; 0x12ea <MQTTSerialize_publishLength+0xe>
    12ea:	00 d0       	rcall	.+0      	; 0x12ec <MQTTSerialize_publishLength+0x10>
    12ec:	00 d0       	rcall	.+0      	; 0x12ee <MQTTSerialize_publishLength+0x12>
    12ee:	cd b7       	in	r28, 0x3d	; 61
    12f0:	de b7       	in	r29, 0x3e	; 62
    12f2:	7c 01       	movw	r14, r24
    12f4:	f4 2f       	mov	r31, r20
    12f6:	e5 2f       	mov	r30, r21
    12f8:	86 2f       	mov	r24, r22
    12fa:	97 2f       	mov	r25, r23
	int len = 0;

	len += 2 + MQTTstrlen(topicName) + payloadlen;
    12fc:	42 2f       	mov	r20, r18
    12fe:	53 2f       	mov	r21, r19
    1300:	6f 2f       	mov	r22, r31
    1302:	7e 2f       	mov	r23, r30
    1304:	c6 df       	rcall	.-116    	; 0x1292 <MQTTstrlen>
    1306:	02 96       	adiw	r24, 0x02	; 2
    1308:	80 0f       	add	r24, r16
    130a:	91 1f       	adc	r25, r17
	if (qos > 0)
    130c:	1e 14       	cp	r1, r14
    130e:	1f 04       	cpc	r1, r15
    1310:	0c f4       	brge	.+2      	; 0x1314 <MQTTSerialize_publishLength+0x38>
		len += 2; /* packetid */
    1312:	02 96       	adiw	r24, 0x02	; 2
	return len;
}
    1314:	26 96       	adiw	r28, 0x06	; 6
    1316:	0f b6       	in	r0, 0x3f	; 63
    1318:	f8 94       	cli
    131a:	de bf       	out	0x3e, r29	; 62
    131c:	0f be       	out	0x3f, r0	; 63
    131e:	cd bf       	out	0x3d, r28	; 61
    1320:	df 91       	pop	r29
    1322:	cf 91       	pop	r28
    1324:	1f 91       	pop	r17
    1326:	0f 91       	pop	r16
    1328:	ff 90       	pop	r15
    132a:	ef 90       	pop	r14
    132c:	08 95       	ret

0000132e <MQTTSerialize_publish>:
  * @param payloadlen integer - the length of the MQTT payload
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
    132e:	2f 92       	push	r2
    1330:	3f 92       	push	r3
    1332:	4f 92       	push	r4
    1334:	5f 92       	push	r5
    1336:	6f 92       	push	r6
    1338:	7f 92       	push	r7
    133a:	8f 92       	push	r8
    133c:	9f 92       	push	r9
    133e:	af 92       	push	r10
    1340:	bf 92       	push	r11
    1342:	cf 92       	push	r12
    1344:	df 92       	push	r13
    1346:	ef 92       	push	r14
    1348:	ff 92       	push	r15
    134a:	0f 93       	push	r16
    134c:	1f 93       	push	r17
    134e:	cf 93       	push	r28
    1350:	df 93       	push	r29
    1352:	cd b7       	in	r28, 0x3d	; 61
    1354:	de b7       	in	r29, 0x3e	; 62
    1356:	2a 97       	sbiw	r28, 0x0a	; 10
    1358:	0f b6       	in	r0, 0x3f	; 63
    135a:	f8 94       	cli
    135c:	de bf       	out	0x3e, r29	; 62
    135e:	0f be       	out	0x3f, r0	; 63
    1360:	cd bf       	out	0x3d, r28	; 61
    1362:	2c 01       	movw	r4, r24
    1364:	1b 01       	movw	r2, r22
    1366:	49 87       	std	Y+9, r20	; 0x09
    1368:	39 01       	movw	r6, r18
    136a:	0a 87       	std	Y+10, r16	; 0x0a
    136c:	28 2d       	mov	r18, r8
    136e:	8b 82       	std	Y+3, r8	; 0x03
    1370:	39 2d       	mov	r19, r9
    1372:	9c 82       	std	Y+4, r9	; 0x04
    1374:	4a 2d       	mov	r20, r10
    1376:	ad 82       	std	Y+5, r10	; 0x05
    1378:	5b 2d       	mov	r21, r11
    137a:	be 82       	std	Y+6, r11	; 0x06
    137c:	6c 2d       	mov	r22, r12
    137e:	cf 82       	std	Y+7, r12	; 0x07
    1380:	7d 2d       	mov	r23, r13
    1382:	d8 86       	std	Y+8, r13	; 0x08
    1384:	c9 a0       	ldd	r12, Y+33	; 0x21
    1386:	da a0       	ldd	r13, Y+34	; 0x22
	unsigned char *ptr = buf;
    1388:	9a 83       	std	Y+2, r25	; 0x02
    138a:	89 83       	std	Y+1, r24	; 0x01
	MQTTHeader header = {0};
	int rem_len = 0;
	int rc = 0;

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
    138c:	86 01       	movw	r16, r12
    138e:	c3 01       	movw	r24, r6
    1390:	a5 df       	rcall	.-182    	; 0x12dc <MQTTSerialize_publishLength>
    1392:	8c 01       	movw	r16, r24
    1394:	e2 de       	rcall	.-572    	; 0x115a <MQTTPacket_len>
    1396:	28 16       	cp	r2, r24
    1398:	39 06       	cpc	r3, r25
    139a:	b4 f1       	brlt	.+108    	; 0x1408 <MQTTSerialize_publish+0xda>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
		goto exit;
	}

	header.bits.type = PUBLISH;
    139c:	60 e3       	ldi	r22, 0x30	; 48
	header.bits.dup = dup;
    139e:	89 85       	ldd	r24, Y+9	; 0x09
    13a0:	80 fb       	bst	r24, 0
    13a2:	63 f9       	bld	r22, 3
	header.bits.qos = qos;
    13a4:	86 2d       	mov	r24, r6
    13a6:	83 70       	andi	r24, 0x03	; 3
    13a8:	88 0f       	add	r24, r24
    13aa:	69 7f       	andi	r22, 0xF9	; 249
    13ac:	68 2b       	or	r22, r24
	header.bits.retain = retained;
    13ae:	8a 85       	ldd	r24, Y+10	; 0x0a
    13b0:	80 fb       	bst	r24, 0
	writeChar(&ptr, header.byte); /* write header */
    13b2:	60 f9       	bld	r22, 0
    13b4:	ce 01       	movw	r24, r28

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
    13b6:	01 96       	adiw	r24, 0x01	; 1
    13b8:	df de       	rcall	.-578    	; 0x1178 <writeChar>
    13ba:	b8 01       	movw	r22, r16
    13bc:	89 81       	ldd	r24, Y+1	; 0x01
    13be:	9a 81       	ldd	r25, Y+2	; 0x02
    13c0:	a6 de       	rcall	.-692    	; 0x110e <MQTTPacket_encode>
    13c2:	29 81       	ldd	r18, Y+1	; 0x01
    13c4:	3a 81       	ldd	r19, Y+2	; 0x02
    13c6:	82 0f       	add	r24, r18
    13c8:	93 1f       	adc	r25, r19

	writeMQTTString(&ptr, topicName);
    13ca:	9a 83       	std	Y+2, r25	; 0x02
    13cc:	89 83       	std	Y+1, r24	; 0x01
    13ce:	2b 81       	ldd	r18, Y+3	; 0x03
    13d0:	3c 81       	ldd	r19, Y+4	; 0x04
    13d2:	4d 81       	ldd	r20, Y+5	; 0x05
    13d4:	5e 81       	ldd	r21, Y+6	; 0x06
    13d6:	6f 81       	ldd	r22, Y+7	; 0x07
    13d8:	78 85       	ldd	r23, Y+8	; 0x08
    13da:	ce 01       	movw	r24, r28

	if (qos > 0)
    13dc:	01 96       	adiw	r24, 0x01	; 1
    13de:	1a df       	rcall	.-460    	; 0x1214 <writeMQTTString>
		writeInt(&ptr, packetid);
    13e0:	16 14       	cp	r1, r6
    13e2:	17 04       	cpc	r1, r7
    13e4:	24 f4       	brge	.+8      	; 0x13ee <MQTTSerialize_publish+0xc0>
    13e6:	b7 01       	movw	r22, r14

	memcpy(ptr, payload, payloadlen);
    13e8:	ce 01       	movw	r24, r28
    13ea:	01 96       	adiw	r24, 0x01	; 1
    13ec:	cf de       	rcall	.-610    	; 0x118c <writeInt>
    13ee:	a6 01       	movw	r20, r12
    13f0:	6f 8d       	ldd	r22, Y+31	; 0x1f
    13f2:	78 a1       	ldd	r23, Y+32	; 0x20
    13f4:	89 81       	ldd	r24, Y+1	; 0x01
	ptr += payloadlen;

	rc = ptr - buf;
    13f6:	9a 81       	ldd	r25, Y+2	; 0x02
    13f8:	8e d2       	rcall	.+1308   	; 0x1916 <memcpy>
    13fa:	89 81       	ldd	r24, Y+1	; 0x01
    13fc:	9a 81       	ldd	r25, Y+2	; 0x02
    13fe:	8c 0d       	add	r24, r12
    1400:	9d 1d       	adc	r25, r13
    1402:	84 19       	sub	r24, r4
	int rc = 0;

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
    1404:	95 09       	sbc	r25, r5
    1406:	02 c0       	rjmp	.+4      	; 0x140c <MQTTSerialize_publish+0xde>
	rc = ptr - buf;

exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    1408:	8e ef       	ldi	r24, 0xFE	; 254
    140a:	9f ef       	ldi	r25, 0xFF	; 255
    140c:	2a 96       	adiw	r28, 0x0a	; 10
    140e:	0f b6       	in	r0, 0x3f	; 63
    1410:	f8 94       	cli
    1412:	de bf       	out	0x3e, r29	; 62
    1414:	0f be       	out	0x3f, r0	; 63
    1416:	cd bf       	out	0x3d, r28	; 61
    1418:	df 91       	pop	r29
    141a:	cf 91       	pop	r28
    141c:	1f 91       	pop	r17
    141e:	0f 91       	pop	r16
    1420:	ff 90       	pop	r15
    1422:	ef 90       	pop	r14
    1424:	df 90       	pop	r13
    1426:	cf 90       	pop	r12
    1428:	bf 90       	pop	r11
    142a:	af 90       	pop	r10
    142c:	9f 90       	pop	r9
    142e:	8f 90       	pop	r8
    1430:	7f 90       	pop	r7
    1432:	6f 90       	pop	r6
    1434:	5f 90       	pop	r5
    1436:	4f 90       	pop	r4
    1438:	3f 90       	pop	r3
    143a:	2f 90       	pop	r2
    143c:	08 95       	ret

0000143e <mqtt_packet>:
#include "string.h"
#include "MQTT_functions.h" 

/////////////MQTT////////////////////
int mqtt_packet(char *payload, char *package, int buflen, char *sub_topic)
{
    143e:	2f 92       	push	r2
    1440:	3f 92       	push	r3
    1442:	4f 92       	push	r4
    1444:	5f 92       	push	r5
    1446:	6f 92       	push	r6
    1448:	7f 92       	push	r7
    144a:	8f 92       	push	r8
    144c:	9f 92       	push	r9
    144e:	af 92       	push	r10
    1450:	bf 92       	push	r11
    1452:	cf 92       	push	r12
    1454:	df 92       	push	r13
    1456:	ef 92       	push	r14
    1458:	ff 92       	push	r15
    145a:	0f 93       	push	r16
    145c:	1f 93       	push	r17
    145e:	cf 93       	push	r28
    1460:	df 93       	push	r29
    1462:	cd b7       	in	r28, 0x3d	; 61
    1464:	de b7       	in	r29, 0x3e	; 62
    1466:	ed 97       	sbiw	r28, 0x3d	; 61
    1468:	0f b6       	in	r0, 0x3f	; 63
    146a:	f8 94       	cli
    146c:	de bf       	out	0x3e, r29	; 62
    146e:	0f be       	out	0x3f, r0	; 63
    1470:	cd bf       	out	0x3d, r28	; 61
    1472:	b8 2e       	mov	r11, r24
    1474:	a9 2e       	mov	r10, r25
    1476:	1b 01       	movw	r2, r22
    1478:	2a 01       	movw	r4, r20
    147a:	79 01       	movw	r14, r18
	MQTTPacket_connectData data = MQTTPacket_connectData_initializer;
    147c:	81 e3       	ldi	r24, 0x31	; 49
    147e:	e9 e0       	ldi	r30, 0x09	; 9
    1480:	f1 e0       	ldi	r31, 0x01	; 1
    1482:	de 01       	movw	r26, r28
    1484:	11 96       	adiw	r26, 0x01	; 1
    1486:	01 90       	ld	r0, Z+
    1488:	0d 92       	st	X+, r0
    148a:	8a 95       	dec	r24
    148c:	e1 f7       	brne	.-8      	; 0x1486 <mqtt_packet+0x48>
	
	//volatile int buflen = sizeof(&package);
	char buf[256];
	//buflen = sizeof(buf);
	MQTTString topicString = MQTTString_initializer;
    148e:	1d aa       	std	Y+53, r1	; 0x35
    1490:	1c aa       	std	Y+52, r1	; 0x34
    1492:	1f aa       	std	Y+55, r1	; 0x37
    1494:	1e aa       	std	Y+54, r1	; 0x36
	
	int payloadlen = strlen(payload);
    1496:	eb 2d       	mov	r30, r11
    1498:	f9 2f       	mov	r31, r25
    149a:	df 01       	movw	r26, r30
    149c:	0d 90       	ld	r0, X+
    149e:	00 20       	and	r0, r0
    14a0:	e9 f7       	brne	.-6      	; 0x149c <mqtt_packet+0x5e>
    14a2:	11 97       	sbiw	r26, 0x01	; 1
    14a4:	8d 01       	movw	r16, r26
    14a6:	0e 1b       	sub	r16, r30
    14a8:	1f 0b       	sbc	r17, r31
	int len = 0;
	
	data.clientID.cstring = "LE";
    14aa:	86 ec       	ldi	r24, 0xC6	; 198
    14ac:	94 e0       	ldi	r25, 0x04	; 4
    14ae:	99 87       	std	Y+9, r25	; 0x09
    14b0:	88 87       	std	Y+8, r24	; 0x08
	//data.clientID.cstring = MQTT_TOPIC; //FIX SO THIS ONE WORKS, COULD BE AN ADDITIONAL INPUT.
	data.keepAliveInterval = 20;
    14b2:	84 e1       	ldi	r24, 0x14	; 20
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	9f 87       	std	Y+15, r25	; 0x0f
    14b8:	8e 87       	std	Y+14, r24	; 0x0e
	data.cleansession = 1;
    14ba:	81 e0       	ldi	r24, 0x01	; 1
    14bc:	88 8b       	std	Y+16, r24	; 0x10
	data.username.cstring = "";
    14be:	8c e2       	ldi	r24, 0x2C	; 44
    14c0:	93 e0       	ldi	r25, 0x03	; 3
    14c2:	9f a3       	std	Y+39, r25	; 0x27
    14c4:	8e a3       	std	Y+38, r24	; 0x26
	data.password.cstring = "";
    14c6:	9d a7       	std	Y+45, r25	; 0x2d
    14c8:	8c a7       	std	Y+44, r24	; 0x2c
	data.MQTTVersion = 4;
    14ca:	84 e0       	ldi	r24, 0x04	; 4
    14cc:	8f 83       	std	Y+7, r24	; 0x07

	len = MQTTSerialize_connect((unsigned char *)package, buflen, &data);
    14ce:	ae 01       	movw	r20, r28
    14d0:	4f 5f       	subi	r20, 0xFF	; 255
    14d2:	5f 4f       	sbci	r21, 0xFF	; 255
    14d4:	b2 01       	movw	r22, r4
    14d6:	c1 01       	movw	r24, r2
    14d8:	27 dd       	rcall	.-1458   	; 0xf28 <MQTTSerialize_connect>
    14da:	3c 01       	movw	r6, r24
	
	//topicString.cstring = "LE/0"; //MAKE A GENERAL CONFIGUREATION OF THIS PARAMETER
	char main_sub_topic[6] = "LE/";
    14dc:	8c e4       	ldi	r24, 0x4C	; 76
    14de:	95 e4       	ldi	r25, 0x45	; 69
    14e0:	99 af       	std	Y+57, r25	; 0x39
    14e2:	88 af       	std	Y+56, r24	; 0x38
    14e4:	8f e2       	ldi	r24, 0x2F	; 47
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	9b af       	std	Y+59, r25	; 0x3b
    14ea:	8a af       	std	Y+58, r24	; 0x3a
    14ec:	1d ae       	std	Y+61, r1	; 0x3d
    14ee:	1c ae       	std	Y+60, r1	; 0x3c
	strcat(main_sub_topic, sub_topic);
    14f0:	6e 01       	movw	r12, r28
    14f2:	88 e3       	ldi	r24, 0x38	; 56
    14f4:	c8 0e       	add	r12, r24
    14f6:	d1 1c       	adc	r13, r1
    14f8:	b7 01       	movw	r22, r14
    14fa:	c6 01       	movw	r24, r12
    14fc:	15 d2       	rcall	.+1066   	; 0x1928 <strcat>
	topicString.cstring = main_sub_topic;
    14fe:	db aa       	std	Y+51, r13	; 0x33
    1500:	ca aa       	std	Y+50, r12	; 0x32
	
	
	len += MQTTSerialize_publish((unsigned char *)(package + len), buflen - len, 0, 0, 0, 0, topicString, (unsigned char *)payload, payloadlen);
    1502:	b2 01       	movw	r22, r4
    1504:	66 19       	sub	r22, r6
    1506:	77 09       	sbc	r23, r7
    1508:	1f 93       	push	r17
    150a:	0f 93       	push	r16
    150c:	af 92       	push	r10
    150e:	bf 92       	push	r11
    1510:	8a a8       	ldd	r8, Y+50	; 0x32
    1512:	9b a8       	ldd	r9, Y+51	; 0x33
    1514:	ac a8       	ldd	r10, Y+52	; 0x34
    1516:	bd a8       	ldd	r11, Y+53	; 0x35
    1518:	ce a8       	ldd	r12, Y+54	; 0x36
    151a:	df a8       	ldd	r13, Y+55	; 0x37
    151c:	e1 2c       	mov	r14, r1
    151e:	f1 2c       	mov	r15, r1
    1520:	00 e0       	ldi	r16, 0x00	; 0
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	40 e0       	ldi	r20, 0x00	; 0
    1528:	c1 01       	movw	r24, r2
    152a:	86 0d       	add	r24, r6
    152c:	97 1d       	adc	r25, r7
    152e:	ff de       	rcall	.-514    	; 0x132e <MQTTSerialize_publish>
    1530:	68 0e       	add	r6, r24
    1532:	79 1e       	adc	r7, r25
		
	len += MQTTSerialize_disconnect((unsigned char *)(package + len), buflen - len);
    1534:	b2 01       	movw	r22, r4
    1536:	66 19       	sub	r22, r6
    1538:	77 09       	sbc	r23, r7
    153a:	c1 01       	movw	r24, r2
    153c:	86 0d       	add	r24, r6
    153e:	97 1d       	adc	r25, r7
    1540:	e3 dd       	rcall	.-1082   	; 0x1108 <MQTTSerialize_disconnect>
	
	exit:
	
	//return 0;
	return len;
    1542:	0f 90       	pop	r0
    1544:	0f 90       	pop	r0
    1546:	0f 90       	pop	r0
    1548:	0f 90       	pop	r0
}
    154a:	86 0d       	add	r24, r6
    154c:	97 1d       	adc	r25, r7
    154e:	ed 96       	adiw	r28, 0x3d	; 61
    1550:	0f b6       	in	r0, 0x3f	; 63
    1552:	f8 94       	cli
    1554:	de bf       	out	0x3e, r29	; 62
    1556:	0f be       	out	0x3f, r0	; 63
    1558:	cd bf       	out	0x3d, r28	; 61
    155a:	df 91       	pop	r29
    155c:	cf 91       	pop	r28
    155e:	1f 91       	pop	r17
    1560:	0f 91       	pop	r16
    1562:	ff 90       	pop	r15
    1564:	ef 90       	pop	r14
    1566:	df 90       	pop	r13
    1568:	cf 90       	pop	r12
    156a:	bf 90       	pop	r11
    156c:	af 90       	pop	r10
    156e:	9f 90       	pop	r9
    1570:	8f 90       	pop	r8
    1572:	7f 90       	pop	r7
    1574:	6f 90       	pop	r6
    1576:	5f 90       	pop	r5
    1578:	4f 90       	pop	r4
    157a:	3f 90       	pop	r3
    157c:	2f 90       	pop	r2
    157e:	08 95       	ret

00001580 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    1580:	08 95       	ret

00001582 <__divsf3>:
    1582:	0c d0       	rcall	.+24     	; 0x159c <__divsf3x>
    1584:	e6 c0       	rjmp	.+460    	; 0x1752 <__fp_round>
    1586:	de d0       	rcall	.+444    	; 0x1744 <__fp_pscB>
    1588:	40 f0       	brcs	.+16     	; 0x159a <__divsf3+0x18>
    158a:	d5 d0       	rcall	.+426    	; 0x1736 <__fp_pscA>
    158c:	30 f0       	brcs	.+12     	; 0x159a <__divsf3+0x18>
    158e:	21 f4       	brne	.+8      	; 0x1598 <__divsf3+0x16>
    1590:	5f 3f       	cpi	r21, 0xFF	; 255
    1592:	19 f0       	breq	.+6      	; 0x159a <__divsf3+0x18>
    1594:	c7 c0       	rjmp	.+398    	; 0x1724 <__fp_inf>
    1596:	51 11       	cpse	r21, r1
    1598:	10 c1       	rjmp	.+544    	; 0x17ba <__fp_szero>
    159a:	ca c0       	rjmp	.+404    	; 0x1730 <__fp_nan>

0000159c <__divsf3x>:
    159c:	eb d0       	rcall	.+470    	; 0x1774 <__fp_split3>
    159e:	98 f3       	brcs	.-26     	; 0x1586 <__divsf3+0x4>

000015a0 <__divsf3_pse>:
    15a0:	99 23       	and	r25, r25
    15a2:	c9 f3       	breq	.-14     	; 0x1596 <__divsf3+0x14>
    15a4:	55 23       	and	r21, r21
    15a6:	b1 f3       	breq	.-20     	; 0x1594 <__divsf3+0x12>
    15a8:	95 1b       	sub	r25, r21
    15aa:	55 0b       	sbc	r21, r21
    15ac:	bb 27       	eor	r27, r27
    15ae:	aa 27       	eor	r26, r26
    15b0:	62 17       	cp	r22, r18
    15b2:	73 07       	cpc	r23, r19
    15b4:	84 07       	cpc	r24, r20
    15b6:	38 f0       	brcs	.+14     	; 0x15c6 <__divsf3_pse+0x26>
    15b8:	9f 5f       	subi	r25, 0xFF	; 255
    15ba:	5f 4f       	sbci	r21, 0xFF	; 255
    15bc:	22 0f       	add	r18, r18
    15be:	33 1f       	adc	r19, r19
    15c0:	44 1f       	adc	r20, r20
    15c2:	aa 1f       	adc	r26, r26
    15c4:	a9 f3       	breq	.-22     	; 0x15b0 <__divsf3_pse+0x10>
    15c6:	33 d0       	rcall	.+102    	; 0x162e <__divsf3_pse+0x8e>
    15c8:	0e 2e       	mov	r0, r30
    15ca:	3a f0       	brmi	.+14     	; 0x15da <__divsf3_pse+0x3a>
    15cc:	e0 e8       	ldi	r30, 0x80	; 128
    15ce:	30 d0       	rcall	.+96     	; 0x1630 <__divsf3_pse+0x90>
    15d0:	91 50       	subi	r25, 0x01	; 1
    15d2:	50 40       	sbci	r21, 0x00	; 0
    15d4:	e6 95       	lsr	r30
    15d6:	00 1c       	adc	r0, r0
    15d8:	ca f7       	brpl	.-14     	; 0x15cc <__divsf3_pse+0x2c>
    15da:	29 d0       	rcall	.+82     	; 0x162e <__divsf3_pse+0x8e>
    15dc:	fe 2f       	mov	r31, r30
    15de:	27 d0       	rcall	.+78     	; 0x162e <__divsf3_pse+0x8e>
    15e0:	66 0f       	add	r22, r22
    15e2:	77 1f       	adc	r23, r23
    15e4:	88 1f       	adc	r24, r24
    15e6:	bb 1f       	adc	r27, r27
    15e8:	26 17       	cp	r18, r22
    15ea:	37 07       	cpc	r19, r23
    15ec:	48 07       	cpc	r20, r24
    15ee:	ab 07       	cpc	r26, r27
    15f0:	b0 e8       	ldi	r27, 0x80	; 128
    15f2:	09 f0       	breq	.+2      	; 0x15f6 <__divsf3_pse+0x56>
    15f4:	bb 0b       	sbc	r27, r27
    15f6:	80 2d       	mov	r24, r0
    15f8:	bf 01       	movw	r22, r30
    15fa:	ff 27       	eor	r31, r31
    15fc:	93 58       	subi	r25, 0x83	; 131
    15fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1600:	2a f0       	brmi	.+10     	; 0x160c <__divsf3_pse+0x6c>
    1602:	9e 3f       	cpi	r25, 0xFE	; 254
    1604:	51 05       	cpc	r21, r1
    1606:	68 f0       	brcs	.+26     	; 0x1622 <__divsf3_pse+0x82>
    1608:	8d c0       	rjmp	.+282    	; 0x1724 <__fp_inf>
    160a:	d7 c0       	rjmp	.+430    	; 0x17ba <__fp_szero>
    160c:	5f 3f       	cpi	r21, 0xFF	; 255
    160e:	ec f3       	brlt	.-6      	; 0x160a <__divsf3_pse+0x6a>
    1610:	98 3e       	cpi	r25, 0xE8	; 232
    1612:	dc f3       	brlt	.-10     	; 0x160a <__divsf3_pse+0x6a>
    1614:	86 95       	lsr	r24
    1616:	77 95       	ror	r23
    1618:	67 95       	ror	r22
    161a:	b7 95       	ror	r27
    161c:	f7 95       	ror	r31
    161e:	9f 5f       	subi	r25, 0xFF	; 255
    1620:	c9 f7       	brne	.-14     	; 0x1614 <__divsf3_pse+0x74>
    1622:	88 0f       	add	r24, r24
    1624:	91 1d       	adc	r25, r1
    1626:	96 95       	lsr	r25
    1628:	87 95       	ror	r24
    162a:	97 f9       	bld	r25, 7
    162c:	08 95       	ret
    162e:	e1 e0       	ldi	r30, 0x01	; 1
    1630:	66 0f       	add	r22, r22
    1632:	77 1f       	adc	r23, r23
    1634:	88 1f       	adc	r24, r24
    1636:	bb 1f       	adc	r27, r27
    1638:	62 17       	cp	r22, r18
    163a:	73 07       	cpc	r23, r19
    163c:	84 07       	cpc	r24, r20
    163e:	ba 07       	cpc	r27, r26
    1640:	20 f0       	brcs	.+8      	; 0x164a <__divsf3_pse+0xaa>
    1642:	62 1b       	sub	r22, r18
    1644:	73 0b       	sbc	r23, r19
    1646:	84 0b       	sbc	r24, r20
    1648:	ba 0b       	sbc	r27, r26
    164a:	ee 1f       	adc	r30, r30
    164c:	88 f7       	brcc	.-30     	; 0x1630 <__divsf3_pse+0x90>
    164e:	e0 95       	com	r30
    1650:	08 95       	ret

00001652 <__fixunssfsi>:
    1652:	98 d0       	rcall	.+304    	; 0x1784 <__fp_splitA>
    1654:	88 f0       	brcs	.+34     	; 0x1678 <__fixunssfsi+0x26>
    1656:	9f 57       	subi	r25, 0x7F	; 127
    1658:	90 f0       	brcs	.+36     	; 0x167e <__fixunssfsi+0x2c>
    165a:	b9 2f       	mov	r27, r25
    165c:	99 27       	eor	r25, r25
    165e:	b7 51       	subi	r27, 0x17	; 23
    1660:	a0 f0       	brcs	.+40     	; 0x168a <__fixunssfsi+0x38>
    1662:	d1 f0       	breq	.+52     	; 0x1698 <__fixunssfsi+0x46>
    1664:	66 0f       	add	r22, r22
    1666:	77 1f       	adc	r23, r23
    1668:	88 1f       	adc	r24, r24
    166a:	99 1f       	adc	r25, r25
    166c:	1a f0       	brmi	.+6      	; 0x1674 <__fixunssfsi+0x22>
    166e:	ba 95       	dec	r27
    1670:	c9 f7       	brne	.-14     	; 0x1664 <__fixunssfsi+0x12>
    1672:	12 c0       	rjmp	.+36     	; 0x1698 <__fixunssfsi+0x46>
    1674:	b1 30       	cpi	r27, 0x01	; 1
    1676:	81 f0       	breq	.+32     	; 0x1698 <__fixunssfsi+0x46>
    1678:	9f d0       	rcall	.+318    	; 0x17b8 <__fp_zero>
    167a:	b1 e0       	ldi	r27, 0x01	; 1
    167c:	08 95       	ret
    167e:	9c c0       	rjmp	.+312    	; 0x17b8 <__fp_zero>
    1680:	67 2f       	mov	r22, r23
    1682:	78 2f       	mov	r23, r24
    1684:	88 27       	eor	r24, r24
    1686:	b8 5f       	subi	r27, 0xF8	; 248
    1688:	39 f0       	breq	.+14     	; 0x1698 <__fixunssfsi+0x46>
    168a:	b9 3f       	cpi	r27, 0xF9	; 249
    168c:	cc f3       	brlt	.-14     	; 0x1680 <__fixunssfsi+0x2e>
    168e:	86 95       	lsr	r24
    1690:	77 95       	ror	r23
    1692:	67 95       	ror	r22
    1694:	b3 95       	inc	r27
    1696:	d9 f7       	brne	.-10     	; 0x168e <__fixunssfsi+0x3c>
    1698:	3e f4       	brtc	.+14     	; 0x16a8 <__fixunssfsi+0x56>
    169a:	90 95       	com	r25
    169c:	80 95       	com	r24
    169e:	70 95       	com	r23
    16a0:	61 95       	neg	r22
    16a2:	7f 4f       	sbci	r23, 0xFF	; 255
    16a4:	8f 4f       	sbci	r24, 0xFF	; 255
    16a6:	9f 4f       	sbci	r25, 0xFF	; 255
    16a8:	08 95       	ret

000016aa <__floatunsisf>:
    16aa:	e8 94       	clt
    16ac:	09 c0       	rjmp	.+18     	; 0x16c0 <__floatsisf+0x12>

000016ae <__floatsisf>:
    16ae:	97 fb       	bst	r25, 7
    16b0:	3e f4       	brtc	.+14     	; 0x16c0 <__floatsisf+0x12>
    16b2:	90 95       	com	r25
    16b4:	80 95       	com	r24
    16b6:	70 95       	com	r23
    16b8:	61 95       	neg	r22
    16ba:	7f 4f       	sbci	r23, 0xFF	; 255
    16bc:	8f 4f       	sbci	r24, 0xFF	; 255
    16be:	9f 4f       	sbci	r25, 0xFF	; 255
    16c0:	99 23       	and	r25, r25
    16c2:	a9 f0       	breq	.+42     	; 0x16ee <__floatsisf+0x40>
    16c4:	f9 2f       	mov	r31, r25
    16c6:	96 e9       	ldi	r25, 0x96	; 150
    16c8:	bb 27       	eor	r27, r27
    16ca:	93 95       	inc	r25
    16cc:	f6 95       	lsr	r31
    16ce:	87 95       	ror	r24
    16d0:	77 95       	ror	r23
    16d2:	67 95       	ror	r22
    16d4:	b7 95       	ror	r27
    16d6:	f1 11       	cpse	r31, r1
    16d8:	f8 cf       	rjmp	.-16     	; 0x16ca <__floatsisf+0x1c>
    16da:	fa f4       	brpl	.+62     	; 0x171a <__floatsisf+0x6c>
    16dc:	bb 0f       	add	r27, r27
    16de:	11 f4       	brne	.+4      	; 0x16e4 <__floatsisf+0x36>
    16e0:	60 ff       	sbrs	r22, 0
    16e2:	1b c0       	rjmp	.+54     	; 0x171a <__floatsisf+0x6c>
    16e4:	6f 5f       	subi	r22, 0xFF	; 255
    16e6:	7f 4f       	sbci	r23, 0xFF	; 255
    16e8:	8f 4f       	sbci	r24, 0xFF	; 255
    16ea:	9f 4f       	sbci	r25, 0xFF	; 255
    16ec:	16 c0       	rjmp	.+44     	; 0x171a <__floatsisf+0x6c>
    16ee:	88 23       	and	r24, r24
    16f0:	11 f0       	breq	.+4      	; 0x16f6 <__floatsisf+0x48>
    16f2:	96 e9       	ldi	r25, 0x96	; 150
    16f4:	11 c0       	rjmp	.+34     	; 0x1718 <__floatsisf+0x6a>
    16f6:	77 23       	and	r23, r23
    16f8:	21 f0       	breq	.+8      	; 0x1702 <__floatsisf+0x54>
    16fa:	9e e8       	ldi	r25, 0x8E	; 142
    16fc:	87 2f       	mov	r24, r23
    16fe:	76 2f       	mov	r23, r22
    1700:	05 c0       	rjmp	.+10     	; 0x170c <__floatsisf+0x5e>
    1702:	66 23       	and	r22, r22
    1704:	71 f0       	breq	.+28     	; 0x1722 <__floatsisf+0x74>
    1706:	96 e8       	ldi	r25, 0x86	; 134
    1708:	86 2f       	mov	r24, r22
    170a:	70 e0       	ldi	r23, 0x00	; 0
    170c:	60 e0       	ldi	r22, 0x00	; 0
    170e:	2a f0       	brmi	.+10     	; 0x171a <__floatsisf+0x6c>
    1710:	9a 95       	dec	r25
    1712:	66 0f       	add	r22, r22
    1714:	77 1f       	adc	r23, r23
    1716:	88 1f       	adc	r24, r24
    1718:	da f7       	brpl	.-10     	; 0x1710 <__floatsisf+0x62>
    171a:	88 0f       	add	r24, r24
    171c:	96 95       	lsr	r25
    171e:	87 95       	ror	r24
    1720:	97 f9       	bld	r25, 7
    1722:	08 95       	ret

00001724 <__fp_inf>:
    1724:	97 f9       	bld	r25, 7
    1726:	9f 67       	ori	r25, 0x7F	; 127
    1728:	80 e8       	ldi	r24, 0x80	; 128
    172a:	70 e0       	ldi	r23, 0x00	; 0
    172c:	60 e0       	ldi	r22, 0x00	; 0
    172e:	08 95       	ret

00001730 <__fp_nan>:
    1730:	9f ef       	ldi	r25, 0xFF	; 255
    1732:	80 ec       	ldi	r24, 0xC0	; 192
    1734:	08 95       	ret

00001736 <__fp_pscA>:
    1736:	00 24       	eor	r0, r0
    1738:	0a 94       	dec	r0
    173a:	16 16       	cp	r1, r22
    173c:	17 06       	cpc	r1, r23
    173e:	18 06       	cpc	r1, r24
    1740:	09 06       	cpc	r0, r25
    1742:	08 95       	ret

00001744 <__fp_pscB>:
    1744:	00 24       	eor	r0, r0
    1746:	0a 94       	dec	r0
    1748:	12 16       	cp	r1, r18
    174a:	13 06       	cpc	r1, r19
    174c:	14 06       	cpc	r1, r20
    174e:	05 06       	cpc	r0, r21
    1750:	08 95       	ret

00001752 <__fp_round>:
    1752:	09 2e       	mov	r0, r25
    1754:	03 94       	inc	r0
    1756:	00 0c       	add	r0, r0
    1758:	11 f4       	brne	.+4      	; 0x175e <__fp_round+0xc>
    175a:	88 23       	and	r24, r24
    175c:	52 f0       	brmi	.+20     	; 0x1772 <__fp_round+0x20>
    175e:	bb 0f       	add	r27, r27
    1760:	40 f4       	brcc	.+16     	; 0x1772 <__fp_round+0x20>
    1762:	bf 2b       	or	r27, r31
    1764:	11 f4       	brne	.+4      	; 0x176a <__fp_round+0x18>
    1766:	60 ff       	sbrs	r22, 0
    1768:	04 c0       	rjmp	.+8      	; 0x1772 <__fp_round+0x20>
    176a:	6f 5f       	subi	r22, 0xFF	; 255
    176c:	7f 4f       	sbci	r23, 0xFF	; 255
    176e:	8f 4f       	sbci	r24, 0xFF	; 255
    1770:	9f 4f       	sbci	r25, 0xFF	; 255
    1772:	08 95       	ret

00001774 <__fp_split3>:
    1774:	57 fd       	sbrc	r21, 7
    1776:	90 58       	subi	r25, 0x80	; 128
    1778:	44 0f       	add	r20, r20
    177a:	55 1f       	adc	r21, r21
    177c:	59 f0       	breq	.+22     	; 0x1794 <__fp_splitA+0x10>
    177e:	5f 3f       	cpi	r21, 0xFF	; 255
    1780:	71 f0       	breq	.+28     	; 0x179e <__fp_splitA+0x1a>
    1782:	47 95       	ror	r20

00001784 <__fp_splitA>:
    1784:	88 0f       	add	r24, r24
    1786:	97 fb       	bst	r25, 7
    1788:	99 1f       	adc	r25, r25
    178a:	61 f0       	breq	.+24     	; 0x17a4 <__fp_splitA+0x20>
    178c:	9f 3f       	cpi	r25, 0xFF	; 255
    178e:	79 f0       	breq	.+30     	; 0x17ae <__fp_splitA+0x2a>
    1790:	87 95       	ror	r24
    1792:	08 95       	ret
    1794:	12 16       	cp	r1, r18
    1796:	13 06       	cpc	r1, r19
    1798:	14 06       	cpc	r1, r20
    179a:	55 1f       	adc	r21, r21
    179c:	f2 cf       	rjmp	.-28     	; 0x1782 <__fp_split3+0xe>
    179e:	46 95       	lsr	r20
    17a0:	f1 df       	rcall	.-30     	; 0x1784 <__fp_splitA>
    17a2:	08 c0       	rjmp	.+16     	; 0x17b4 <__fp_splitA+0x30>
    17a4:	16 16       	cp	r1, r22
    17a6:	17 06       	cpc	r1, r23
    17a8:	18 06       	cpc	r1, r24
    17aa:	99 1f       	adc	r25, r25
    17ac:	f1 cf       	rjmp	.-30     	; 0x1790 <__fp_splitA+0xc>
    17ae:	86 95       	lsr	r24
    17b0:	71 05       	cpc	r23, r1
    17b2:	61 05       	cpc	r22, r1
    17b4:	08 94       	sec
    17b6:	08 95       	ret

000017b8 <__fp_zero>:
    17b8:	e8 94       	clt

000017ba <__fp_szero>:
    17ba:	bb 27       	eor	r27, r27
    17bc:	66 27       	eor	r22, r22
    17be:	77 27       	eor	r23, r23
    17c0:	cb 01       	movw	r24, r22
    17c2:	97 f9       	bld	r25, 7
    17c4:	08 95       	ret

000017c6 <__mulsf3>:
    17c6:	0b d0       	rcall	.+22     	; 0x17de <__mulsf3x>
    17c8:	c4 cf       	rjmp	.-120    	; 0x1752 <__fp_round>
    17ca:	b5 df       	rcall	.-150    	; 0x1736 <__fp_pscA>
    17cc:	28 f0       	brcs	.+10     	; 0x17d8 <__mulsf3+0x12>
    17ce:	ba df       	rcall	.-140    	; 0x1744 <__fp_pscB>
    17d0:	18 f0       	brcs	.+6      	; 0x17d8 <__mulsf3+0x12>
    17d2:	95 23       	and	r25, r21
    17d4:	09 f0       	breq	.+2      	; 0x17d8 <__mulsf3+0x12>
    17d6:	a6 cf       	rjmp	.-180    	; 0x1724 <__fp_inf>
    17d8:	ab cf       	rjmp	.-170    	; 0x1730 <__fp_nan>
    17da:	11 24       	eor	r1, r1
    17dc:	ee cf       	rjmp	.-36     	; 0x17ba <__fp_szero>

000017de <__mulsf3x>:
    17de:	ca df       	rcall	.-108    	; 0x1774 <__fp_split3>
    17e0:	a0 f3       	brcs	.-24     	; 0x17ca <__mulsf3+0x4>

000017e2 <__mulsf3_pse>:
    17e2:	95 9f       	mul	r25, r21
    17e4:	d1 f3       	breq	.-12     	; 0x17da <__mulsf3+0x14>
    17e6:	95 0f       	add	r25, r21
    17e8:	50 e0       	ldi	r21, 0x00	; 0
    17ea:	55 1f       	adc	r21, r21
    17ec:	62 9f       	mul	r22, r18
    17ee:	f0 01       	movw	r30, r0
    17f0:	72 9f       	mul	r23, r18
    17f2:	bb 27       	eor	r27, r27
    17f4:	f0 0d       	add	r31, r0
    17f6:	b1 1d       	adc	r27, r1
    17f8:	63 9f       	mul	r22, r19
    17fa:	aa 27       	eor	r26, r26
    17fc:	f0 0d       	add	r31, r0
    17fe:	b1 1d       	adc	r27, r1
    1800:	aa 1f       	adc	r26, r26
    1802:	64 9f       	mul	r22, r20
    1804:	66 27       	eor	r22, r22
    1806:	b0 0d       	add	r27, r0
    1808:	a1 1d       	adc	r26, r1
    180a:	66 1f       	adc	r22, r22
    180c:	82 9f       	mul	r24, r18
    180e:	22 27       	eor	r18, r18
    1810:	b0 0d       	add	r27, r0
    1812:	a1 1d       	adc	r26, r1
    1814:	62 1f       	adc	r22, r18
    1816:	73 9f       	mul	r23, r19
    1818:	b0 0d       	add	r27, r0
    181a:	a1 1d       	adc	r26, r1
    181c:	62 1f       	adc	r22, r18
    181e:	83 9f       	mul	r24, r19
    1820:	a0 0d       	add	r26, r0
    1822:	61 1d       	adc	r22, r1
    1824:	22 1f       	adc	r18, r18
    1826:	74 9f       	mul	r23, r20
    1828:	33 27       	eor	r19, r19
    182a:	a0 0d       	add	r26, r0
    182c:	61 1d       	adc	r22, r1
    182e:	23 1f       	adc	r18, r19
    1830:	84 9f       	mul	r24, r20
    1832:	60 0d       	add	r22, r0
    1834:	21 1d       	adc	r18, r1
    1836:	82 2f       	mov	r24, r18
    1838:	76 2f       	mov	r23, r22
    183a:	6a 2f       	mov	r22, r26
    183c:	11 24       	eor	r1, r1
    183e:	9f 57       	subi	r25, 0x7F	; 127
    1840:	50 40       	sbci	r21, 0x00	; 0
    1842:	8a f0       	brmi	.+34     	; 0x1866 <__mulsf3_pse+0x84>
    1844:	e1 f0       	breq	.+56     	; 0x187e <__mulsf3_pse+0x9c>
    1846:	88 23       	and	r24, r24
    1848:	4a f0       	brmi	.+18     	; 0x185c <__mulsf3_pse+0x7a>
    184a:	ee 0f       	add	r30, r30
    184c:	ff 1f       	adc	r31, r31
    184e:	bb 1f       	adc	r27, r27
    1850:	66 1f       	adc	r22, r22
    1852:	77 1f       	adc	r23, r23
    1854:	88 1f       	adc	r24, r24
    1856:	91 50       	subi	r25, 0x01	; 1
    1858:	50 40       	sbci	r21, 0x00	; 0
    185a:	a9 f7       	brne	.-22     	; 0x1846 <__mulsf3_pse+0x64>
    185c:	9e 3f       	cpi	r25, 0xFE	; 254
    185e:	51 05       	cpc	r21, r1
    1860:	70 f0       	brcs	.+28     	; 0x187e <__mulsf3_pse+0x9c>
    1862:	60 cf       	rjmp	.-320    	; 0x1724 <__fp_inf>
    1864:	aa cf       	rjmp	.-172    	; 0x17ba <__fp_szero>
    1866:	5f 3f       	cpi	r21, 0xFF	; 255
    1868:	ec f3       	brlt	.-6      	; 0x1864 <__mulsf3_pse+0x82>
    186a:	98 3e       	cpi	r25, 0xE8	; 232
    186c:	dc f3       	brlt	.-10     	; 0x1864 <__mulsf3_pse+0x82>
    186e:	86 95       	lsr	r24
    1870:	77 95       	ror	r23
    1872:	67 95       	ror	r22
    1874:	b7 95       	ror	r27
    1876:	f7 95       	ror	r31
    1878:	e7 95       	ror	r30
    187a:	9f 5f       	subi	r25, 0xFF	; 255
    187c:	c1 f7       	brne	.-16     	; 0x186e <__mulsf3_pse+0x8c>
    187e:	fe 2b       	or	r31, r30
    1880:	88 0f       	add	r24, r24
    1882:	91 1d       	adc	r25, r1
    1884:	96 95       	lsr	r25
    1886:	87 95       	ror	r24
    1888:	97 f9       	bld	r25, 7
    188a:	08 95       	ret

0000188c <__udivmodsi4>:
    188c:	a1 e2       	ldi	r26, 0x21	; 33
    188e:	1a 2e       	mov	r1, r26
    1890:	aa 1b       	sub	r26, r26
    1892:	bb 1b       	sub	r27, r27
    1894:	fd 01       	movw	r30, r26
    1896:	0d c0       	rjmp	.+26     	; 0x18b2 <__udivmodsi4_ep>

00001898 <__udivmodsi4_loop>:
    1898:	aa 1f       	adc	r26, r26
    189a:	bb 1f       	adc	r27, r27
    189c:	ee 1f       	adc	r30, r30
    189e:	ff 1f       	adc	r31, r31
    18a0:	a2 17       	cp	r26, r18
    18a2:	b3 07       	cpc	r27, r19
    18a4:	e4 07       	cpc	r30, r20
    18a6:	f5 07       	cpc	r31, r21
    18a8:	20 f0       	brcs	.+8      	; 0x18b2 <__udivmodsi4_ep>
    18aa:	a2 1b       	sub	r26, r18
    18ac:	b3 0b       	sbc	r27, r19
    18ae:	e4 0b       	sbc	r30, r20
    18b0:	f5 0b       	sbc	r31, r21

000018b2 <__udivmodsi4_ep>:
    18b2:	66 1f       	adc	r22, r22
    18b4:	77 1f       	adc	r23, r23
    18b6:	88 1f       	adc	r24, r24
    18b8:	99 1f       	adc	r25, r25
    18ba:	1a 94       	dec	r1
    18bc:	69 f7       	brne	.-38     	; 0x1898 <__udivmodsi4_loop>
    18be:	60 95       	com	r22
    18c0:	70 95       	com	r23
    18c2:	80 95       	com	r24
    18c4:	90 95       	com	r25
    18c6:	9b 01       	movw	r18, r22
    18c8:	ac 01       	movw	r20, r24
    18ca:	bd 01       	movw	r22, r26
    18cc:	cf 01       	movw	r24, r30
    18ce:	08 95       	ret

000018d0 <__tablejump2__>:
    18d0:	ee 0f       	add	r30, r30
    18d2:	ff 1f       	adc	r31, r31
    18d4:	05 90       	lpm	r0, Z+
    18d6:	f4 91       	lpm	r31, Z
    18d8:	e0 2d       	mov	r30, r0
    18da:	09 94       	ijmp

000018dc <atoi>:
    18dc:	fc 01       	movw	r30, r24
    18de:	88 27       	eor	r24, r24
    18e0:	99 27       	eor	r25, r25
    18e2:	e8 94       	clt
    18e4:	21 91       	ld	r18, Z+
    18e6:	20 32       	cpi	r18, 0x20	; 32
    18e8:	e9 f3       	breq	.-6      	; 0x18e4 <atoi+0x8>
    18ea:	29 30       	cpi	r18, 0x09	; 9
    18ec:	10 f0       	brcs	.+4      	; 0x18f2 <atoi+0x16>
    18ee:	2e 30       	cpi	r18, 0x0E	; 14
    18f0:	c8 f3       	brcs	.-14     	; 0x18e4 <atoi+0x8>
    18f2:	2b 32       	cpi	r18, 0x2B	; 43
    18f4:	39 f0       	breq	.+14     	; 0x1904 <atoi+0x28>
    18f6:	2d 32       	cpi	r18, 0x2D	; 45
    18f8:	31 f4       	brne	.+12     	; 0x1906 <atoi+0x2a>
    18fa:	68 94       	set
    18fc:	03 c0       	rjmp	.+6      	; 0x1904 <atoi+0x28>
    18fe:	54 d0       	rcall	.+168    	; 0x19a8 <__mulhi_const_10>
    1900:	82 0f       	add	r24, r18
    1902:	91 1d       	adc	r25, r1
    1904:	21 91       	ld	r18, Z+
    1906:	20 53       	subi	r18, 0x30	; 48
    1908:	2a 30       	cpi	r18, 0x0A	; 10
    190a:	c8 f3       	brcs	.-14     	; 0x18fe <atoi+0x22>
    190c:	1e f4       	brtc	.+6      	; 0x1914 <atoi+0x38>
    190e:	90 95       	com	r25
    1910:	81 95       	neg	r24
    1912:	9f 4f       	sbci	r25, 0xFF	; 255
    1914:	08 95       	ret

00001916 <memcpy>:
    1916:	fb 01       	movw	r30, r22
    1918:	dc 01       	movw	r26, r24
    191a:	02 c0       	rjmp	.+4      	; 0x1920 <memcpy+0xa>
    191c:	01 90       	ld	r0, Z+
    191e:	0d 92       	st	X+, r0
    1920:	41 50       	subi	r20, 0x01	; 1
    1922:	50 40       	sbci	r21, 0x00	; 0
    1924:	d8 f7       	brcc	.-10     	; 0x191c <memcpy+0x6>
    1926:	08 95       	ret

00001928 <strcat>:
    1928:	fb 01       	movw	r30, r22
    192a:	dc 01       	movw	r26, r24
    192c:	0d 90       	ld	r0, X+
    192e:	00 20       	and	r0, r0
    1930:	e9 f7       	brne	.-6      	; 0x192c <strcat+0x4>
    1932:	11 97       	sbiw	r26, 0x01	; 1
    1934:	01 90       	ld	r0, Z+
    1936:	0d 92       	st	X+, r0
    1938:	00 20       	and	r0, r0
    193a:	e1 f7       	brne	.-8      	; 0x1934 <strcat+0xc>
    193c:	08 95       	ret

0000193e <strcpy>:
    193e:	fb 01       	movw	r30, r22
    1940:	dc 01       	movw	r26, r24
    1942:	01 90       	ld	r0, Z+
    1944:	0d 92       	st	X+, r0
    1946:	00 20       	and	r0, r0
    1948:	e1 f7       	brne	.-8      	; 0x1942 <strcpy+0x4>
    194a:	08 95       	ret

0000194c <strstr>:
    194c:	fb 01       	movw	r30, r22
    194e:	51 91       	ld	r21, Z+
    1950:	55 23       	and	r21, r21
    1952:	a9 f0       	breq	.+42     	; 0x197e <strstr+0x32>
    1954:	bf 01       	movw	r22, r30
    1956:	dc 01       	movw	r26, r24
    1958:	4d 91       	ld	r20, X+
    195a:	45 17       	cp	r20, r21
    195c:	41 11       	cpse	r20, r1
    195e:	e1 f7       	brne	.-8      	; 0x1958 <strstr+0xc>
    1960:	59 f4       	brne	.+22     	; 0x1978 <strstr+0x2c>
    1962:	cd 01       	movw	r24, r26
    1964:	01 90       	ld	r0, Z+
    1966:	00 20       	and	r0, r0
    1968:	49 f0       	breq	.+18     	; 0x197c <strstr+0x30>
    196a:	4d 91       	ld	r20, X+
    196c:	40 15       	cp	r20, r0
    196e:	41 11       	cpse	r20, r1
    1970:	c9 f3       	breq	.-14     	; 0x1964 <strstr+0x18>
    1972:	fb 01       	movw	r30, r22
    1974:	41 11       	cpse	r20, r1
    1976:	ef cf       	rjmp	.-34     	; 0x1956 <strstr+0xa>
    1978:	81 e0       	ldi	r24, 0x01	; 1
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	01 97       	sbiw	r24, 0x01	; 1
    197e:	08 95       	ret

00001980 <itoa>:
    1980:	45 32       	cpi	r20, 0x25	; 37
    1982:	51 05       	cpc	r21, r1
    1984:	18 f4       	brcc	.+6      	; 0x198c <itoa+0xc>
    1986:	42 30       	cpi	r20, 0x02	; 2
    1988:	08 f0       	brcs	.+2      	; 0x198c <itoa+0xc>
    198a:	04 c0       	rjmp	.+8      	; 0x1994 <__itoa_ncheck>
    198c:	fb 01       	movw	r30, r22
    198e:	10 82       	st	Z, r1
    1990:	cb 01       	movw	r24, r22
    1992:	08 95       	ret

00001994 <__itoa_ncheck>:
    1994:	bb 27       	eor	r27, r27
    1996:	4a 30       	cpi	r20, 0x0A	; 10
    1998:	31 f4       	brne	.+12     	; 0x19a6 <__itoa_ncheck+0x12>
    199a:	99 23       	and	r25, r25
    199c:	22 f4       	brpl	.+8      	; 0x19a6 <__itoa_ncheck+0x12>
    199e:	bd e2       	ldi	r27, 0x2D	; 45
    19a0:	90 95       	com	r25
    19a2:	81 95       	neg	r24
    19a4:	9f 4f       	sbci	r25, 0xFF	; 255
    19a6:	09 c0       	rjmp	.+18     	; 0x19ba <__utoa_common>

000019a8 <__mulhi_const_10>:
    19a8:	7a e0       	ldi	r23, 0x0A	; 10
    19aa:	97 9f       	mul	r25, r23
    19ac:	90 2d       	mov	r25, r0
    19ae:	87 9f       	mul	r24, r23
    19b0:	80 2d       	mov	r24, r0
    19b2:	91 0d       	add	r25, r1
    19b4:	11 24       	eor	r1, r1
    19b6:	08 95       	ret

000019b8 <__utoa_ncheck>:
    19b8:	bb 27       	eor	r27, r27

000019ba <__utoa_common>:
    19ba:	fb 01       	movw	r30, r22
    19bc:	55 27       	eor	r21, r21
    19be:	aa 27       	eor	r26, r26
    19c0:	88 0f       	add	r24, r24
    19c2:	99 1f       	adc	r25, r25
    19c4:	aa 1f       	adc	r26, r26
    19c6:	a4 17       	cp	r26, r20
    19c8:	10 f0       	brcs	.+4      	; 0x19ce <__utoa_common+0x14>
    19ca:	a4 1b       	sub	r26, r20
    19cc:	83 95       	inc	r24
    19ce:	50 51       	subi	r21, 0x10	; 16
    19d0:	b9 f7       	brne	.-18     	; 0x19c0 <__utoa_common+0x6>
    19d2:	a0 5d       	subi	r26, 0xD0	; 208
    19d4:	aa 33       	cpi	r26, 0x3A	; 58
    19d6:	08 f0       	brcs	.+2      	; 0x19da <__utoa_common+0x20>
    19d8:	a9 5d       	subi	r26, 0xD9	; 217
    19da:	a1 93       	st	Z+, r26
    19dc:	00 97       	sbiw	r24, 0x00	; 0
    19de:	79 f7       	brne	.-34     	; 0x19be <__utoa_common+0x4>
    19e0:	b1 11       	cpse	r27, r1
    19e2:	b1 93       	st	Z+, r27
    19e4:	11 92       	st	Z+, r1
    19e6:	cb 01       	movw	r24, r22
    19e8:	00 c0       	rjmp	.+0      	; 0x19ea <strrev>

000019ea <strrev>:
    19ea:	dc 01       	movw	r26, r24
    19ec:	fc 01       	movw	r30, r24
    19ee:	67 2f       	mov	r22, r23
    19f0:	71 91       	ld	r23, Z+
    19f2:	77 23       	and	r23, r23
    19f4:	e1 f7       	brne	.-8      	; 0x19ee <strrev+0x4>
    19f6:	32 97       	sbiw	r30, 0x02	; 2
    19f8:	04 c0       	rjmp	.+8      	; 0x1a02 <strrev+0x18>
    19fa:	7c 91       	ld	r23, X
    19fc:	6d 93       	st	X+, r22
    19fe:	70 83       	st	Z, r23
    1a00:	62 91       	ld	r22, -Z
    1a02:	ae 17       	cp	r26, r30
    1a04:	bf 07       	cpc	r27, r31
    1a06:	c8 f3       	brcs	.-14     	; 0x19fa <strrev+0x10>
    1a08:	08 95       	ret

00001a0a <_exit>:
    1a0a:	f8 94       	cli

00001a0c <__stop_program>:
    1a0c:	ff cf       	rjmp	.-2      	; 0x1a0c <__stop_program>
