{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 16:47:43 2020 " "Info: Processing started: Sun Oct 04 16:47:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mul8bit -c mul8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul8bit -c mul8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[1\] y\[10\] 12.950 ns Longest " "Info: Longest tpd from source pin \"b\[1\]\" to destination pin \"y\[10\]\" is 12.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns b\[1\] 1 PIN PIN_A18 15 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A18; Fanout = 15; PIN Node = 'b\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "mul8bit.v" "" { Text "D:/project/quartus/mul8bit.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.616 ns) + CELL(2.570 ns) 8.063 ns lpm_mult:Mult0\|mult_et01:auto_generated\|mac_mult2~DATAOUT10 2 COMB DSPMULT_X12_Y9_N0 1 " "Info: 2: + IC(4.616 ns) + CELL(2.570 ns) = 8.063 ns; Loc. = DSPMULT_X12_Y9_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_et01:auto_generated\|mac_mult2~DATAOUT10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { b[1] lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT10 } "NODE_NAME" } } { "db/mult_et01.tdf" "" { Text "D:/project/quartus/db/mult_et01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 8.663 ns lpm_mult:Mult0\|mult_et01:auto_generated\|result\[10\] 3 COMB DSPOUT_X12_Y9_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 8.663 ns; Loc. = DSPOUT_X12_Y9_N2; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_et01:auto_generated\|result\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT10 lpm_mult:Mult0|mult_et01:auto_generated|result[10] } "NODE_NAME" } } { "db/mult_et01.tdf" "" { Text "D:/project/quartus/db/mult_et01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(1.998 ns) 12.950 ns y\[10\] 4 PIN PIN_B11 0 " "Info: 4: + IC(2.289 ns) + CELL(1.998 ns) = 12.950 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'y\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { lpm_mult:Mult0|mult_et01:auto_generated|result[10] y[10] } "NODE_NAME" } } { "mul8bit.v" "" { Text "D:/project/quartus/mul8bit.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.045 ns ( 46.68 % ) " "Info: Total cell delay = 6.045 ns ( 46.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.905 ns ( 53.32 % ) " "Info: Total interconnect delay = 6.905 ns ( 53.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.950 ns" { b[1] lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT10 lpm_mult:Mult0|mult_et01:auto_generated|result[10] y[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.950 ns" { b[1] {} b[1]~combout {} lpm_mult:Mult0|mult_et01:auto_generated|mac_mult2~DATAOUT10 {} lpm_mult:Mult0|mult_et01:auto_generated|result[10] {} y[10] {} } { 0.000ns 0.000ns 4.616ns 0.000ns 2.289ns } { 0.000ns 0.877ns 2.570ns 0.600ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 16:47:43 2020 " "Info: Processing ended: Sun Oct 04 16:47:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
