

================================================================
== Vivado HLS Report for 'worker_COO_SpMV'
================================================================
* Date:           Fri Nov 18 18:42:37 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2519|  2519|  2519|  2519|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2517|  2517|        19|          1|          1|  2500|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      7|     498|    893|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     14|
|Register         |        -|      -|     218|     88|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      7|     716|   1023|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |worker_fadd_32ns_32ns_32_5_full_dsp_U26  |worker_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |worker_fmul_32ns_32ns_32_4_max_dsp_U27   |worker_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |worker_mul_7ns_34ns_65_3_U29             |worker_mul_7ns_34ns_65_3             |        0|      2|    0|    0|
    |worker_mux_4to1_sel32_32_1_U30           |worker_mux_4to1_sel32_32_1           |        0|      0|    0|   32|
    |worker_urem_7ns_6ns_7_11_U28             |worker_urem_7ns_6ns_7_11             |        0|      0|  150|  150|
    +-----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                     |        0|      7|  498|  893|
    +-----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |vector_U  |worker_COO_SpMV_vector  |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                        |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_206_p2       |     +    |      0|  0|  12|          12|           1|
    |exitcond_fu_200_p2  |   icmp   |      0|  0|   5|          12|          12|
    |tmp_fu_216_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  28|          56|          45|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it18  |   1|          2|    1|          2|
    |i_reg_180               |  12|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  14|          8|   14|         30|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |i_reg_180               |  12|   0|   12|          0|
    |output_0_addr_reg_348   |   5|   0|    5|          0|
    |output_1_addr_reg_354   |   5|   0|    5|          0|
    |output_2_addr_reg_360   |   5|   0|    5|          0|
    |output_3_addr_reg_366   |   5|   0|    5|          0|
    |row_load_reg_327        |   7|   0|    7|          0|
    |tmp_13_reg_376          |  32|   0|   32|          0|
    |tmp_19_reg_372          |  28|   0|   28|          0|
    |tmp_4_reg_338           |  32|   0|   32|          0|
    |tmp_6_reg_381           |  32|   0|   32|          0|
    |tmp_reg_298             |   1|   0|    1|          0|
    |val_load_reg_317        |  32|   0|   32|          0|
    |output_0_addr_reg_348   |   0|   5|    5|          0|
    |output_1_addr_reg_354   |   0|   5|    5|          0|
    |output_2_addr_reg_360   |   0|   5|    5|          0|
    |output_3_addr_reg_366   |   0|   5|    5|          0|
    |row_load_reg_327        |   0|   7|    7|          0|
    |tmp_19_reg_372          |   0|  28|   28|          0|
    |tmp_4_reg_338           |   0|  32|   32|          0|
    |tmp_reg_298             |   0|   1|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 218|  88|  306|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_start           |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_done            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_idle            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_ready           | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|row_address0       | out |   12|  ap_memory |       row       |     array    |
|row_ce0            | out |    1|  ap_memory |       row       |     array    |
|row_q0             |  in |    7|  ap_memory |       row       |     array    |
|col_address0       | out |   12|  ap_memory |       col       |     array    |
|col_ce0            | out |    1|  ap_memory |       col       |     array    |
|col_q0             |  in |    7|  ap_memory |       col       |     array    |
|val_r_address0     | out |   12|  ap_memory |      val_r      |     array    |
|val_r_ce0          | out |    1|  ap_memory |      val_r      |     array    |
|val_r_q0           |  in |   32|  ap_memory |      val_r      |     array    |
|output_0_address0  | out |    5|  ap_memory |     output_0    |     array    |
|output_0_ce0       | out |    1|  ap_memory |     output_0    |     array    |
|output_0_q0        |  in |   32|  ap_memory |     output_0    |     array    |
|output_0_address1  | out |    5|  ap_memory |     output_0    |     array    |
|output_0_ce1       | out |    1|  ap_memory |     output_0    |     array    |
|output_0_we1       | out |    1|  ap_memory |     output_0    |     array    |
|output_0_d1        | out |   32|  ap_memory |     output_0    |     array    |
|output_1_address0  | out |    5|  ap_memory |     output_1    |     array    |
|output_1_ce0       | out |    1|  ap_memory |     output_1    |     array    |
|output_1_q0        |  in |   32|  ap_memory |     output_1    |     array    |
|output_1_address1  | out |    5|  ap_memory |     output_1    |     array    |
|output_1_ce1       | out |    1|  ap_memory |     output_1    |     array    |
|output_1_we1       | out |    1|  ap_memory |     output_1    |     array    |
|output_1_d1        | out |   32|  ap_memory |     output_1    |     array    |
|output_2_address0  | out |    5|  ap_memory |     output_2    |     array    |
|output_2_ce0       | out |    1|  ap_memory |     output_2    |     array    |
|output_2_q0        |  in |   32|  ap_memory |     output_2    |     array    |
|output_2_address1  | out |    5|  ap_memory |     output_2    |     array    |
|output_2_ce1       | out |    1|  ap_memory |     output_2    |     array    |
|output_2_we1       | out |    1|  ap_memory |     output_2    |     array    |
|output_2_d1        | out |   32|  ap_memory |     output_2    |     array    |
|output_3_address0  | out |    5|  ap_memory |     output_3    |     array    |
|output_3_ce0       | out |    1|  ap_memory |     output_3    |     array    |
|output_3_q0        |  in |   32|  ap_memory |     output_3    |     array    |
|output_3_address1  | out |    5|  ap_memory |     output_3    |     array    |
|output_3_ce1       | out |    1|  ap_memory |     output_3    |     array    |
|output_3_we1       | out |    1|  ap_memory |     output_3    |     array    |
|output_3_d1        | out |   32|  ap_memory |     output_3    |     array    |
|nnz                |  in |   32|   ap_none  |       nnz       |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 1
  Pipeline-0: II = 1, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	21  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	2  / true
21 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: nnz_read [1/1] 1.04ns
:0  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz)

ST_1: stg_23 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_4, %._crit_edge ]

ST_2: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %i, -1596

ST_2: i_4 [1/1] 1.84ns
:2  %i_4 = add i12 %i, 1

ST_2: stg_27 [1/1] 0.00ns
:3  br i1 %exitcond, label %5, label %2

ST_2: i_cast1 [1/1] 0.00ns
:0  %i_cast1 = zext i12 %i to i32

ST_2: tmp [1/1] 2.52ns
:4  %tmp = icmp slt i32 %i_cast1, %nnz_read

ST_2: stg_30 [1/1] 0.00ns
:5  br i1 %tmp, label %3, label %._crit_edge

ST_2: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i12 %i to i64

ST_2: val_addr [1/1] 0.00ns
:1  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_s

ST_2: val_load [2/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_2: col_addr [1/1] 0.00ns
:3  %col_addr = getelementptr [2500 x i7]* %col, i64 0, i64 %tmp_s

ST_2: col_load [2/2] 2.71ns
:4  %col_load = load i7* %col_addr, align 1

ST_2: row_addr [1/1] 0.00ns
:9  %row_addr = getelementptr [2500 x i7]* %row, i64 0, i64 %tmp_s

ST_2: row_load [2/2] 2.71ns
:10  %row_load = load i7* %row_addr, align 1


 <State 3>: 5.72ns
ST_3: val_load [1/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_3: col_load [1/2] 2.71ns
:4  %col_load = load i7* %col_addr, align 1

ST_3: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = zext i7 %col_load to i64

ST_3: vector_addr [1/1] 0.00ns
:6  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_3

ST_3: vector_load [2/2] 2.39ns
:7  %vector_load = load float* %vector_addr, align 4

ST_3: row_load [1/2] 2.71ns
:10  %row_load = load i7* %row_addr, align 1

ST_3: tmp_20 [11/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 4>: 8.09ns
ST_4: vector_load [1/2] 2.39ns
:7  %vector_load = load float* %vector_addr, align 4

ST_4: tmp_4 [4/4] 5.70ns
:8  %tmp_4 = fmul float %val_load, %vector_load

ST_4: tmp_20 [10/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 5>: 5.70ns
ST_5: tmp_4 [3/4] 5.70ns
:8  %tmp_4 = fmul float %val_load, %vector_load

ST_5: tmp_20 [9/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 6>: 5.70ns
ST_6: tmp_4 [2/4] 5.70ns
:8  %tmp_4 = fmul float %val_load, %vector_load

ST_6: tmp_20 [8/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 7>: 5.70ns
ST_7: tmp_4 [1/4] 5.70ns
:8  %tmp_4 = fmul float %val_load, %vector_load

ST_7: tmp_20 [7/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 8>: 3.01ns
ST_8: tmp_20 [6/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 9>: 3.01ns
ST_9: tmp_20 [5/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 10>: 3.01ns
ST_10: tmp_20 [4/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 11>: 3.01ns
ST_11: tmp_20 [3/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 12>: 6.08ns
ST_12: zext_cast [1/1] 0.00ns
:11  %zext_cast = zext i7 %row_load to i65

ST_12: mul [3/3] 6.08ns
:12  %mul = mul i65 %zext_cast, 5497558139

ST_12: tmp_20 [2/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25


 <State 13>: 6.08ns
ST_13: mul [2/3] 6.08ns
:12  %mul = mul i65 %zext_cast, 5497558139

ST_13: tmp_20 [1/11] 3.01ns
:15  %tmp_20 = urem i7 %row_load, 25

ST_13: newIndex4 [1/1] 0.00ns
:16  %newIndex4 = zext i7 %tmp_20 to i64

ST_13: output_0_addr [1/1] 0.00ns
:17  %output_0_addr = getelementptr [25 x float]* %output_0, i64 0, i64 %newIndex4

ST_13: output_1_addr [1/1] 0.00ns
:18  %output_1_addr = getelementptr [25 x float]* %output_1, i64 0, i64 %newIndex4

ST_13: output_2_addr [1/1] 0.00ns
:19  %output_2_addr = getelementptr [25 x float]* %output_2, i64 0, i64 %newIndex4

ST_13: output_3_addr [1/1] 0.00ns
:20  %output_3_addr = getelementptr [25 x float]* %output_3, i64 0, i64 %newIndex4

ST_13: output_0_load [2/2] 2.39ns
:21  %output_0_load = load float* %output_0_addr, align 4

ST_13: output_1_load [2/2] 2.39ns
:22  %output_1_load = load float* %output_1_addr, align 4

ST_13: output_2_load [2/2] 2.39ns
:23  %output_2_load = load float* %output_2_addr, align 4

ST_13: output_3_load [2/2] 2.39ns
:24  %output_3_load = load float* %output_3_addr, align 4


 <State 14>: 7.96ns
ST_14: mul [1/3] 6.08ns
:12  %mul = mul i65 %zext_cast, 5497558139

ST_14: tmp_19 [1/1] 0.00ns
:13  %tmp_19 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %mul, i32 37, i32 64)

ST_14: arrayNo [1/1] 0.00ns
:14  %arrayNo = zext i28 %tmp_19 to i32

ST_14: output_0_load [1/2] 2.39ns
:21  %output_0_load = load float* %output_0_addr, align 4

ST_14: output_1_load [1/2] 2.39ns
:22  %output_1_load = load float* %output_1_addr, align 4

ST_14: output_2_load [1/2] 2.39ns
:23  %output_2_load = load float* %output_2_addr, align 4

ST_14: output_3_load [1/2] 2.39ns
:24  %output_3_load = load float* %output_3_addr, align 4

ST_14: tmp_13 [1/1] 1.57ns
:25  %tmp_13 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %output_0_load, float %output_1_load, float %output_2_load, float %output_3_load, i32 %arrayNo)

ST_14: stg_80 [1/1] 1.88ns
:27  switch i28 %tmp_19, label %branch3 [
    i28 0, label %branch0
    i28 1, label %branch1
    i28 2, label %branch2
  ]


 <State 15>: 7.26ns
ST_15: tmp_6 [5/5] 7.26ns
:26  %tmp_6 = fadd float %tmp_13, %tmp_4


 <State 16>: 7.26ns
ST_16: tmp_6 [4/5] 7.26ns
:26  %tmp_6 = fadd float %tmp_13, %tmp_4


 <State 17>: 7.26ns
ST_17: tmp_6 [3/5] 7.26ns
:26  %tmp_6 = fadd float %tmp_13, %tmp_4


 <State 18>: 7.26ns
ST_18: tmp_6 [2/5] 7.26ns
:26  %tmp_6 = fadd float %tmp_13, %tmp_4


 <State 19>: 7.26ns
ST_19: tmp_6 [1/5] 7.26ns
:26  %tmp_6 = fadd float %tmp_13, %tmp_4


 <State 20>: 2.39ns
ST_20: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_20: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_20: stg_88 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_89 [1/1] 2.39ns
branch2:0  store float %tmp_6, float* %output_2_addr, align 4

ST_20: stg_90 [1/1] 0.00ns
branch2:1  br label %4

ST_20: stg_91 [1/1] 2.39ns
branch1:0  store float %tmp_6, float* %output_1_addr, align 4

ST_20: stg_92 [1/1] 0.00ns
branch1:1  br label %4

ST_20: stg_93 [1/1] 2.39ns
branch0:0  store float %tmp_6, float* %output_0_addr, align 4

ST_20: stg_94 [1/1] 0.00ns
branch0:1  br label %4

ST_20: stg_95 [1/1] 2.39ns
branch3:0  store float %tmp_6, float* %output_3_addr, align 4

ST_20: stg_96 [1/1] 0.00ns
branch3:1  br label %4

ST_20: stg_97 [1/1] 0.00ns
:0  br label %._crit_edge

ST_20: empty_20 [1/1] 0.00ns
._crit_edge:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)

ST_20: stg_99 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 21>: 0.00ns
ST_21: stg_100 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read      (read             ) [ 0011111111111111111110]
stg_23        (br               ) [ 0111111111111111111110]
i             (phi              ) [ 0010000000000000000000]
exitcond      (icmp             ) [ 0011111111111111111110]
i_4           (add              ) [ 0111111111111111111110]
stg_27        (br               ) [ 0000000000000000000000]
i_cast1       (zext             ) [ 0000000000000000000000]
tmp           (icmp             ) [ 0011111111111111111110]
stg_30        (br               ) [ 0000000000000000000000]
tmp_s         (zext             ) [ 0000000000000000000000]
val_addr      (getelementptr    ) [ 0011000000000000000000]
col_addr      (getelementptr    ) [ 0011000000000000000000]
row_addr      (getelementptr    ) [ 0011000000000000000000]
val_load      (load             ) [ 0010111100000000000000]
col_load      (load             ) [ 0000000000000000000000]
tmp_3         (zext             ) [ 0000000000000000000000]
vector_addr   (getelementptr    ) [ 0010100000000000000000]
row_load      (load             ) [ 0010111111111100000000]
vector_load   (load             ) [ 0010011100000000000000]
tmp_4         (fmul             ) [ 0010000011111111111100]
zext_cast     (zext             ) [ 0010000000000110000000]
tmp_20        (urem             ) [ 0000000000000000000000]
newIndex4     (zext             ) [ 0000000000000000000000]
output_0_addr (getelementptr    ) [ 0010000000000011111110]
output_1_addr (getelementptr    ) [ 0010000000000011111110]
output_2_addr (getelementptr    ) [ 0010000000000011111110]
output_3_addr (getelementptr    ) [ 0010000000000011111110]
mul           (mul              ) [ 0000000000000000000000]
tmp_19        (partselect       ) [ 0010000000000001111110]
arrayNo       (zext             ) [ 0000000000000000000000]
output_0_load (load             ) [ 0000000000000000000000]
output_1_load (load             ) [ 0000000000000000000000]
output_2_load (load             ) [ 0000000000000000000000]
output_3_load (load             ) [ 0000000000000000000000]
tmp_13        (mux              ) [ 0010000000000001111100]
stg_80        (switch           ) [ 0000000000000000000000]
tmp_6         (fadd             ) [ 0010000000000000000010]
empty         (speclooptripcount) [ 0000000000000000000000]
tmp_1         (specregionbegin  ) [ 0000000000000000000000]
stg_88        (specpipeline     ) [ 0000000000000000000000]
stg_89        (store            ) [ 0000000000000000000000]
stg_90        (br               ) [ 0000000000000000000000]
stg_91        (store            ) [ 0000000000000000000000]
stg_92        (br               ) [ 0000000000000000000000]
stg_93        (store            ) [ 0000000000000000000000]
stg_94        (br               ) [ 0000000000000000000000]
stg_95        (store            ) [ 0000000000000000000000]
stg_96        (br               ) [ 0000000000000000000000]
stg_97        (br               ) [ 0000000000000000000000]
empty_20      (specregionend    ) [ 0000000000000000000000]
stg_99        (br               ) [ 0111111111111111111110]
stg_100       (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nnz">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vector">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="nnz_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="val_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="row_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="vector_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="3" bw="5" slack="7"/>
<pin id="175" dir="0" index="4" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_0_load/13 stg_93/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="3" bw="5" slack="7"/>
<pin id="172" dir="0" index="4" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_1_load/13 stg_91/20 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="3" bw="5" slack="7"/>
<pin id="169" dir="0" index="4" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_2_load/13 stg_89/20 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="3" bw="5" slack="7"/>
<pin id="178" dir="0" index="4" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_3_load/13 stg_95/20 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="1"/>
<pin id="182" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="8"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_cast1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="9"/>
<pin id="241" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="34" slack="0"/>
<pin id="245" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="newIndex4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex4/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_19_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="28" slack="0"/>
<pin id="258" dir="0" index="1" bw="41" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="0" index="3" bw="8" slack="0"/>
<pin id="261" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="266" class="1004" name="arrayNo_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="28" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo/14 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="32" slack="0"/>
<pin id="275" dir="0" index="4" bw="32" slack="0"/>
<pin id="276" dir="0" index="5" bw="28" slack="0"/>
<pin id="277" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="284" class="1005" name="nnz_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="exitcond_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="18"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_4_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="302" class="1005" name="val_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="1"/>
<pin id="304" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="col_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="1"/>
<pin id="309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="row_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="1"/>
<pin id="314" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="val_load_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="322" class="1005" name="vector_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="1"/>
<pin id="324" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="row_load_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="1"/>
<pin id="329" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="row_load "/>
</bind>
</comp>

<comp id="333" class="1005" name="vector_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_4_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="8"/>
<pin id="340" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="343" class="1005" name="zext_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="65" slack="1"/>
<pin id="345" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="output_0_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_0_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="output_1_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_1_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="output_2_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_2_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="output_3_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_3_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_19_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="28" slack="6"/>
<pin id="374" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_13_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_6_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="120" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="127" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="134" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="141" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="115" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="184" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="184" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="184" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="184" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="231"><net_src comp="91" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="237"><net_src comp="103" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="233" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="242" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="148" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="153" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="158" pin="2"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="163" pin="2"/><net_sink comp="270" pin=4"/></net>

<net id="283"><net_src comp="266" pin="1"/><net_sink comp="270" pin=5"/></net>

<net id="287"><net_src comp="66" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="292"><net_src comp="200" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="206" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="301"><net_src comp="216" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="72" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="310"><net_src comp="84" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="315"><net_src comp="96" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="320"><net_src comp="79" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="325"><net_src comp="108" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="330"><net_src comp="103" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="336"><net_src comp="115" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="341"><net_src comp="195" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="346"><net_src comp="239" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="351"><net_src comp="120" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="357"><net_src comp="127" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="363"><net_src comp="134" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="369"><net_src comp="141" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="375"><net_src comp="256" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="270" pin="6"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="384"><net_src comp="191" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="163" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {20 }
	Port: output_1 | {20 }
	Port: output_2 | {20 }
	Port: output_3 | {20 }
	Port: vector | {}
 - Input state : 
	Port: worker_COO_SpMV : row | {2 3 }
	Port: worker_COO_SpMV : col | {2 3 }
	Port: worker_COO_SpMV : val_r | {2 3 }
	Port: worker_COO_SpMV : output_0 | {13 14 }
	Port: worker_COO_SpMV : output_1 | {13 14 }
	Port: worker_COO_SpMV : output_2 | {13 14 }
	Port: worker_COO_SpMV : output_3 | {13 14 }
	Port: worker_COO_SpMV : nnz | {1 }
	Port: worker_COO_SpMV : vector | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_4 : 1
		stg_27 : 2
		i_cast1 : 1
		tmp : 2
		stg_30 : 3
		tmp_s : 1
		val_addr : 2
		val_load : 3
		col_addr : 2
		col_load : 3
		row_addr : 2
		row_load : 3
	State 3
		tmp_3 : 1
		vector_addr : 2
		vector_load : 3
		tmp_20 : 1
	State 4
		tmp_4 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mul : 1
	State 13
		newIndex4 : 1
		output_0_addr : 2
		output_1_addr : 2
		output_2_addr : 2
		output_3_addr : 2
		output_0_load : 3
		output_1_load : 3
		output_2_load : 3
		output_3_load : 3
	State 14
		tmp_19 : 1
		arrayNo : 2
		tmp_13 : 3
		stg_80 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		empty_20 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_191     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_195     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   urem   |      grp_fu_233     |    0    |   150   |   150   |
|----------|---------------------|---------|---------|---------|
|    mux   |    tmp_13_fu_270    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_200   |    0    |    0    |    5    |
|          |      tmp_fu_216     |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    add   |      i_4_fu_206     |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_242     |    2    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   | nnz_read_read_fu_66 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast1_fu_212   |    0    |    0    |    0    |
|          |     tmp_s_fu_221    |    0    |    0    |    0    |
|   zext   |     tmp_3_fu_228    |    0    |    0    |    0    |
|          |   zext_cast_fu_239  |    0    |    0    |    0    |
|          |   newIndex4_fu_248  |    0    |    0    |    0    |
|          |    arrayNo_fu_266   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_19_fu_256    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    7    |   498   |   921   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   col_addr_reg_307  |   12   |
|   exitcond_reg_289  |    1   |
|     i_4_reg_293     |   12   |
|      i_reg_180      |   12   |
|   nnz_read_reg_284  |   32   |
|output_0_addr_reg_348|    5   |
|output_1_addr_reg_354|    5   |
|output_2_addr_reg_360|    5   |
|output_3_addr_reg_366|    5   |
|   row_addr_reg_312  |   12   |
|   row_load_reg_327  |    7   |
|    tmp_13_reg_376   |   32   |
|    tmp_19_reg_372   |   28   |
|    tmp_4_reg_338    |   32   |
|    tmp_6_reg_381    |   32   |
|     tmp_reg_298     |    1   |
|   val_addr_reg_302  |   12   |
|   val_load_reg_317  |   32   |
| vector_addr_reg_322 |    7   |
| vector_load_reg_333 |   32   |
|  zext_cast_reg_343  |   65   |
+---------------------+--------+
|        Total        |   381  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_91 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_103 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_148 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_153 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_158 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_163 |  p0  |   2  |   5  |   10   ||    5    |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_233    |  p0  |   2  |   7  |   14   ||    7    |
|     grp_fu_242    |  p0  |   2  |   7  |   14   ||    7    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   218  ||  17.281 ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   498  |   921  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   109  |
|  Register |    -   |    -   |   381  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   17   |   879  |  1030  |
+-----------+--------+--------+--------+--------+
