
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000782                       # Number of seconds simulated
sim_ticks                                   782440500                       # Number of ticks simulated
final_tick                               2255222937500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               36721748                       # Simulator instruction rate (inst/s)
host_op_rate                                 36721647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              293233936                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728976                       # Number of bytes of host memory used
host_seconds                                     2.67                       # Real time elapsed on the host
sim_insts                                    97984680                       # Number of instructions simulated
sim_ops                                      97984680                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       313088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             489472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       313088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        313088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        61760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           61760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           965                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                965                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    400142886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    225428004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625570890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    400142886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        400142886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78932519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78932519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78932519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    400142886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    225428004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            704503410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7649                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        965                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7649                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      965                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 486272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  489536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     782396500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7649                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  965                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.539341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.283129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.259573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1395     48.35%     48.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          846     29.32%     77.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          258      8.94%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          129      4.47%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           75      2.60%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      1.49%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.14%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.83%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           82      2.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.428571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.398649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.130703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      7.14%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      1.79%      8.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             4      7.14%     16.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6     10.71%     26.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      7.14%     33.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12     21.43%     55.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      7.14%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      7.14%     69.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6     10.71%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      8.93%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.79%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.79%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      1.79%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.678571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.643292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.129878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39     69.64%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.79%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     23.21%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.57%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     95668500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               238131000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12591.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31341.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       621.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     435                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90828.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9616320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5247000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26301600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3557520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            487032795                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             40101000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622712235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.505997                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     64478000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     688822000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12194280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6653625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32705400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2494800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            502088490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26902500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              633895095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            813.849407                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     42429000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     711031500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                699570500     89.51%     89.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1672500      0.21%     89.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80342500     10.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            781585500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          539273500     69.00%     69.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            242305000     31.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18273                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.878345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.950588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.049412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180749                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132576                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58770                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2231                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2231                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2377                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2377                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191346                       # number of overall hits
system.cpu.dcache.overall_hits::total          191346                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26802                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67466                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          396                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          396                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94268                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94268                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94268                       # number of overall misses
system.cpu.dcache.overall_misses::total         94268                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    759422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    759422500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1048416192                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1048416192                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10723000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10723000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1807838692                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1807838692                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1807838692                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1807838692                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285614                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168166                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534443                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150742                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150742                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330054                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330054                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330054                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330054                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28334.545929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28334.545929                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15539.919248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15539.919248                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27078.282828                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27078.282828                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19177.649807                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19177.649807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19177.649807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19177.649807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41315                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.891070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13119                       # number of writebacks
system.cpu.dcache.writebacks::total             13119                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17839                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58376                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76215                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8963                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9090                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18053                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    265374750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    265374750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    143478563                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    143478563                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    408853313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408853313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    408853313                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408853313                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063208                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063208                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063208                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29607.804307                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29607.804307                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15784.220352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15784.220352                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23638.392857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23638.392857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22647.388966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22647.388966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22647.388966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22647.388966                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10226                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.859797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10226                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.211128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.414762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.445035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334532                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150003                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150003                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150003                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150003                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150003                       # number of overall hits
system.cpu.icache.overall_hits::total          150003                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12148                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12148                       # number of overall misses
system.cpu.icache.overall_misses::total         12148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    563832480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    563832480                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    563832480                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    563832480                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    563832480                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    563832480                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       162151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       162151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       162151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162151                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074918                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074918                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074918                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074918                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46413.605532                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46413.605532                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46413.605532                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46413.605532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46413.605532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46413.605532                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2603                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                58                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.879310                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1915                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1915                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1915                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1915                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1915                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1915                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10233                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10233                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    459221265                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    459221265                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    459221265                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    459221265                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    459221265                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    459221265                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063108                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44876.503958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44876.503958                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44876.503958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44876.503958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44876.503958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44876.503958                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7767                       # number of replacements
system.l2.tags.tagsinuse                 16226.388349                       # Cycle average of tags in use
system.l2.tags.total_refs                       16201                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7767                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.085876                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9822.913319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        976.425029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4064.625265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   923.260983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   439.163753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.248085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990380                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          764                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682775                       # Number of tag accesses
system.l2.tags.data_accesses                   682775                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5332                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6976                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12308                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13119                       # number of Writeback hits
system.l2.Writeback_hits::total                 13119                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8541                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15517                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20849                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5332                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15517                       # number of overall hits
system.l2.overall_hits::total                   20849                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4893                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2209                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7102                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 548                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4893                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2757                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7650                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4893                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2757                       # number of overall misses
system.l2.overall_misses::total                  7650                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    392868000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    186864250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       579732250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     43099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43099000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    392868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    229963250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        622831250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    392868000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    229963250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       622831250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19410                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13119                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13119                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9089                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28499                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28499                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.478533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.365894                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.060293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060293                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.478533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.150870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268430                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.478533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.150870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268430                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80291.845494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84592.236306                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81629.435370                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78647.810219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78647.810219                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80291.845494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83410.681901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81415.849673                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80291.845494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83410.681901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81415.849673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  965                       # number of writebacks
system.l2.writebacks::total                       965                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4893                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7102                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            548                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7650                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    331573000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    159253250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    490826250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     36290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36290000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    331573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    195543250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    527116250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    331573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    195543250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    527116250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.478533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365894                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.060293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060293                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.478533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.150870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.478533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.150870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268430                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67764.765992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72092.915346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69110.989862                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 66222.627737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66222.627737                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67764.765992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70926.097207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68904.084967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67764.765992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70926.097207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68904.084967                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7102                       # Transaction distribution
system.membus.trans_dist::ReadResp               7098                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               965                       # Transaction distribution
system.membus.trans_dist::ReadExReq               548                       # Transaction distribution
system.membus.trans_dist::ReadExResp              548                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       551104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       551112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  551112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8616                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14634000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40881250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          241161                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201722                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11051                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       176927                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81018                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.791767                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13953                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          440                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182005                       # DTB read hits
system.switch_cpus.dtb.read_misses               3086                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59952                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136385                       # DTB write hits
system.switch_cpus.dtb.write_misses              1215                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25190                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318390                       # DTB hits
system.switch_cpus.dtb.data_misses               4301                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85142                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58800                       # ITB hits
system.switch_cpus.itb.fetch_misses              1013                       # ITB misses
system.switch_cpus.itb.fetch_acv                   25                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59813                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1564881                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       385158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1256611                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              241161                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94971                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                700924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31766                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        24941                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            162151                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1127625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.114387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.453642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           893321     79.22%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14754      1.31%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28089      2.49%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17739      1.57%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45520      4.04%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10190      0.90%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18208      1.61%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8248      0.73%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91556      8.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1127625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.154108                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.803007                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           294679                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        633731                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            151260                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33396                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14558                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11017                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1353                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1068488                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4331                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14558                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           312627                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          118557                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       386812                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166152                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        128918                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1014019                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           578                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19353                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8098                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67470                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       677925                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1300424                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1297193                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2814                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493813                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           184110                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31971                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3595                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            217987                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37709                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20752                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             926981                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872095                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1509                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       226986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       130044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1127625                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.773391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.449048                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       775402     68.76%     68.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134355     11.91%     80.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        70784      6.28%     86.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61118      5.42%     92.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45448      4.03%     96.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20806      1.85%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13124      1.16%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4452      0.39%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2136      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1127625                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1339      4.49%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15985     53.61%     58.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12491     41.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516045     59.17%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          747      0.09%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194445     22.30%     81.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139592     16.01%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872095                       # Type of FU issued
system.switch_cpus.iq.rate                   0.557292                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29815                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034188                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2894418                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1177582                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8720                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4508                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4131                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896907                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4543                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7392                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51571                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          949                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17789                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16678                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14558                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           67818                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         15957                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       973935                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4233                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189934                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146588                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21835                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         14490                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          949                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13716                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859266                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186273                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12828                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19750                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324297                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117303                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138024                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.549094                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838867                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831323                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401810                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            533967                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.531237                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752500                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       222940                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12507                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1088852                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.681331                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.665995                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       819682     75.28%     75.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124353     11.42%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50897      4.67%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19338      1.78%     93.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22421      2.06%     95.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7746      0.71%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10535      0.97%     96.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4956      0.46%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28924      2.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1088852                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741869                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741869                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267162                       # Number of memory references committed
system.switch_cpus.commit.loads                138363                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98734                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712645                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433539     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142551     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129145     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741869                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28924                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2007524                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1968788                       # The number of ROB writes
system.switch_cpus.timesIdled                    6183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  437256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727194                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.151944                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.151944                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.464696                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.464696                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142983                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573667                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2713                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25423                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19418                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19414                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9089                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       654208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2009096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2663304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               8                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41631    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33935000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16313984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27861750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011809                       # Number of seconds simulated
sim_ticks                                 11809435000                       # Number of ticks simulated
final_tick                               2267754070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18645467                       # Simulator instruction rate (inst/s)
host_op_rate                                 18645442                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2200355344                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733072                       # Number of bytes of host memory used
host_seconds                                     5.37                       # Real time elapsed on the host
sim_insts                                   100071048                       # Number of instructions simulated
sim_ops                                     100071048                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       500736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       273728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             774464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       500736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        500736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1421504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1421504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         4277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22211                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22211                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     42401351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     23178755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65580106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     42401351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42401351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       120370196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120370196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       120370196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     42401351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     23178755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            185950302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       12101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43587                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12101                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 771968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1876928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  774464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2789568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14262                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           40                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1909                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        40                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11809396500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12101                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43587                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     98                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    419.537536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.768187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.129627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2227     35.27%     35.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1274     20.18%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          396      6.27%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          243      3.85%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          142      2.25%     67.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           94      1.49%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      0.93%     70.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           51      0.81%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1828     28.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.234763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.494885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            383     86.46%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             8      1.81%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.45%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      2.48%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      1.81%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      1.58%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      1.13%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      1.13%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.45%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      1.13%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.23%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.23%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.23%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      66.200903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.240149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    121.474958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           333     75.17%     75.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            17      3.84%     79.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             7      1.58%     80.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             6      1.35%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.45%     82.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.90%     83.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            6      1.35%     84.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      1.35%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            8      1.81%     87.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           14      3.16%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.68%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.45%     92.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.23%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.23%     92.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.23%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.23%     93.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.68%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.68%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.23%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            8      1.81%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.23%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.68%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.45%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.23%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            5      1.13%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.23%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.23%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            2      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           443                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    173767748                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               399930248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   60310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14406.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33156.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212063.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 39175920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 21375750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85675200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              112538160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            869129040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2201282145                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6053219250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9382395465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.074959                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9921894186                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     394160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1489957814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 48217680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 26309250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               115018800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               87810480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            869129040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2202773265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6051919500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9401178015                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.485714                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   9964380250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     394160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1447205250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       78                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       6174                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1582     40.63%     40.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.67%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.31%     41.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2274     58.40%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3894                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1581     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.81%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1581     49.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3200                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11136468000     94.29%     94.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                18357000      0.16%     94.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4251000      0.04%     94.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               651452000      5.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11810528000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999368                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.695251                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821777                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.26%      5.26% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.26%     10.53% # number of syscalls executed
system.cpu.kern.syscall::4                          4     21.05%     31.58% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.26%     36.84% # number of syscalls executed
system.cpu.kern.syscall::17                         4     21.05%     57.89% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.26%     63.16% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.26%     68.42% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.26%     73.68% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.26%     78.95% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.26%     84.21% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.26%     89.47% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.26%     94.74% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.26%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     19                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   174      3.87%      3.87% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.18%      4.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3617     80.43%     84.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     123      2.74%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     87.24% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     87.26% # number of callpals executed
system.cpu.kern.callpal::rti                      239      5.31%     92.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      0.93%     93.51% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.04%     93.55% # number of callpals executed
system.cpu.kern.callpal::rdunique                 289      6.43%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4497                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               375                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 201                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  38                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   201                      
system.cpu.kern.mode_good::idle                    13                      
system.cpu.kern.mode_switch_good::kernel     0.570667                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.342105                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.697068                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1301578000     11.02%     11.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            263120000      2.23%     13.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          10245830000     86.75%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      174                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             19068                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              381165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.989773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1861152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1861152                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       254782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          254782                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       129191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129191                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5715                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5715                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5713                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       383973                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           383973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       383973                       # number of overall hits
system.cpu.dcache.overall_hits::total          383973                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26505                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        37940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37940                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          675                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          675                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        64445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        64445                       # number of overall misses
system.cpu.dcache.overall_misses::total         64445                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    700713119                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    700713119                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1118382778                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1118382778                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     13273250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13273250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1819095897                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1819095897                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1819095897                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1819095897                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       281287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       281287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       167131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5713                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5713                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       448418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       448418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       448418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       448418                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.094228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094228                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.227008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227008                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.105634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.143716                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.143716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.143716                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.143716                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26437.016374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26437.016374                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 29477.669425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29477.669425                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 19664.074074                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19664.074074                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28227.106789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28227.106789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28227.106789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28227.106789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        69880                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.742377                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        12425                       # number of writebacks
system.cpu.dcache.writebacks::total             12425                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        13849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13849                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        31972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31972                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          201                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          201                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        45821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        45821                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45821                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12656                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         5968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5968                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          474                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          474                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18624                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          530                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          530                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1244                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1244                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    345282129                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    345282129                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    184306554                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    184306554                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    529588683                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    529588683                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    529588683                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    529588683                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    149177000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149177000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     99652500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     99652500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    248829500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    248829500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.074178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.074178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041533                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27282.089839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27282.089839                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 30882.465483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30882.465483                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18104.430380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18104.430380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 28435.818460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28435.818460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 28435.818460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28435.818460                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 208931.372549                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208931.372549                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 188023.584906                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 188023.584906                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 200023.713826                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 200023.713826                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             32992                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.992958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              272784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.268186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.992958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            596178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           596178                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       245589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          245589                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       245589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           245589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       245589                       # number of overall hits
system.cpu.icache.overall_hits::total          245589                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        35992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35992                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        35992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35992                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        35992                       # number of overall misses
system.cpu.icache.overall_misses::total         35992                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1117682911                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1117682911                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1117682911                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1117682911                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1117682911                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1117682911                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       281581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       281581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       281581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       281581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       281581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       281581                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.127821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.127821                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.127821                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.127821                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.127821                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.127821                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31053.648339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31053.648339                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31053.648339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31053.648339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31053.648339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31053.648339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.604167                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2976                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2976                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2976                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2976                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2976                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        33016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33016                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        33016                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33016                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        33016                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33016                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    949838824                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    949838824                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    949838824                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    949838824                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    949838824                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    949838824                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.117252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.117252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.117252                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.117252                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.117252                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.117252                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 28769.046038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28769.046038                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 28769.046038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28769.046038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 28769.046038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28769.046038                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  761                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 761                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21906                       # Transaction distribution
system.iobus.trans_dist::WriteResp                530                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1914                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1370354                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               122000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           124911907                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1958000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21479512                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        21376                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        21376                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5684482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5684482                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4592080913                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4592080913                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5684482                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5684482                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5684482                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5684482                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120946.425532                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120946.425532                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214824.144508                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214824.144508                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120946.425532                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120946.425532                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120946.425532                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120946.425532                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         39697                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5585                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.107789                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           47                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           47                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           47                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3221482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3221482                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3480504937                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3480504937                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3221482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3221482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3221482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3221482                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68542.170213                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68542.170213                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162823.022876                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162823.022876                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68542.170213                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68542.170213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68542.170213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68542.170213                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      8557                       # number of replacements
system.l2.tags.tagsinuse                 13909.113104                       # Cycle average of tags in use
system.l2.tags.total_refs                       17308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8557                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.022671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5661.885644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        585.194660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3210.623911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2780.643127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1670.765763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.345574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.035717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.195961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.169717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.101975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.848945                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.909363                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1050261                       # Number of tag accesses
system.l2.tags.data_accesses                  1050261                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        25150                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10526                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35676                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12425                       # number of Writeback hits
system.l2.Writeback_hits::total                 12425                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4247                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         25150                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14773                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39923                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        25150                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14773                       # number of overall hits
system.l2.overall_hits::total                   39923                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7825                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2603                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10428                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1692                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7825                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4295                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12120                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7825                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4295                       # number of overall misses
system.l2.overall_misses::total                 12120                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    652246548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    228558878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       880805426                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    131858982                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     131858982                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    652246548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    360417860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1012664408                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    652246548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    360417860                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1012664408                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        32975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46104                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12425                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12425                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               30                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         5939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5939                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        32975                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        19068                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52043                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        32975                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        19068                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52043                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.237301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.198263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.226184                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.733333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.284896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.284896                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.237301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.225246                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.232884                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.237301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.225246                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.232884                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83354.191438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87805.946216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84465.422516                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77930.840426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77930.840426                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83354.191438                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83915.683353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83553.168977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83354.191438                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83915.683353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83553.168977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  835                       # number of writebacks
system.l2.writebacks::total                       835                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7825                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10428                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            22                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1692                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1692                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12120                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          714                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          714                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          530                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          530                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1244                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1244                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    554185952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    195797622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    749983574                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       404017                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       404017                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    110878518                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    110878518                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    554185952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    306676140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    860862092                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    554185952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    306676140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    860862092                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    139181000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    139181000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     92762500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     92762500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    231943500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    231943500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.237301                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.198263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.226184                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.284896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284896                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.237301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.225246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.232884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.237301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.225246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232884                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70822.485879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75219.985401                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71920.173955                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18364.409091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18364.409091                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65531.039007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65531.039007                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70822.485879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71403.059371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71028.225413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70822.485879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71403.059371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71028.225413                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 194931.372549                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 194931.372549                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 175023.584906                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 175023.584906                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 186449.758842                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 186449.758842                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11188                       # Transaction distribution
system.membus.trans_dist::ReadResp              11189                       # Transaction distribution
system.membus.trans_dist::WriteReq                530                       # Transaction distribution
system.membus.trans_dist::WriteResp               530                       # Transaction distribution
system.membus.trans_dist::Writeback             22211                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21376                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              40                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1674                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1674                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        27606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1914                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       827968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       829882                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3566010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               47                       # Total snoops (count)
system.membus.snoop_fanout::samples             57059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   57059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               57059                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2087500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           233281753                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21632488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           66732891                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          367466                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       274715                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16889                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       248631                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          143551                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     57.736565                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           37482                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1269                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               313746                       # DTB read hits
system.switch_cpus.dtb.read_misses               2860                       # DTB read misses
system.switch_cpus.dtb.read_acv                    31                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            45945                       # DTB read accesses
system.switch_cpus.dtb.write_hits              183642                       # DTB write hits
system.switch_cpus.dtb.write_misses               842                       # DTB write misses
system.switch_cpus.dtb.write_acv                   59                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           27277                       # DTB write accesses
system.switch_cpus.dtb.data_hits               497388                       # DTB hits
system.switch_cpus.dtb.data_misses               3702                       # DTB misses
system.switch_cpus.dtb.data_acv                    90                       # DTB access violations
system.switch_cpus.dtb.data_accesses            73222                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59922                       # ITB hits
system.switch_cpus.itb.fetch_misses              5958                       # ITB misses
system.switch_cpus.itb.fetch_acv                  104                       # ITB acv
system.switch_cpus.itb.fetch_accesses           65880                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3415769                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       969966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2021275                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              367466                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       181033                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1048562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           52958                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                568                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1627                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       499534                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        10720                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            281583                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11826                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2557494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.790334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.107765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2169744     84.84%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            30776      1.20%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            47838      1.87%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            32595      1.27%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            63020      2.46%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            24883      0.97%     92.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            34648      1.35%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            19265      0.75%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           134725      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2557494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.107579                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.591748                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           839960                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1361643                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            301266                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         30706                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23919                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        25784                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2592                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1823284                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8455                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23919                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           861994                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          359671                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       881215                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            309430                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        121265                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1751178                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1724                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          11304                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           7105                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          48475                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1220204                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2158788                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2155009                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3499                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        990903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           229274                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        54006                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7393                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            241754                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       330712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       196161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        73227                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        39642                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1603421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        63373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1550442                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1632                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       296680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       141717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        40713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2557494                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.606235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.344625                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1933133     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       246240      9.63%     85.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       127810      5.00%     90.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        94695      3.70%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        77462      3.03%     96.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        37026      1.45%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        24764      0.97%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9977      0.39%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         6387      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2557494                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4476     10.76%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.01%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22142     53.23%     64.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14974     36.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        990925     63.91%     63.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2636      0.17%     64.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          899      0.06%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            6      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       335379     21.63%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       187431     12.09%     97.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        33136      2.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1550442                       # Type of FU issued
system.switch_cpus.iq.rate                   0.453907                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               41595                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026828                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5689382                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1958843                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1497560                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        12223                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         6440                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5849                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1585688                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            6333                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        14716                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        64540                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1838                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22547                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          763                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        13724                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23919                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          277363                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         62532                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1699681                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        330712                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       196161                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        49245                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         60178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1838                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15020                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1532742                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        318606                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17700                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 32887                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               503702                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           226664                       # Number of branches executed
system.switch_cpus.iew.exec_stores             185096                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.448725                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1511770                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1503409                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            735272                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            951383                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.440138                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772845                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       301539                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        22660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20503                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2504560                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.556383                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.553985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2009696     80.24%     80.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       227323      9.08%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        90195      3.60%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        43910      1.75%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        30672      1.22%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        18256      0.73%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        12127      0.48%     97.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11727      0.47%     97.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        60654      2.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2504560                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1393494                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1393494                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 439779                       # Number of memory references committed
system.switch_cpus.commit.loads                266166                       # Number of loads committed
system.switch_cpus.commit.membars               11096                       # Number of memory barriers committed
system.switch_cpus.commit.branches             204678                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5780                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1337208                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        26337                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        23427      1.68%      1.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       881898     63.29%     64.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2541      0.18%     65.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          856      0.06%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            6      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       277262     19.90%     85.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       174356     12.51%     97.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        33136      2.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1393494                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         60654                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4116941                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3443279                       # The number of ROB writes
system.switch_cpus.timesIdled                   21295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  858275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             20203101                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1370083                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1370083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.493111                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.493111                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.401105                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.401105                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1974395                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1095211                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3422                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2645                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           74638                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          29203                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              46906                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             46878                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               530                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              530                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12425                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        21405                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             30                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5939                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        65991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        53128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                119119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2110400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2018682                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4129082                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21512                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            87235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.245910                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  65783     75.41%     75.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21452     24.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           45581500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51029676                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          30238405                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.505273                       # Number of seconds simulated
sim_ticks                                505273022500                       # Number of ticks simulated
final_tick                               2773027093000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 582585                       # Simulator instruction rate (inst/s)
host_op_rate                                   582585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115022615                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735120                       # Number of bytes of host memory used
host_seconds                                  4392.81                       # Real time elapsed on the host
sim_insts                                  2559187543                       # Number of instructions simulated
sim_ops                                    2559187543                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       362816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      4156992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4519808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       362816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        362816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2194752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2194752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        64953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               70622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         34293                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34293                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       718059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8227219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8945279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       718059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           718059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4343695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4343695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4343695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       718059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8227219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13288974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       70622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34677                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3752384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  767424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1476544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4519808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2219328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  11991                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11593                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1250                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  505273081500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 70622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.798554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.148947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.450903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13696     56.26%     56.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4707     19.34%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1711      7.03%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          807      3.31%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          744      3.06%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          430      1.77%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          487      2.00%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          280      1.15%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1482      6.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.338628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.263083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1333     96.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           21      1.52%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.79%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.29%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.22%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.29%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.14%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1385                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.657762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.552347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.588014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1106     79.86%     79.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           246     17.76%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            19      1.37%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             3      0.22%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.07%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.07%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.07%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.07%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.14%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.07%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1385                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1121192750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2220524000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  293155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19122.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37872.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         7.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    41207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4798460.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                100691640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 54940875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               235068600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              189527040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33871113120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          20841124320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         292866361500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           348158827095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.369454                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 477089000750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16872180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11313076750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                170772840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 93179625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               423001800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              160321680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33871113120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          40678008390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         275465586000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           350861983455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            676.582066                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 447992988000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16872180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   40405942500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     572720                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   168350     49.18%     49.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       1      0.00%     49.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     517      0.15%     49.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  173455     50.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               342323                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    168350     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        1      0.00%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      517      0.15%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   168350     49.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                337218                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             494923357500     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                  567000      0.00%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               187321500      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10160900000      2.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         505272146000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.970569                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.985087                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     23.53%     23.53% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.62%     30.15% # number of syscalls executed
system.cpu.kern.syscall::71                        33     24.26%     54.41% # number of syscalls executed
system.cpu.kern.syscall::73                        29     21.32%     75.74% # number of syscalls executed
system.cpu.kern.syscall::74                        33     24.26%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    136                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   202      0.04%      0.04% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                176294     30.99%     31.03% # number of callpals executed
system.cpu.kern.callpal::rdps                    1103      0.19%     31.22% # number of callpals executed
system.cpu.kern.callpal::rti                   165511     29.09%     60.31% # number of callpals executed
system.cpu.kern.callpal::callsys               164829     28.97%     89.29% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     89.29% # number of callpals executed
system.cpu.kern.callpal::rdunique               60929     10.71%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 568870                       # number of callpals executed
system.cpu.kern.mode_switch::kernel            165713                       # number of protection mode switches
system.cpu.kern.mode_switch::user              165496                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel              165496                      
system.cpu.kern.mode_good::user                165496                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.998691                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20906525500      4.14%      4.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         484365620500     95.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      202                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7465580                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           623550532                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7465580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.523388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2568167008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2568167008                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    499367932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       499367932                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    123415206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      123415206                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       405127                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       405127                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       414242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       414242                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    622783138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        622783138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    622783138                       # number of overall hits
system.cpu.dcache.overall_hits::total       622783138                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6178482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6178482                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10381954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10381954                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        12414                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        12414                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16560436                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16560436                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16560436                       # number of overall misses
system.cpu.dcache.overall_misses::total      16560436                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  86399286999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86399286999                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 141388063756                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141388063756                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    169322500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    169322500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 227787350755                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227787350755                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 227787350755                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227787350755                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    505546414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    505546414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133797160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133797160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       417541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       417541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       414242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       414242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    639343574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    639343574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    639343574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    639343574                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012221                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.077595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077595                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.029731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.025902                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025902                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025902                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025902                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13983.902033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13983.902033                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 13618.637085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13618.637085                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13639.640728                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13639.640728                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13754.912658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13754.912658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13754.912658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13754.912658                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8373105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1282898                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.526711                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4355730                       # number of writebacks
system.cpu.dcache.writebacks::total           4355730                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2551573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2551573                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6555450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6555450                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          206                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          206                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9107023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9107023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9107023                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9107023                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3626909                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3626909                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3826504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3826504                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        12208                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12208                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7453413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7453413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7453413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7453413                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          534                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          534                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          544                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          544                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  44650174005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44650174005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  48133260174                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48133260174                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    145560750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145560750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  92783434179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92783434179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  92783434179                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92783434179                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1616500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1616500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    118440500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    118440500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    120057000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    120057000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.028599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.029238                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029238                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.011658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.011658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011658                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12310.806255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12310.806255                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12578.912808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12578.912808                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 11923.390400                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11923.390400                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12448.449345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12448.449345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12448.449345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12448.449345                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       161650                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161650                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 221798.689139                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221798.689139                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 220693.014706                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 220693.014706                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            863965                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.994171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           315642484                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            863965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            365.341749                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.994171                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         639027824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        639027824                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    318199061                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       318199061                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    318199061                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        318199061                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    318199061                       # number of overall hits
system.cpu.icache.overall_hits::total       318199061                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       882852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        882852                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       882852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         882852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       882852                       # number of overall misses
system.cpu.icache.overall_misses::total        882852                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  11845492602                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11845492602                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  11845492602                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11845492602                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  11845492602                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11845492602                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    319081913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    319081913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    319081913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    319081913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    319081913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    319081913                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002767                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002767                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13417.302789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13417.302789                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13417.302789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13417.302789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13417.302789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13417.302789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.789474                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        18855                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18855                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        18855                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18855                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        18855                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18855                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       863997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       863997                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       863997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       863997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       863997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       863997                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  10381703736                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10381703736                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  10381703736                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10381703736                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  10381703736                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10381703736                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002708                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12015.902527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12015.902527                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12015.902527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12015.902527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12015.902527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12015.902527                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   11                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  11                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 918                       # Transaction distribution
system.iobus.trans_dist::WriteResp                534                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    28771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1039000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             2234295                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              554000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              386501                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          384                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          384                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       119499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       119499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     82820295                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     82820295                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       119499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       119499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       119499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       119499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215677.851562                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215677.851562                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           670                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   91                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.362637                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            1                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            1                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            1                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide        66499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total        66499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     62850297                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     62850297                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide        66499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total        66499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide        66499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total        66499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163672.648438                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163672.648438                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     70775                       # number of replacements
system.l2.tags.tagsinuse                 16053.805319                       # Cycle average of tags in use
system.l2.tags.total_refs                     3474818                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.096687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11515.224010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        221.240036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        482.401494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2565.650442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1269.289338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.702833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.029443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.156595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.077471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979847                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15236                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997742                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 206863553                       # Number of tag accesses
system.l2.tags.data_accesses                206863553                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       858283                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3611622                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4469905                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4355730                       # number of Writeback hits
system.l2.Writeback_hits::total               4355730                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      3789003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3789003                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        858283                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7400625                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8258908                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       858283                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7400625                       # number of overall hits
system.l2.overall_hits::total                 8258908                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5668                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        27492                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33160                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        37463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37463                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5668                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        64955                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70623                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5668                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        64955                       # number of overall misses
system.l2.overall_misses::total                 70623                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    488649500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2254154250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2742803750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2914529248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2914529248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    488649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5168683498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5657332998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    488649500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5168683498                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5657332998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       863951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3639114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4503065                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4355730                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4355730                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3826466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3826466                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       863951                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7465580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8329531                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       863951                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7465580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8329531                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.007555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.007364                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.219512                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.219512                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.009790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009790                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.008701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008479                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.008701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008479                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86211.979534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81993.097992                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82714.226478                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77797.540186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77797.540186                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86211.979534                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 79573.296867                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80106.098551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86211.979534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 79573.296867                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80106.098551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                33909                       # number of writebacks
system.l2.writebacks::total                     33909                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5668                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        27492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33160                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        37463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37463                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        64955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70623                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        64955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70623                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          534                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          534                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          544                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          544                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    417410500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1910691750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2328102250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       202509                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       202509                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2456356752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2456356752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    417410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4367048502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4784459002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    417410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4367048502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4784459002                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1476500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1476500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    111498500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    111498500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    112975000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    112975000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006561                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.007555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.007364                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.219512                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.219512                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.009790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009790                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.008701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.008701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008479                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73643.348624                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69499.918158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70208.149879                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        22501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        22501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65567.540026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65567.540026                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73643.348624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67231.906735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67746.470725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73643.348624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67231.906735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67746.470725                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       147650                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       147650                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 208798.689139                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 208798.689139                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 207674.632353                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 207674.632353                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               33172                       # Transaction distribution
system.membus.trans_dist::ReadResp              33172                       # Transaction distribution
system.membus.trans_dist::WriteReq                534                       # Transaction distribution
system.membus.trans_dist::WriteResp               534                       # Transaction distribution
system.membus.trans_dist::Writeback             34293                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37461                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37461                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       175175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       176263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 177416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6689984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6694171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6743323                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples            105856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  105856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              105856                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1221000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           265030299                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             390499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          371498489                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       281888539                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    202215286                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4513507                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    218082944                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       138747505                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     63.621438                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        24183290                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3613                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            551436336                       # DTB read hits
system.switch_cpus.dtb.read_misses              18389                       # DTB read misses
system.switch_cpus.dtb.read_acv                  1097                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        541877609                       # DTB read accesses
system.switch_cpus.dtb.write_hits           140569131                       # DTB write hits
system.switch_cpus.dtb.write_misses              7789                       # DTB write misses
system.switch_cpus.dtb.write_acv                  857                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       132036354                       # DTB write accesses
system.switch_cpus.dtb.data_hits            692005467                       # DTB hits
system.switch_cpus.dtb.data_misses              26178                       # DTB misses
system.switch_cpus.dtb.data_acv                  1954                       # DTB access violations
system.switch_cpus.dtb.data_accesses        673913963                       # DTB accesses
system.switch_cpus.itb.fetch_hits           315328173                       # ITB hits
system.switch_cpus.itb.fetch_misses            247100                       # ITB misses
system.switch_cpus.itb.fetch_acv                 4180                       # ITB acv
system.switch_cpus.itb.fetch_accesses       315575273                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1010541248                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    341659244                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2922803866                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           281888539                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    162930795                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             649647764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10353922                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             453075                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        24661                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     11686328                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          733                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         319081913                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1394225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             265                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1008648789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.897742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.407052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        502479776     49.82%     49.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         29090146      2.88%     52.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59724634      5.92%     58.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         45595499      4.52%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48409636      4.80%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         14544597      1.44%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         43859091      4.35%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         11601400      1.15%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        253344010     25.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1008648789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.278948                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.892315                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        234102645                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     343599187                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         342757479                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      83019047                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5170431                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     53838975                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6771                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2842974467                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         17766                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5170431                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        264139766                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        75704119                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     48532335                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         390164144                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     224937994                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2817222915                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      22076128                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      113722179                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       63504408                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        4091550                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2209230387                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3716194516                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2605152806                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1110874503                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2067714715                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        141515694                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      5046754                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       606085                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         431685046                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    546094485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    144977433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15968481                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20349973                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2601554223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3283467                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2555510703                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       551577                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    145721221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    111474031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1548874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1008648789                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.533598                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.053248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    191875325     19.02%     19.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    191562190     18.99%     38.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    174681795     17.32%     55.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132915730     13.18%     68.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    128962403     12.79%     81.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     86109206      8.54%     89.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     62498366      6.20%     96.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     25898297      2.57%     98.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     14145477      1.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1008648789                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1450424      5.75%      5.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1767525      7.01%     12.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        287973      1.14%     13.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt         94518      0.38%     14.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4018162     15.94%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            47      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11313599     44.89%     75.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       6272532     24.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         3064      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1334388099     52.22%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      5052757      0.20%     52.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    275813521     10.79%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     34799267      1.36%     64.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     29789758      1.17%     65.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    171750334      6.72%     72.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4072647      0.16%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt        10080      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    554656066     21.70%     94.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    141892740      5.55%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      3282370      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2555510703                       # Type of FU issued
system.switch_cpus.iq.rate                   2.528853                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25204780                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009863                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4404594841                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1783017966                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1667751998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1740831710                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    967631376                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    860398792                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1705573686                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       875138733                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     32603125                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     27072399                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       143402                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        91782                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10599985                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     14014416                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5170431                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        24205196                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       8376452                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2796417119                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2175547                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     546094485                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    144977433                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2852152                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1971572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5900872                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        91782                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3451284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1660380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5111664                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2544308786                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     551520736                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11201916                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             191579429                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            692101059                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        265200543                       # Number of branches executed
system.switch_cpus.iew.exec_stores          140580323                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.517768                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2529381078                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2528150790                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1751837190                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2234479716                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.501779                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.784002                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    153720557                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1734593                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5079697                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    987022480                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.677698                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.269230                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    403140229     40.84%     40.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    180144681     18.25%     59.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     66589384      6.75%     65.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34092172      3.45%     69.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26135576      2.65%     71.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15107387      1.53%     73.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14747198      1.49%     74.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17741202      1.80%     76.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    229324651     23.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    987022480                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2642948014                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2642948014                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              653399541                       # Number of memory references committed
system.switch_cpus.commit.loads             519022092                       # Number of loads committed
system.switch_cpus.commit.membars              419008                       # Number of memory barriers committed
system.switch_cpus.commit.branches          259045487                       # Number of branches committed
system.switch_cpus.commit.fp_insts          836657846                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1954077485                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22254568                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    183834583      6.96%      6.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1293699599     48.95%     55.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      5048702      0.19%     56.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    269451878     10.20%     66.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     33593376      1.27%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     27479248      1.04%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    168655936      6.38%     74.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4072252      0.15%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt        10080      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    519441100     19.65%     94.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    134378891      5.08%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      3282369      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2642948014                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     229324651                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3554315799                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5615070623                       # The number of ROB writes
system.switch_cpus.timesIdled                  466698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1892459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 4797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2459116495                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2459116495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.410937                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.410937                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.433465                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.433465                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2544099643                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1391839498                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1040513067                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        735220998                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1282068420                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        3409709                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4503122                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4503123                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               534                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              534                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4355730                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          385                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3826466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3826466                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1727949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19288061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21016010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     55292928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    756568091                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              811861019                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             433                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12686278                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005516                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12685892    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    386      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12686278                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10698943000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1298741263                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11205596503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004100                       # Number of seconds simulated
sim_ticks                                  4099955000                       # Number of ticks simulated
final_tick                               2777127048000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              256739708                       # Simulator instruction rate (inst/s)
host_op_rate                                256739510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              410916424                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736144                       # Number of bytes of host memory used
host_seconds                                     9.98                       # Real time elapsed on the host
sim_insts                                  2561639423                       # Number of instructions simulated
sim_ops                                    2561639423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       383424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       632064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       383424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        383424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       382016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          382016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         9876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5969                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5969                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     93519075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    154163643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             247682718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     93519075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93519075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        93175657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93175657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        93175657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     93519075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    154163643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            340858375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5969                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5969                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1012864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  382528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1015488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               382016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              365                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4099897500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5969                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.389795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.016631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.522316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4059     53.38%     53.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2033     26.74%     80.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          581      7.64%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          258      3.39%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          148      1.95%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           96      1.26%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      0.91%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      0.63%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          312      4.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7604                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.175342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.875333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.435882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.27%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             16      4.38%      4.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            95     26.03%     30.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            80     21.92%     52.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            38     10.41%     63.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            27      7.40%     70.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      4.93%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            24      6.58%     81.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            13      3.56%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             8      2.19%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      3.56%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             7      1.92%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      1.10%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.82%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      1.37%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.55%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.27%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      1.10%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.27%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.55%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              305     83.56%     83.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.19%     85.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      9.86%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      3.01%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.55%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.55%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           365                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    262388000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               559125500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   79130000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16579.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35329.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       247.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    247.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3050                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     187758.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                124913880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 68157375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               284707800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              207800640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          34139124240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          21924838530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         294377747250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           351127289715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.778108                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2504412250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     137020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1458728250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                204014160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                111317250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               496548000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              180779040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          34139124240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          41853940335                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         276896079000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           353881802025                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            677.048051                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2371334500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     137020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1594875000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      10634                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3806     46.05%     46.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      72      0.87%     46.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.05%     46.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4383     53.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8265                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3804     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       72      0.94%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3804     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7684                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1937634500     47.26%     47.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                44855500      1.09%     48.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1305000      0.03%     48.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2115922500     51.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4099717500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999475                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.867899                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.929704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.79%      1.79% # number of syscalls executed
system.cpu.kern.syscall::3                          2      3.57%      5.36% # number of syscalls executed
system.cpu.kern.syscall::4                         36     64.29%     69.64% # number of syscalls executed
system.cpu.kern.syscall::6                          2      3.57%     73.21% # number of syscalls executed
system.cpu.kern.syscall::17                         1      1.79%     75.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.79%     76.79% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.79%     78.57% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.36%     83.93% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.79%     85.71% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.79%     87.50% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.79%     89.29% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.93%     98.21% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.79%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     56                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      1.35%      1.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.06%      1.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7886     88.09%     89.50% # number of callpals executed
system.cpu.kern.callpal::rdps                      78      0.87%     90.37% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     90.38% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     90.39% # number of callpals executed
system.cpu.kern.callpal::rti                      303      3.38%     93.78% # number of callpals executed
system.cpu.kern.callpal::callsys                   72      0.80%     94.58% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.09%     94.67% # number of callpals executed
system.cpu.kern.callpal::rdunique                 477      5.33%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   8952                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               424                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 225                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 225                      
system.cpu.kern.mode_good::user                   225                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.530660                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.693374                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3532389000     86.16%     86.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            567328500     13.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22504                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              747403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.473193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3098908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3098908                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       438686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          438686                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       209057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         209057                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         8865                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8865                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         7020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7020                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       647743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           647743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       647743                       # number of overall hits
system.cpu.dcache.overall_hits::total          647743                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        37560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37560                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67250                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          663                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          663                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       104810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         104810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       104810                       # number of overall misses
system.cpu.dcache.overall_misses::total        104810                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1845792750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1845792750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2699623699                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2699623699                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     26511750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     26511750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4545416449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4545416449                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4545416449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4545416449                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       476246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       476246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       276307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       276307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         7020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       752553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       752553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       752553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       752553                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.078867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078867                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.243389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.243389                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.069584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.069584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.139273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.139273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.139273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.139273                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49142.511981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49142.511981                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 40143.103331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40143.103331                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 39987.556561                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39987.556561                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 43368.156178                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43368.156178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 43368.156178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43368.156178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       212662                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.483866                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14232                       # number of writebacks
system.cpu.dcache.writebacks::total             14232                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25211                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        57532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57532                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          219                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          219                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82743                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12349                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9718                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          444                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          444                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22067                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         6894                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6894                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2590                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         9484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    591243250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    591243250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    411644117                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    411644117                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     13000000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13000000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1002887367                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1002887367                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1002887367                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1002887367                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1549876500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1549876500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    578959000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    578959000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2128835500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2128835500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.046599                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046599                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.029323                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029323                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.029323                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029323                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47877.824115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47877.824115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 42358.933628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42358.933628                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 29279.279279                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29279.279279                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 45447.381475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45447.381475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 45447.381475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45447.381475                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224815.274151                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224815.274151                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223536.293436                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223536.293436                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224465.995361                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224465.995361                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             24424                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.961536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3078003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24936                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.436116                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.961536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1101217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1101217                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       511415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          511415                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       511415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           511415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       511415                       # number of overall hits
system.cpu.icache.overall_hits::total          511415                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        26975                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26975                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        26975                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26975                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        26975                       # number of overall misses
system.cpu.icache.overall_misses::total         26975                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    859681986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    859681986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    859681986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    859681986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    859681986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    859681986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       538390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       538390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       538390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       538390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       538390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       538390                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.050103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050103                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.050103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.050103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050103                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31869.582428                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31869.582428                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31869.582428                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31869.582428                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31869.582428                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31869.582428                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          943                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2538                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2538                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2538                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2538                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2538                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2538                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        24437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24437                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        24437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        24437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24437                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    719598513                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    719598513                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    719598513                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    719598513                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    719598513                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    719598513                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.045389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.045389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.045389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045389                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 29447.088963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29447.088963                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 29447.088963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29447.088963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 29447.088963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29447.088963                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 6894                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6894                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2590                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2590                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   18968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                80000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              504000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            11490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            16378000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     15880                       # number of replacements
system.l2.tags.tagsinuse                 16288.864026                       # Cycle average of tags in use
system.l2.tags.total_refs                     5569774                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    174.104404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9556.717861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        113.769375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         57.546346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2423.105247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4137.725197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.583296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.147895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.252547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5116                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983337                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1004082                       # Number of tag accesses
system.l2.tags.data_accesses                  1004082                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        18436                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6828                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   25264                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14232                       # number of Writeback hits
system.l2.Writeback_hits::total                 14232                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         5800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5800                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         18436                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         12628                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31064                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        18436                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        12628                       # number of overall hits
system.l2.overall_hits::total                   31064                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5991                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5962                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11953                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         3914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3914                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9876                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15867                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5991                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9876                       # number of overall misses
system.l2.overall_misses::total                 15867                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    501250000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    518326750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1019576750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    339517750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     339517750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    501250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    857844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1359094500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    501250000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    857844500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1359094500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        24427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37217                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14232                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14232                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9714                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        24427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46931                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        24427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46931                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.245261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.466145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.321170                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.428571                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.402924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.402924                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.245261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.438855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338092                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.245261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.438855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338092                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83667.167418                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86938.401543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85298.816197                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86744.443025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86744.443025                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83667.167418                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86861.533009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85655.416903                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83667.167418                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86861.533009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85655.416903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5969                       # number of writebacks
system.l2.writebacks::total                      5969                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11953                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         3914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3914                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15867                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15867                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         6894                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6894                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2590                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         9484                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9484                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    426044500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    443717250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    869761750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        54502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54502                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    291024750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    291024750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    426044500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    734742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1160786500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    426044500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    734742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1160786500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1453360500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1453360500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    545289000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    545289000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1998649500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1998649500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.245261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.466145                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.321170                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.402924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.402924                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.245261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.438855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.245261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.438855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338092                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71114.087798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74424.228447                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72765.142642                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18167.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18167.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74354.816045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74354.816045                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71114.087798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74396.719320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73157.276108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71114.087798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74396.719320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73157.276108                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210815.274151                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210815.274151                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210536.293436                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210536.293436                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210739.086883                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210739.086883                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               18847                       # Transaction distribution
system.membus.trans_dist::ReadResp              18847                       # Transaction distribution
system.membus.trans_dist::WriteReq               2590                       # Transaction distribution
system.membus.trans_dist::WriteResp              2590                       # Transaction distribution
system.membus.trans_dist::Writeback              5969                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3914                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3914                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        18968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        37709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1397504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1408024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1408024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             31323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31323                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14341500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50162000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          100910998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          794217                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       575466                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17328                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       606246                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          289412                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.738377                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           95987                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1035                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               557670                       # DTB read hits
system.switch_cpus.dtb.read_misses               3174                       # DTB read misses
system.switch_cpus.dtb.read_acv                    19                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           126400                       # DTB read accesses
system.switch_cpus.dtb.write_hits              302439                       # DTB write hits
system.switch_cpus.dtb.write_misses              1499                       # DTB write misses
system.switch_cpus.dtb.write_acv                   52                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           61154                       # DTB write accesses
system.switch_cpus.dtb.data_hits               860109                       # DTB hits
system.switch_cpus.dtb.data_misses               4673                       # DTB misses
system.switch_cpus.dtb.data_acv                    71                       # DTB access violations
system.switch_cpus.dtb.data_accesses           187554                       # DTB accesses
system.switch_cpus.itb.fetch_hits              138407                       # ITB hits
system.switch_cpus.itb.fetch_misses             12442                       # ITB misses
system.switch_cpus.itb.fetch_acv                  280                       # ITB acv
system.switch_cpus.itb.fetch_accesses          150849                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  8199910                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1069225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                3506419                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              794217                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       385399                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3696219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           66380                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                217                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2740532                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            538391                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7540556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.465008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.625578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6831012     90.59%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            59629      0.79%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            91648      1.22%     92.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            80129      1.06%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           116426      1.54%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            50695      0.67%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            68464      0.91%     96.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            47280      0.63%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           195273      2.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7540556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.096857                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.427617                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           853420                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6069207                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            505196                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         81529                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          31204                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        59079                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2015                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        3210047                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4830                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          31204                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           895121                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2483441                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3256708                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            543734                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        330348                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        3054133                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1653                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          98806                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15443                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         135757                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      2124000                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       3682862                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      3678294                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         4017                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1767164                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           356833                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        87428                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         8419                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            593674                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       575066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       319956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       212983                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        94287                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            2824301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       125725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           2739281                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         2264                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       498148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       252081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        81987                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7540556                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.363273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.082669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6401336     84.89%     84.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       496942      6.59%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       223138      2.96%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       147010      1.95%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       131457      1.74%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        60521      0.80%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        47260      0.63%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        20096      0.27%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        12796      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7540556                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           16865     20.62%     20.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36541     44.68%     65.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         28375     34.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1780412     65.00%     65.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2717      0.10%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1502      0.05%     65.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           67      0.00%     65.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          133      0.00%     65.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.01%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       595673     21.75%     86.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       307041     11.21%     98.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        50997      1.86%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2739281                       # Type of FU issued
system.switch_cpus.iq.rate                   0.334062                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               81784                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.029856                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     13091486                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      3446000                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2652169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11680                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         6027                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5567                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        2814511                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            6061                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        30733                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       106889                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3916                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        33736                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         7220                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          31204                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2289159                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        113307                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2993906                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        575066                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       319956                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        89977                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8995                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        101492                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3916                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         8144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        19221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        27365                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       2713922                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        562864                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25359                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 43880                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               867240                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           468836                       # Number of branches executed
system.switch_cpus.iew.exec_stores             304376                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.330970                       # Inst execution rate
system.switch_cpus.iew.wb_sent                2674173                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               2657736                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1411648                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1856347                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.324118                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.760444                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       501827                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        43738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        25976                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7455282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.332934                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.236552                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      6588409     88.37%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       391620      5.25%     93.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       151831      2.04%     95.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        75865      1.02%     96.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        62119      0.83%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        40419      0.54%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        15456      0.21%     98.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        20573      0.28%     98.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       108990      1.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7455282                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      2482115                       # Number of instructions committed
system.switch_cpus.commit.committedOps        2482115                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 754397                       # Number of memory references committed
system.switch_cpus.commit.loads                468177                       # Number of loads committed
system.switch_cpus.commit.membars               26726                       # Number of memory barriers committed
system.switch_cpus.commit.branches             432654                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5303                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           2387157                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        82084                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        30727      1.24%      1.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1614273     65.04%     66.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2630      0.11%     66.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1491      0.06%     66.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           65      0.00%     66.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          130      0.01%     66.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.01%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       494903     19.94%     86.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       286653     11.55%     97.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        50997      2.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      2482115                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        108990                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10308292                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             6053551                       # The number of ROB writes
system.switch_cpus.timesIdled                   14266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  659354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             2451880                       # Number of Instructions Simulated
system.switch_cpus.committedOps               2451880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.344336                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.344336                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.299013                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.299013                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          3390167                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1926919                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3891                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             3239                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           74614                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          44916                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              44121                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44121                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2590                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2590                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9714                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        48864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        78222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1563328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2361624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3924952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70664    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           50859000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37774487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43509002                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
