@I [HLS-0] Workspace /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol opened at Sat Dec 06 15:41:02 EST 2014
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.02Total elapsed time: 21.416 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 21.424 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 21.425 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 21.425 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 21.425 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 21.427 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.434 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.436 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.437 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.437 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.438 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 21.443 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.451 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.464 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.467 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 21.467 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.468 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 21.469 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 21.469 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 21.469 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.03Total elapsed time: 21.475 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 21.484 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.487 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.493 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 21.521 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 21.557 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 21.558 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.562 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.09Total elapsed time: 21.563 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.09Total elapsed time: 21.563 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 21.566 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 21.566 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 21.566 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.13Total elapsed time: 21.569 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 21.571 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 21.571 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 21.571 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 21.571 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 21.572 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx_fpv6_old.lib "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx_fpv6.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 21.578 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 21.581 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.06Total elapsed time: 21.622 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.628 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.629 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.06Total elapsed time: 21.633 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.2Total elapsed time: 21.634 sec.
@I [HLS-100] Command "config_rtl -reset state "
@I [HLS-100] Command 'config_rtl' returned 0; elapsed 0Total elapsed time: 21.639 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Importing design file 'fifo.cpp' ... 
@0 [HLS-0] Importing design file 'fifo.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec llvm-gcc -fno-builtin-isinf -fno-builtin-isnan  -DAESL_SYN -D__SYNTHESIS__ -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot/ap_sysc"   -D "__asm__(...)=" -D__SYNTHESIS__ -D__HLS_SYN__ -DAESL_SYN -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit  "fifo.cpp"  -include etc/autopilot_ssdm_op.h -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec llvm-gcc  -fno-builtin-isinf -fno-builtin-isnan -CC -E "fifo.cpp"   -DAESL_SYN -D__SYNTHESIS__ -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot/ap_sysc"   -D "__asm__(...)=" -D__SYNTHESIS__ -D__HLS_SYN__ -DAESL_SYN -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D "__asm__(...)=" -include etc/autopilot_ssdm_op.h -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-10] Analyzing the design file ...
@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp.ap-line.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/tools/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/Vivado_HLS/2012.3/common/lib/autopilot.sourceprocessor.jar:/opt/xilinx/Vivado_HLS/2012.3/common/lib/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/Vivado_HLS/2012.3/common/lib/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/Vivado_HLS/2012.3/common/lib/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/Vivado_HLS/2012.3/common/lib/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/Vivado_HLS/2012.3/common/lib/jargs.jar:/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20110605-0747.jar:/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20110605-0747.jar:/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20110520-1406.jar:/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp.ap-line.cpp"  -m dut -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/sol.directive --source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.cpp --error /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db --ce --tcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db --ve --vetcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db --lp --ca --es --gf --nk --df --pd --p2d /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db

@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pp.0.cpp.ap-cdt.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pragma.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pragma.0.cpp.ap-line.CXX 0
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 23.815 sec.
@I [HLS-0] CDT processor time: 1 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec llvm-gcc  -fno-builtin-isinf -fno-builtin-isnan -CC -E "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pragma.1.cpp"   -DAESL_SYN -D__SYNTHESIS__ -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot/ap_sysc"   -D "__asm__(...)=" -D__SYNTHESIS__ -D__HLS_SYN__ -DAESL_SYN -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D "__asm__(...)=" -include etc/autopilot_ssdm_op.h -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pragma.2.cpp"

@I [HLS-0] exec llvm-gcc  -w -fno-builtin-isinf -fno-builtin-isnan  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.pragma.2.cpp"  -DAESL_SYN -D__SYNTHESIS__ -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2012.3/common/technology/autopilot/ap_sysc"   -D "__asm__(...)=" -D__SYNTHESIS__ -D__HLS_SYN__ -DAESL_SYN -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -g -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.g.bc"
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 23.923 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.bc"  -disable-opt  -L/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/lib -lm_basic -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/fifo.g.bc"  -disable-opt  -L/opt/xilinx/Vivado_HLS/2012.3/Linux_x86_64/lib -lm_basic -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 23.973 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] std xform: transform -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loopsimplify -indvars -instcombine  -simplifycfg -mem2reg -loopsimplify -indvars -instcombine  -gvn -gvn -instcombine -dse -adce  -break-crit-edges -deadtypeelim -simplifycfg -loop-delete  -global-array-opt  -find-syn-modules -top dut  -deadtypeelim -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -mem2reg -instcombine -dce   -gvn -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -promote-dbg-pointer  -norm-name   /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-0] syn check 1/2: transform -syn-check -check-rec-only -disaggr -norm-name -deadtypeelim -dce  -mem2reg -instcombine  -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -deadargelim -promote-global-argument  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -norm-name -deadtypeelim -dce  -mem2reg -instcombine  -directive-preproc -mem2reg -dse -dce  -interface-gen -constprop -dse -dce  -globaldce    /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.1.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.g.1.bc to /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform  -directive-preproc -mem2reg -dse -dce  -disaggr -norm-name -deadtypeelim -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce  -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -global-constprop -deadargelim  -instcombine -dce  -data-pack -instcombine -dce   -loopsimplify -indvars -instcombine  -gvn -loopsimplify -loop-merge -mem2reg -dce -simplifycfg  -find-region -instcombine  -inst-simplify  -indvars -auto-loop-unroll -loopsimplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -gvn -disable-agg-range -inst-simplify  -constprop -dce  -pointer-simplify -dce  -array-transform-check  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce -auto-par -array-partition -instcombine -dce  -global-constprop -deadargelim -ptrArgReplace -mem2reg  -func-legal -instcombine -dce  -array-reshape -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -function-inline  -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -arraycheck -bitwidthmin -on-by-dataflow  -instcombine -simplifycfg -dce -loopsimplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce  -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce      -simplifycfg -dce -loop-delete  -norm-name  /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.1.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.1.tmp.bc -f
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -keep-callgraph -scalarrepl -mem2reg  -indvars -loop-bound  -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-0] build ssdm: transform -function-uniquify -auto-function-inline  -loopsimplify -indvars -licm -loop-dep  -loop-bound -licm -loopsimplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -simplifycfg -loopsimplify   -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce  -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify -doublePtrElim  -dce -doublePtrSimplify -promote-dbg-pointer -dce  -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -instcombine  -loop-rot -constprop -simplifycfg -indvars -pointer-simplify -dce -loop-bound  -loopsimplify -loop-preproc  -constprop -gvn -mem2reg -instcombine -dce  -bitwidthmin  -directive-preproc -inst-simplify -dce  -interface-gen -gvn -mem2reg -instcombine -dce  -loop-bound  -instcombine -simplifycfg -loopsimplify  -clean-region -io-protocol  -find-region -mem2reg  -loopsimplify -phi-opt  -inst-simplify -inst-rectify -adce -simplifycfg  -strip-dead-prototypes  -interface-lower -bitop-lower -directive-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -mergereturn -inst-simplify -dce -bitop-lower  -loop-rewind -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.2.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 0.23Total elapsed time: 24.258 sec.
@I [HLS-111] Elapsed time: 1.51 seconds; current memory usage: 22.9 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 0.31Total elapsed time: 24.259 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'dut' ...
@0 [HLS-0] Synthesizing 'dut' ...
@I [HLS-100] Command "ap_set_top_model dut "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 24.260 sec.
@I [HLS-100] Command "get_model_list dut -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 24.260 sec.
@I [HLS-100] Command "preproc_iomode -model dut "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 24.260 sec.
@I [HLS-100] Command "create_clock "
@I [HLS-100] Command "config_clock -quiet -name - -period 10 -unit ns -default=false "
@I [SYN-201] Setting up clock with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 24.264 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0Total elapsed time: 24.265 sec.
@I [HLS-100] Command "get_model_list dut -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 24.265 sec.
@I [HLS-0] Model list for configure: dut
@I [HLS-0] Configuring Module : dut ...
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 24.265 sec.
@I [HLS-100] Command "apply_spec_resource_limit dut "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 24.265 sec.
@I [HLS-0] Model list for preprocess: dut
@I [HLS-0] Preprocessing Module: dut ...
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 24.265 sec.
@I [HLS-100] Command "cdfg_preprocess -model dut "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 24.265 sec.
@I [HLS-100] Command "rtl_gen_preprocess dut "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 24.266 sec.
@I [HLS-0] Model list for synthesis: dut
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@0 [HLS-0] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 24.266 sec.
@I [HLS-100] Command "schedule -model dut "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.02Total elapsed time: 24.278 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 23.2 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 24.283 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 24.295 sec.
@I [HLS-0] Finish scheduling dut.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dut "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 24.297 sec.
@I [HLS-100] Command "bind -model dut "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dut
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-100] Command 'bind' returned 0; elapsed 0Total elapsed time: 24.299 sec.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 23.3 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/syn/report/dut.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 24.302 sec.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 24.307 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 24.322 sec.
@I [HLS-0] Finish binding dut.
@I [HLS-100] Command "get_model_list dut -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 24.322 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess dut "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 24.323 sec.
@I [HLS-0] Model list for RTL generation: dut
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@0 [HLS-0] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dut -vendor xilinx -mg_file /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.compgen.tcl "
@I [RTGEN-500] Setting IO mode on port 'dut|in_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting IO mode on port 'dut|out_fifo_V' to 'ap_fifo'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.01Total elapsed time: 24.330 sec.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 23.4 MB.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.333 sec.
@I [HLS-100] Command "gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/syn/systemc/dut -synmodules dut "
@I [WSYSC-301] Generating RTL SystemC for 'dut'.
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 24.337 sec.
@I [HLS-100] Command "gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/syn/vhdl/dut "
@I [WVHDL-304] Generating RTL VHDL for 'dut'.
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 24.340 sec.
@I [HLS-100] Command "gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/syn/verilog/dut "
@I [WVLOG-307] Generating RTL Verilog for 'dut'.
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 24.343 sec.
@I [HLS-100] Command "export_constraint_db -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 24.344 sec.
@I [HLS-100] Command "gen_tb_info dut -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 24.349 sec.
@I [HLS-100] Command "report -model dut -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/syn/report/dut.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 24.353 sec.
@I [HLS-100] Command "report -model dut -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/syn/report/dut.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 24.356 sec.
@I [HLS-100] Command "report -model dut -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 24.363 sec.
@I [HLS-100] Command "db_write -model dut -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 24.368 sec.
@I [HLS-100] Command "sc_get_clocks dut "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 24.370 sec.
@I [HLS-0] Model list for RTL component generation: dut
@I [HLS-0] Handling components in module [dut] ... 
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.375 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [HLS-0] Append model dut
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: dut
@I [HLS-0] To file: write model dut
@I [HLS-0] Finished generating RTL model list.


@I [HLS-100] Command "export_ssdm /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0Total elapsed time: 24.379 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 24.387 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.391 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.392 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.393 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.396 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.397 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.398 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.405 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.407 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 24.410 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.422 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 24.438 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 24.438 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.441 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 24.441 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 24.441 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2012.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.444 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.444 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/vhls-dut-template/fifo.prj/sol/.autopilot/db/dut.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.447 sec.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 0.11Total elapsed time: 24.456 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 0.42Total elapsed time: 24.456 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0Total elapsed time: 24.458 sec.
