key,type,event,cores,title,name,description,cluster,class,devtype_basic,display,units,rendering_type,series_composition,mode,devtype_name,hide_by_default,average_cores,average_selection,multiplier,color,percentage,derived,activity1,activity_color1,proc,from_ftrace,regex,tracepoint,
0x180,ARMv8_Cortex_A53_cnt1,0x8,6,Instructions (Executed),All,The counter increments for every architecturally executed instruction.,0,DELTA,cpu,ACCUMULATE,instructions,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x182,ARMv8_Cortex_A53_cnt2,0x6,6,Instructions (Executed),Load,The counter increments for every executed memory-reading instruction.,0,DELTA,cpu,ACCUMULATE,instructions,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x4,ARM_Mali-CONST_BUS_WIDTH_BITS,-,1,Mali Constants,Bus Width Bits,-,-,CONSTANT,gpu,ACCUMULATE,-,filled,stacked,per-core,Mali-CONST,yes,-,-,-,-,-,-,-,-,-,-,-,-,
0x184,ARMv8_Cortex_A53_cnt3,0x3,6,L1 Data Cache,Refill,The counter counts each access counted by 'L1 Data Cache: Access' that causes a demand refill of at least the Level 1 data or unified cache from outside the Level 1 cache. Each access to a cache line that causes a new linefill is counted. including those from instructions that generate multiple accesses. such as load or store multiples. and PUSH and POP instructions. In particular. the counter counts accesses to the Level 1 cache that cause a refill that is satisfied by another Level 1 data or unified cache. or a Level 2 cache. or memory. A refill includes any access that causes data to be fetched from outside the cache. even if the data is ultimately not allocated into the cache. For example. data might be fetched into a buffer but then discarded. rather than being allocated into a cache. These buffers are treated as part of the cache.,0,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x186,ARMv8_Cortex_A53_cnt4,0x17,6,L2 Data Cache,Refill,The counter counts each access counted by 'L2 Data Cache: Access' that causes a refill of any of the Level 1 or Level 2 caches from outside the Level 1 and Level 2 caches of the PE. A refill includes any access that causes data to be fetched from outside the cache. even if the data is ultimately not allocated into the cache. For example. data might be fetched into a buffer but then discarded. rather than being allocated into a cache. These buffers are treated as part of the cache.,0,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x6,ARM_Mali-CONST_L2_SLICE_COUNT,-,1,Mali Constants,L2 Slice Count,-,-,CONSTANT,gpu,ACCUMULATE,-,filled,stacked,per-core,Mali-CONST,yes,-,-,-,-,-,-,-,-,-,-,-,-,
0x188,ARMv8_Cortex_A53_cnt5,0x13,6,Memory,Access,The counter counts memory read operations and memory write operations that the PE made. The counter increments whether the access results in an access to a Level 1 data or unified cache. a Level 2 data or unified cache. or neither of these.,0,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x8,ARM_Mali-CONST_SHADER_CORE_COUNT,-,1,Mali Constants,Shader Core Count,-,-,CONSTANT,gpu,ACCUMULATE,-,filled,stacked,per-core,Mali-CONST,yes,-,-,-,-,-,-,-,-,-,-,-,-,
0x18a,ARMv8_Cortex_A72_ccnt,0x11,6,Cycles,CPU Cycles,The counter increments on every cycle.,1,DELTA,cpu,HERTZ,Hz,filled,stacked,per-core,-,-,yes,yes,-,-,-,-,-,-,-,-,-,-,
0x18c,ARMv8_Cortex_A72_cnt0,0x8,6,Instructions (Executed),All,The counter increments for every architecturally executed instruction.,1,DELTA,cpu,ACCUMULATE,instructions,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xe,ARM_Mali-T86x_GPU_ACTIVE,-,1,Mali Job Manager Cycles,GPU cycles,Number of cycles GPU active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x18e,ARMv8_Cortex_A72_cnt1,0x72,6,Instructions (Speculated),Load/Store,As 'Instructions (Speculated): All'. but the counter counts only memory-reading and memory-writing instructions. as defined by the 'Instructions (Executed): Load' and 'Instructions (Executed): Store' events.,1,DELTA,cpu,ACCUMULATE,instructions,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x190,ARMv8_Cortex_A72_cnt2,0x17,6,L2 Data Cache,Refill,The counter counts each access counted by 'L2 Data Cache: Access' that causes a refill of any of the Level 1 or Level 2 caches from outside the Level 1 and Level 2 caches of the PE. A refill includes any access that causes data to be fetched from outside the cache. even if the data is ultimately not allocated into the cache. For example. data might be fetched into a buffer but then discarded. rather than being allocated into a cache. These buffers are treated as part of the cache.,1,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x10,ARM_Mali-T86x_IRQ_ACTIVE,-,1,Mali Job Manager Cycles,IRQ cycles,Number of cycles GPU interrupt pending,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x192,ARMv8_Cortex_A72_cnt3,0x13,6,Memory,Access,The counter counts memory read operations and memory write operations that the PE made. The counter increments whether the access results in an access to a Level 1 data or unified cache. a Level 2 data or unified cache. or neither of these.,1,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x14,ARM_Mali-T86x_JS0_TASKS,-,1,Mali Job Manager,Pixels,Number of Pixels completed in JS0,-,DELTA,gpu,ACCUMULATE,pixels,filled,stacked,per-core,Mali-T86x,-,-,-,1024,-,-,-,-,-,-,-,-,-,
0x194,ARMv8_Cortex_A72_cnt4,0x4,6,L1 Data Cache,Access,The counter counts each memory read operation or memory write operation that causes a cache access to at least the Level 1 data or unified cache. If the cache is shared. only events attributable to this PE are counted. If the cache is not shared. all events are counted. Each access to a cache line is counted including the multiple accesses of instructions. such as LDM or STM . Each access to other Level 1 data or unified memory structures. for example refill buffers. write buffers. and write-back buffers. is also counted.,1,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x16,ARM_Mali-T86x_JS0_ACTIVE,-,1,Mali Job Manager Cycles,JS0 cycles,Number of cycles JS0 (fragment) active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x196,ARMv8_Cortex_A72_cnt5,0x3,6,L1 Data Cache,Refill,The counter counts each access counted by 'L1 Data Cache: Access' that causes a demand refill of at least the Level 1 data or unified cache from outside the Level 1 cache. Each access to a cache line that causes a new linefill is counted. including those from instructions that generate multiple accesses. such as load or store multiples. and PUSH and POP instructions. In particular. the counter counts accesses to the Level 1 cache that cause a refill that is satisfied by another Level 1 data or unified cache. or a Level 2 cache. or memory. A refill includes any access that causes data to be fetched from outside the cache. even if the data is ultimately not allocated into the cache. For example. data might be fetched into a buffer but then discarded. rather than being allocated into a cache. These buffers are treated as part of the cache.,1,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x19c,ARMv8_Cortex_A53_irq,-,6,Interrupts,IRQ,Linux IRQ taken,0,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x24,ARM_Mali-T86x_JS1_ACTIVE,-,1,Mali Job Manager Cycles,JS1 cycles,Number of cycles JS1 (vertex/tiler/compute) active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1a8,Linux_cpu_wait_contention,-,-,CPU Contention,Wait,One or more threads are runnable but waiting due to CPU contention,-,ACTIVITY,system-wide,AVERAGE,-,bar,stacked,system-wide,-,-,-,yes,1.0E-4,0x003C96FB,yes,yes,-,-,-,-,-,-,
0x1aa,ARMv8_Cortex_A53_system,-,6,CPU Activity,System,Linux System activity,0,ACTIVITY,cpu,AVERAGE,-,bar,stacked,per-core,-,-,yes,yes,1.0E-4,0x00DF4742,yes,yes,-,-,-,-,-,-,
0xac,ARM_Mali-T86x_FRAG_ACTIVE,-,1,Mali Core Cycles,Fragment cycles,Number of cycles fragment processing was active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1ac,ARMv8_Cortex_A53_user,-,6,CPU Activity,User,Linux User activity,0,ACTIVITY,cpu,AVERAGE,-,bar,stacked,per-core,-,-,yes,yes,1.0E-4,0x003ADF43,yes,yes,-,-,-,-,-,-,
0x1ae,ARMv8_Cortex_A72_system,-,6,CPU Activity,System,Linux System activity,1,ACTIVITY,cpu,AVERAGE,-,bar,stacked,per-core,-,-,yes,yes,1.0E-4,0x00DF4742,yes,yes,-,-,-,-,-,-,
0x1b0,ARMv8_Cortex_A72_user,-,6,CPU Activity,User,Linux User activity,1,ACTIVITY,cpu,AVERAGE,-,bar,stacked,per-core,-,-,yes,yes,1.0E-4,0x003ADF43,yes,yes,-,-,-,-,-,-,
0x32,ARM_Mali-T86x_JS2_ACTIVE,-,1,Mali Job Manager Cycles,JS2 cycles,Number of cycles JS2 (vertex/compute) active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xba,ARM_Mali-T86x_FRAG_CYCLES_FPKQ_ACTIVE,-,1,Mali Core Cycles,Fragment cycles pre-pipe buffer not empty,Number of cycles the pre-pipe queue contains quads,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x13a,ARM_Mali-T86x_L2_EXT_WRITE_BEATS,-,1,Mali L2 Cache Ext Writes,External write bytes,Number of external bus write bytes,-,DELTA,gpu,ACCUMULATE,bytes,filled,stacked,per-core,Mali-T86x,-,-,-,16,-,-,-,-,-,-,-,-,-,
0xbc,ARM_Mali-T86x_FRAG_THREADS,-,1,Mali Fragment Threads,Fragment threads,Number of fragment threads started,-,DELTA,gpu,ACCUMULATE,threads,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x13c,ARM_Mali-T86x_L2_EXT_READ_BEATS,-,1,Mali L2 Cache Ext Reads,External read bytes,Number of external bus read bytes,-,DELTA,gpu,ACCUMULATE,bytes,filled,stacked,per-core,Mali-T86x,-,-,-,16,-,-,-,-,-,-,-,-,-,
0x3e,ARM_Mali-T86x_TI_TRIANGLES,-,1,Mali Tiler Primitives,Triangles,Number of triangles processed,-,DELTA,gpu,ACCUMULATE,primitives,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1c2,ARM_Mali-Midgard_TOTAL_ALLOC_PAGES,-,1,Mali Total Alloc Pages,Total number of allocated pages,Mali total number of allocated pages.,-,ABSOLUTE,gpu,MAXIMUM,-,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x44,ARM_Mali-T86x_TI_POINTS,-,1,Mali Tiler Primitives,Points,Number of points processed,-,DELTA,gpu,ACCUMULATE,primitives,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1c4,ARM_Mali-Midgard_fragment,-,1,GPU Fragment,Activity,GPU Job Slot 0 Activity,-,ACTIVITY,gpu,AVERAGE,-,bar,stacked,per-core,Mali-T86x,-,-,yes,-,-,yes,-,Activity,0x6fcc,-,-,-,-,
0x46,ARM_Mali-T86x_TI_LINES,-,1,Mali Tiler Primitives,Lines,Number of lines processed,-,DELTA,gpu,ACCUMULATE,primitives,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1c6,ARM_Mali-Midgard_vertex,-,1,GPU Vertex-Tiling-Compute,Activity,GPU Job Slot 1 Activity,-,ACTIVITY,gpu,AVERAGE,-,bar,stacked,per-core,Mali-T86x,-,-,yes,-,-,yes,-,Activity,0xeda000,-,-,-,-,
0xc6,ARM_Mali-T86x_FRAG_THREADS_LZS_TEST,-,1,Mali Fragment Threads,Fragment threads doing late ZS,Number of threads doing late ZS test,-,DELTA,gpu,ACCUMULATE,threads,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1c8,ARM_Mali-Midgard_opencl,-,1,GPU Vertex-Compute,Activity,GPU Job Slot 2 Activity,-,ACTIVITY,gpu,AVERAGE,-,bar,stacked,per-core,Mali-T86x,-,-,yes,-,-,yes,-,Activity,0xef022f,-,-,-,-,
0xc8,ARM_Mali-T86x_FRAG_THREADS_LZS_KILLED,-,1,Mali Fragment Threads,Fragment threads killed late ZS,Number of threads killed by late ZS test,-,DELTA,gpu,ACCUMULATE,threads,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1ca,PERF_COUNT_SW_CPU_CLOCK,-,6,Clock,CPU Clock,The time the core is active,-,DELTA,cpu,ACCUMULATE,s,filled,stacked,per-core,-,-,yes,-,1.0E-9,-,-,-,-,-,no,-,-,-,
0x1cc,PERF_COUNT_SW_TASK_CLOCK,-,6,Clock,Task Clock,The time the task is active,-,DELTA,cpu,ACCUMULATE,s,filled,stacked,per-core,-,-,yes,-,1.0E-9,-,-,-,-,-,-,-,-,-,
0xcc,ARM_Mali-T86x_FRAG_NUM_TILES,-,1,Mali Fragment,Pixels,Number of pixels rendered,-,DELTA,gpu,ACCUMULATE,pixels,filled,stacked,per-core,Mali-T86x,-,-,-,1024,-,-,-,-,-,-,-,-,-,
0x1ce,PERF_COUNT_SW_CONTEXT_SWITCHES,-,6,Process,Context Switches,The number of context switches,-,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,yes,yes,-,-,-,-,-,-,-,-,-,-,
0x1d0,PERF_COUNT_SW_CPU_MIGRATIONS,-,6,Process,CPU Migrations,The number of process CPU migrations,-,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,yes,yes,-,-,-,-,-,-,-,-,-,-,
0xd0,ARM_Mali-T86x_COMPUTE_ACTIVE,-,1,Mali Core Cycles,Compute cycles,Number of cycles vertex\compute processing was active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x52,ARM_Mali-T86x_TI_PRIM_CULLED,-,1,Mali Tiler Culling,Culled prims,Number of culled primitives,-,DELTA,gpu,ACCUMULATE,primitives,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1d2,PERF_COUNT_SW_PAGE_FAULTS,-,6,Page Faults,Faults,The number of page faults,-,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,yes,yes,-,-,-,-,-,-,-,-,-,-,
0x54,ARM_Mali-T86x_TI_PRIM_CLIPPED,-,1,Mali Tiler Culling,Clipped prims,Number of clipped primitives,-,DELTA,gpu,ACCUMULATE,primitives,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xd4,ARM_Mali-T86x_COMPUTE_THREADS,-,1,Mali Compute Threads,Compute threads,Number of compute threads started,-,DELTA,gpu,ACCUMULATE,threads,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xd8,ARM_Mali-T86x_TRIPIPE_ACTIVE,-,1,Mali Core Cycles,Tripipe cycles,Number of cycles tripipe was active,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xda,ARM_Mali-T86x_ARITH_WORDS,-,1,Mali Arithmetic Pipe,A instructions,Number of instructions completed by the the A-pipe (normalized per pipeline),-,DELTA,gpu,ACCUMULATE,instructions,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xe2,ARM_Mali-T86x_LS_WORDS,-,1,Mali Load/Store Pipe,LS instructions,Number of instructions completed by the LS-pipe,-,DELTA,gpu,ACCUMULATE,instructions,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xe4,ARM_Mali-T86x_LS_ISSUES,-,1,Mali Load/Store Pipe,LS instruction issues,Number of instructions issued to the LS-pipe. including restarts,-,DELTA,gpu,ACCUMULATE,instructions,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x168,ARM_Mali-T86x_L2_EXT_AR_STALL,-,1,Mali L2 Cache Ext Reads,External bus stalls (AR),Number of cycles a valid read address (AR) is stalled by the external interconnect,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1e8,ftrace_power_cpu_idle,-,-,Power,cpu_idle,Number of times cpu_idle is entered or exited,-,INCIDENT,system-wide,ACCUMULATE,-,filled,stacked,system-wide,-,-,-,-,-,-,-,-,-,-,-,yes,^cpu_idle: ,power/cpu_idle,
0x1ea,Linux_block_rq_rd,-,-,Disk I/O,Read,Disk I/O Bytes Read,-,DELTA,system-wide,ACCUMULATE,B,filled,stacked,system-wide,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1ee,Linux_meminfo_memused2,-,-,Memory,Used,Total used memory size,-,ABSOLUTE,system-wide,MAXIMUM,B,filled,stacked,system-wide,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x170,ARM_Mali-T86x_L2_EXT_W_STALL,-,1,Mali L2 Cache Ext Writes,External bus stalls (W),Number of cycles a valid write data (W channel) is stalled by the external interconnect,-,DELTA,gpu,ACCUMULATE,cycles,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x1f0,Linux_meminfo_memfree,-,-,Memory,Free,Available memory size,-,ABSOLUTE,system-wide,MINIMUM,B,filled,stacked,system-wide,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xf0,ARM_Mali-T86x_TEX_WORDS,-,1,Mali Texture Pipe,T instructions,Number of instructions completed by the T-pipe,-,DELTA,gpu,ACCUMULATE,instructions,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0xf8,ARM_Mali-T86x_TEX_ISSUES,-,1,Mali Texture Pipe,T instruction issues,Number of threads through loop 2 address calculation,-,DELTA,gpu,ACCUMULATE,instructions,filled,stacked,per-core,Mali-T86x,-,-,-,-,-,-,-,-,-,-,-,-,-,
0x17c,ARMv8_Cortex_A53_ccnt,0x11,6,Cycles,CPU Cycles,The counter increments on every cycle.,0,DELTA,cpu,HERTZ,Hz,filled,stacked,per-core,-,-,yes,yes,-,-,-,-,-,-,-,-,-,-,
0x17e,ARMv8_Cortex_A53_cnt0,0xc2,6,Data Cache,Refill (due to prefetch),Linefill because of prefetch.,0,DELTA,cpu,ACCUMULATE,-,filled,stacked,per-core,-,-,-,-,-,-,-,-,-,-,-,-,-,-,
