<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="RFCORE_FFSM" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="SRCRESMASK0" width="32" description="Source address matching result
This register is stored in RAM; the reset value is undefined." id="SRCRESMASK0" offset="0x80" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Extended address matching
When there is a match on entry ext_n, bits 2n and 2n + 1 are set in SRCRESMASK." id="SRCRESMASK0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCRESMASK1" width="32" description="Source address matching result
This register is stored in RAM; the reset value is undefined." id="SRCRESMASK1" offset="0x84" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Short address matching
When there is a match on entry panid_n + short_n, bit n is set in SRCRESMASK." id="SRCRESMASK1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCRESMASK2" width="32" description="Source address matching result
This register is stored in RAM; the reset value is undefined." id="SRCRESMASK2" offset="0x88" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="24-bit mask that indicates source address match for each individual entry in the source address table" id="SRCRESMASK2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCRESINDEX" width="32" description="Source address matching result
This register is stored in RAM; the reset value is undefined." id="SRCRESINDEX" offset="0x8c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="The bit index of the least-significant entry (0-23 for short addresses or 0-11 for extended addresses) in SRCRESMASK, or 0x3F when there is no source match
On a match, bit 5 is 0 when the match is on a short address and 1 when it is on an extended address.
On a match, bit 6 is 1 when the conditions for automatic pending bit in acknowledgment have been met (see the description of SRCMATCH.AUTOPEND).
The bit does not indicate if the acknowledgment is actually transmitted, and does not consider the PENDING_OR register bit and the SACK/SACKPEND/SNACK strobes." id="SRCRESINDEX" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCEXTPENDEN0" width="32" description="Source address matching control
This register is stored in RAM; the reset value is undefined." id="SRCEXTPENDEN0" offset="0x90" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="8 LSBs of the 24-bit mask that enables or disables automatic pending for each of the 12 extended addresses. Entry n is mapped to SRCEXTPENDEN[2n]. All SRCEXTPENDEN[2n + 1] bits are don&apos;t care." id="SRCEXTPENDEN0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCEXTPENDEN1" width="32" description="Source address matching control
This register is stored in RAM; the reset value is undefined." id="SRCEXTPENDEN1" offset="0x94" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="8 middle bits of the 24-bit mask that enables or disables automatic pending for each of the 12 extended addresses
Entry n is mapped to SRCEXTPENDEN[2n]. All SRCEXTPENDEN[2n + 1] bits are don&apos;t care." id="SRCEXTPENDEN1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCEXTPENDEN2" width="32" description="Source address matching control
This register is stored in RAM; the reset value is undefined." id="SRCEXTPENDEN2" offset="0x98" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="8 MSBs of the 24-bit mask that enables or disables automatic pending for each of the 12 extended addresses
Entry n is mapped to SRCEXTPENDEN[2n]. All SRCEXTPENDEN[2n + 1] bits are don&apos;t care." id="SRCEXTPENDEN2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCSHORTPENDEN0" width="32" description="Source address matching control
This register is stored in RAM; the reset value is undefined." id="SRCSHORTPENDEN0" offset="0x9c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="8 LSBs of the 24-bit mask that enables or disables automatic pending for each of the 24 short addresses" id="SRCSHORTPENDEN0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCSHORTPENDEN1" width="32" description="Source address matching control
This register is stored in RAM; the reset value is undefined." id="SRCSHORTPENDEN1" offset="0xa0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="8 middle bits of the 24-bit mask that enables or disables automatic pending for each of the 24 short addresses" id="SRCSHORTPENDEN1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCSHORTPENDEN2" width="32" description="Source address matching control
This register is stored in RAM; the reset value is undefined." id="SRCSHORTPENDEN2" offset="0xa4" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="8 MSBs of the 24-bit mask that enables or disables automatic pending for each of the 24 short addresses" id="SRCSHORTPENDEN2" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR0" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR0" offset="0xa8" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[7:0]
The IEEE extended address used during destination address filtering" id="EXT_ADDR0" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR1" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR1" offset="0xac" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[15:8]
The IEEE extended address used during destination address filtering" id="EXT_ADDR1" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR2" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR2" offset="0xb0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[23:16]
The IEEE extended address used during destination address filtering" id="EXT_ADDR2" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR3" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR3" offset="0xb4" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[31:24]
The IEEE extended address used during destination address filtering" id="EXT_ADDR3" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR4" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR4" offset="0xb8" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[39:32]
The IEEE extended address used during destination address filtering" id="EXT_ADDR4" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR5" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR5" offset="0xbc" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[47:40]
The IEEE extended address used during destination address filtering" id="EXT_ADDR5" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR6" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR6" offset="0xc0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[55:48]
The IEEE extended address used during destination address filtering" id="EXT_ADDR6" resetval="" >
        </bitfield>
    </register>
    <register acronym="EXT_ADDR7" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="EXT_ADDR7" offset="0xc4" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="EXT_ADDR[63:56]
The IEEE extended address used during destination address filtering" id="EXT_ADDR7" resetval="" >
        </bitfield>
    </register>
    <register acronym="PAN_ID0" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="PAN_ID0" offset="0xc8" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="PAN_ID[7:0]
The PAN ID used during destination address filtering" id="PAN_ID0" resetval="" >
        </bitfield>
    </register>
    <register acronym="PAN_ID1" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="PAN_ID1" offset="0xcc" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="PAN_ID[15:8]
The PAN ID used during destination address filtering" id="PAN_ID1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SHORT_ADDR0" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="SHORT_ADDR0" offset="0xd0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="SHORT_ADDR[7:0]
The short address used during destination address filtering" id="SHORT_ADDR0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SHORT_ADDR1" width="32" description="Local address information
This register is stored in RAM; the reset value is undefined." id="SHORT_ADDR1" offset="0xd4" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved. Always write 0." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="SHORT_ADDR[15:8]
The short address used during destination address filtering" id="SHORT_ADDR1" resetval="" >
        </bitfield>
    </register>
</module>
