$date
	Mon Apr 21 22:16:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$scope task test_and $end
$var reg 1 $ a_t $end
$var reg 1 % b_t $end
$var reg 1 & expected_y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10000
1#
1%
#20000
0#
1"
0%
1$
#30000
1!
1#
1&
1%
#40000
