

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_boundary_x0'
================================================================
* Date:           Sun Sep 18 09:18:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16386|    16386|  54.615 us|  54.615 us|  16386|  16386|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                                     Loop Name                                                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- C_drain_IO_L2_out_boundary_x0_loop_1_C_drain_IO_L2_out_boundary_x0_loop_4_C_drain_IO_L2_out_boundary_x0_loop_5  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       45|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       70|     -|
|Register             |        -|      -|       22|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       22|      115|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln890_fu_73_p2                |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_fu_79_p2               |      icmp|   0|  0|  13|          15|          16|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          36|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  20|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_7_x0299_blk_n    |   9|          2|    1|          2|
    |indvar_flatten31_reg_62                         |   9|          2|   15|         30|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  70|         15|   20|         43|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln890_reg_90        |   1|   0|    1|          0|
    |indvar_flatten31_reg_62  |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  22|   0|   22|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|fifo_C_drain_C_drain_IO_L2_out_7_x0299_din        |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_7_x0299|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_7_x0299_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_7_x0299|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_7_x0299_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_7_x0299|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_7_0_x0284|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_7_0_x0284|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_7_0_x0284|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

