{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647054869656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647054869656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 23:44:29 2022 " "Processing started: Fri Mar 11 23:44:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647054869656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054869656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054869656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647054870146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647054870146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter26Bit-design " "Found design unit 1: Counter26Bit-design" {  } { { "Counter26Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter26Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter26Bit " "Found entity 1: Counter26Bit" {  } { { "Counter26Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter26Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bit-count_arch " "Found design unit 1: Counter4Bit-count_arch" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bit " "Found entity 1: Counter4Bit" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevsegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevSegDecoder-LogicFunction " "Found design unit 1: SevSegDecoder-LogicFunction" {  } { { "SevSegDecoder.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/SevSegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879096 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevSegDecoder " "Found entity 1: SevSegDecoder" {  } { { "SevSegDecoder.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/SevSegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-design " "Found design unit 1: Clock-design" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare-design " "Found design unit 1: Compare-design" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file indicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Indicator-design " "Found design unit 1: Indicator-design" {  } { { "Indicator.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Indicator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Indicator " "Found entity 1: Indicator" {  } { { "Indicator.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Indicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647054879101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647054879133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoutHr1 Clock.vhd(131) " "VHDL Process Statement warning at Clock.vhd(131): signal \"CoutHr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647054879136 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoutHr1 Clock.vhd(134) " "VHDL Process Statement warning at Clock.vhd(134): signal \"CoutHr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647054879136 "|Clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CheckedHr0Input Clock.vhd(124) " "VHDL Process Statement warning at Clock.vhd(124): inferring latch(es) for signal or variable \"CheckedHr0Input\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647054879136 "|Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CheckedHr0Input\[0\] Clock.vhd(124) " "Inferred latch for \"CheckedHr0Input\[0\]\" at Clock.vhd(124)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879137 "|Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CheckedHr0Input\[1\] Clock.vhd(124) " "Inferred latch for \"CheckedHr0Input\[1\]\" at Clock.vhd(124)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879137 "|Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CheckedHr0Input\[2\] Clock.vhd(124) " "Inferred latch for \"CheckedHr0Input\[2\]\" at Clock.vhd(124)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879137 "|Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CheckedHr0Input\[3\] Clock.vhd(124) " "Inferred latch for \"CheckedHr0Input\[3\]\" at Clock.vhd(124)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879137 "|Clock"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CheckedHr0Input\[3\] Clock.vhd(106) " "Can't resolve multiple constant drivers for net \"CheckedHr0Input\[3\]\" at Clock.vhd(106)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879173 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Clock.vhd(124) " "Constant driver at Clock.vhd(124)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 124 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879173 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CheckedHr0Input\[2\] Clock.vhd(106) " "Can't resolve multiple constant drivers for net \"CheckedHr0Input\[2\]\" at Clock.vhd(106)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879173 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CheckedHr0Input\[1\] Clock.vhd(106) " "Can't resolve multiple constant drivers for net \"CheckedHr0Input\[1\]\" at Clock.vhd(106)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879173 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CheckedHr0Input\[0\] Clock.vhd(106) " "Can't resolve multiple constant drivers for net \"CheckedHr0Input\[0\]\" at Clock.vhd(106)" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879173 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647054879174 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647054879301 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 11 23:44:39 2022 " "Processing ended: Fri Mar 11 23:44:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647054879301 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647054879301 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647054879301 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879301 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647054879931 ""}
