#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dadf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1db27c0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1d9b1b0 .functor NOT 1, L_0x1df54b0, C4<0>, C4<0>, C4<0>;
L_0x1df5230 .functor XOR 10, L_0x1df4fd0, L_0x1df5130, C4<0000000000>, C4<0000000000>;
L_0x1df5370 .functor XOR 10, L_0x1df5230, L_0x1df52a0, C4<0000000000>, C4<0000000000>;
v0x1df0ae0_0 .net *"_ivl_10", 9 0, L_0x1df52a0;  1 drivers
v0x1df0be0_0 .net *"_ivl_12", 9 0, L_0x1df5370;  1 drivers
v0x1df0cc0_0 .net *"_ivl_2", 9 0, L_0x1df4f30;  1 drivers
v0x1df0d80_0 .net *"_ivl_4", 9 0, L_0x1df4fd0;  1 drivers
v0x1df0e60_0 .net *"_ivl_6", 9 0, L_0x1df5130;  1 drivers
v0x1df0f90_0 .net *"_ivl_8", 9 0, L_0x1df5230;  1 drivers
v0x1df1070_0 .var "clk", 0 0;
v0x1df1110_0 .net "in", 3 0, v0x1dedc20_0;  1 drivers
v0x1df11b0_0 .net "out_any_dut", 3 1, L_0x1df3c00;  1 drivers
v0x1df1270_0 .net "out_any_ref", 3 1, L_0x1d9b770;  1 drivers
v0x1df1340_0 .net "out_both_dut", 2 0, L_0x1df3230;  1 drivers
v0x1df1410_0 .net "out_both_ref", 2 0, L_0x1d9b4a0;  1 drivers
v0x1df14e0_0 .net "out_different_dut", 3 0, L_0x1df55f0;  1 drivers
v0x1df15b0_0 .net "out_different_ref", 3 0, L_0x1d9b9c0;  1 drivers
v0x1df1680_0 .var/2u "stats1", 287 0;
v0x1df1740_0 .var/2u "strobe", 0 0;
v0x1df1800_0 .net "tb_match", 0 0, L_0x1df54b0;  1 drivers
v0x1df18d0_0 .net "tb_mismatch", 0 0, L_0x1d9b1b0;  1 drivers
v0x1df1970_0 .net "wavedrom_enable", 0 0, v0x1dedd80_0;  1 drivers
v0x1df1a40_0 .net "wavedrom_title", 511 0, v0x1dede20_0;  1 drivers
E_0x1dac530/0 .event negedge, v0x1dedb60_0;
E_0x1dac530/1 .event posedge, v0x1dedb60_0;
E_0x1dac530 .event/or E_0x1dac530/0, E_0x1dac530/1;
L_0x1df4f30 .concat [ 4 3 3 0], L_0x1d9b9c0, L_0x1d9b770, L_0x1d9b4a0;
L_0x1df4fd0 .concat [ 4 3 3 0], L_0x1d9b9c0, L_0x1d9b770, L_0x1d9b4a0;
L_0x1df5130 .concat [ 4 3 3 0], L_0x1df55f0, L_0x1df3c00, L_0x1df3230;
L_0x1df52a0 .concat [ 4 3 3 0], L_0x1d9b9c0, L_0x1d9b770, L_0x1d9b4a0;
L_0x1df54b0 .cmp/eeq 10, L_0x1df4f30, L_0x1df5370;
S_0x1db2950 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1db27c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1d9b4a0 .functor AND 3, L_0x1df1b40, L_0x1df1be0, C4<111>, C4<111>;
L_0x1d9b770 .functor OR 3, L_0x1df1d70, L_0x1df1e10, C4<000>, C4<000>;
L_0x1d9b9c0 .functor XOR 4, v0x1dedc20_0, L_0x1df2260, C4<0000>, C4<0000>;
v0x1d9b5b0_0 .net *"_ivl_1", 2 0, L_0x1df1b40;  1 drivers
v0x1d9b880_0 .net *"_ivl_13", 0 0, L_0x1df1fd0;  1 drivers
v0x1d9ba90_0 .net *"_ivl_15", 2 0, L_0x1df2180;  1 drivers
v0x1dadd10_0 .net *"_ivl_16", 3 0, L_0x1df2260;  1 drivers
v0x1dc0500_0 .net *"_ivl_3", 2 0, L_0x1df1be0;  1 drivers
v0x1dc1440_0 .net *"_ivl_7", 2 0, L_0x1df1d70;  1 drivers
v0x1dc2350_0 .net *"_ivl_9", 2 0, L_0x1df1e10;  1 drivers
v0x1decfd0_0 .net "in", 3 0, v0x1dedc20_0;  alias, 1 drivers
v0x1ded0b0_0 .net "out_any", 3 1, L_0x1d9b770;  alias, 1 drivers
v0x1ded220_0 .net "out_both", 2 0, L_0x1d9b4a0;  alias, 1 drivers
v0x1ded300_0 .net "out_different", 3 0, L_0x1d9b9c0;  alias, 1 drivers
L_0x1df1b40 .part v0x1dedc20_0, 0, 3;
L_0x1df1be0 .part v0x1dedc20_0, 1, 3;
L_0x1df1d70 .part v0x1dedc20_0, 0, 3;
L_0x1df1e10 .part v0x1dedc20_0, 1, 3;
L_0x1df1fd0 .part v0x1dedc20_0, 0, 1;
L_0x1df2180 .part v0x1dedc20_0, 1, 3;
L_0x1df2260 .concat [ 3 1 0 0], L_0x1df2180, L_0x1df1fd0;
S_0x1ded460 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1db27c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1dedb60_0 .net "clk", 0 0, v0x1df1070_0;  1 drivers
v0x1dedc20_0 .var "in", 3 0;
v0x1dedce0_0 .net "tb_match", 0 0, L_0x1df54b0;  alias, 1 drivers
v0x1dedd80_0 .var "wavedrom_enable", 0 0;
v0x1dede20_0 .var "wavedrom_title", 511 0;
E_0x1dac0c0 .event posedge, v0x1dedb60_0;
E_0x1dac9b0 .event negedge, v0x1dedb60_0;
S_0x1ded700 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1ded460;
 .timescale -12 -12;
v0x1ded8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ded9b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1ded460;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dedff0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1db27c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1db3720 .functor AND 1, L_0x1df2be0, L_0x1df2c80, C4<1>, C4<1>;
L_0x1dc5d90 .functor AND 1, L_0x1df2fe0, L_0x1df3080, C4<1>, C4<1>;
L_0x1df3120 .functor AND 1, L_0x1df33c0, L_0x1df34e0, C4<1>, C4<1>;
L_0x1dc5e00 .functor OR 1, L_0x1df3670, L_0x1df37a0, C4<0>, C4<0>;
L_0x1df3af0 .functor OR 1, L_0x1df3910, L_0x1df3a50, C4<0>, C4<0>;
L_0x1df3fa0 .functor OR 1, L_0x1df39b0, L_0x1df3e40, C4<0>, C4<0>;
L_0x1df4350 .functor XOR 1, L_0x1df4140, L_0x1df41e0, C4<0>, C4<0>;
L_0x1df4680 .functor XOR 1, L_0x1df4460, L_0x1df4500, C4<0>, C4<0>;
L_0x1df4e20 .functor XOR 1, L_0x1df47e0, L_0x1df4880, C4<0>, C4<0>;
v0x1dee260_0 .net *"_ivl_1", 2 0, L_0x1df2440;  1 drivers
v0x1dee340_0 .net *"_ivl_11", 2 0, L_0x1df2880;  1 drivers
v0x1dee420_0 .net *"_ivl_12", 3 0, L_0x1df2960;  1 drivers
v0x1dee510_0 .net *"_ivl_19", 0 0, L_0x1df2be0;  1 drivers
v0x1dee5f0_0 .net *"_ivl_21", 0 0, L_0x1df2c80;  1 drivers
v0x1dee720_0 .net *"_ivl_22", 0 0, L_0x1db3720;  1 drivers
v0x1dee800_0 .net *"_ivl_27", 0 0, L_0x1df2fe0;  1 drivers
v0x1dee8e0_0 .net *"_ivl_29", 0 0, L_0x1df3080;  1 drivers
v0x1dee9c0_0 .net *"_ivl_3", 0 0, L_0x1df24e0;  1 drivers
v0x1deeb30_0 .net *"_ivl_30", 0 0, L_0x1dc5d90;  1 drivers
v0x1deec10_0 .net *"_ivl_36", 0 0, L_0x1df33c0;  1 drivers
v0x1deecf0_0 .net *"_ivl_38", 0 0, L_0x1df34e0;  1 drivers
v0x1deedd0_0 .net *"_ivl_39", 0 0, L_0x1df3120;  1 drivers
v0x1deeeb0_0 .net *"_ivl_4", 3 0, L_0x1df2580;  1 drivers
v0x1deef90_0 .net *"_ivl_44", 0 0, L_0x1df3670;  1 drivers
v0x1def070_0 .net *"_ivl_46", 0 0, L_0x1df37a0;  1 drivers
v0x1def150_0 .net *"_ivl_47", 0 0, L_0x1dc5e00;  1 drivers
v0x1def230_0 .net *"_ivl_52", 0 0, L_0x1df3910;  1 drivers
v0x1def310_0 .net *"_ivl_54", 0 0, L_0x1df3a50;  1 drivers
v0x1def3f0_0 .net *"_ivl_55", 0 0, L_0x1df3af0;  1 drivers
v0x1def4d0_0 .net *"_ivl_61", 0 0, L_0x1df39b0;  1 drivers
v0x1def5b0_0 .net *"_ivl_63", 0 0, L_0x1df3e40;  1 drivers
v0x1def690_0 .net *"_ivl_64", 0 0, L_0x1df3fa0;  1 drivers
v0x1def770_0 .net *"_ivl_69", 0 0, L_0x1df4140;  1 drivers
v0x1def850_0 .net *"_ivl_71", 0 0, L_0x1df41e0;  1 drivers
v0x1def930_0 .net *"_ivl_72", 0 0, L_0x1df4350;  1 drivers
v0x1defa10_0 .net *"_ivl_77", 0 0, L_0x1df4460;  1 drivers
v0x1defaf0_0 .net *"_ivl_79", 0 0, L_0x1df4500;  1 drivers
v0x1defbd0_0 .net *"_ivl_80", 0 0, L_0x1df4680;  1 drivers
v0x1defcb0_0 .net *"_ivl_85", 0 0, L_0x1df47e0;  1 drivers
v0x1defd90_0 .net *"_ivl_87", 0 0, L_0x1df4880;  1 drivers
v0x1defe70_0 .net *"_ivl_88", 0 0, L_0x1df4e20;  1 drivers
v0x1deff50_0 .net *"_ivl_9", 0 0, L_0x1df27e0;  1 drivers
o0x7feacb167af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1df0240_0 name=_ivl_92
v0x1df0320_0 .net "in", 3 0, v0x1dedc20_0;  alias, 1 drivers
v0x1df03e0_0 .net "left_shifted_in", 2 0, L_0x1df26c0;  1 drivers
v0x1df04c0_0 .net "out_any", 3 1, L_0x1df3c00;  alias, 1 drivers
v0x1df05a0_0 .net "out_both", 2 0, L_0x1df3230;  alias, 1 drivers
v0x1df0680_0 .net "out_different", 3 0, L_0x1df55f0;  alias, 1 drivers
v0x1df0760_0 .net "right_shifted_in", 2 0, L_0x1df2aa0;  1 drivers
L_0x1df2440 .part v0x1dedc20_0, 0, 3;
L_0x1df24e0 .part v0x1dedc20_0, 3, 1;
L_0x1df2580 .concat [ 1 3 0 0], L_0x1df24e0, L_0x1df2440;
L_0x1df26c0 .part L_0x1df2580, 0, 3;
L_0x1df27e0 .part v0x1dedc20_0, 0, 1;
L_0x1df2880 .part v0x1dedc20_0, 1, 3;
L_0x1df2960 .concat [ 3 1 0 0], L_0x1df2880, L_0x1df27e0;
L_0x1df2aa0 .part L_0x1df2960, 0, 3;
L_0x1df2be0 .part v0x1dedc20_0, 2, 1;
L_0x1df2c80 .part v0x1dedc20_0, 3, 1;
L_0x1df2fe0 .part v0x1dedc20_0, 1, 1;
L_0x1df3080 .part v0x1dedc20_0, 2, 1;
L_0x1df3230 .concat8 [ 1 1 1 0], L_0x1df3120, L_0x1dc5d90, L_0x1db3720;
L_0x1df33c0 .part v0x1dedc20_0, 0, 1;
L_0x1df34e0 .part v0x1dedc20_0, 1, 1;
L_0x1df3670 .part v0x1dedc20_0, 3, 1;
L_0x1df37a0 .part v0x1dedc20_0, 0, 1;
L_0x1df3910 .part v0x1dedc20_0, 2, 1;
L_0x1df3a50 .part v0x1dedc20_0, 1, 1;
L_0x1df3c00 .concat8 [ 1 1 1 0], L_0x1df3fa0, L_0x1df3af0, L_0x1dc5e00;
L_0x1df39b0 .part v0x1dedc20_0, 1, 1;
L_0x1df3e40 .part v0x1dedc20_0, 0, 1;
L_0x1df4140 .part v0x1dedc20_0, 3, 1;
L_0x1df41e0 .part v0x1dedc20_0, 0, 1;
L_0x1df4460 .part v0x1dedc20_0, 2, 1;
L_0x1df4500 .part v0x1dedc20_0, 1, 1;
L_0x1df47e0 .part v0x1dedc20_0, 1, 1;
L_0x1df4880 .part v0x1dedc20_0, 0, 1;
L_0x1df55f0 .concat [ 1 1 1 1], o0x7feacb167af8, L_0x1df4e20, L_0x1df4680, L_0x1df4350;
S_0x1df08c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1db27c0;
 .timescale -12 -12;
E_0x1d93a20 .event anyedge, v0x1df1740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1df1740_0;
    %nor/r;
    %assign/vec4 v0x1df1740_0, 0;
    %wait E_0x1d93a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ded460;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac9b0;
    %wait E_0x1dac0c0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac0c0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac0c0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac0c0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac0c0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac9b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ded9b0;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dac9b0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %wait E_0x1dac0c0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1dedc20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1db27c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df1740_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1db27c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1df1070_0;
    %inv;
    %store/vec4 v0x1df1070_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1db27c0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dedb60_0, v0x1df18d0_0, v0x1df1110_0, v0x1df1410_0, v0x1df1340_0, v0x1df1270_0, v0x1df11b0_0, v0x1df15b0_0, v0x1df14e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1db27c0;
T_7 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1db27c0;
T_8 ;
    %wait E_0x1dac530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df1680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
    %load/vec4 v0x1df1800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df1680_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1df1410_0;
    %load/vec4 v0x1df1410_0;
    %load/vec4 v0x1df1340_0;
    %xor;
    %load/vec4 v0x1df1410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1df1270_0;
    %load/vec4 v0x1df1270_0;
    %load/vec4 v0x1df11b0_0;
    %xor;
    %load/vec4 v0x1df1270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1df15b0_0;
    %load/vec4 v0x1df15b0_0;
    %load/vec4 v0x1df14e0_0;
    %xor;
    %load/vec4 v0x1df15b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1df1680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df1680_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gatesv/iter0/response21/top_module.sv";
