--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calendar_I.twx calendar_I.ncd -o calendar_I.twr
calendar_I.pcf -ucf calendar_I.ucf

Design file:              calendar_I.ncd
Physical constraint file: calendar_I.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DIP<4>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |   -0.281(R)|      FAST  |    3.765(R)|      SLOW  |clk_fast_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    3.718(R)|      SLOW  |   -1.827(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock DIP<4> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
display<0>  |        18.628(R)|      SLOW  |         8.005(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<4>  |        18.797(R)|      SLOW  |         8.098(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<6>  |        18.908(R)|      SLOW  |         8.145(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<7>  |        19.829(R)|      SLOW  |         8.742(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<8>  |        19.147(R)|      SLOW  |         8.315(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<9>  |        18.815(R)|      SLOW  |         8.109(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<10> |        19.652(R)|      SLOW  |         8.209(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<11> |        18.535(R)|      SLOW  |         7.892(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<12> |        18.907(R)|      SLOW  |         8.119(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<13> |        19.404(R)|      SLOW  |         8.004(R)|      FAST  |clk_fast_BUFG     |   0.000|
display<14> |        18.765(R)|      SLOW  |         8.095(R)|      FAST  |clk_fast_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
control<0>  |         9.900(R)|      SLOW  |         5.011(R)|      FAST  |clk_BUFGP         |   0.000|
control<1>  |         9.987(R)|      SLOW  |         5.057(R)|      FAST  |clk_BUFGP         |   0.000|
control<2>  |         9.666(R)|      SLOW  |         4.920(R)|      FAST  |clk_BUFGP         |   0.000|
control<3>  |         9.741(R)|      SLOW  |         4.972(R)|      FAST  |clk_BUFGP         |   0.000|
display<0>  |        12.021(R)|      SLOW  |         5.626(R)|      FAST  |clk_BUFGP         |   0.000|
display<4>  |        12.143(R)|      SLOW  |         5.736(R)|      FAST  |clk_BUFGP         |   0.000|
display<6>  |        12.254(R)|      SLOW  |         5.783(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |        13.175(R)|      SLOW  |         6.380(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |        12.493(R)|      SLOW  |         5.953(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |        12.208(R)|      SLOW  |         5.721(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |        13.045(R)|      SLOW  |         5.851(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |        11.928(R)|      SLOW  |         5.534(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |        12.300(R)|      SLOW  |         5.761(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |        12.797(R)|      SLOW  |         5.646(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |        12.158(R)|      SLOW  |         5.707(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock DIP<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIP<4>         |    4.858|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.875|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DIP<0>         |display<0>     |   13.500|
DIP<0>         |display<4>     |   13.686|
DIP<0>         |display<6>     |   13.797|
DIP<0>         |display<7>     |   14.718|
DIP<0>         |display<8>     |   14.036|
DIP<0>         |display<9>     |   13.687|
DIP<0>         |display<10>    |   14.524|
DIP<0>         |display<11>    |   13.407|
DIP<0>         |display<12>    |   13.779|
DIP<0>         |display<13>    |   14.276|
DIP<0>         |display<14>    |   13.637|
DIP<1>         |display<0>     |   13.451|
DIP<1>         |display<4>     |   13.637|
DIP<1>         |display<6>     |   13.748|
DIP<1>         |display<7>     |   14.669|
DIP<1>         |display<8>     |   13.987|
DIP<1>         |display<9>     |   13.638|
DIP<1>         |display<10>    |   14.475|
DIP<1>         |display<11>    |   13.358|
DIP<1>         |display<12>    |   13.730|
DIP<1>         |display<13>    |   14.227|
DIP<1>         |display<14>    |   13.588|
DIP<2>         |display<0>     |   13.830|
DIP<2>         |display<4>     |   14.016|
DIP<2>         |display<6>     |   14.127|
DIP<2>         |display<7>     |   15.048|
DIP<2>         |display<8>     |   14.366|
DIP<2>         |display<9>     |   14.017|
DIP<2>         |display<10>    |   14.854|
DIP<2>         |display<11>    |   13.737|
DIP<2>         |display<12>    |   14.109|
DIP<2>         |display<13>    |   14.606|
DIP<2>         |display<14>    |   13.967|
DIP<3>         |display<0>     |   14.129|
DIP<3>         |display<4>     |   14.315|
DIP<3>         |display<6>     |   14.426|
DIP<3>         |display<7>     |   15.347|
DIP<3>         |display<8>     |   14.665|
DIP<3>         |display<9>     |   14.316|
DIP<3>         |display<10>    |   15.153|
DIP<3>         |display<11>    |   14.036|
DIP<3>         |display<12>    |   14.408|
DIP<3>         |display<13>    |   14.905|
DIP<3>         |display<14>    |   14.266|
---------------+---------------+---------+


Analysis completed Thu May 07 03:52:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



