// Seed: 493850585
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output tri1 id_1;
  assign id_1 = -1;
  always @(1 or posedge "") begin : LABEL_0
    if (-1) disable id_3;
  end
  assign module_1.id_3 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd90
) (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri0 id_5
    , id_12,
    input tri id_6,
    input uwire id_7,
    input tri1 _id_8,
    output tri id_9,
    input wor id_10
);
  logic [id_8 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_12
  );
  wire id_14;
endmodule
