Classic Timing Analyzer report for hardware
Wed Apr 25 17:37:37 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.354 ns                         ; reset                            ; controlador:ctrl|state[5]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 34.869 ns                        ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.645 ns                        ; reset                            ; controlador:ctrl|state[4]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.41 MHz ( period = 29.059 ns ) ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[3] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.41 MHz ( period = 29.059 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.842 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.050 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.844 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.886 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.669 ns               ;
; N/A                                     ; 34.63 MHz ( period = 28.877 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.822 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.605 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.607 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.587 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.797 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.585 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.797 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.585 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.589 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.591 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.591 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.776 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.562 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.771 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.546 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.771 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.546 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.755 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.525 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.755 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.525 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.747 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.530 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.738 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.532 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.726 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.500 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.726 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.500 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.715 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.465 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.709 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.709 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.709 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.709 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.709 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.708 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.487 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.708 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.487 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.706 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.467 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.706 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.706 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.702 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.484 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.624 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.412 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.624 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.412 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.622 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.418 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.622 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.418 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.612 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.385 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.612 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.385 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.612 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.385 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.387 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.387 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.387 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.387 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.603 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.389 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.598 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.373 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.598 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.373 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.352 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.352 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.560 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.348 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.560 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.348 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.558 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.354 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.558 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.354 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.553 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.553 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.548 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.321 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.548 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.321 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.548 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.321 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.542 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.330 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.542 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.330 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.540 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.336 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.540 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.336 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.539 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.325 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.536 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.536 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.536 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.536 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.536 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.535 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.314 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.535 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.314 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.534 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.309 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.534 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.309 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.303 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.303 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.303 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.529 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.311 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.522 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.272 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.521 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.307 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.288 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.288 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.516 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.291 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.516 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.291 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.513 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.274 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.500 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.270 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.500 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.270 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.263 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.263 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.273 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.273 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.483 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.279 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.483 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.279 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.250 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.245 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.245 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.250 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.469 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.469 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.465 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.247 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.464 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.250 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.459 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.234 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.459 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.234 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.453 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.232 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.453 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.208 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.453 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.232 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.453 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.208 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.447 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.229 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.443 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.213 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.443 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.213 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.437 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.221 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.432 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.185 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.169 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.169 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.411 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.148 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.411 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.148 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.175 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.175 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.394 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.394 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.391 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.174 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.390 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.172 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.382 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.176 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.382 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.123 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.382 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.123 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.364 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.110 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.364 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.110 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.362 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.362 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.360 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.110 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.358 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.107 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.351 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.112 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.351 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.132 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.351 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.132 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.351 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.132 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.351 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.132 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.340 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.123 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.331 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.125 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.303 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.084 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.302 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.078 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.086 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.075 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.075 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.075 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.075 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.293 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.080 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.264 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.048 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.010 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.010 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.010 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.010 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.260 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.015 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.260 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.015 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.021 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.021 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.248 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.988 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.248 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.988 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 6.354 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 3.993 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 3.246 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 3.231 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 3.168 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 2.591 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 34.869 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.696 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.632 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.614 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.557 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.525 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.332 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.318 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.201 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.170 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.150 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.145 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.113 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.112 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.081 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.063 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.006 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.987 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.974 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.882 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.782 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.781 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.733 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.650 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.624 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.619 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.599 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.562 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.561 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.436 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.425 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.331 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.288 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.288 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.201 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.182 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.115 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.115 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.073 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.051 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.051 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.033 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.033 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.028 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.976 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.976 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.964 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.946 ns  ; controlador:ctrl|state[5]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.944 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.944 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.889 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.874 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.857 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.751 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.751 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.678 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.664 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.620 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.620 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.589 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.589 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.569 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.569 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.533 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.532 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.532 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.531 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.531 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.505 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.502 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.482 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.445 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.444 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.441 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.423 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.406 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.406 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.366 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.334 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.319 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.301 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.301 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.219 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.214 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.201 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.201 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.152 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.152 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.141 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.114 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.065 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.046 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.043 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.043 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.010 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.991 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.982 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.979 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.964 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.959 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.956 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.922 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.921 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.907 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.875 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.844 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.844 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.796 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.757 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.691 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.682 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.682 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.591 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.551 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.542 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.520 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.509 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.503 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.500 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.463 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.462 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.445 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.440 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.433 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.427 ns  ; controlador:ctrl|state[5]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.370 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.338 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.337 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.316 ns  ; Registrador:PCreg|Saida[0]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.234 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.232 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.145 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.132 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.083 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.014 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.983 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.974 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.963 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.952 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.926 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.925 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.868 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.800 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.775 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.765 ns  ; Registrador:PCreg|Saida[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.695 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.637 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.595 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.566 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.546 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.542 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.469 ns  ; Registrador:A|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.464 ns  ; controlador:ctrl|state[3]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.437 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.410 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.410 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.400 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.382 ns  ; controlador:ctrl|state[5]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.369 ns  ; controlador:ctrl|state[3]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.325 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.323 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.317 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.305 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.293 ns  ; controlador:ctrl|state[0]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.287 ns  ; controlador:ctrl|state[5]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.238 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.230 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.198 ns  ; controlador:ctrl|state[0]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.111 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.100 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.031 ns  ; Registrador:B|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.015 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.005 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.969 ns  ; controlador:ctrl|state[1]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.938 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.938 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 29.922 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.922 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.918 ns  ; Registrador:A|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.918 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.881 ns  ; controlador:ctrl|state[2]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.880 ns  ; controlador:ctrl|state[4]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.874 ns  ; controlador:ctrl|state[1]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.843 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.835 ns  ; Registrador:B|Saida[0]           ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.823 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.800 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.786 ns  ; controlador:ctrl|state[2]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.785 ns  ; controlador:ctrl|state[4]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.765 ns  ; controlador:ctrl|state[3]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 29.755 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.735 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.735 ns  ; Registrador:PCreg|Saida[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.701 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 29.695 ns  ; Registrador:PCreg|Saida[2]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.683 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.683 ns  ; controlador:ctrl|state[5]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 29.660 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.650 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[20] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.645 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -2.217 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -2.554 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -2.712 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -3.303 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -4.953 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 25 17:37:36 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.41 MHz between source register "Instr_Reg:inst_reg|Instr31_26[4]" and destination register "Registrador:PCreg|Saida[3]" (period= 29.059 ns)
    Info: + Longest register to register delay is 28.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y33_N19; Fanout = 11; REG Node = 'Instr_Reg:inst_reg|Instr31_26[4]'
        Info: 2: + IC(0.412 ns) + CELL(0.461 ns) = 0.873 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 2; COMB Node = 'controlador:ctrl|state~9'
        Info: 3: + IC(0.794 ns) + CELL(0.544 ns) = 2.211 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~7'
        Info: 4: + IC(0.319 ns) + CELL(0.545 ns) = 3.075 ns; Loc. = LCCOMB_X49_Y33_N12; Fanout = 49; COMB Node = 'controlador:ctrl|Selector14~9'
        Info: 5: + IC(1.075 ns) + CELL(0.178 ns) = 4.328 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 6: + IC(0.313 ns) + CELL(0.322 ns) = 4.963 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 7: + IC(0.912 ns) + CELL(0.178 ns) = 6.053 ns; Loc. = LCCOMB_X47_Y33_N10; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 8: + IC(0.301 ns) + CELL(0.178 ns) = 6.532 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.893 ns) + CELL(0.178 ns) = 7.603 ns; Loc. = LCCOMB_X48_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~4'
        Info: 10: + IC(0.304 ns) + CELL(0.178 ns) = 8.085 ns; Loc. = LCCOMB_X48_Y32_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 11: + IC(1.183 ns) + CELL(0.178 ns) = 9.446 ns; Loc. = LCCOMB_X50_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.309 ns) + CELL(0.178 ns) = 9.933 ns; Loc. = LCCOMB_X50_Y29_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~7'
        Info: 13: + IC(0.304 ns) + CELL(0.178 ns) = 10.415 ns; Loc. = LCCOMB_X50_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.313 ns) + CELL(0.178 ns) = 10.906 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 15: + IC(0.301 ns) + CELL(0.178 ns) = 11.385 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.297 ns) + CELL(0.178 ns) = 11.860 ns; Loc. = LCCOMB_X50_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~11'
        Info: 17: + IC(0.290 ns) + CELL(0.178 ns) = 12.328 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.311 ns) + CELL(0.178 ns) = 12.817 ns; Loc. = LCCOMB_X50_Y29_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~13'
        Info: 19: + IC(0.302 ns) + CELL(0.178 ns) = 13.297 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.906 ns) + CELL(0.178 ns) = 14.381 ns; Loc. = LCCOMB_X51_Y30_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~15'
        Info: 21: + IC(0.287 ns) + CELL(0.178 ns) = 14.846 ns; Loc. = LCCOMB_X51_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.306 ns) + CELL(0.178 ns) = 15.330 ns; Loc. = LCCOMB_X51_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~17'
        Info: 23: + IC(0.294 ns) + CELL(0.178 ns) = 15.802 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.306 ns) + CELL(0.178 ns) = 16.286 ns; Loc. = LCCOMB_X51_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~19'
        Info: 25: + IC(0.543 ns) + CELL(0.178 ns) = 17.007 ns; Loc. = LCCOMB_X52_Y30_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(0.303 ns) + CELL(0.178 ns) = 17.488 ns; Loc. = LCCOMB_X52_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~21'
        Info: 27: + IC(0.298 ns) + CELL(0.178 ns) = 17.964 ns; Loc. = LCCOMB_X52_Y30_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.298 ns) + CELL(0.178 ns) = 18.440 ns; Loc. = LCCOMB_X52_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~23'
        Info: 29: + IC(0.290 ns) + CELL(0.178 ns) = 18.908 ns; Loc. = LCCOMB_X52_Y30_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.308 ns) + CELL(0.178 ns) = 19.394 ns; Loc. = LCCOMB_X52_Y30_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~25'
        Info: 31: + IC(0.292 ns) + CELL(0.178 ns) = 19.864 ns; Loc. = LCCOMB_X52_Y30_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.322 ns) + CELL(0.322 ns) = 20.508 ns; Loc. = LCCOMB_X52_Y30_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~27'
        Info: 33: + IC(0.296 ns) + CELL(0.178 ns) = 20.982 ns; Loc. = LCCOMB_X52_Y30_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.556 ns) + CELL(0.178 ns) = 21.716 ns; Loc. = LCCOMB_X53_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~29'
        Info: 35: + IC(0.877 ns) + CELL(0.178 ns) = 22.771 ns; Loc. = LCCOMB_X52_Y31_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.591 ns) + CELL(0.322 ns) = 23.684 ns; Loc. = LCCOMB_X53_Y31_N24; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~26'
        Info: 37: + IC(1.112 ns) + CELL(0.177 ns) = 24.973 ns; Loc. = LCCOMB_X52_Y31_N24; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 38: + IC(0.315 ns) + CELL(0.542 ns) = 25.830 ns; Loc. = LCCOMB_X52_Y31_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Equal0~11'
        Info: 39: + IC(0.303 ns) + CELL(0.178 ns) = 26.311 ns; Loc. = LCCOMB_X52_Y31_N14; Fanout = 2; COMB Node = 'comb~9'
        Info: 40: + IC(0.307 ns) + CELL(0.278 ns) = 26.896 ns; Loc. = LCCOMB_X52_Y31_N16; Fanout = 28; COMB Node = 'comb~12'
        Info: 41: + IC(1.188 ns) + CELL(0.758 ns) = 28.842 ns; Loc. = LCFF_X50_Y29_N9; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[3]'
        Info: Total cell delay = 9.611 ns ( 33.32 % )
        Info: Total interconnect delay = 19.231 ns ( 66.68 % )
    Info: - Smallest clock skew is 0.022 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.066 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.314 ns) + CELL(0.602 ns) = 3.066 ns; Loc. = LCFF_X50_Y29_N9; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[3]'
            Info: Total cell delay = 1.628 ns ( 53.10 % )
            Info: Total interconnect delay = 1.438 ns ( 46.90 % )
        Info: - Longest clock path from clock "clock" to source register is 3.044 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.292 ns) + CELL(0.602 ns) = 3.044 ns; Loc. = LCFF_X50_Y33_N19; Fanout = 11; REG Node = 'Instr_Reg:inst_reg|Instr31_26[4]'
            Info: Total cell delay = 1.628 ns ( 53.48 % )
            Info: Total interconnect delay = 1.416 ns ( 46.52 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[5]" (data pin = "reset", clock pin = "clock") is 6.354 ns
    Info: + Longest pin to register delay is 9.436 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.998 ns) + CELL(0.278 ns) = 4.302 ns; Loc. = LCCOMB_X54_Y33_N22; Fanout = 6; COMB Node = 'controlador:ctrl|state[0]~18'
        Info: 3: + IC(0.878 ns) + CELL(0.322 ns) = 5.502 ns; Loc. = LCCOMB_X56_Y33_N12; Fanout = 1; COMB Node = 'controlador:ctrl|state~57'
        Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 5.969 ns; Loc. = LCCOMB_X56_Y33_N6; Fanout = 1; COMB Node = 'controlador:ctrl|state~43'
        Info: 5: + IC(3.054 ns) + CELL(0.413 ns) = 9.436 ns; Loc. = LCFF_X49_Y33_N21; Fanout = 69; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 2.217 ns ( 23.50 % )
        Info: Total interconnect delay = 7.219 ns ( 76.50 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.044 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.292 ns) + CELL(0.602 ns) = 3.044 ns; Loc. = LCFF_X49_Y33_N21; Fanout = 69; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.628 ns ( 53.48 % )
        Info: Total interconnect delay = 1.416 ns ( 46.52 % )
Info: tco from clock "clock" to destination pin "Alu[28]" through register "Instr_Reg:inst_reg|Instr31_26[4]" is 34.869 ns
    Info: + Longest clock path from clock "clock" to source register is 3.044 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.292 ns) + CELL(0.602 ns) = 3.044 ns; Loc. = LCFF_X50_Y33_N19; Fanout = 11; REG Node = 'Instr_Reg:inst_reg|Instr31_26[4]'
        Info: Total cell delay = 1.628 ns ( 53.48 % )
        Info: Total interconnect delay = 1.416 ns ( 46.52 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 31.548 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y33_N19; Fanout = 11; REG Node = 'Instr_Reg:inst_reg|Instr31_26[4]'
        Info: 2: + IC(0.412 ns) + CELL(0.461 ns) = 0.873 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 2; COMB Node = 'controlador:ctrl|state~9'
        Info: 3: + IC(0.794 ns) + CELL(0.544 ns) = 2.211 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~7'
        Info: 4: + IC(0.319 ns) + CELL(0.545 ns) = 3.075 ns; Loc. = LCCOMB_X49_Y33_N12; Fanout = 49; COMB Node = 'controlador:ctrl|Selector14~9'
        Info: 5: + IC(1.075 ns) + CELL(0.178 ns) = 4.328 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 6: + IC(0.313 ns) + CELL(0.322 ns) = 4.963 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 7: + IC(0.912 ns) + CELL(0.178 ns) = 6.053 ns; Loc. = LCCOMB_X47_Y33_N10; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 8: + IC(0.301 ns) + CELL(0.178 ns) = 6.532 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.893 ns) + CELL(0.178 ns) = 7.603 ns; Loc. = LCCOMB_X48_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~4'
        Info: 10: + IC(0.304 ns) + CELL(0.178 ns) = 8.085 ns; Loc. = LCCOMB_X48_Y32_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 11: + IC(1.183 ns) + CELL(0.178 ns) = 9.446 ns; Loc. = LCCOMB_X50_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.309 ns) + CELL(0.178 ns) = 9.933 ns; Loc. = LCCOMB_X50_Y29_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~7'
        Info: 13: + IC(0.304 ns) + CELL(0.178 ns) = 10.415 ns; Loc. = LCCOMB_X50_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.313 ns) + CELL(0.178 ns) = 10.906 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 15: + IC(0.301 ns) + CELL(0.178 ns) = 11.385 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.297 ns) + CELL(0.178 ns) = 11.860 ns; Loc. = LCCOMB_X50_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~11'
        Info: 17: + IC(0.290 ns) + CELL(0.178 ns) = 12.328 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.311 ns) + CELL(0.178 ns) = 12.817 ns; Loc. = LCCOMB_X50_Y29_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~13'
        Info: 19: + IC(0.302 ns) + CELL(0.178 ns) = 13.297 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.906 ns) + CELL(0.178 ns) = 14.381 ns; Loc. = LCCOMB_X51_Y30_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~15'
        Info: 21: + IC(0.287 ns) + CELL(0.178 ns) = 14.846 ns; Loc. = LCCOMB_X51_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.306 ns) + CELL(0.178 ns) = 15.330 ns; Loc. = LCCOMB_X51_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~17'
        Info: 23: + IC(0.294 ns) + CELL(0.178 ns) = 15.802 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.306 ns) + CELL(0.178 ns) = 16.286 ns; Loc. = LCCOMB_X51_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~19'
        Info: 25: + IC(0.543 ns) + CELL(0.178 ns) = 17.007 ns; Loc. = LCCOMB_X52_Y30_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(0.303 ns) + CELL(0.178 ns) = 17.488 ns; Loc. = LCCOMB_X52_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~21'
        Info: 27: + IC(0.298 ns) + CELL(0.178 ns) = 17.964 ns; Loc. = LCCOMB_X52_Y30_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.298 ns) + CELL(0.178 ns) = 18.440 ns; Loc. = LCCOMB_X52_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~23'
        Info: 29: + IC(0.290 ns) + CELL(0.178 ns) = 18.908 ns; Loc. = LCCOMB_X52_Y30_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.308 ns) + CELL(0.178 ns) = 19.394 ns; Loc. = LCCOMB_X52_Y30_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~25'
        Info: 31: + IC(0.292 ns) + CELL(0.178 ns) = 19.864 ns; Loc. = LCCOMB_X52_Y30_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.322 ns) + CELL(0.322 ns) = 20.508 ns; Loc. = LCCOMB_X52_Y30_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~27'
        Info: 33: + IC(0.296 ns) + CELL(0.178 ns) = 20.982 ns; Loc. = LCCOMB_X52_Y30_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.556 ns) + CELL(0.178 ns) = 21.716 ns; Loc. = LCCOMB_X53_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~29'
        Info: 35: + IC(0.877 ns) + CELL(0.178 ns) = 22.771 ns; Loc. = LCCOMB_X52_Y31_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.591 ns) + CELL(0.322 ns) = 23.684 ns; Loc. = LCCOMB_X53_Y31_N24; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~26'
        Info: 37: + IC(5.044 ns) + CELL(2.820 ns) = 31.548 ns; Loc. = PIN_J24; Fanout = 0; PIN Node = 'Alu[28]'
        Info: Total cell delay = 10.498 ns ( 33.28 % )
        Info: Total interconnect delay = 21.050 ns ( 66.72 % )
Info: th for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is -0.645 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.051 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.299 ns) + CELL(0.602 ns) = 3.051 ns; Loc. = LCFF_X53_Y33_N25; Fanout = 58; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 53.36 % )
        Info: Total interconnect delay = 1.423 ns ( 46.64 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.982 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.682 ns) + CELL(0.178 ns) = 3.886 ns; Loc. = LCCOMB_X53_Y33_N24; Fanout = 1; COMB Node = 'controlador:ctrl|state~56'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.982 ns; Loc. = LCFF_X53_Y33_N25; Fanout = 58; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.300 ns ( 32.65 % )
        Info: Total interconnect delay = 2.682 ns ( 67.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Wed Apr 25 17:37:37 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


