C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synlog\report\vhdl_complex_mult_test_sd_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.vhdl_complex_mult_test_sd  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.vm   -freq 100.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\vhdl_complex_mult_test_sd\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\vhdl_complex_mult_test_sd_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\syntmp\vhdl_complex_mult_test_sd.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\  -prjname  vhdl_complex_mult_test_sd_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synlog\vhdl_complex_mult_test_sd_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\vhdl_complex_mult_test_sd_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.vhdl_complex_mult_test_sd -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\vhdl_complex_mult_test_sd.vm -freq 100.000 -tcl ..\..\designer\vhdl_complex_mult_test_sd\synthesis.fdc ..\synwork\vhdl_complex_mult_test_sd_prem.srd -sap ..\vhdl_complex_mult_test_sd.sap -otap ..\vhdl_complex_mult_test_sd.tap -omap ..\vhdl_complex_mult_test_sd.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\vhdl_complex_mult_test_sd.sap -ologparam vhdl_complex_mult_test_sd.plg -osyn ..\vhdl_complex_mult_test_sd.srm -prjdir ..\ -prjname vhdl_complex_mult_test_sd_syn -log ..\synlog\vhdl_complex_mult_test_sd_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1582314445|size:3160|exec:0|csum:
file:..\vhdl_complex_mult_test_sd.vm|io:o|time:1582314565|size:50547|exec:0|csum:
file:..\..\designer\vhdl_complex_mult_test_sd\synthesis.fdc|io:i|time:1582314559|size:54|exec:0|csum:BFF81C891EB3BEAE447F2F16CABFCBEB
file:..\synwork\vhdl_complex_mult_test_sd_prem.srd|io:i|time:1582314564|size:18298|exec:0|csum:C36D4F6BF639E89D1447EDE08DC0C0A6
file:..\vhdl_complex_mult_test_sd.sap|io:o|time:1582314564|size:844|exec:0|csum:
file:..\vhdl_complex_mult_test_sd.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\vhdl_complex_mult_test_sd.map|io:o|time:1582314566|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\vhdl_complex_mult_test_sd.sap|io:o|time:1582314564|size:844|exec:0|csum:
file:vhdl_complex_mult_test_sd.plg|io:o|time:1582314566|size:860|exec:0|csum:
file:..\vhdl_complex_mult_test_sd.srm|io:o|time:1582314565|size:7693|exec:0|csum:
file:..\synlog\vhdl_complex_mult_test_sd_fpga_mapper.srr|io:o|time:1582314566|size:27568|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
