<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>VeriPy: verilog_generator Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">VeriPy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">verilog_generator Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1RegisterGenerationError.html">RegisterGenerationError</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1Port.html">Port</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1ClockResetPort.html">ClockResetPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1AXIPort.html">AXIPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1FeedthroughPort.html">FeedthroughPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1VerilogInterface.html">VerilogInterface</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1ModuleInstance.html">ModuleInstance</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acb4e047f1654d4a6efb2c360ec8c1d23"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acb4e047f1654d4a6efb2c360ec8c1d23">generate_instances</a></td></tr>
<tr class="separator:acb4e047f1654d4a6efb2c360ec8c1d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb9263648f722fbb3f2f9c4d1cda088"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9eb9263648f722fbb3f2f9c4d1cda088">get_ftport_pair</a></td></tr>
<tr class="separator:a9eb9263648f722fbb3f2f9c4d1cda088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ca9d3000f5bce2be5ab46ec93cea2c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a17ca9d3000f5bce2be5ab46ec93cea2c">generate_module_io</a></td></tr>
<tr class="separator:a17ca9d3000f5bce2be5ab46ec93cea2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae361894414ae0f5f26303fac1e6e58f1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae361894414ae0f5f26303fac1e6e58f1">add_axi_ports</a></td></tr>
<tr class="separator:ae361894414ae0f5f26303fac1e6e58f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad855928dfd70f82603a0c352f2fbdaae"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad855928dfd70f82603a0c352f2fbdaae">tabulate_assigns</a></td></tr>
<tr class="separator:ad855928dfd70f82603a0c352f2fbdaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b867df9080f5933e37b2ab48d6a006"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae0b867df9080f5933e37b2ab48d6a006">get_args</a></td></tr>
<tr class="separator:ae0b867df9080f5933e37b2ab48d6a006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afa389b8b04b6ee1794ec477b46580f"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0afa389b8b04b6ee1794ec477b46580f">return_html_style</a></td></tr>
<tr class="separator:a0afa389b8b04b6ee1794ec477b46580f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45769736577ae4988378d604c0b4c70c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a45769736577ae4988378d604c0b4c70c">return_html_body</a></td></tr>
<tr class="separator:a45769736577ae4988378d604c0b4c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1b496ee7fb13cd3daf8e146c5cc53d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a5b1b496ee7fb13cd3daf8e146c5cc53d">declare_signals</a></td></tr>
<tr class="separator:a5b1b496ee7fb13cd3daf8e146c5cc53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aed88c96321f188e2ecf9cc19939c81"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7aed88c96321f188e2ecf9cc19939c81">reg</a></td></tr>
<tr class="separator:a7aed88c96321f188e2ecf9cc19939c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae700bcdfd771712dd3276fdf04b220a3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae700bcdfd771712dd3276fdf04b220a3">cover_property</a></td></tr>
<tr class="separator:ae700bcdfd771712dd3276fdf04b220a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fb806582e66217640d2249566cc612"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a07fb806582e66217640d2249566cc612">assert_property</a></td></tr>
<tr class="separator:a07fb806582e66217640d2249566cc612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85cf13d445a0532e81f0a2523e4dd22"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab85cf13d445a0532e81f0a2523e4dd22">one_hot</a></td></tr>
<tr class="separator:ab85cf13d445a0532e81f0a2523e4dd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05810c962a9557cda78548c97752be3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab05810c962a9557cda78548c97752be3">pipeline_signals</a></td></tr>
<tr class="separator:ab05810c962a9557cda78548c97752be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab311e89bc055c6a8c2ade6e49db979c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aab311e89bc055c6a8c2ade6e49db979c">generate_register_declarations</a></td></tr>
<tr class="separator:aab311e89bc055c6a8c2ade6e49db979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d2753380a5383b30d6a19e80f660a8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a81d2753380a5383b30d6a19e80f660a8">generate_register_structs</a></td></tr>
<tr class="separator:a81d2753380a5383b30d6a19e80f660a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960e77cce25482f5e9d572f8b69aced1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a960e77cce25482f5e9d572f8b69aced1">generate_register_enables</a></td></tr>
<tr class="separator:a960e77cce25482f5e9d572f8b69aced1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ad5b6204f02b19a37e605f22e82e82"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a81ad5b6204f02b19a37e605f22e82e82">generate_all_register_structs</a></td></tr>
<tr class="separator:a81ad5b6204f02b19a37e605f22e82e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8001fdf85cc4eff67474e3b9e5934a8b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a8001fdf85cc4eff67474e3b9e5934a8b">generate_register_write_case_statements_for_capi</a></td></tr>
<tr class="separator:a8001fdf85cc4eff67474e3b9e5934a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2f3a22d4048b756f3973cdf6879d1b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3f2f3a22d4048b756f3973cdf6879d1b">generate_registers_struct_for_target</a></td></tr>
<tr class="separator:a3f2f3a22d4048b756f3973cdf6879d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c52443a57fbea26ffbbe647107e9bcf"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6c52443a57fbea26ffbbe647107e9bcf">generate_register_json_decls_cmodel</a></td></tr>
<tr class="separator:a6c52443a57fbea26ffbbe647107e9bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cfd64ea4cc95b1fc5c502887d1dac3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab3cfd64ea4cc95b1fc5c502887d1dac3">generate_register_json_cmodel</a></td></tr>
<tr class="separator:ab3cfd64ea4cc95b1fc5c502887d1dac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa45a75a6321f4cfa7ae96947d89ce8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aeaa45a75a6321f4cfa7ae96947d89ce8">generate_registers_struct_for_target_inputs</a></td></tr>
<tr class="separator:aeaa45a75a6321f4cfa7ae96947d89ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6563d671701159de89515ae3c7e42e76"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6563d671701159de89515ae3c7e42e76">declare_wire</a></td></tr>
<tr class="separator:a6563d671701159de89515ae3c7e42e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47b1b0da6e4fb31235f0abcc33e2b3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3d47b1b0da6e4fb31235f0abcc33e2b3">declare_io</a></td></tr>
<tr class="separator:a3d47b1b0da6e4fb31235f0abcc33e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15e6e2383bf95293904d980b3f797fb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae15e6e2383bf95293904d980b3f797fb">declare_instance</a></td></tr>
<tr class="separator:ae15e6e2383bf95293904d980b3f797fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab72caaa1ef66f1902240b27f35b4ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#afab72caaa1ef66f1902240b27f35b4ad">declare_logics</a></td></tr>
<tr class="separator:afab72caaa1ef66f1902240b27f35b4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a2da088265b5bb4f9745b0128f7f7c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a42a2da088265b5bb4f9745b0128f7f7c">lines_append</a></td></tr>
<tr class="separator:a42a2da088265b5bb4f9745b0128f7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f3e378bd6814ba4629fd379af67993"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a34f3e378bd6814ba4629fd379af67993">lines_append_auto</a></td></tr>
<tr class="separator:a34f3e378bd6814ba4629fd379af67993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef71dfd8e3ef95955c441db6a541135b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aef71dfd8e3ef95955c441db6a541135b">lines_extend</a></td></tr>
<tr class="separator:aef71dfd8e3ef95955c441db6a541135b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592da8cd2096daeb8b42aead926ead8e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a592da8cd2096daeb8b42aead926ead8e">return_lines</a></td></tr>
<tr class="separator:a592da8cd2096daeb8b42aead926ead8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91af3939549a5c93eff3b53f1be6a89"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#af91af3939549a5c93eff3b53f1be6a89">print_lines</a></td></tr>
<tr class="separator:af91af3939549a5c93eff3b53f1be6a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95555fb0931ad8a3c70bad808563086e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a95555fb0931ad8a3c70bad808563086e">println</a></td></tr>
<tr class="separator:a95555fb0931ad8a3c70bad808563086e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e878a82aae33cc466225575289dd5e3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7e878a82aae33cc466225575289dd5e3">print_list</a></td></tr>
<tr class="separator:a7e878a82aae33cc466225575289dd5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237963892d969bbd25ebe75ca472479a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a237963892d969bbd25ebe75ca472479a">insert_current_directories_to_path</a></td></tr>
<tr class="separator:a237963892d969bbd25ebe75ca472479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099831c9fef45a43cd0009ee0f5873d6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a099831c9fef45a43cd0009ee0f5873d6">print_links_html</a></td></tr>
<tr class="separator:a099831c9fef45a43cd0009ee0f5873d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774aef0ca9ecbe98e9d9759eb055471e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a774aef0ca9ecbe98e9d9759eb055471e">generate_registers_html</a></td></tr>
<tr class="separator:a774aef0ca9ecbe98e9d9759eb055471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f66bd3720a318a2e1693b8a26b3e4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6f4f66bd3720a318a2e1693b8a26b3e4">generate_commands_html</a></td></tr>
<tr class="separator:a6f4f66bd3720a318a2e1693b8a26b3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256b187a47e584614f72f65dd7c8e2ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a256b187a47e584614f72f65dd7c8e2ad">html_common_top</a></td></tr>
<tr class="separator:a256b187a47e584614f72f65dd7c8e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed941607000ed260e676a05943c6390"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4ed941607000ed260e676a05943c6390">html_common_bottom</a></td></tr>
<tr class="separator:a4ed941607000ed260e676a05943c6390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20a5ed82a60f252fee1f60ea97e29ff"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad20a5ed82a60f252fee1f60ea97e29ff">get_FU_name_cmodel</a></td></tr>
<tr class="separator:ad20a5ed82a60f252fee1f60ea97e29ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accda53358dd92e65f65f8ef4309e262c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#accda53358dd92e65f65f8ef4309e262c">generate_registers_map_cmodel</a></td></tr>
<tr class="separator:accda53358dd92e65f65f8ef4309e262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aba86b85f6fbe161aa1a7990b89d96a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4aba86b85f6fbe161aa1a7990b89d96a">generate_interfaces_cmodel</a></td></tr>
<tr class="separator:a4aba86b85f6fbe161aa1a7990b89d96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5689ca2829cf3f64e0097bd159b5933"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa5689ca2829cf3f64e0097bd159b5933">generate_module_cmodel</a></td></tr>
<tr class="separator:aa5689ca2829cf3f64e0097bd159b5933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff270eafc24d60823ebfdd8a4cd6b59"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4ff270eafc24d60823ebfdd8a4cd6b59">generate_module_testharness_cmodel</a></td></tr>
<tr class="separator:a4ff270eafc24d60823ebfdd8a4cd6b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada03eee25ccf847803a8f352adab0e5a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ada03eee25ccf847803a8f352adab0e5a">generate_topmodule_header_cmodel</a></td></tr>
<tr class="separator:ada03eee25ccf847803a8f352adab0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645fa70de712f9a0926b2805f3a95fbb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a645fa70de712f9a0926b2805f3a95fbb">generate_topmodule_cmodel</a></td></tr>
<tr class="separator:a645fa70de712f9a0926b2805f3a95fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8556c01a78c2889ec573e73c3fc818"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2c8556c01a78c2889ec573e73c3fc818">generate_interfaces_html</a></td></tr>
<tr class="separator:a2c8556c01a78c2889ec573e73c3fc818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9a6f47ee1499d20e96b8218ae3c076"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a5e9a6f47ee1499d20e96b8218ae3c076">generate_interface_struct</a></td></tr>
<tr class="separator:a5e9a6f47ee1499d20e96b8218ae3c076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a1884989972fb1a726f96b3146e201"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a49a1884989972fb1a726f96b3146e201">generate_interface_structs</a></td></tr>
<tr class="separator:a49a1884989972fb1a726f96b3146e201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83aa3e784a06d90a6be26e280258789"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad83aa3e784a06d90a6be26e280258789">generate_interface_json_decls_cmodel</a></td></tr>
<tr class="separator:ad83aa3e784a06d90a6be26e280258789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919d53390e1b3f4da6a3d0dbf4d10724"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a919d53390e1b3f4da6a3d0dbf4d10724">generate_interface_json_cmodel</a></td></tr>
<tr class="separator:a919d53390e1b3f4da6a3d0dbf4d10724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b83fcf3e3b2461c91800ede5e888e8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae4b83fcf3e3b2461c91800ede5e888e8">generate_enum</a></td></tr>
<tr class="separator:ae4b83fcf3e3b2461c91800ede5e888e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553da8ae92faf081b7dc22e8059a1723"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a553da8ae92faf081b7dc22e8059a1723">generate_enums</a></td></tr>
<tr class="separator:a553da8ae92faf081b7dc22e8059a1723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f8e67a618e687d2f1b4ef4c5f680ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a18f8e67a618e687d2f1b4ef4c5f680ad">generate_enums_definition</a></td></tr>
<tr class="separator:a18f8e67a618e687d2f1b4ef4c5f680ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401902496c836d1a7fc618da16735c1a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a401902496c836d1a7fc618da16735c1a">generate_command_field_definition</a></td></tr>
<tr class="separator:a401902496c836d1a7fc618da16735c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99140dae090076df2e9d01865f291b24"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a99140dae090076df2e9d01865f291b24">add_reserved_fields</a></td></tr>
<tr class="separator:a99140dae090076df2e9d01865f291b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52139fc84901842eccf99a1e1223aa2a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a52139fc84901842eccf99a1e1223aa2a">generate_command_struct</a></td></tr>
<tr class="separator:a52139fc84901842eccf99a1e1223aa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829131b806a8c3d88f26ecfc56446f51"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a829131b806a8c3d88f26ecfc56446f51">generate_command_structs</a></td></tr>
<tr class="separator:a829131b806a8c3d88f26ecfc56446f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae655648b84ad8392c670e1e7408c1f"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2ae655648b84ad8392c670e1e7408c1f">generate_command_union</a></td></tr>
<tr class="separator:a2ae655648b84ad8392c670e1e7408c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7d07f63cffa3207219f8aaeb95a4ff"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3b7d07f63cffa3207219f8aaeb95a4ff">cal_command_width</a></td></tr>
<tr class="separator:a3b7d07f63cffa3207219f8aaeb95a4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae6e39ff58a15ddf0b2ae38834983c5"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aeae6e39ff58a15ddf0b2ae38834983c5">reorder_fields</a></td></tr>
<tr class="separator:aeae6e39ff58a15ddf0b2ae38834983c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab540fa76e47f69d54714fa0f0382e3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9ab540fa76e47f69d54714fa0f0382e3">add_dummy_command</a></td></tr>
<tr class="separator:a9ab540fa76e47f69d54714fa0f0382e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e51a16eea5e96c5aa77ea01579bd27"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a85e51a16eea5e96c5aa77ea01579bd27">flatten_struct_fields</a></td></tr>
<tr class="separator:a85e51a16eea5e96c5aa77ea01579bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719ec89eadbdb76c3ba1f8df8f157907"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a719ec89eadbdb76c3ba1f8df8f157907">generate_interface</a></td></tr>
<tr class="separator:a719ec89eadbdb76c3ba1f8df8f157907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a09865dc2428bffadea5669370a1471"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1a09865dc2428bffadea5669370a1471">generate_interface_perf_counters</a></td></tr>
<tr class="separator:a1a09865dc2428bffadea5669370a1471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc59aa695fe42f246df0ff8a0c3e785d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#adc59aa695fe42f246df0ff8a0c3e785d">generate_interfaces</a></td></tr>
<tr class="separator:adc59aa695fe42f246df0ff8a0c3e785d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e58e2b5b632223307b65b5e8cd51028"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6e58e2b5b632223307b65b5e8cd51028">generate_interface_senders_receivers</a></td></tr>
<tr class="separator:a6e58e2b5b632223307b65b5e8cd51028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb69d2091eb978318f0c6fc718fb13a4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#adb69d2091eb978318f0c6fc718fb13a4">newln</a></td></tr>
<tr class="separator:adb69d2091eb978318f0c6fc718fb13a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e251dc21817ef0d79de794d38318fbb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9e251dc21817ef0d79de794d38318fbb">enum_2_class_name</a></td></tr>
<tr class="separator:a9e251dc21817ef0d79de794d38318fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc005646e92f8b0aeeed3f441cdfa11"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6cc005646e92f8b0aeeed3f441cdfa11">insert_enum</a></td></tr>
<tr class="separator:a6cc005646e92f8b0aeeed3f441cdfa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1510db3a4ad74101fa56687347987bda"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1510db3a4ad74101fa56687347987bda">register_reset_value</a></td></tr>
<tr class="separator:a1510db3a4ad74101fa56687347987bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1702bb61a8a284ceb782528501d58b7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa1702bb61a8a284ceb782528501d58b7">generate_registers_map_amodel</a></td></tr>
<tr class="separator:aa1702bb61a8a284ceb782528501d58b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c57a6c2e7b44997ebc77a9705f56ec6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3c57a6c2e7b44997ebc77a9705f56ec6">gen_amodel_c_headers_base</a></td></tr>
<tr class="separator:a3c57a6c2e7b44997ebc77a9705f56ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37a4383316401f253d362156fe7f159"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac37a4383316401f253d362156fe7f159">gen_amodel_c_headers_offset</a></td></tr>
<tr class="separator:ac37a4383316401f253d362156fe7f159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065d3eb7df588932ffee2860e142abb4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a065d3eb7df588932ffee2860e142abb4">gen_amodel_c_headers_field</a></td></tr>
<tr class="separator:a065d3eb7df588932ffee2860e142abb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43f759f0bdf2c082390a88110092e93"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab43f759f0bdf2c082390a88110092e93">generate_registers_amodel_c_headers</a></td></tr>
<tr class="separator:ab43f759f0bdf2c082390a88110092e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f4962f360a3453496fbb9aecc154b7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a09f4962f360a3453496fbb9aecc154b7">generate_commands_trace_amodel_c_headers</a></td></tr>
<tr class="separator:a09f4962f360a3453496fbb9aecc154b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407a6d16ea507354f98156061a237cc7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a407a6d16ea507354f98156061a237cc7">generate_commands_amodel_c_headers</a></td></tr>
<tr class="separator:a407a6d16ea507354f98156061a237cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04093e2bab1b5ac3b1809a000cbb4792"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a04093e2bab1b5ac3b1809a000cbb4792">generate_enums_amodel_c_headers</a></td></tr>
<tr class="separator:a04093e2bab1b5ac3b1809a000cbb4792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9116a9ecd3860faffaa5e390ccc8d361"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9116a9ecd3860faffaa5e390ccc8d361">arbiter</a></td></tr>
<tr class="separator:a9116a9ecd3860faffaa5e390ccc8d361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ea44e38eb50d66f8ceeafd61d2c848"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a39ea44e38eb50d66f8ceeafd61d2c848">instantiate_fifo</a></td></tr>
<tr class="separator:a39ea44e38eb50d66f8ceeafd61d2c848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7507df63a0f85b2936f84cd64e62ce22"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7507df63a0f85b2936f84cd64e62ce22">beautify_io</a></td></tr>
<tr class="separator:a7507df63a0f85b2936f84cd64e62ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf544527848eccf8c9d510143b80eb98"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aaf544527848eccf8c9d510143b80eb98">my_replace</a></td></tr>
<tr class="separator:aaf544527848eccf8c9d510143b80eb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad90475de491c58d1bd0962f20cb9b26a"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad90475de491c58d1bd0962f20cb9b26a">infra_dir</a> = os.path.dirname(os.path.realpath(os.environ[&quot;INFRA_ASIC_FPGA_ROOT&quot;]))</td></tr>
<tr class="separator:ad90475de491c58d1bd0962f20cb9b26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef66d07ac5937a888f2a6087df98f168"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aef66d07ac5937a888f2a6087df98f168">veripy_dir</a> = <a class="el" href="namespaceverilog__generator.html#ad90475de491c58d1bd0962f20cb9b26a">infra_dir</a>+'/infra_asic_fpga/common/tools/veripy/1_0'</td></tr>
<tr class="separator:aef66d07ac5937a888f2a6087df98f168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4524ff0556a251f5fb377c73c43c62fd"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4524ff0556a251f5fb377c73c43c62fd">epilog</a></td></tr>
<tr class="separator:a4524ff0556a251f5fb377c73c43c62fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade554169d988ab15567d5895be125e8a"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ade554169d988ab15567d5895be125e8a">ios</a> = []</td></tr>
<tr class="separator:ade554169d988ab15567d5895be125e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729e0a8bec14b9a53a961013b1c6b10d"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a729e0a8bec14b9a53a961013b1c6b10d">io_names</a> = []</td></tr>
<tr class="separator:a729e0a8bec14b9a53a961013b1c6b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da1e4bf2a3336949d86ab239c0d48fa"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0da1e4bf2a3336949d86ab239c0d48fa">connection_display</a> = []</td></tr>
<tr class="separator:a0da1e4bf2a3336949d86ab239c0d48fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220b4f3ab621882ef8a81bb413f8d7b1"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a220b4f3ab621882ef8a81bb413f8d7b1">connection_dict</a> = {}</td></tr>
<tr class="separator:a220b4f3ab621882ef8a81bb413f8d7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdc641e6360d79d9e9df91867d89549"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#abfdc641e6360d79d9e9df91867d89549">instances</a> = []</td></tr>
<tr class="separator:abfdc641e6360d79d9e9df91867d89549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1814507baaef36aff8b155155897e8b2"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1814507baaef36aff8b155155897e8b2">LHS_list</a> = []</td></tr>
<tr class="separator:a1814507baaef36aff8b155155897e8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cff72beee2a3140fb4e24f0df14fa24"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0cff72beee2a3140fb4e24f0df14fa24">RESET_TYPES</a></td></tr>
<tr class="separator:a0cff72beee2a3140fb4e24f0df14fa24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57369757866dd14ee1936dffd0a5aa9"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa57369757866dd14ee1936dffd0a5aa9">t</a> = &quot; &quot;</td></tr>
<tr class="separator:aa57369757866dd14ee1936dffd0a5aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084b763c0c3c8177e456acc947433d03"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a084b763c0c3c8177e456acc947433d03">clk</a> = &quot;clk&quot;</td></tr>
<tr class="separator:a084b763c0c3c8177e456acc947433d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a856600314c3e197aec6b35a3a309c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae8a856600314c3e197aec6b35a3a309c">reset</a> = &quot;reset_n&quot;</td></tr>
<tr class="separator:ae8a856600314c3e197aec6b35a3a309c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9b1a5f31f594c7d5f7e5ed5109b5ae"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#abb9b1a5f31f594c7d5f7e5ed5109b5ae">reset_type</a> = &quot;async&quot;</td></tr>
<tr class="separator:abb9b1a5f31f594c7d5f7e5ed5109b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7c6221b08ab4fb64b0982313fd0ff7"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#adf7c6221b08ab4fb64b0982313fd0ff7">time_unit</a> = &quot;1ps&quot;</td></tr>
<tr class="separator:adf7c6221b08ab4fb64b0982313fd0ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2ac36940267286c7a5391623e03573"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#abf2ac36940267286c7a5391623e03573">time_precision</a> = &quot;1ps&quot;</td></tr>
<tr class="separator:abf2ac36940267286c7a5391623e03573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4116ec2b4ca55baef938c192cb786b9f"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4116ec2b4ca55baef938c192cb786b9f">lines</a> = []</td></tr>
<tr class="separator:a4116ec2b4ca55baef938c192cb786b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e203affef1ef3d1663ff2b55d94e66"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa5e203affef1ef3d1663ff2b55d94e66">wires</a> = []</td></tr>
<tr class="separator:aa5e203affef1ef3d1663ff2b55d94e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3013d1cc593da9b9bf0d2070d1efa32b"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3013d1cc593da9b9bf0d2070d1efa32b">dictionary_for_passing_variable</a> = {}</td></tr>
<tr class="separator:a3013d1cc593da9b9bf0d2070d1efa32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6109161297a91e88d4900fd43a8ae7c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab6109161297a91e88d4900fd43a8ae7c">declare_separately</a> = False</td></tr>
<tr class="separator:ab6109161297a91e88d4900fd43a8ae7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc0cb849be3aeecb483610528ce0a8c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6dc0cb849be3aeecb483610528ce0a8c">auto_indent</a> = &quot;&quot;</td></tr>
<tr class="separator:a6dc0cb849be3aeecb483610528ce0a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add157c9592135f760a25b6882b66f317"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#add157c9592135f760a25b6882b66f317">ios_limiter</a> = &quot;,&quot;</td></tr>
<tr class="separator:add157c9592135f760a25b6882b66f317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2325db94182cdaabe6764d7dd66e83"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4b2325db94182cdaabe6764d7dd66e83">wires_limiter</a> = &quot;;&quot;</td></tr>
<tr class="separator:a4b2325db94182cdaabe6764d7dd66e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b00ab6926aace302d17acbfc4b4930"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae2b00ab6926aace302d17acbfc4b4930">print_to_stdio</a> = True</td></tr>
<tr class="separator:ae2b00ab6926aace302d17acbfc4b4930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5af5f0a450d4472bada6b8dc7f1476"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0b5af5f0a450d4472bada6b8dc7f1476">assertion_support_code_printed</a> = False</td></tr>
<tr class="separator:a0b5af5f0a450d4472bada6b8dc7f1476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240aab9d20a84388dc27eb1f446b0767"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a240aab9d20a84388dc27eb1f446b0767">assertion_counter</a> = 0</td></tr>
<tr class="separator:a240aab9d20a84388dc27eb1f446b0767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599ad76910e1a4ff51f628cc081c2318"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a599ad76910e1a4ff51f628cc081c2318">html_table_width</a> = &quot;95%&quot;</td></tr>
<tr class="separator:a599ad76910e1a4ff51f628cc081c2318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d06d215d8d94fd14381a66bf96fc683"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0d06d215d8d94fd14381a66bf96fc683">doing_python</a> = 0</td></tr>
<tr class="separator:a0d06d215d8d94fd14381a66bf96fc683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5096d6e8e228909ba47c9a767073c07"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab5096d6e8e228909ba47c9a767073c07">code_block</a> = &quot;&quot;</td></tr>
<tr class="separator:ab5096d6e8e228909ba47c9a767073c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba79d1c3e3b9be44f11728cd35c6e73c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aba79d1c3e3b9be44f11728cd35c6e73c">comment_indent</a> = &quot;&quot;</td></tr>
<tr class="separator:aba79d1c3e3b9be44f11728cd35c6e73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6335e1f83988a91ae70e4ecb391730"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a> = args.language</td></tr>
<tr class="separator:a5e6335e1f83988a91ae70e4ecb391730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb52776ad17e577ce327352763024a8"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6eb52776ad17e577ce327352763024a8">bn</a> = os.path.basename(args.input[0])</td></tr>
<tr class="separator:a6eb52776ad17e577ce327352763024a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada96a4c39f1929758761d6a64ad0c760"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ada96a4c39f1929758761d6a64ad0c760">RE_LANGUAGE0</a> = re.compile(r&quot;^(verilog|systemverilog|c|cpp|text)$&quot;)</td></tr>
<tr class="separator:ada96a4c39f1929758761d6a64ad0c760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf04d1286f0d2641bb2f82f7929d958"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acbf04d1286f0d2641bb2f82f7929d958">reg_language0</a> = re.search(<a class="el" href="namespaceverilog__generator.html#ada96a4c39f1929758761d6a64ad0c760">RE_LANGUAGE0</a>, <a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a>)</td></tr>
<tr class="separator:acbf04d1286f0d2641bb2f82f7929d958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4484e49b7559533253e1bda0ca0e6c"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9a4484e49b7559533253e1bda0ca0e6c">RE_LANGUAGE_HTML</a> = re.compile(r&quot;^(html)$&quot;)</td></tr>
<tr class="separator:a9a4484e49b7559533253e1bda0ca0e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad213e3c3338fcff392ee54c0628944c6"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad213e3c3338fcff392ee54c0628944c6">reg_language_html</a> = re.search(<a class="el" href="namespaceverilog__generator.html#a9a4484e49b7559533253e1bda0ca0e6c">RE_LANGUAGE_HTML</a>, <a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a>)</td></tr>
<tr class="separator:ad213e3c3338fcff392ee54c0628944c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca785f35678184fec88d5d43caa3740"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0ca785f35678184fec88d5d43caa3740">RE_LANGUAGE_TCL</a> = re.compile(r&quot;^(tcl)$&quot;)</td></tr>
<tr class="separator:a0ca785f35678184fec88d5d43caa3740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af401d6db8d44ed7c956d2bc940b830b7"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#af401d6db8d44ed7c956d2bc940b830b7">reg_language_tcl</a> = re.search(<a class="el" href="namespaceverilog__generator.html#a0ca785f35678184fec88d5d43caa3740">RE_LANGUAGE_TCL</a>, <a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a>)</td></tr>
<tr class="separator:af401d6db8d44ed7c956d2bc940b830b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab534858c586df01be1972992248e17e2"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab534858c586df01be1972992248e17e2">comment_pre</a> = &quot;//&quot;</td></tr>
<tr class="separator:ab534858c586df01be1972992248e17e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9d3d9939ee9a02315fa72596bcb584"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acd9d3d9939ee9a02315fa72596bcb584">comment_post</a> = &quot;&quot;</td></tr>
<tr class="separator:acd9d3d9939ee9a02315fa72596bcb584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05f0f3ac407424a9c5a520b2273bc80"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad05f0f3ac407424a9c5a520b2273bc80">current_time</a> = strftime(&quot;%04Y%02m%02dff%02H%02M%02S&quot;, localtime())</td></tr>
<tr class="separator:ad05f0f3ac407424a9c5a520b2273bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e32195323e3b3286dde555fd14edb5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac7e32195323e3b3286dde555fd14edb5">level</a> = logging.DEBUG,</td></tr>
<tr class="separator:ac7e32195323e3b3286dde555fd14edb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bd2d3bf5324274289ab73246b585bf"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a15bd2d3bf5324274289ab73246b585bf">format</a> = &quot;%(asctime)s %(name)-12s %(levelname)-8s %(message)s&quot;</td></tr>
<tr class="separator:a15bd2d3bf5324274289ab73246b585bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017c98333edf5962930aae34c94472d7"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a017c98333edf5962930aae34c94472d7">datefmt</a> = &quot;%m-%d %H:%M&quot;</td></tr>
<tr class="separator:a017c98333edf5962930aae34c94472d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74645f88578da230e576aaf69299fa2d"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a74645f88578da230e576aaf69299fa2d">filename</a> = &quot;/tmp/{}.{}.log&quot;</td></tr>
<tr class="separator:a74645f88578da230e576aaf69299fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e53540e6ae38d5e5e1d87cba949016"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a36e53540e6ae38d5e5e1d87cba949016">filemode</a> = &quot;w&quot;</td></tr>
<tr class="separator:a36e53540e6ae38d5e5e1d87cba949016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734fc03a4db18f8e5c63129ffcda83a9"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a734fc03a4db18f8e5c63129ffcda83a9">console</a> = logging.StreamHandler()</td></tr>
<tr class="separator:a734fc03a4db18f8e5c63129ffcda83a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadbc9500b6eafb53dca88de5dd2ca81"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acadbc9500b6eafb53dca88de5dd2ca81">formatter</a> = logging.Formatter(&quot;%(name)-12s: %(levelname)-8s %(message)s&quot;)</td></tr>
<tr class="separator:acadbc9500b6eafb53dca88de5dd2ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5eb8554969365fa9ee5b1fb34933f60"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad5eb8554969365fa9ee5b1fb34933f60">preprocess_lines</a> = []</td></tr>
<tr class="separator:ad5eb8554969365fa9ee5b1fb34933f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7123cb341845c3498a34ba5e3c0067"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6f7123cb341845c3498a34ba5e3c0067">RE_TEMPLATE</a> = re.compile(r&quot;^(\s*)&amp;template\s+([\w\.\/]+)$&quot;)</td></tr>
<tr class="separator:a6f7123cb341845c3498a34ba5e3c0067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aed3c5cd303298b2bb45f71638c1e0a"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3aed3c5cd303298b2bb45f71638c1e0a">reg_template</a> = re.search(<a class="el" href="namespaceverilog__generator.html#a6f7123cb341845c3498a34ba5e3c0067">RE_TEMPLATE</a>, line)</td></tr>
<tr class="separator:a3aed3c5cd303298b2bb45f71638c1e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3333ead908a28b77546390c93f38929f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3333ead908a28b77546390c93f38929f">template_file</a> = open(&quot;{}&quot;.<a class="el" href="namespaceverilog__generator.html#a15bd2d3bf5324274289ab73246b585bf">format</a>(reg_template.group(2)), &quot;r&quot;)</td></tr>
<tr class="separator:a3333ead908a28b77546390c93f38929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6dff7070364c2a3d96814f1efc53e8"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aaa6dff7070364c2a3d96814f1efc53e8">RE_PYTHON_BLOCK_BEGIN</a> = re.compile(r&quot;^(\s*)&amp;pythonBegin(\s*)$&quot;)</td></tr>
<tr class="separator:aaa6dff7070364c2a3d96814f1efc53e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2349535564e100a6d65a2146bf0f8bbd"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2349535564e100a6d65a2146bf0f8bbd">RE_PYTHON_BLOCK_END</a> = re.compile(r&quot;^(\s*)&amp;pythonEnd(\s*)$&quot;)</td></tr>
<tr class="separator:a2349535564e100a6d65a2146bf0f8bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77385c9f3ed119e28172c750844d448"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa77385c9f3ed119e28172c750844d448">RE_PYTHON_SINGLE_LINE</a> = re.compile(r&quot;^(\s*)&amp;python(\s+)(.*)$&quot;)</td></tr>
<tr class="separator:aa77385c9f3ed119e28172c750844d448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17458264d0df5cb836d925e8cf2ec56f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a17458264d0df5cb836d925e8cf2ec56f">RE_DECLARATIONS</a> = re.compile(r&quot;^(\s*)&amp;declarations(\S?)(\s*)$&quot;)</td></tr>
<tr class="separator:a17458264d0df5cb836d925e8cf2ec56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42330437a8a95b3a482073d5c6791d3"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac42330437a8a95b3a482073d5c6791d3">RE_VARIABLE</a> = re.compile(r&quot;\$\${(.*?)}&quot;)</td></tr>
<tr class="separator:ac42330437a8a95b3a482073d5c6791d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53d8e583f512c430c2e1c3ddff585e4"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac53d8e583f512c430c2e1c3ddff585e4">RE_IOS</a> = re.compile(r&quot;^(\s*)&amp;<a class="el" href="namespaceverilog__generator.html#ade554169d988ab15567d5895be125e8a">ios</a>(\S?)(\s*)$&quot;)</td></tr>
<tr class="separator:ac53d8e583f512c430c2e1c3ddff585e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a164628a1ed9048df4807c3e001bd2"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac2a164628a1ed9048df4807c3e001bd2">RE_INSTANCE</a> = re.compile(r&quot;^(\s*)&amp;<a class="el" href="namespaceverilog__generator.html#abfdc641e6360d79d9e9df91867d89549">instances</a>(\S?)(\s*)$&quot;, re.I)</td></tr>
<tr class="separator:ac2a164628a1ed9048df4807c3e001bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767602e234555709fb8829fe493912ff"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a767602e234555709fb8829fe493912ff">RE_LOGICS</a> = re.compile(r&quot;^(\s*)&amp;logics(\S?)(\s*)$&quot;, re.I)</td></tr>
<tr class="separator:a767602e234555709fb8829fe493912ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99e807a3e07ae1108785072dc553db5"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac99e807a3e07ae1108785072dc553db5">RE_ASSIGN</a> = re.compile(r&quot;^(\s*)&amp;assigns(\S?)(\s*)$&quot;, re.I)</td></tr>
<tr class="separator:ac99e807a3e07ae1108785072dc553db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a59f9d26b1ec9895aaef184d00d045"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa0a59f9d26b1ec9895aaef184d00d045">reg0</a> = re.search(<a class="el" href="namespaceverilog__generator.html#aaa6dff7070364c2a3d96814f1efc53e8">RE_PYTHON_BLOCK_BEGIN</a>, line)</td></tr>
<tr class="separator:aa0a59f9d26b1ec9895aaef184d00d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f900619fa2fade7a25b6a381d043e00"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7f900619fa2fade7a25b6a381d043e00">reg1</a> = re.search(<a class="el" href="namespaceverilog__generator.html#a2349535564e100a6d65a2146bf0f8bbd">RE_PYTHON_BLOCK_END</a>, line)</td></tr>
<tr class="separator:a7f900619fa2fade7a25b6a381d043e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3383556e2c69bec3df7179edb9abd5"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6b3383556e2c69bec3df7179edb9abd5">reg2</a> = re.search(<a class="el" href="namespaceverilog__generator.html#aa77385c9f3ed119e28172c750844d448">RE_PYTHON_SINGLE_LINE</a>, line)</td></tr>
<tr class="separator:a6b3383556e2c69bec3df7179edb9abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d70c910cdff4ddb30f5578ec4b4593"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a67d70c910cdff4ddb30f5578ec4b4593">reg3</a> = re.search(<a class="el" href="namespaceverilog__generator.html#a17458264d0df5cb836d925e8cf2ec56f">RE_DECLARATIONS</a>, line)</td></tr>
<tr class="separator:a67d70c910cdff4ddb30f5578ec4b4593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0b192cfe4308b8276b1dd2e4b84812"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1e0b192cfe4308b8276b1dd2e4b84812">reg4</a> = re.search(<a class="el" href="namespaceverilog__generator.html#ac42330437a8a95b3a482073d5c6791d3">RE_VARIABLE</a>, line)</td></tr>
<tr class="separator:a1e0b192cfe4308b8276b1dd2e4b84812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206dc8afa200c2596681d5f885a8d1df"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a206dc8afa200c2596681d5f885a8d1df">reg5</a> = re.search(<a class="el" href="namespaceverilog__generator.html#ac53d8e583f512c430c2e1c3ddff585e4">RE_IOS</a>, line)</td></tr>
<tr class="separator:a206dc8afa200c2596681d5f885a8d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ef6869003c4cba069f0d66aedee089"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae3ef6869003c4cba069f0d66aedee089">cpre</a> = <a class="el" href="namespaceverilog__generator.html#acd9d3d9939ee9a02315fa72596bcb584">comment_post</a></td></tr>
<tr class="separator:ae3ef6869003c4cba069f0d66aedee089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d95b4550b774331a0bbcd9fa6fdd934"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a8d95b4550b774331a0bbcd9fa6fdd934">dum</a> = re.sub(r&quot;^(&quot; + <a class="el" href="namespaceverilog__generator.html#aba79d1c3e3b9be44f11728cd35c6e73c">comment_indent</a> + r&quot;)&quot;, r&quot;&quot;, line)</td></tr>
<tr class="separator:a8d95b4550b774331a0bbcd9fa6fdd934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dad455f6c0ec9127df51647fb1380f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a90dad455f6c0ec9127df51647fb1380f">instance</a> = re.match(<a class="el" href="namespaceverilog__generator.html#ac2a164628a1ed9048df4807c3e001bd2">RE_INSTANCE</a>, line)</td></tr>
<tr class="separator:a90dad455f6c0ec9127df51647fb1380f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8bc766afc3a7055490c6df1b89960f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2e8bc766afc3a7055490c6df1b89960f">logic</a> = re.match(<a class="el" href="namespaceverilog__generator.html#a767602e234555709fb8829fe493912ff">RE_LOGICS</a>, line)</td></tr>
<tr class="separator:a2e8bc766afc3a7055490c6df1b89960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca014ca977d2ad248a4281f819d4204a"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aca014ca977d2ad248a4281f819d4204a">assign</a> = re.match(<a class="el" href="namespaceverilog__generator.html#ac99e807a3e07ae1108785072dc553db5">RE_ASSIGN</a>, line)</td></tr>
<tr class="separator:aca014ca977d2ad248a4281f819d4204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2eb71d7c30c0dff70beaa28ec95fdc"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0a2eb71d7c30c0dff70beaa28ec95fdc">connection_ports</a> = [v for k, v in connection_dict.items() if k not in <a class="el" href="namespaceverilog__generator.html#a729e0a8bec14b9a53a961013b1c6b10d">io_names</a>]</td></tr>
<tr class="separator:a0a2eb71d7c30c0dff70beaa28ec95fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ae361894414ae0f5f26303fac1e6e58f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.add_axi_ports </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ab540fa76e47f69d54714fa0f0382e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.add_dummy_command </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>fields</em> = <code>[&quot;opcode&quot;]</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>fields_to_remove</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>dummy_cmd_name</em> = <code>'DUMMY'</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>structs</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_lsb</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_command_width</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99140dae090076df2e9d01865f291b24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.add_reserved_fields </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>fields</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9116a9ecd3860faffaa5e390ccc8d361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.arbiter </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>valid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ready</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>stype</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>output</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_outputs</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_output_ready</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>only_one_hot</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>type_cast</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>arbiter_type</em> = <code>&quot;round_robin&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk_sig</em> = <code>&quot;clk&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">This function takes arrays for the input valid, ready, and data
signal names and does round robin arbitration among them to generate
the output. &lt;output&gt; is the name of the selected data. Output valid and
ready signals are assumed to be &lt;output&gt;_valid and &lt;output&gt;_ready. &lt;stype&gt;
shows how the output data will be declared. It can be a struct or it can
be "logic [w-1:0]".</pre> 
</div>
</div>
<a class="anchor" id="a07fb806582e66217640d2249566cc612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.assert_property </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>condition</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>text</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>assert_name</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk_sig</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_sig</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_type_local</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>msg_cmd</em> = <code>&quot;ERROR&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>print_common_code_only</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>use_macro</em> = <code>True</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7507df63a0f85b2936f84cd64e62ce22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.beautify_io </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>io_list</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b7d07f63cffa3207219f8aaeb95a4ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.cal_command_width </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>structs</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_lsb</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae700bcdfd771712dd3276fdf04b220a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.cover_property </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>condition</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk_sig</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_sig</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_type_local</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae15e6e2383bf95293904d980b3f797fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.declare_instance </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instance</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d47b1b0da6e4fb31235f0abcc33e2b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.declare_io </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>io</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afab72caaa1ef66f1902240b27f35b4ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.declare_logics </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>logic_str</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b1b496ee7fb13cd3daf8e146c5cc53d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.declare_signals </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>struct</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6563d671701159de89515ae3c7e42e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.declare_wire </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>wire</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e251dc21817ef0d79de794d38318fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.enum_2_class_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85e51a16eea5e96c5aa77ea01579bd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.flatten_struct_fields </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interface</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>direction</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>custom_width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c57a6c2e7b44997ebc77a9705f56ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.gen_amodel_c_headers_base </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a065d3eb7df588932ffee2860e142abb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.gen_amodel_c_headers_field </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>i</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac37a4383316401f253d362156fe7f159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.gen_amodel_c_headers_offset </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_bytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81ad5b6204f02b19a37e605f22e82e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_all_register_structs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>t</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a401902496c836d1a7fc618da16735c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_command_field_definition </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_lsb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">This method generates all customized instructions with fields aligned in
verilog `define syntax.
</pre> 
</div>
</div>
<a class="anchor" id="a52139fc84901842eccf99a1e1223aa2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_command_struct </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_wrap</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unique_enum_name</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>use_full_reference</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_lsb</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Generate command structs based on the command dict.

command: Dict with fields specifying a command.
tab: The initial indentation string to use for the generated code. If set to 'auto', then it's
    determined based on the &amp;python* placement.
enum_wrap: Boolean that specifies if the typedef enum is wrapped around a dummy class. This is
    needed if multiple enums have common value names.
</pre> 
</div>
</div>
<a class="anchor" id="a829131b806a8c3d88f26ecfc56446f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_command_structs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_wrap</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unique_enum_name</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_lsb</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ae655648b84ad8392c670e1e7408c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_command_union </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>union_name</em> = <code>&quot;all_commands_t&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>union_type</em> = <code>&quot;packed&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>uppercase</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>prefix</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a407a6d16ea507354f98156061a237cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_commands_amodel_c_headers </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">This function dumps the c header files for ISA. For now all the fields are
defined as Uns32.
</pre> 
</div>
</div>
<a class="anchor" id="a6f4f66bd3720a318a2e1693b8a26b3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_commands_html </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>aligned_lsb</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09f4962f360a3453496fbb9aecc154b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_commands_trace_amodel_c_headers </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">This function dumps the c header files for ISA trace dump.
</pre> 
</div>
</div>
<a class="anchor" id="ae4b83fcf3e3b2461c91800ede5e888e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_enum </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_wrap</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unique_enum_name</em> = <code>True</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Generate a typedef enum based on the enum input dict.

enum: Dict with fields specifying an enum.
tab: The initial indentation string to use for the generated code. If set to 'auto', then it's
    determined based on the &amp;python* placement.
enum_wrap: Boolean that specifies if the typedef enum is wrapped around a dummy class. This is
    needed if multiple enums have common value names.
</pre> 
</div>
</div>
<a class="anchor" id="a553da8ae92faf081b7dc22e8059a1723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_enums </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_wrap</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unique_enum_name</em> = <code>True</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Generate typedef enums based on a dict of enum dicts.

enums: Dict with fields specifying one or more enums.
tab: The initial indentation string to use for the generated code. If set to 'auto', then it's
    determined based on the &amp;python* placement.
enum_wrap: Boolean that specifies if the typedef enum is wrapped around a dummy class. This is
    needed if multiple enums have common value names.
</pre> 
</div>
</div>
<a class="anchor" id="a04093e2bab1b5ac3b1809a000cbb4792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_enums_amodel_c_headers </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18f8e67a618e687d2f1b4ef4c5f680ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_enums_definition </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_wrap</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">This method generates the opcode enum in verilog `define syntax.
</pre> 
</div>
</div>
<a class="anchor" id="acb4e047f1654d4a6efb2c360ec8c1d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_instances </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a719ec89eadbdb76c3ba1f8df8f157907"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interface</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>direction</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ios</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>flat</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a919d53390e1b3f4da6a3d0dbf4d10724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface_json_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad83aa3e784a06d90a6be26e280258789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface_json_decls_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a09865dc2428bffadea5669370a1471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface_perf_counters </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>intf_names</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>intf_type</em> = <code>&quot;ready-valid&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>print_period</em> = <code>4096</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>sim_only_macro</em> = <code>&quot;FB_BEH_SIM&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>print_cycle_counter</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk</em> = <code>&quot;clk&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset</em> = <code>&quot;reset_n&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>use_signal_directly</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e58e2b5b632223307b65b5e8cd51028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface_senders_receivers </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e9a6f47ee1499d20e96b8218ae3c076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface_struct </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interface</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_wrap</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unique_enum_name</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cmodel</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49a1884989972fb1a726f96b3146e201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interface_structs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cmodel</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc59aa695fe42f246df0ff8a0c3e785d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interfaces </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>generate_declarations</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>final_comma</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>only</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ios</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>all_interfaces</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>print_clocks</em> = <code>True</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4aba86b85f6fbe161aa1a7990b89d96a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interfaces_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unit_interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c8556c01a78c2889ec573e73c3fc818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_interfaces_html </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unit_interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5689ca2829cf3f64e0097bd159b5933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_module_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unit_interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17ca9d3000f5bce2be5ab46ec93cea2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_module_io </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>io</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ff270eafc24d60823ebfdd8a4cd6b59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_module_testharness_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unit_interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab311e89bc055c6a8c2ade6e49db979c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_register_declarations </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>m</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a960e77cce25482f5e9d572f8b69aced1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_register_enables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>t</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3cfd64ea4cc95b1fc5c502887d1dac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_register_json_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>targets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c52443a57fbea26ffbbe647107e9bcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_register_json_decls_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>targets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81d2753380a5383b30d6a19e80f660a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_register_structs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>t</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8001fdf85cc4eff67474e3b9e5934a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_register_write_case_statements_for_capi </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>target</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>discard_ro</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cmodel</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab43f759f0bdf2c082390a88110092e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_registers_amodel_c_headers </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a774aef0ca9ecbe98e9d9759eb055471e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_registers_html </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1702bb61a8a284ceb782528501d58b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_registers_map_amodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>''</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accda53358dd92e65f65f8ef4309e262c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_registers_map_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f2f3a22d4048b756f3973cdf6879d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_registers_struct_for_target </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>target</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>discard_ro</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cmodel</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaa45a75a6321f4cfa7ae96947d89ce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_registers_struct_for_target_inputs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>target</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cmodel</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a645fa70de712f9a0926b2805f3a95fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_topmodule_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unit_interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada03eee25ccf847803a8f352adab0e5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.generate_topmodule_header_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>unit_interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>interfaces</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0b867df9080f5933e37b2ab48d6a006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.get_args </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9eb9263648f722fbb3f2f9c4d1cda088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.get_ftport_pair </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad20a5ed82a60f252fee1f60ea97e29ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.get_FU_name_cmodel </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>target</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ed941607000ed260e676a05943c6390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.html_common_bottom </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a256b187a47e584614f72f65dd7c8e2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.html_common_top </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a237963892d969bbd25ebe75ca472479a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.insert_current_directories_to_path </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cc005646e92f8b0aeeed3f441cdfa11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.insert_enum </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enums</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39ea44e38eb50d66f8ceeafd61d2c848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.instantiate_fifo </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>inp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>fifo_type</em> = <code>&quot;fb_fifo_dvr&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_outputs</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>struct</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>width</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>scan</em> = <code>&quot;1'b0&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>output_flopped</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>count</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>params</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>in_ready_dangle</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42a2da088265b5bb4f9745b0128f7f7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.lines_append </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>text</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34f3e378bd6814ba4629fd379af67993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.lines_append_auto </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>text</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef71dfd8e3ef95955c441db6a541135b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.lines_extend </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>text</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf544527848eccf8c9d510143b80eb98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.my_replace </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>match</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb69d2091eb978318f0c6fc718fb13a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.newln </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>count</em> = <code>1</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab85cf13d445a0532e81f0a2523e4dd22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.one_hot </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>output_signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>select_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>select_signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>input_list</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>define_output</em> = <code>False</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>type_cast</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab05810c962a9557cda78548c97752be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.pipeline_signals </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pipe</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pipe_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_separately_local</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af91af3939549a5c93eff3b53f1be6a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.print_lines </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>inp</em> = <code>None</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a099831c9fef45a43cd0009ee0f5873d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.print_links_html </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>field_hash</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e878a82aae33cc466225575289dd5e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.print_list </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>list_to_print</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>insert_return</em> = <code>True</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>post</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95555fb0931ad8a3c70bad808563086e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.println </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>text</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aed88c96321f188e2ecf9cc19939c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.reg </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>flop_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>parameters</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signals</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>inp</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>out</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>en</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tab</em> = <code>&quot;auto&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clk_sig</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_sig</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_type_local</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_value_override</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pre</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1510db3a4ad74101fa56687347987bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.register_reset_value </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>registers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>i</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeae6e39ff58a15ddf0b2ae38834983c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.reorder_fields </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>commands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>order</em> = <code>[]</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>OrderedDict</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a45769736577ae4988378d604c0b4c70c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.return_html_body </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>current_revision</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0afa389b8b04b6ee1794ec477b46580f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.return_html_style </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a592da8cd2096daeb8b42aead926ead8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.return_lines </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad855928dfd70f82603a0c352f2fbdaae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def verilog_generator.tabulate_assigns </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>alist</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a240aab9d20a84388dc27eb1f446b0767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int verilog_generator.assertion_counter = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b5af5f0a450d4472bada6b8dc7f1476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">verilog_generator.assertion_support_code_printed = False</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca014ca977d2ad248a4281f819d4204a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.assign = re.match(<a class="el" href="namespaceverilog__generator.html#ac99e807a3e07ae1108785072dc553db5">RE_ASSIGN</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dc0cb849be3aeecb483610528ce0a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.auto_indent = &quot;&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb52776ad17e577ce327352763024a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.bn = os.path.basename(args.input[0])</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a084b763c0c3c8177e456acc947433d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.clk = &quot;clk&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5096d6e8e228909ba47c9a767073c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.code_block = &quot;&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba79d1c3e3b9be44f11728cd35c6e73c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.comment_indent = &quot;&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd9d3d9939ee9a02315fa72596bcb584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.comment_post = &quot;&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab534858c586df01be1972992248e17e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.comment_pre = &quot;//&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a220b4f3ab621882ef8a81bb413f8d7b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dictionary verilog_generator.connection_dict = {}</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0da1e4bf2a3336949d86ab239c0d48fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.connection_display = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a2eb71d7c30c0dff70beaa28ec95fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.connection_ports = [v for k, v in connection_dict.items() if k not in <a class="el" href="namespaceverilog__generator.html#a729e0a8bec14b9a53a961013b1c6b10d">io_names</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a734fc03a4db18f8e5c63129ffcda83a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.console = logging.StreamHandler()</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3ef6869003c4cba069f0d66aedee089"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">verilog_generator.cpre = <a class="el" href="namespaceverilog__generator.html#acd9d3d9939ee9a02315fa72596bcb584">comment_post</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad05f0f3ac407424a9c5a520b2273bc80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.current_time = strftime(&quot;%04Y%02m%02dff%02H%02M%02S&quot;, localtime())</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a017c98333edf5962930aae34c94472d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.datefmt = &quot;%m-%d %H:%M&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6109161297a91e88d4900fd43a8ae7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">verilog_generator.declare_separately = False</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3013d1cc593da9b9bf0d2070d1efa32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dictionary verilog_generator.dictionary_for_passing_variable = {}</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d06d215d8d94fd14381a66bf96fc683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int verilog_generator.doing_python = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d95b4550b774331a0bbcd9fa6fdd934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.dum = re.sub(r&quot;^(&quot; + <a class="el" href="namespaceverilog__generator.html#aba79d1c3e3b9be44f11728cd35c6e73c">comment_indent</a> + r&quot;)&quot;, r&quot;&quot;, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4524ff0556a251f5fb377c73c43c62fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.epilog</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36e53540e6ae38d5e5e1d87cba949016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.filemode = &quot;w&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74645f88578da230e576aaf69299fa2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.filename = &quot;/tmp/{}.{}.log&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15bd2d3bf5324274289ab73246b585bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.format = &quot;%(asctime)s %(name)-12s %(levelname)-8s %(message)s&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acadbc9500b6eafb53dca88de5dd2ca81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.formatter = logging.Formatter(&quot;%(name)-12s: %(levelname)-8s %(message)s&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a599ad76910e1a4ff51f628cc081c2318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.html_table_width = &quot;95%&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad90475de491c58d1bd0962f20cb9b26a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.infra_dir = os.path.dirname(os.path.realpath(os.environ[&quot;INFRA_ASIC_FPGA_ROOT&quot;]))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90dad455f6c0ec9127df51647fb1380f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.instance = re.match(<a class="el" href="namespaceverilog__generator.html#ac2a164628a1ed9048df4807c3e001bd2">RE_INSTANCE</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfdc641e6360d79d9e9df91867d89549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.instances = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a729e0a8bec14b9a53a961013b1c6b10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.io_names = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade554169d988ab15567d5895be125e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.ios = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add157c9592135f760a25b6882b66f317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.ios_limiter = &quot;,&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e6335e1f83988a91ae70e4ecb391730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.language = args.language</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7e32195323e3b3286dde555fd14edb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">verilog_generator.level = logging.DEBUG,</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1814507baaef36aff8b155155897e8b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.LHS_list = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4116ec2b4ca55baef938c192cb786b9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.lines = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e8bc766afc3a7055490c6df1b89960f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.logic = re.match(<a class="el" href="namespaceverilog__generator.html#a767602e234555709fb8829fe493912ff">RE_LOGICS</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5eb8554969365fa9ee5b1fb34933f60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.preprocess_lines = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2b00ab6926aace302d17acbfc4b4930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">verilog_generator.print_to_stdio = True</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac99e807a3e07ae1108785072dc553db5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_ASSIGN = re.compile(r&quot;^(\s*)&amp;assigns(\S?)(\s*)$&quot;, re.I)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17458264d0df5cb836d925e8cf2ec56f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_DECLARATIONS = re.compile(r&quot;^(\s*)&amp;declarations(\S?)(\s*)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2a164628a1ed9048df4807c3e001bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_INSTANCE = re.compile(r&quot;^(\s*)&amp;<a class="el" href="namespaceverilog__generator.html#abfdc641e6360d79d9e9df91867d89549">instances</a>(\S?)(\s*)$&quot;, re.I)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac53d8e583f512c430c2e1c3ddff585e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_IOS = re.compile(r&quot;^(\s*)&amp;<a class="el" href="namespaceverilog__generator.html#ade554169d988ab15567d5895be125e8a">ios</a>(\S?)(\s*)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada96a4c39f1929758761d6a64ad0c760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_LANGUAGE0 = re.compile(r&quot;^(verilog|systemverilog|c|cpp|text)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a4484e49b7559533253e1bda0ca0e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_LANGUAGE_HTML = re.compile(r&quot;^(html)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ca785f35678184fec88d5d43caa3740"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_LANGUAGE_TCL = re.compile(r&quot;^(tcl)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a767602e234555709fb8829fe493912ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_LOGICS = re.compile(r&quot;^(\s*)&amp;logics(\S?)(\s*)$&quot;, re.I)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa6dff7070364c2a3d96814f1efc53e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_PYTHON_BLOCK_BEGIN = re.compile(r&quot;^(\s*)&amp;pythonBegin(\s*)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2349535564e100a6d65a2146bf0f8bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_PYTHON_BLOCK_END = re.compile(r&quot;^(\s*)&amp;pythonEnd(\s*)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa77385c9f3ed119e28172c750844d448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_PYTHON_SINGLE_LINE = re.compile(r&quot;^(\s*)&amp;python(\s+)(.*)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f7123cb341845c3498a34ba5e3c0067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_TEMPLATE = re.compile(r&quot;^(\s*)&amp;template\s+([\w\.\/]+)$&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42330437a8a95b3a482073d5c6791d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.RE_VARIABLE = re.compile(r&quot;\$\${(.*?)}&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0a59f9d26b1ec9895aaef184d00d045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg0 = re.search(<a class="el" href="namespaceverilog__generator.html#aaa6dff7070364c2a3d96814f1efc53e8">RE_PYTHON_BLOCK_BEGIN</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f900619fa2fade7a25b6a381d043e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg1 = re.search(<a class="el" href="namespaceverilog__generator.html#a2349535564e100a6d65a2146bf0f8bbd">RE_PYTHON_BLOCK_END</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b3383556e2c69bec3df7179edb9abd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg2 = re.search(<a class="el" href="namespaceverilog__generator.html#aa77385c9f3ed119e28172c750844d448">RE_PYTHON_SINGLE_LINE</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67d70c910cdff4ddb30f5578ec4b4593"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg3 = re.search(<a class="el" href="namespaceverilog__generator.html#a17458264d0df5cb836d925e8cf2ec56f">RE_DECLARATIONS</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e0b192cfe4308b8276b1dd2e4b84812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg4 = re.search(<a class="el" href="namespaceverilog__generator.html#ac42330437a8a95b3a482073d5c6791d3">RE_VARIABLE</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a206dc8afa200c2596681d5f885a8d1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg5 = re.search(<a class="el" href="namespaceverilog__generator.html#ac53d8e583f512c430c2e1c3ddff585e4">RE_IOS</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbf04d1286f0d2641bb2f82f7929d958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg_language0 = re.search(<a class="el" href="namespaceverilog__generator.html#ada96a4c39f1929758761d6a64ad0c760">RE_LANGUAGE0</a>, <a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad213e3c3338fcff392ee54c0628944c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg_language_html = re.search(<a class="el" href="namespaceverilog__generator.html#a9a4484e49b7559533253e1bda0ca0e6c">RE_LANGUAGE_HTML</a>, <a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af401d6db8d44ed7c956d2bc940b830b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg_language_tcl = re.search(<a class="el" href="namespaceverilog__generator.html#a0ca785f35678184fec88d5d43caa3740">RE_LANGUAGE_TCL</a>, <a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">language</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aed3c5cd303298b2bb45f71638c1e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.reg_template = re.search(<a class="el" href="namespaceverilog__generator.html#a6f7123cb341845c3498a34ba5e3c0067">RE_TEMPLATE</a>, line)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8a856600314c3e197aec6b35a3a309c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.reset = &quot;reset_n&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb9b1a5f31f594c7d5f7e5ed5109b5ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.reset_type = &quot;async&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cff72beee2a3140fb4e24f0df14fa24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dictionary verilog_generator.RESET_TYPES</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"><a class="line" href="namespaceverilog__generator.html">    1</a></span>&#160;= {</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;    <span class="stringliteral">&quot;async&quot;</span>: (<span class="stringliteral">&quot;negedge&quot;</span>, <span class="stringliteral">&quot;!&quot;</span>),</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="stringliteral">&quot;async_low&quot;</span>: (<span class="stringliteral">&quot;negedge&quot;</span>, <span class="stringliteral">&quot;!&quot;</span>),</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="stringliteral">&quot;async_high&quot;</span>: (<span class="stringliteral">&quot;posedge&quot;</span>, <span class="stringliteral">&quot;&quot;</span>),</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="stringliteral">&quot;sync&quot;</span>: (<span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;!&quot;</span>),</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;    <span class="stringliteral">&quot;sync_low&quot;</span>: (<span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;!&quot;</span>),</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;    <span class="stringliteral">&quot;sync_high&quot;</span>: (<span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>),</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa57369757866dd14ee1936dffd0a5aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.t = &quot; &quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3333ead908a28b77546390c93f38929f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.template_file = open(&quot;{}&quot;.<a class="el" href="namespaceverilog__generator.html#a15bd2d3bf5324274289ab73246b585bf">format</a>(reg_template.group(2)), &quot;r&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf2ac36940267286c7a5391623e03573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.time_precision = &quot;1ps&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7c6221b08ab4fb64b0982313fd0ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.time_unit = &quot;1ps&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef66d07ac5937a888f2a6087df98f168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string verilog_generator.veripy_dir = <a class="el" href="namespaceverilog__generator.html#ad90475de491c58d1bd0962f20cb9b26a">infra_dir</a>+'/infra_asic_fpga/common/tools/veripy/1_0'</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5e203affef1ef3d1663ff2b55d94e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list verilog_generator.wires = []</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b2325db94182cdaabe6764d7dd66e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple verilog_generator.wires_limiter = &quot;;&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
