# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 5222
attribute \dynports 1
attribute \hdlname "\\picorv32"
attribute \src "verilog/opdb_pico.v:2390.1-4545.10"
module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32
  parameter \ENABLE_COUNTERS 1'1
  parameter \ENABLE_COUNTERS64 1'1
  parameter \ENABLE_REGS_16_31 1'1
  parameter \ENABLE_REGS_DUALPORT 1'1
  parameter \LATCHED_MEM_RDATA 1'0
  parameter \TWO_STAGE_SHIFT 1'1
  parameter \BARREL_SHIFTER 1'0
  parameter \TWO_CYCLE_COMPARE 1'0
  parameter \TWO_CYCLE_ALU 1'0
  parameter \COMPRESSED_ISA 1'0
  parameter \CATCH_MISALIGN 1'1
  parameter \CATCH_ILLINSN 1'1
  parameter \ENABLE_PCPI 1'0
  parameter \ENABLE_MUL 1'0
  parameter \ENABLE_FAST_MUL 1'0
  parameter \ENABLE_DIV 1'0
  parameter \ENABLE_IRQ 1'0
  parameter \ENABLE_IRQ_QREGS 1'1
  parameter \ENABLE_IRQ_TIMER 1'1
  parameter \ENABLE_TRACE 1'0
  parameter \REGS_INIT_ZERO 1'0
  parameter \MASKED_IRQ 0
  parameter \LATCHED_IRQ 32'11111111111111111111111111111111
  parameter \PROGADDR_RESET 0
  parameter \PROGADDR_IRQ 16
  parameter \STACKADDR 32'11111111111111111111111111111111
  attribute \src "verilog/opdb_pico.v:3734.2-3737.5"
  wire width 5 $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_ADDR[4:0]$1366
  attribute \src "verilog/opdb_pico.v:3734.2-3737.5"
  wire width 32 $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_DATA[31:0]$1367
  attribute \src "verilog/opdb_pico.v:3734.2-3737.5"
  wire width 32 $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $0\decoder_trigger[0:0]
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  wire $0\is_lbu_lhu_lw[0:0]
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  wire $0\is_lui_auipc_jal[0:0]
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  wire $0\is_slti_blt_slt[0:0]
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  wire $0\is_sltiu_bltu_sltu[0:0]
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  wire width 2 $0\mem_state[1:0]
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  wire $0\mem_valid[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire width 32 $0\reg_out[31:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire width 5 $0\reg_sh[4:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $0\set_mem_do_rdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $0\set_mem_do_rinst[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $0\set_mem_do_wdata[0:0]
  attribute \src "verilog/opdb_pico.v:3706.2-3731.5"
  wire width 32 $2\cpuregs_wrdata[31:0]
  attribute \src "verilog/opdb_pico.v:3706.2-3731.5"
  wire $2\cpuregs_write[0:0]
  attribute \src "verilog/opdb_pico.v:2748.2-2776.5"
  wire width 32 $2\mem_rdata_word[31:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $2\set_mem_do_rdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $2\set_mem_do_rinst[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $2\set_mem_do_wdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire width 32 $3\current_pc[31:0]
  attribute \src "verilog/opdb_pico.v:2748.2-2776.5"
  wire width 32 $3\mem_rdata_word[31:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $3\set_mem_do_rdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $3\set_mem_do_rinst[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $3\set_mem_do_wdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $4\set_mem_do_rdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $4\set_mem_do_wdata[0:0]
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  wire $5\set_mem_do_rinst[0:0]
  attribute \src "verilog/opdb_pico.v:3637.50-3637.67"
  wire width 32 $add$verilog/opdb_pico.v:3637$1567_Y
  attribute \src "verilog/opdb_pico.v:3714.23-3714.55"
  wire width 32 $add$verilog/opdb_pico.v:3714$1356_Y
  attribute \src "verilog/opdb_pico.v:3825.28-3825.43"
  wire width 64 $add$verilog/opdb_pico.v:3825$1391_Y
  attribute \src "verilog/opdb_pico.v:3952.22-3952.61"
  wire width 32 $add$verilog/opdb_pico.v:3952$1443_Y
  attribute \src "verilog/opdb_pico.v:3964.22-3964.37"
  wire width 64 $add$verilog/opdb_pico.v:3964$1446_Y
  attribute \src "verilog/opdb_pico.v:3969.22-3969.49"
  wire width 32 $add$verilog/opdb_pico.v:3969$1447_Y
  attribute \src "verilog/opdb_pico.v:4210.16-4210.36"
  wire width 32 $add$verilog/opdb_pico.v:4210$1492_Y
  attribute \src "verilog/opdb_pico.v:4273.18-4273.39"
  wire width 32 $add$verilog/opdb_pico.v:4273$1517_Y
  attribute \src "verilog/opdb_pico.v:2534.18-2534.62"
  wire $and$verilog/opdb_pico.v:2534$896_Y
  attribute \src "verilog/opdb_pico.v:2924.18-2924.50"
  wire width 4 $and$verilog/opdb_pico.v:2924$1024_Y
  attribute \src "verilog/opdb_pico.v:3610.53-3610.65"
  wire width 32 $and$verilog/opdb_pico.v:3610$1323_Y
  attribute \src "verilog/opdb_pico.v:3676.15-3676.32"
  wire width 32 $and$verilog/opdb_pico.v:3676$1340_Y
  attribute \src "verilog/opdb_pico.v:3900.36-3900.78"
  wire width 32 $and$verilog/opdb_pico.v:3900$1404_Y
  wire $auto$opt_dff.cc:194:make_patterns_logic$4882
  wire $auto$opt_dff.cc:194:make_patterns_logic$4884
  wire $auto$opt_dff.cc:194:make_patterns_logic$4886
  wire $auto$opt_dff.cc:194:make_patterns_logic$4888
  wire $auto$opt_dff.cc:194:make_patterns_logic$4890
  wire $auto$opt_dff.cc:194:make_patterns_logic$4892
  wire $auto$opt_dff.cc:194:make_patterns_logic$4902
  wire $auto$opt_dff.cc:194:make_patterns_logic$4904
  wire $auto$opt_dff.cc:194:make_patterns_logic$4906
  wire $auto$opt_dff.cc:194:make_patterns_logic$4908
  wire $auto$opt_dff.cc:194:make_patterns_logic$4910
  wire $auto$opt_dff.cc:194:make_patterns_logic$4912
  wire $auto$opt_dff.cc:194:make_patterns_logic$4914
  wire $auto$opt_dff.cc:194:make_patterns_logic$4916
  wire $auto$opt_dff.cc:194:make_patterns_logic$4918
  wire $auto$opt_dff.cc:194:make_patterns_logic$4944
  wire $auto$opt_dff.cc:194:make_patterns_logic$4946
  wire $auto$opt_dff.cc:194:make_patterns_logic$4948
  wire $auto$opt_dff.cc:194:make_patterns_logic$4968
  wire $auto$opt_dff.cc:194:make_patterns_logic$4970
  wire $auto$opt_dff.cc:194:make_patterns_logic$4974
  wire $auto$opt_dff.cc:194:make_patterns_logic$4976
  wire $auto$opt_dff.cc:194:make_patterns_logic$4978
  wire $auto$opt_dff.cc:194:make_patterns_logic$5011
  wire $auto$opt_dff.cc:194:make_patterns_logic$5013
  wire $auto$opt_dff.cc:194:make_patterns_logic$5024
  wire $auto$opt_dff.cc:194:make_patterns_logic$5026
  wire $auto$opt_dff.cc:194:make_patterns_logic$5031
  wire $auto$opt_dff.cc:194:make_patterns_logic$5041
  wire $auto$opt_dff.cc:194:make_patterns_logic$5047
  wire $auto$opt_dff.cc:194:make_patterns_logic$5049
  wire $auto$opt_dff.cc:194:make_patterns_logic$5051
  wire $auto$opt_dff.cc:194:make_patterns_logic$5053
  wire $auto$opt_dff.cc:194:make_patterns_logic$5055
  wire $auto$opt_dff.cc:194:make_patterns_logic$5095
  wire $auto$opt_dff.cc:194:make_patterns_logic$5105
  wire $auto$opt_dff.cc:194:make_patterns_logic$5163
  wire $auto$opt_dff.cc:194:make_patterns_logic$5213
  wire $auto$opt_dff.cc:219:make_patterns_logic$4894
  wire $auto$opt_dff.cc:219:make_patterns_logic$4920
  wire $auto$opt_dff.cc:219:make_patterns_logic$4956
  wire $auto$opt_dff.cc:219:make_patterns_logic$4965
  wire $auto$opt_dff.cc:219:make_patterns_logic$4980
  wire $auto$opt_dff.cc:219:make_patterns_logic$5015
  wire $auto$opt_dff.cc:219:make_patterns_logic$5028
  wire $auto$opt_dff.cc:219:make_patterns_logic$5033
  wire $auto$opt_dff.cc:219:make_patterns_logic$5057
  wire $auto$opt_dff.cc:219:make_patterns_logic$5076
  wire $auto$opt_dff.cc:219:make_patterns_logic$5099
  wire $auto$opt_dff.cc:219:make_patterns_logic$5109
  wire $auto$opt_dff.cc:219:make_patterns_logic$5167
  wire $auto$opt_dff.cc:219:make_patterns_logic$5207
  wire $auto$opt_dff.cc:219:make_patterns_logic$5215
  wire $auto$opt_dff.cc:219:make_patterns_logic$5220
  wire $auto$opt_dff.cc:253:combine_resets$5145
  wire $auto$opt_dff.cc:253:combine_resets$5152
  wire $auto$opt_dff.cc:253:combine_resets$5210
  wire $auto$opt_reduce.cc:134:opt_pmux$4742
  wire $auto$opt_reduce.cc:134:opt_pmux$4744
  wire $auto$opt_reduce.cc:134:opt_pmux$4746
  wire $auto$opt_reduce.cc:134:opt_pmux$4748
  wire $auto$opt_reduce.cc:134:opt_pmux$4754
  wire $auto$opt_reduce.cc:134:opt_pmux$4756
  wire $auto$opt_reduce.cc:134:opt_pmux$4758
  wire $auto$opt_reduce.cc:134:opt_pmux$4760
  wire $auto$opt_reduce.cc:134:opt_pmux$4764
  wire $auto$opt_reduce.cc:134:opt_pmux$4768
  wire $auto$opt_reduce.cc:134:opt_pmux$4774
  wire $auto$opt_reduce.cc:134:opt_pmux$5195
  wire $auto$opt_reduce.cc:134:opt_pmux$5197
  wire $auto$opt_reduce.cc:134:opt_pmux$5203
  wire width 4 $auto$proc_rom.cc:149:do_switch$1577
  wire $auto$rtlil.cc:2371:Not$4955
  wire $auto$rtlil.cc:2371:Not$5144
  wire $auto$rtlil.cc:2371:Not$5151
  wire $auto$rtlil.cc:2371:Not$5219
  attribute \src "verilog/opdb_pico.v:2534.34-2534.61"
  wire $eq$verilog/opdb_pico.v:2534$895_Y
  attribute \src "verilog/opdb_pico.v:2908.8-2908.22"
  wire $eq$verilog/opdb_pico.v:2908$1014_Y
  attribute \src "verilog/opdb_pico.v:2908.26-2908.40"
  wire $eq$verilog/opdb_pico.v:2908$1015_Y
  attribute \src "verilog/opdb_pico.v:3224.21-3224.57"
  wire $eq$verilog/opdb_pico.v:3224$1059_Y
  attribute \src "verilog/opdb_pico.v:3225.21-3225.57"
  wire $eq$verilog/opdb_pico.v:3225$1060_Y
  attribute \src "verilog/opdb_pico.v:3226.21-3226.57"
  wire $eq$verilog/opdb_pico.v:3226$1061_Y
  attribute \src "verilog/opdb_pico.v:3227.21-3227.57"
  wire $eq$verilog/opdb_pico.v:3227$1062_Y
  attribute \src "verilog/opdb_pico.v:3227.61-3227.95"
  wire $eq$verilog/opdb_pico.v:3227$1063_Y
  attribute \src "verilog/opdb_pico.v:3231.36-3231.72"
  wire $eq$verilog/opdb_pico.v:3231$1073_Y
  attribute \src "verilog/opdb_pico.v:3232.36-3232.72"
  wire $eq$verilog/opdb_pico.v:3232$1074_Y
  attribute \src "verilog/opdb_pico.v:3233.36-3233.72"
  wire $eq$verilog/opdb_pico.v:3233$1075_Y
  attribute \src "verilog/opdb_pico.v:3234.36-3234.72"
  wire $eq$verilog/opdb_pico.v:3234$1076_Y
  attribute \src "verilog/opdb_pico.v:3235.36-3235.72"
  wire $eq$verilog/opdb_pico.v:3235$1077_Y
  attribute \src "verilog/opdb_pico.v:3236.45-3236.81"
  wire $eq$verilog/opdb_pico.v:3236$1078_Y
  attribute \src "verilog/opdb_pico.v:3398.51-3398.79"
  wire $eq$verilog/opdb_pico.v:3398$1132_Y
  attribute \src "verilog/opdb_pico.v:3399.51-3399.79"
  wire $eq$verilog/opdb_pico.v:3399$1134_Y
  attribute \src "verilog/opdb_pico.v:3400.51-3400.79"
  wire $eq$verilog/opdb_pico.v:3400$1136_Y
  attribute \src "verilog/opdb_pico.v:3401.51-3401.79"
  wire $eq$verilog/opdb_pico.v:3401$1138_Y
  attribute \src "verilog/opdb_pico.v:3402.51-3402.79"
  wire $eq$verilog/opdb_pico.v:3402$1140_Y
  attribute \src "verilog/opdb_pico.v:3403.51-3403.79"
  wire $eq$verilog/opdb_pico.v:3403$1142_Y
  attribute \src "verilog/opdb_pico.v:3407.42-3407.70"
  wire $eq$verilog/opdb_pico.v:3407$1148_Y
  attribute \src "verilog/opdb_pico.v:3455.37-3455.65"
  wire $eq$verilog/opdb_pico.v:3455$1164_Y
  attribute \src "verilog/opdb_pico.v:3460.69-3460.101"
  wire $eq$verilog/opdb_pico.v:3460$1174_Y
  attribute \src "verilog/opdb_pico.v:3462.69-3462.101"
  wire $eq$verilog/opdb_pico.v:3462$1182_Y
  attribute \src "verilog/opdb_pico.v:3475.24-3475.54"
  wire $eq$verilog/opdb_pico.v:3475$1224_Y
  attribute \src "verilog/opdb_pico.v:3475.58-3475.102"
  wire $eq$verilog/opdb_pico.v:3475$1225_Y
  attribute \src "verilog/opdb_pico.v:3476.58-3476.102"
  wire $eq$verilog/opdb_pico.v:3476$1228_Y
  attribute \src "verilog/opdb_pico.v:3477.58-3477.102"
  wire $eq$verilog/opdb_pico.v:3477$1233_Y
  attribute \src "verilog/opdb_pico.v:3478.58-3478.102"
  wire $eq$verilog/opdb_pico.v:3478$1236_Y
  attribute \src "verilog/opdb_pico.v:3479.58-3479.102"
  wire $eq$verilog/opdb_pico.v:3479$1242_Y
  attribute \src "verilog/opdb_pico.v:3480.58-3480.102"
  wire $eq$verilog/opdb_pico.v:3480$1246_Y
  attribute \src "verilog/opdb_pico.v:3585.7-3585.35"
  wire $eq$verilog/opdb_pico.v:3585$1314_Y
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20"
  wire $eq$verilog/opdb_pico.v:4235$1497_Y
  attribute \src "verilog/opdb_pico.v:4344.8-4344.25"
  wire $eq$verilog/opdb_pico.v:4344$1536_Y
  attribute \src "verilog/opdb_pico.v:4351.8-4351.25"
  wire $eq$verilog/opdb_pico.v:4351$1543_Y
  attribute \src "verilog/opdb_pico.v:4239.37-4239.48"
  wire $ge$verilog/opdb_pico.v:4239$1498_Y
  attribute \src "verilog/opdb_pico.v:2723.30-2723.52"
  wire $logic_and$verilog/opdb_pico.v:2723$927_Y
  attribute \src "verilog/opdb_pico.v:2723.30-2723.102"
  wire $logic_and$verilog/opdb_pico.v:2723$930_Y
  attribute \src "verilog/opdb_pico.v:2723.108-2723.134"
  wire $logic_and$verilog/opdb_pico.v:2723$932_Y
  attribute \src "verilog/opdb_pico.v:2726.24-2726.44"
  wire $logic_and$verilog/opdb_pico.v:2726$942_Y
  attribute \src "verilog/opdb_pico.v:2727.35-2727.81"
  wire $logic_and$verilog/opdb_pico.v:2727$946_Y
  attribute \src "verilog/opdb_pico.v:2727.35-2727.134"
  wire $logic_and$verilog/opdb_pico.v:2727$949_Y
  attribute \src "verilog/opdb_pico.v:3223.7-3223.31"
  wire $logic_and$verilog/opdb_pico.v:3223$1058_Y
  attribute \src "verilog/opdb_pico.v:3227.21-3227.95"
  wire $logic_and$verilog/opdb_pico.v:3227$1064_Y
  attribute \src "verilog/opdb_pico.v:3395.7-3395.49"
  wire $logic_and$verilog/opdb_pico.v:3395$1131_Y
  attribute \src "verilog/opdb_pico.v:3398.19-3398.79"
  wire $logic_and$verilog/opdb_pico.v:3398$1133_Y
  attribute \src "verilog/opdb_pico.v:3399.19-3399.79"
  wire $logic_and$verilog/opdb_pico.v:3399$1135_Y
  attribute \src "verilog/opdb_pico.v:3400.19-3400.79"
  wire $logic_and$verilog/opdb_pico.v:3400$1137_Y
  attribute \src "verilog/opdb_pico.v:3401.19-3401.79"
  wire $logic_and$verilog/opdb_pico.v:3401$1139_Y
  attribute \src "verilog/opdb_pico.v:3402.19-3402.79"
  wire $logic_and$verilog/opdb_pico.v:3402$1141_Y
  attribute \src "verilog/opdb_pico.v:3403.19-3403.79"
  wire $logic_and$verilog/opdb_pico.v:3403$1143_Y
  attribute \src "verilog/opdb_pico.v:3405.19-3405.70"
  wire $logic_and$verilog/opdb_pico.v:3405$1145_Y
  attribute \src "verilog/opdb_pico.v:3406.19-3406.70"
  wire $logic_and$verilog/opdb_pico.v:3406$1147_Y
  attribute \src "verilog/opdb_pico.v:3407.19-3407.70"
  wire $logic_and$verilog/opdb_pico.v:3407$1149_Y
  attribute \src "verilog/opdb_pico.v:3408.19-3408.70"
  wire $logic_and$verilog/opdb_pico.v:3408$1151_Y
  attribute \src "verilog/opdb_pico.v:3409.19-3409.70"
  wire $logic_and$verilog/opdb_pico.v:3409$1153_Y
  attribute \src "verilog/opdb_pico.v:3411.19-3411.62"
  wire $logic_and$verilog/opdb_pico.v:3411$1155_Y
  attribute \src "verilog/opdb_pico.v:3412.19-3412.62"
  wire $logic_and$verilog/opdb_pico.v:3412$1157_Y
  attribute \src "verilog/opdb_pico.v:3413.19-3413.62"
  wire $logic_and$verilog/opdb_pico.v:3413$1159_Y
  attribute \src "verilog/opdb_pico.v:3453.19-3453.65"
  wire $logic_and$verilog/opdb_pico.v:3453$1161_Y
  attribute \src "verilog/opdb_pico.v:3454.19-3454.65"
  wire $logic_and$verilog/opdb_pico.v:3454$1163_Y
  attribute \src "verilog/opdb_pico.v:3455.19-3455.65"
  wire $logic_and$verilog/opdb_pico.v:3455$1165_Y
  attribute \src "verilog/opdb_pico.v:3456.19-3456.65"
  wire $logic_and$verilog/opdb_pico.v:3456$1167_Y
  attribute \src "verilog/opdb_pico.v:3457.19-3457.65"
  wire $logic_and$verilog/opdb_pico.v:3457$1169_Y
  attribute \src "verilog/opdb_pico.v:3458.19-3458.65"
  wire $logic_and$verilog/opdb_pico.v:3458$1171_Y
  attribute \src "verilog/opdb_pico.v:3460.19-3460.65"
  wire $logic_and$verilog/opdb_pico.v:3460$1173_Y
  attribute \src "verilog/opdb_pico.v:3460.19-3460.101"
  wire $logic_and$verilog/opdb_pico.v:3460$1175_Y
  attribute \src "verilog/opdb_pico.v:3461.19-3461.65"
  wire $logic_and$verilog/opdb_pico.v:3461$1177_Y
  attribute \src "verilog/opdb_pico.v:3461.19-3461.101"
  wire $logic_and$verilog/opdb_pico.v:3461$1179_Y
  attribute \src "verilog/opdb_pico.v:3462.19-3462.101"
  wire $logic_and$verilog/opdb_pico.v:3462$1183_Y
  attribute \src "verilog/opdb_pico.v:3464.19-3464.65"
  wire $logic_and$verilog/opdb_pico.v:3464$1185_Y
  attribute \src "verilog/opdb_pico.v:3464.19-3464.101"
  wire $logic_and$verilog/opdb_pico.v:3464$1187_Y
  attribute \src "verilog/opdb_pico.v:3465.19-3465.101"
  wire $logic_and$verilog/opdb_pico.v:3465$1191_Y
  attribute \src "verilog/opdb_pico.v:3466.19-3466.65"
  wire $logic_and$verilog/opdb_pico.v:3466$1193_Y
  attribute \src "verilog/opdb_pico.v:3466.19-3466.101"
  wire $logic_and$verilog/opdb_pico.v:3466$1195_Y
  attribute \src "verilog/opdb_pico.v:3467.19-3467.65"
  wire $logic_and$verilog/opdb_pico.v:3467$1197_Y
  attribute \src "verilog/opdb_pico.v:3467.19-3467.101"
  wire $logic_and$verilog/opdb_pico.v:3467$1199_Y
  attribute \src "verilog/opdb_pico.v:3468.19-3468.65"
  wire $logic_and$verilog/opdb_pico.v:3468$1201_Y
  attribute \src "verilog/opdb_pico.v:3468.19-3468.101"
  wire $logic_and$verilog/opdb_pico.v:3468$1203_Y
  attribute \src "verilog/opdb_pico.v:3469.19-3469.65"
  wire $logic_and$verilog/opdb_pico.v:3469$1205_Y
  attribute \src "verilog/opdb_pico.v:3469.19-3469.101"
  wire $logic_and$verilog/opdb_pico.v:3469$1207_Y
  attribute \src "verilog/opdb_pico.v:3470.19-3470.65"
  wire $logic_and$verilog/opdb_pico.v:3470$1209_Y
  attribute \src "verilog/opdb_pico.v:3470.19-3470.101"
  wire $logic_and$verilog/opdb_pico.v:3470$1211_Y
  attribute \src "verilog/opdb_pico.v:3471.19-3471.101"
  wire $logic_and$verilog/opdb_pico.v:3471$1215_Y
  attribute \src "verilog/opdb_pico.v:3472.19-3472.65"
  wire $logic_and$verilog/opdb_pico.v:3472$1217_Y
  attribute \src "verilog/opdb_pico.v:3472.19-3472.101"
  wire $logic_and$verilog/opdb_pico.v:3472$1219_Y
  attribute \src "verilog/opdb_pico.v:3473.19-3473.65"
  wire $logic_and$verilog/opdb_pico.v:3473$1221_Y
  attribute \src "verilog/opdb_pico.v:3473.19-3473.101"
  wire $logic_and$verilog/opdb_pico.v:3473$1223_Y
  attribute \src "verilog/opdb_pico.v:3475.24-3475.102"
  wire $logic_and$verilog/opdb_pico.v:3475$1226_Y
  attribute \src "verilog/opdb_pico.v:3475.22-3476.123"
  wire $logic_and$verilog/opdb_pico.v:3475$1231_Y
  attribute \src "verilog/opdb_pico.v:3476.24-3476.102"
  wire $logic_and$verilog/opdb_pico.v:3476$1229_Y
  attribute \src "verilog/opdb_pico.v:3477.24-3477.102"
  wire $logic_and$verilog/opdb_pico.v:3477$1234_Y
  attribute \src "verilog/opdb_pico.v:3477.22-3478.123"
  wire $logic_and$verilog/opdb_pico.v:3477$1239_Y
  attribute \src "verilog/opdb_pico.v:3478.24-3478.102"
  wire $logic_and$verilog/opdb_pico.v:3478$1237_Y
  attribute \src "verilog/opdb_pico.v:3479.24-3479.102"
  wire $logic_and$verilog/opdb_pico.v:3479$1243_Y
  attribute \src "verilog/opdb_pico.v:3480.24-3480.102"
  wire $logic_and$verilog/opdb_pico.v:3480$1247_Y
  attribute \src "verilog/opdb_pico.v:3490.25-3494.5"
  wire $logic_and$verilog/opdb_pico.v:3490$1287_Y
  attribute \src "verilog/opdb_pico.v:3491.5-3491.69"
  wire $logic_and$verilog/opdb_pico.v:3491$1285_Y
  attribute \src "verilog/opdb_pico.v:3492.5-3492.69"
  wire $logic_and$verilog/opdb_pico.v:3492$1282_Y
  attribute \src "verilog/opdb_pico.v:3493.5-3493.69"
  wire $logic_and$verilog/opdb_pico.v:3493$1279_Y
  attribute \src "verilog/opdb_pico.v:3496.59-3503.5"
  wire $logic_and$verilog/opdb_pico.v:3496$1295_Y
  attribute \src "verilog/opdb_pico.v:3505.22-3509.5"
  wire $logic_and$verilog/opdb_pico.v:3505$1307_Y
  attribute \src "verilog/opdb_pico.v:3610.19-3610.50"
  wire $logic_and$verilog/opdb_pico.v:3610$1322_Y
  attribute \src "verilog/opdb_pico.v:3717.5-3717.37"
  wire $logic_and$verilog/opdb_pico.v:3717$1358_Y
  attribute \src "verilog/opdb_pico.v:3735.7-3735.30"
  wire $logic_and$verilog/opdb_pico.v:3735$1369_Y
  attribute \src "verilog/opdb_pico.v:3735.7-3735.44"
  wire $logic_and$verilog/opdb_pico.v:3735$1370_Y
  attribute \src "verilog/opdb_pico.v:3892.21-3892.52"
  wire $logic_and$verilog/opdb_pico.v:3892$1402_Y
  attribute \src "verilog/opdb_pico.v:3973.26-3973.54"
  wire $logic_and$verilog/opdb_pico.v:3973$1450_Y
  attribute \src "verilog/opdb_pico.v:4096.6-4096.40"
  wire $logic_and$verilog/opdb_pico.v:4096$1469_Y
  attribute \src "verilog/opdb_pico.v:4276.10-4276.38"
  wire $logic_and$verilog/opdb_pico.v:4276$1519_Y
  attribute \src "verilog/opdb_pico.v:4343.7-4343.65"
  wire $logic_and$verilog/opdb_pico.v:4343$1535_Y
  attribute \src "verilog/opdb_pico.v:4344.8-4344.46"
  wire $logic_and$verilog/opdb_pico.v:4344$1538_Y
  attribute \src "verilog/opdb_pico.v:4351.8-4351.44"
  wire $logic_and$verilog/opdb_pico.v:4351$1545_Y
  attribute \src "verilog/opdb_pico.v:4359.7-4359.47"
  wire $logic_and$verilog/opdb_pico.v:4359$1551_Y
  attribute \src "verilog/opdb_pico.v:4359.7-4359.94"
  wire $logic_and$verilog/opdb_pico.v:4359$1553_Y
  attribute \src "verilog/opdb_pico.v:2738.7-2738.14"
  wire $logic_not$verilog/opdb_pico.v:2738$972_Y
  attribute \src "verilog/opdb_pico.v:3395.26-3395.49"
  wire $logic_not$verilog/opdb_pico.v:3395$1130_Y
  attribute \src "verilog/opdb_pico.v:3653.17-3653.24"
  wire $logic_not$verilog/opdb_pico.v:3653$1326_Y
  attribute \src "verilog/opdb_pico.v:3655.17-3655.25"
  wire $logic_not$verilog/opdb_pico.v:3655$1327_Y
  attribute \src "verilog/opdb_pico.v:3657.17-3657.25"
  wire $logic_not$verilog/opdb_pico.v:3657$1328_Y
  attribute \src "verilog/opdb_pico.v:3717.22-3717.37"
  wire $logic_not$verilog/opdb_pico.v:3717$1357_Y
  attribute \src "verilog/opdb_pico.v:4096.29-4096.40"
  wire $logic_not$verilog/opdb_pico.v:4096$1468_Y
  attribute \src "verilog/opdb_pico.v:4261.9-4261.25"
  wire $logic_not$verilog/opdb_pico.v:4261$1514_Y
  attribute \src "verilog/opdb_pico.v:2709.45-2709.76"
  wire $logic_or$verilog/opdb_pico.v:2709$909_Y
  attribute \src "verilog/opdb_pico.v:2723.57-2723.85"
  wire $logic_or$verilog/opdb_pico.v:2723$928_Y
  attribute \src "verilog/opdb_pico.v:2723.57-2723.101"
  wire $logic_or$verilog/opdb_pico.v:2723$929_Y
  attribute \src "verilog/opdb_pico.v:2723.29-2723.135"
  wire $logic_or$verilog/opdb_pico.v:2723$933_Y
  attribute \src "verilog/opdb_pico.v:2727.86-2727.133"
  wire $logic_or$verilog/opdb_pico.v:2727$948_Y
  attribute \src "verilog/opdb_pico.v:2914.7-2914.22"
  wire $logic_or$verilog/opdb_pico.v:2914$1019_Y
  attribute \src "verilog/opdb_pico.v:2917.8-2917.28"
  wire $logic_or$verilog/opdb_pico.v:2917$1022_Y
  attribute \src "verilog/opdb_pico.v:2922.8-2922.35"
  wire $logic_or$verilog/opdb_pico.v:2922$1023_Y
  attribute \src "verilog/opdb_pico.v:3496.45-3503.5"
  wire $logic_or$verilog/opdb_pico.v:3496$1296_Y
  attribute \src "verilog/opdb_pico.v:3642.23-3642.46"
  wire $logic_or$verilog/opdb_pico.v:3642$1573_Y
  attribute \src "verilog/opdb_pico.v:3671.4-3671.27"
  wire $logic_or$verilog/opdb_pico.v:3671$1335_Y
  attribute \src "verilog/opdb_pico.v:3673.4-3673.25"
  wire $logic_or$verilog/opdb_pico.v:3673$1337_Y
  attribute \src "verilog/opdb_pico.v:3675.4-3675.27"
  wire $logic_or$verilog/opdb_pico.v:3675$1339_Y
  attribute \src "verilog/opdb_pico.v:3677.23-3677.46"
  wire $logic_or$verilog/opdb_pico.v:3677$1341_Y
  attribute \src "verilog/opdb_pico.v:3679.23-3679.46"
  wire $logic_or$verilog/opdb_pico.v:3679$1343_Y
  attribute \src "verilog/opdb_pico.v:4261.9-4261.37"
  wire $logic_or$verilog/opdb_pico.v:4261$1515_Y
  attribute \src "verilog/opdb_pico.v:4314.8-4314.29"
  wire $logic_or$verilog/opdb_pico.v:4314$1528_Y
  attribute \src "verilog/opdb_pico.v:4315.8-4315.29"
  wire $logic_or$verilog/opdb_pico.v:4315$1529_Y
  attribute \src "verilog/opdb_pico.v:4343.36-4343.64"
  wire $logic_or$verilog/opdb_pico.v:4343$1534_Y
  attribute \src "verilog/opdb_pico.v:4370.7-4370.26"
  wire $logic_or$verilog/opdb_pico.v:4370$1563_Y
  attribute \src "verilog/opdb_pico.v:3743.32-3743.39"
  wire width 32 $memrd$\cpuregs$verilog/opdb_pico.v:3743$1375_DATA
  attribute \src "verilog/opdb_pico.v:3744.32-3744.39"
  wire width 32 $memrd$\cpuregs$verilog/opdb_pico.v:3744$1378_DATA
  attribute \src "verilog/opdb_pico.v:4344.29-4344.46"
  wire $ne$verilog/opdb_pico.v:4344$1537_Y
  attribute \src "verilog/opdb_pico.v:3674.15-3674.32"
  wire width 32 $or$verilog/opdb_pico.v:3674$1338_Y
  wire $procmux$1739_CMP
  wire $procmux$1748_CMP
  wire $procmux$1759_CMP
  wire $procmux$1760_CMP
  wire $procmux$1771_CMP
  wire $procmux$1779_CMP
  wire $procmux$1780_CMP
  wire $procmux$1781_CMP
  wire $procmux$1785_CMP
  wire width 32 $procmux$2073_Y
  wire width 32 $procmux$2076_Y
  wire $procmux$2220_Y
  wire $procmux$2243_Y
  wire $procmux$2245_Y
  wire $procmux$2247_Y
  wire $procmux$2263_Y
  wire $procmux$2265_Y
  wire width 32 $procmux$2362_Y
  wire width 32 $procmux$2366_Y
  wire width 32 $procmux$2368_Y
  wire width 32 $procmux$2370_Y
  wire width 32 $procmux$2373_Y
  wire width 32 $procmux$2375_Y
  wire width 32 $procmux$2379_Y
  wire width 32 $procmux$2396_Y
  wire width 32 $procmux$2403_Y
  wire width 5 $procmux$2428_Y
  wire width 5 $procmux$2431_Y
  wire width 5 $procmux$2433_Y
  wire width 5 $procmux$2437_Y
  wire $procmux$2462_Y
  wire width 5 $procmux$2476_Y
  wire width 5 $procmux$2481_Y
  wire $procmux$2503_Y
  wire $procmux$2505_Y
  wire $procmux$2507_Y
  wire $procmux$2516_Y
  wire $procmux$2518_Y
  wire $procmux$2520_Y
  wire $procmux$2529_Y
  wire $procmux$2531_Y
  wire $procmux$2533_Y
  wire $procmux$2576_Y
  wire $procmux$2581_Y
  wire $procmux$2593_Y
  wire $procmux$2595_Y
  wire $procmux$2613_Y
  wire $procmux$2618_Y
  wire $procmux$2625_Y
  wire $procmux$2630_Y
  wire $procmux$2649_Y
  wire width 10 $procmux$2688_Y
  wire width 10 $procmux$2690_Y
  wire width 10 $procmux$2692_Y
  wire width 10 $procmux$2707_Y
  wire width 10 $procmux$2711_Y
  wire width 10 $procmux$2713_Y
  wire width 10 $procmux$2720_Y
  wire width 10 $procmux$2735_Y
  wire width 10 $procmux$2740_Y
  wire width 10 $procmux$2757_Y
  wire width 10 $procmux$2759_Y
  wire width 10 $procmux$2769_Y
  wire width 10 $procmux$2776_Y
  wire width 10 $procmux$2782_Y
  wire width 10 $procmux$2784_Y
  wire $procmux$2915_Y
  wire $procmux$2917_Y
  wire $procmux$2927_Y
  wire $procmux$2939_Y
  wire $procmux$2944_Y
  wire $procmux$2964_Y
  wire $procmux$2977_Y
  wire $procmux$2979_Y
  wire width 2 $procmux$3013_Y
  wire width 2 $procmux$3017_Y
  wire width 2 $procmux$3019_Y
  wire width 2 $procmux$3021_Y
  wire width 2 $procmux$3025_Y
  wire width 2 $procmux$3027_Y
  wire width 2 $procmux$3033_Y
  wire width 2 $procmux$3037_Y
  wire width 2 $procmux$3039_Y
  wire width 32 $procmux$3138_Y
  wire width 32 $procmux$3141_Y
  wire width 32 $procmux$3160_Y
  wire width 32 $procmux$3162_Y
  wire width 32 $procmux$3164_Y
  wire width 32 $procmux$3172_Y
  wire width 32 $procmux$3174_Y
  wire width 32 $procmux$3178_Y
  wire width 32 $procmux$3184_Y
  wire width 32 $procmux$3188_Y
  wire width 32 $procmux$3191_Y
  wire width 32 $procmux$3198_Y
  wire width 32 $procmux$3220_Y
  wire width 32 $procmux$3222_Y
  wire width 32 $procmux$3650_Y
  wire $procmux$3653_CMP
  wire $procmux$3654_CMP
  wire width 4 $procmux$3917_Y
  wire $procmux$4169_CMP
  wire width 2 $procmux$4204_Y
  wire width 2 $procmux$4206_Y
  wire width 2 $procmux$4208_Y
  wire width 2 $procmux$4212_Y
  wire width 2 $procmux$4214_Y
  wire width 2 $procmux$4217_Y
  wire width 2 $procmux$4220_Y
  wire width 2 $procmux$4222_Y
  wire width 2 $procmux$4226_Y
  wire width 4 $procmux$4235_Y
  wire width 4 $procmux$4240_Y
  wire width 4 $procmux$4242_Y
  wire $procmux$4260_Y
  wire $procmux$4272_Y
  wire $procmux$4274_Y
  wire $procmux$4282_Y
  wire $procmux$4285_Y
  wire $procmux$4287_Y
  wire $procmux$4291_Y
  wire $procmux$4514_CMP
  wire $procmux$4515_CMP
  wire $procmux$4516_CMP
  wire $procmux$4517_CMP
  wire $procmux$4519_CMP
  wire $procmux$4524_CMP
  attribute \src "verilog/opdb_pico.v:2723.108-2723.118"
  wire $reduce_and$verilog/opdb_pico.v:2723$931_Y
  attribute \src "verilog/opdb_pico.v:3743.18-3743.56"
  wire $reduce_bool$verilog/opdb_pico.v:3743$1376_Y
  attribute \src "verilog/opdb_pico.v:3744.18-3744.56"
  wire $reduce_bool$verilog/opdb_pico.v:3744$1379_Y
  attribute \src "verilog/opdb_pico.v:2723.42-2723.52"
  wire $reduce_or$verilog/opdb_pico.v:2723$926_Y
  attribute \src "verilog/opdb_pico.v:3041.85-3041.98"
  wire $reduce_or$verilog/opdb_pico.v:3041$1039_Y
  attribute \src "verilog/opdb_pico.v:3217.41-3217.123"
  wire $reduce_or$verilog/opdb_pico.v:3217$1053_Y
  attribute \src "verilog/opdb_pico.v:3221.17-3221.96"
  wire $reduce_or$verilog/opdb_pico.v:3221$1057_Y
  attribute \src "verilog/opdb_pico.v:3490.43-3494.5"
  wire $reduce_or$verilog/opdb_pico.v:3490$1286_Y
  attribute \src "verilog/opdb_pico.v:3496.77-3503.5"
  wire $reduce_or$verilog/opdb_pico.v:3496$1294_Y
  attribute \src "verilog/opdb_pico.v:4359.81-4359.93"
  wire $reduce_or$verilog/opdb_pico.v:4359$1552_Y
  attribute \src "verilog/opdb_pico.v:2767.20-2767.43"
  wire width 4 $shl$verilog/opdb_pico.v:2767$978_Y
  attribute \src "verilog/opdb_pico.v:3637.30-3637.47"
  wire width 32 $sub$verilog/opdb_pico.v:3637$1566_Y
  attribute \src "verilog/opdb_pico.v:4246.16-4246.26"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$verilog/opdb_pico.v:4246$1506_Y
  attribute \src "verilog/opdb_pico.v:4254.16-4254.26"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$verilog/opdb_pico.v:4254$1513_Y
  attribute \src "verilog/opdb_pico.v:2759.20-2759.50"
  wire width 4 $ternary$verilog/opdb_pico.v:2759$977_Y
  attribute \src "verilog/opdb_pico.v:2973.21-2973.57"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $ternary$verilog/opdb_pico.v:2973$1038_Y
  attribute \src "verilog/opdb_pico.v:3718.23-3718.58"
  wire width 32 $ternary$verilog/opdb_pico.v:3718$1359_Y
  attribute \src "verilog/opdb_pico.v:3900.20-3900.92"
  wire width 32 $ternary$verilog/opdb_pico.v:3900$1405_Y
  attribute \src "verilog/opdb_pico.v:4042.18-4042.40"
  wire width 32 $ternary$verilog/opdb_pico.v:4042$1459_Y
  attribute \src "verilog/opdb_pico.v:3672.15-3672.32"
  wire width 32 $xor$verilog/opdb_pico.v:3672$1336_Y
  attribute \src "verilog/opdb_pico.v:3622.13-3622.24"
  wire width 32 \alu_add_sub
  attribute \src "verilog/opdb_pico.v:3624.6-3624.12"
  wire \alu_eq
  attribute \src "verilog/opdb_pico.v:3624.23-3624.30"
  wire \alu_lts
  attribute \src "verilog/opdb_pico.v:3624.14-3624.21"
  wire \alu_ltu
  attribute \src "verilog/opdb_pico.v:3618.13-3618.20"
  wire width 32 \alu_out
  attribute \src "verilog/opdb_pico.v:3619.6-3619.15"
  wire \alu_out_0
  attribute \src "verilog/opdb_pico.v:3618.22-3618.31"
  wire width 32 \alu_out_q
  attribute \src "verilog/opdb_pico.v:2430.8-2430.11"
  wire input 1 \clk
  attribute \src "verilog/opdb_pico.v:2506.13-2506.24"
  wire width 64 \count_cycle
  attribute \src "verilog/opdb_pico.v:2506.26-2506.37"
  wire width 64 \count_instr
  attribute \src "verilog/opdb_pico.v:3577.12-3577.21"
  wire width 10 \cpu_state
  attribute \src "verilog/opdb_pico.v:3702.13-3702.24"
  wire width 32 \cpuregs_rs1
  attribute \src "verilog/opdb_pico.v:3703.13-3703.24"
  wire width 32 \cpuregs_rs2
  attribute \src "verilog/opdb_pico.v:3701.13-3701.27"
  wire width 32 \cpuregs_wrdata
  attribute \src "verilog/opdb_pico.v:3700.6-3700.19"
  wire \cpuregs_write
  attribute \src "verilog/opdb_pico.v:3012.13-3012.24"
  wire width 32 \decoded_imm
  attribute \src "verilog/opdb_pico.v:3012.26-3012.40"
  wire width 32 \decoded_imm_uj
  attribute \src "verilog/opdb_pico.v:3011.26-3011.36"
  wire width 5 \decoded_rd
  attribute \src "verilog/opdb_pico.v:3011.38-3011.49"
  wire width 5 \decoded_rs1
  attribute \src "verilog/opdb_pico.v:3011.51-3011.62"
  wire width 5 \decoded_rs2
  attribute \src "verilog/opdb_pico.v:3015.6-3015.28"
  wire \decoder_pseudo_trigger
  attribute \src "verilog/opdb_pico.v:3013.6-3013.21"
  wire \decoder_trigger
  attribute \src "verilog/opdb_pico.v:2464.20-2464.23"
  wire width 32 output 28 \eoi
  attribute \src "verilog/opdb_pico.v:3006.6-3006.15"
  wire \instr_add
  attribute \src "verilog/opdb_pico.v:3005.6-3005.16"
  wire \instr_addi
  attribute \src "verilog/opdb_pico.v:3006.105-3006.114"
  wire \instr_and
  attribute \src "verilog/opdb_pico.v:3005.66-3005.76"
  wire \instr_andi
  attribute \src "verilog/opdb_pico.v:3002.17-3002.28"
  wire \instr_auipc
  attribute \src "verilog/opdb_pico.v:3003.6-3003.15"
  wire \instr_beq
  attribute \src "verilog/opdb_pico.v:3003.39-3003.48"
  wire \instr_bge
  attribute \src "verilog/opdb_pico.v:3003.62-3003.72"
  wire \instr_bgeu
  attribute \src "verilog/opdb_pico.v:3003.28-3003.37"
  wire \instr_blt
  attribute \src "verilog/opdb_pico.v:3003.50-3003.60"
  wire \instr_bltu
  attribute \src "verilog/opdb_pico.v:3003.17-3003.26"
  wire \instr_bne
  attribute \src "verilog/opdb_pico.v:3002.30-3002.39"
  wire \instr_jal
  attribute \src "verilog/opdb_pico.v:3002.41-3002.51"
  wire \instr_jalr
  attribute \src "verilog/opdb_pico.v:3004.6-3004.14"
  wire \instr_lb
  attribute \src "verilog/opdb_pico.v:3004.36-3004.45"
  wire \instr_lbu
  attribute \src "verilog/opdb_pico.v:3004.16-3004.24"
  wire \instr_lh
  attribute \src "verilog/opdb_pico.v:3004.47-3004.56"
  wire \instr_lhu
  attribute \src "verilog/opdb_pico.v:3002.6-3002.15"
  wire \instr_lui
  attribute \src "verilog/opdb_pico.v:3004.26-3004.34"
  wire \instr_lw
  attribute \src "verilog/opdb_pico.v:3006.95-3006.103"
  wire \instr_or
  attribute \src "verilog/opdb_pico.v:3005.55-3005.64"
  wire \instr_ori
  attribute \src "verilog/opdb_pico.v:3007.6-3007.19"
  wire \instr_rdcycle
  attribute \src "verilog/opdb_pico.v:3007.21-3007.35"
  wire \instr_rdcycleh
  attribute \src "verilog/opdb_pico.v:3007.37-3007.50"
  wire \instr_rdinstr
  attribute \src "verilog/opdb_pico.v:3007.52-3007.66"
  wire \instr_rdinstrh
  attribute \src "verilog/opdb_pico.v:3004.58-3004.66"
  wire \instr_sb
  attribute \src "verilog/opdb_pico.v:3004.68-3004.76"
  wire \instr_sh
  attribute \src "verilog/opdb_pico.v:3006.28-3006.37"
  wire \instr_sll
  attribute \src "verilog/opdb_pico.v:3005.78-3005.88"
  wire \instr_slli
  attribute \src "verilog/opdb_pico.v:3006.39-3006.48"
  wire \instr_slt
  attribute \src "verilog/opdb_pico.v:3005.18-3005.28"
  wire \instr_slti
  attribute \src "verilog/opdb_pico.v:3005.30-3005.41"
  wire \instr_sltiu
  attribute \src "verilog/opdb_pico.v:3006.50-3006.60"
  wire \instr_sltu
  attribute \src "verilog/opdb_pico.v:3006.84-3006.93"
  wire \instr_sra
  attribute \src "verilog/opdb_pico.v:3005.102-3005.112"
  wire \instr_srai
  attribute \src "verilog/opdb_pico.v:3006.73-3006.82"
  wire \instr_srl
  attribute \src "verilog/opdb_pico.v:3005.90-3005.100"
  wire \instr_srli
  attribute \src "verilog/opdb_pico.v:3006.17-3006.26"
  wire \instr_sub
  attribute \src "verilog/opdb_pico.v:3004.78-3004.86"
  wire \instr_sw
  attribute \src "verilog/opdb_pico.v:3009.7-3009.17"
  wire \instr_trap
  attribute \src "verilog/opdb_pico.v:3006.62-3006.71"
  wire \instr_xor
  attribute \src "verilog/opdb_pico.v:3005.43-3005.53"
  wire \instr_xori
  attribute \src "verilog/opdb_pico.v:2463.20-2463.23"
  wire width 32 input 27 \irq
  attribute \src "verilog/opdb_pico.v:3030.6-3030.20"
  wire \is_alu_reg_imm
  attribute \src "verilog/opdb_pico.v:3031.6-3031.20"
  wire \is_alu_reg_reg
  attribute \src "verilog/opdb_pico.v:3033.9-3033.15"
  wire \is_amo
  attribute \src "verilog/opdb_pico.v:3028.6-3028.34"
  wire \is_beq_bne_blt_bge_bltu_bgeu
  attribute \src "verilog/opdb_pico.v:3032.6-3032.16"
  wire \is_compare
  attribute \src "verilog/opdb_pico.v:3022.6-3022.43"
  wire \is_jalr_addi_slti_sltiu_xori_ori_andi
  attribute \src "verilog/opdb_pico.v:3020.6-3020.25"
  wire \is_lb_lh_lw_lbu_lhu
  attribute \src "verilog/opdb_pico.v:3029.6-3029.19"
  wire \is_lbu_lhu_lw
  attribute \src "verilog/opdb_pico.v:3019.6-3019.22"
  wire \is_lui_auipc_jal
  attribute \src "verilog/opdb_pico.v:3025.6-3025.40"
  wire \is_lui_auipc_jal_jalr_addi_add_sub
  attribute \src "verilog/opdb_pico.v:3043.7-3043.43"
  wire \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  attribute \src "verilog/opdb_pico.v:3023.6-3023.17"
  wire \is_sb_sh_sw
  attribute \src "verilog/opdb_pico.v:3024.6-3024.20"
  wire \is_sll_srl_sra
  attribute \src "verilog/opdb_pico.v:3021.6-3021.23"
  wire \is_slli_srli_srai
  attribute \src "verilog/opdb_pico.v:3026.6-3026.21"
  wire \is_slti_blt_slt
  attribute \src "verilog/opdb_pico.v:3027.6-3027.24"
  wire \is_sltiu_bltu_sltu
  attribute \src "verilog/opdb_pico.v:3601.6-3601.20"
  wire \latched_branch
  attribute \src "verilog/opdb_pico.v:3606.6-3606.19"
  wire \latched_is_lb
  attribute \src "verilog/opdb_pico.v:3605.6-3605.19"
  wire \latched_is_lh
  attribute \src "verilog/opdb_pico.v:3604.6-3604.19"
  wire \latched_is_lu
  attribute \src "verilog/opdb_pico.v:3607.26-3607.36"
  wire width 5 \latched_rd
  attribute \src "verilog/opdb_pico.v:3600.6-3600.19"
  wire \latched_stalu
  attribute \src "verilog/opdb_pico.v:3599.6-3599.19"
  wire \latched_store
  attribute \src "verilog/opdb_pico.v:2437.20-2437.28"
  wire width 32 output 7 \mem_addr
  attribute \src "verilog/opdb_pico.v:2440.24-2440.34"
  wire width 4 output 10 \mem_amo_op
  attribute \src "verilog/opdb_pico.v:2701.6-2701.21"
  wire \mem_do_prefetch
  attribute \src "verilog/opdb_pico.v:2703.6-2703.18"
  wire \mem_do_rdata
  attribute \src "verilog/opdb_pico.v:2702.6-2702.18"
  wire \mem_do_rinst
  attribute \src "verilog/opdb_pico.v:2704.6-2704.18"
  wire \mem_do_wdata
  attribute \src "verilog/opdb_pico.v:2723.7-2723.15"
  wire \mem_done
  attribute \src "verilog/opdb_pico.v:2434.20-2434.29"
  wire output 5 \mem_instr
  attribute \src "verilog/opdb_pico.v:2447.20-2447.31"
  wire width 32 output 15 \mem_la_addr
  attribute \src "verilog/opdb_pico.v:2450.24-2450.37"
  wire width 4 output 18 \mem_la_amo_op
  attribute \src "verilog/opdb_pico.v:2445.20-2445.31"
  wire output 13 \mem_la_read
  attribute \src "verilog/opdb_pico.v:2448.20-2448.32"
  wire width 32 output 16 \mem_la_wdata
  attribute \src "verilog/opdb_pico.v:2446.20-2446.32"
  wire output 14 \mem_la_write
  attribute \src "verilog/opdb_pico.v:2449.20-2449.32"
  wire width 4 output 17 \mem_la_wstrb
  attribute \src "verilog/opdb_pico.v:2441.20-2441.29"
  wire width 32 input 11 \mem_rdata
  attribute \src "verilog/opdb_pico.v:2717.14-2717.31"
  wire width 32 \mem_rdata_latched
  attribute \src "verilog/opdb_pico.v:2700.13-2700.24"
  wire width 32 \mem_rdata_q
  attribute \src "verilog/opdb_pico.v:2699.13-2699.27"
  wire width 32 \mem_rdata_word
  attribute \src "verilog/opdb_pico.v:2435.20-2435.29"
  wire input 6 \mem_ready
  attribute \src "verilog/opdb_pico.v:2697.12-2697.21"
  wire width 2 \mem_state
  attribute \src "verilog/opdb_pico.v:2433.20-2433.29"
  wire output 4 \mem_valid
  attribute \src "verilog/opdb_pico.v:2438.20-2438.29"
  wire width 32 output 8 \mem_wdata
  attribute \src "verilog/opdb_pico.v:2698.12-2698.24"
  wire width 2 \mem_wordsize
  attribute \src "verilog/opdb_pico.v:2439.20-2439.29"
  wire width 4 output 9 \mem_wstrb
  attribute \src "verilog/opdb_pico.v:2707.7-2707.15"
  wire \mem_xfer
  attribute \src "verilog/opdb_pico.v:2526.14-2526.21"
  attribute \unused_bits "0 1"
  wire width 32 \next_pc
  attribute \src "verilog/opdb_pico.v:2454.20-2454.29"
  wire width 32 output 20 \pcpi_insn
  attribute \src "verilog/opdb_pico.v:2458.20-2458.27"
  wire width 32 input 24 \pcpi_rd
  attribute \src "verilog/opdb_pico.v:2460.20-2460.30"
  wire input 26 \pcpi_ready
  attribute \src "verilog/opdb_pico.v:2455.20-2455.28"
  wire width 32 output 21 \pcpi_rs1
  attribute \src "verilog/opdb_pico.v:2456.20-2456.28"
  wire width 32 output 22 \pcpi_rs2
  attribute \src "verilog/opdb_pico.v:2453.20-2453.30"
  wire output 19 \pcpi_valid
  attribute \src "verilog/opdb_pico.v:2459.20-2459.29"
  wire input 25 \pcpi_wait
  attribute \src "verilog/opdb_pico.v:2457.20-2457.27"
  wire input 23 \pcpi_wr
  attribute \src "verilog/opdb_pico.v:2443.23-2443.31"
  wire input 12 \pico_int
  attribute \src "verilog/opdb_pico.v:2508.13-2508.24"
  wire width 32 \reg_next_pc
  attribute \src "verilog/opdb_pico.v:2508.44-2508.51"
  wire width 32 \reg_out
  attribute \src "verilog/opdb_pico.v:2507.13-2507.19"
  wire width 32 \reg_pc
  attribute \src "verilog/opdb_pico.v:2509.12-2509.18"
  wire width 5 \reg_sh
  attribute \src "verilog/opdb_pico.v:2430.13-2430.20"
  wire input 2 \reset_l
  attribute \src "verilog/opdb_pico.v:2528.16-2528.22"
  wire \resetn
  attribute \src "verilog/opdb_pico.v:2490.20-2490.30"
  wire width 36 output 30 \trace_data
  attribute \src "verilog/opdb_pico.v:2489.20-2489.31"
  wire output 29 \trace_valid
  attribute \src "verilog/opdb_pico.v:2431.13-2431.17"
  wire output 3 \trap
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3416.17-3447.24"
  memory width 4 size 32 $auto$proc_rom.cc:150:do_switch$1578
  attribute \src "verilog/opdb_pico.v:2549.13-2549.20"
  memory width 32 size 32 \cpuregs
  attribute \src "verilog/opdb_pico.v:3637.50-3637.67"
  cell $add $add$verilog/opdb_pico.v:3637$1567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $add$verilog/opdb_pico.v:3637$1567_Y
  end
  attribute \src "verilog/opdb_pico.v:3714.23-3714.55"
  cell $add $add$verilog/opdb_pico.v:3714$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_pc
    connect \B 4
    connect \Y $add$verilog/opdb_pico.v:3714$1356_Y
  end
  attribute \src "verilog/opdb_pico.v:3825.28-3825.43"
  cell $add $add$verilog/opdb_pico.v:3825$1391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \count_cycle
    connect \B 1
    connect \Y $add$verilog/opdb_pico.v:3825$1391_Y
  end
  attribute \src "verilog/opdb_pico.v:3960.21-3960.60"
  cell $add $add$verilog/opdb_pico.v:3960$1445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B 4
    connect \Y $add$verilog/opdb_pico.v:3952$1443_Y
  end
  attribute \src "verilog/opdb_pico.v:3964.22-3964.37"
  cell $add $add$verilog/opdb_pico.v:3964$1446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \count_instr
    connect \B 1
    connect \Y $add$verilog/opdb_pico.v:3964$1446_Y
  end
  attribute \src "verilog/opdb_pico.v:3969.22-3969.49"
  cell $add $add$verilog/opdb_pico.v:3969$1447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B { \decoded_imm_uj [31:1] 1'0 }
    connect \Y $add$verilog/opdb_pico.v:3969$1447_Y
  end
  attribute \src "verilog/opdb_pico.v:4210.16-4210.36"
  cell $add $add$verilog/opdb_pico.v:4210$1492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_pc
    connect \B \decoded_imm
    connect \Y $add$verilog/opdb_pico.v:4210$1492_Y
  end
  attribute \src "verilog/opdb_pico.v:4325.18-4325.39"
  cell $add $add$verilog/opdb_pico.v:4325$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \decoded_imm
    connect \Y $add$verilog/opdb_pico.v:4273$1517_Y
  end
  attribute \src "verilog/opdb_pico.v:2534.18-2534.62"
  cell $and $and$verilog/opdb_pico.v:2534$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_la_write
    connect \B $eq$verilog/opdb_pico.v:2534$895_Y
    connect \Y $and$verilog/opdb_pico.v:2534$896_Y
  end
  attribute \src "verilog/opdb_pico.v:2924.18-2924.50"
  cell $and $and$verilog/opdb_pico.v:2924$1024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_la_wstrb
    connect \B { \mem_la_write \mem_la_write \mem_la_write \mem_la_write }
    connect \Y $and$verilog/opdb_pico.v:2924$1024_Y
  end
  attribute \src "verilog/opdb_pico.v:3610.53-3610.65"
  cell $and $and$verilog/opdb_pico.v:3610$1323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_out
    connect \B 32'11111111111111111111111111111110
    connect \Y $and$verilog/opdb_pico.v:3610$1323_Y
  end
  attribute \src "verilog/opdb_pico.v:3676.15-3676.32"
  cell $and $and$verilog/opdb_pico.v:3676$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $and$verilog/opdb_pico.v:3676$1340_Y
  end
  attribute \src "verilog/opdb_pico.v:3900.36-3900.78"
  cell $and $and$verilog/opdb_pico.v:3900$1404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $ternary$verilog/opdb_pico.v:3718$1359_Y
    connect \B 32'11111111111111111111111111111110
    connect \Y $and$verilog/opdb_pico.v:3900$1404_Y
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4835
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3227$1064_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \instr_jalr
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4836
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3225$1060_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \instr_auipc
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4838
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3454$1163_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_slti
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4840
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3453$1161_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_addi
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4841
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3413$1159_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sw
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4842
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3412$1157_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sh
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4843
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3411$1155_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sb
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4844
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3475$1231_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_rdcycle
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4846
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3473$1223_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_and
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4848
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3472$1219_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_or
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4850
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3471$1215_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sra
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4852
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3470$1211_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_srl
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4854
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3469$1207_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_xor
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4856
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3468$1203_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sltu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4858
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3467$1199_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_slt
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4860
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3466$1195_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sll
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4862
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3456$1167_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_xori
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4864
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3455$1165_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sltiu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$4866
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_or$verilog/opdb_pico.v:4370$1563_Y
    connect \Q \mem_do_wdata
    connect \SRST $0\set_mem_do_wdata[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4868
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3464$1187_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_add
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4870
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3465$1191_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_sub
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4871
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3462$1183_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_srai
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4872
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3461$1179_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_srli
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4873
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3460$1175_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_slli
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4875
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3458$1171_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_andi
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4877
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3457$1169_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_ori
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$4879
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_or$verilog/opdb_pico.v:4370$1563_Y
    connect \Q \mem_do_rdata
    connect \SRST $0\set_mem_do_rdata[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$4881
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2979_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4894
    connect \Q \mem_do_rinst
    connect \SRST $0\set_mem_do_rinst[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dffe $auto$ff.cc:266:slice$4901
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $procmux$3021_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4920
    connect \Q \mem_wordsize
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdff $auto$ff.cc:266:slice$4925
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2462_Y
    connect \Q \trap
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4929
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \mem_rdata_latched [24:20]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_rs2
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4930
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [19]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_rs1 [4]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4931
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \mem_rdata_latched [18:15]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_rs1 [3:0]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4932
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \mem_rdata_latched [11:7]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_rd
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4934
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3409$1153_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_lhu
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4935
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3224$1059_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \instr_lui
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4936
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3408$1151_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_lbu
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4937
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3226$1061_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \instr_jal
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4939
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3399$1135_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_bne
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4941
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3398$1133_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_beq
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4942
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3477$1239_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_rdcycleh
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $dffe $auto$ff.cc:266:slice$4953
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \mem_la_addr
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4956
    connect \Q \mem_addr
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$4959
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3403$1143_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_bgeu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4960
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3407$1149_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_lw
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $dffe $auto$ff.cc:266:slice$4961
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $procmux$4242_Y
    connect \EN $logic_or$verilog/opdb_pico.v:2914$1019_Y
    connect \Q \mem_wstrb
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $dffe $auto$ff.cc:266:slice$4962
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \mem_la_amo_op
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4965
    connect \Q \mem_amo_op
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $dffe $auto$ff.cc:266:slice$4967
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $0\mem_state[1:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4980
    connect \Q \mem_state
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$4998
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3235$1077_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \is_alu_reg_reg
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$5000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $procmux$3917_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \mem_la_amo_op
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5007
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3234$1076_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \is_alu_reg_imm
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5010
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2618_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5015
    connect \Q \latched_stalu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5023
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2625_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5028
    connect \Q \latched_store
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dffe $auto$ff.cc:266:slice$5030
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$3138_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5033
    connect \Q \pcpi_rs2
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dffe $auto$ff.cc:266:slice$5036
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$3164_Y [31]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5057
    connect \Q \pcpi_rs1 [31]
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dffe $auto$ff.cc:266:slice$5059
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 31
    connect \CLK \clk
    connect \D $procmux$3164_Y [30:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5076
    connect \Q \pcpi_rs1 [30:0]
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5080
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2581_Y
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$5013
    connect \Q \latched_branch
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5084
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$3222_Y
    connect \EN $procmux$1739_CMP
    connect \Q \reg_next_pc
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5086
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3\current_pc[31:0]
    connect \EN $procmux$1739_CMP
    connect \Q \reg_pc
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdff $auto$ff.cc:266:slice$5087
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $add$verilog/opdb_pico.v:3825$1391_Y
    connect \Q \count_cycle
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5090
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3406$1147_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_lh
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5092
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2533_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5099
    connect \Q \latched_is_lu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5101
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3405$1145_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_lb
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dffe $auto$ff.cc:266:slice$5104
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$2481_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5109
    connect \Q \latched_rd
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5112
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2507_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5099
    connect \Q \latched_is_lb
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5122
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2520_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5099
    connect \Q \latched_is_lh
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$5134
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3402$1141_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_bltu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$5137
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3401$1139_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_bge
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$5139
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3400$1137_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_blt
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5141
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3236$1078_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \is_amo
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdff $auto$ff.cc:266:slice$5142
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $reduce_or$verilog/opdb_pico.v:3221$1057_Y
    connect \Q \is_compare
    connect \SRST $auto$opt_dff.cc:253:combine_resets$5145
  end
  attribute \src "verilog/opdb_pico.v:2530.5-2540.8"
  cell $sdffe $auto$ff.cc:266:slice$5154
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \pico_int
    connect \Q \resetn
    connect \SRST $auto$opt_dff.cc:253:combine_resets$5152
  end
  attribute \src "verilog/opdb_pico.v:2778.2-2892.5"
  cell $dffe $auto$ff.cc:266:slice$5155
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \mem_rdata [6:0]
    connect \EN \mem_xfer
    connect \Q \mem_rdata_q [6:0]
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $dffe $auto$ff.cc:266:slice$5157
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \mem_la_wdata
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4965
    connect \Q \mem_wdata
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $sdffce $auto$ff.cc:266:slice$5169
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$4260_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5167
    connect \Q \mem_instr
    connect \SRST \mem_do_wdata
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdffe $auto$ff.cc:266:slice$5172
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3231$1073_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \is_beq_bne_blt_bge_bltu_bgeu
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $sdff $auto$ff.cc:266:slice$5173
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $reduce_or$verilog/opdb_pico.v:3217$1053_Y
    connect \Q \is_lui_auipc_jal_jalr_addi_add_sub
    connect \SRST $logic_and$verilog/opdb_pico.v:3395$1131_Y
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5174
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3505$1307_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \is_sll_srl_sra
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5175
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3233$1075_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \is_sb_sh_sw
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5176
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_or$verilog/opdb_pico.v:3496$1296_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \is_jalr_addi_slti_sltiu_xori_ori_andi
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5177
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3490$1287_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \is_slli_srli_srai
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5178
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$verilog/opdb_pico.v:3232$1074_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \is_lb_lh_lw_lbu_lhu
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5180
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [30]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [10]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5181
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [27]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [7]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5182
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [26]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [6]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5183
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \mem_rdata_latched [23:21]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [3:1]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5184
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [25]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [5]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5185
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mem_rdata_latched [29:28]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [9:8]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5186
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D { \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] }
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [31:20]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5187
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [24]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [4]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5188
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [20]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [11]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5190
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \mem_rdata_latched [19:12]
    connect \EN $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \Q \decoded_imm_uj [19:12]
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5191
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$3650_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \decoded_imm
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5192
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3480$1247_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_rdinstrh
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dffe $auto$ff.cc:266:slice$5193
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3479$1243_Y
    connect \EN $logic_and$verilog/opdb_pico.v:3395$1131_Y
    connect \Q \instr_rdinstr
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdff $auto$ff.cc:266:slice$5204
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 10'0100000000
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D $procmux$2784_Y
    connect \Q \cpu_state
    connect \SRST $logic_and$verilog/opdb_pico.v:4359$1553_Y
  end
  attribute \src "verilog/opdb_pico.v:2778.2-2892.5"
  cell $dffe $auto$ff.cc:266:slice$5205
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 25
    connect \CLK \clk
    connect \D \mem_rdata [31:7]
    connect \EN \mem_xfer
    connect \Q \mem_rdata_q [31:7]
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5206
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $add$verilog/opdb_pico.v:3964$1446_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5207
    connect \Q \count_instr
    connect \SRST \resetn
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdff $auto$ff.cc:266:slice$5209
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2220_Y
    connect \Q \decoder_pseudo_trigger
    connect \SRST $auto$opt_dff.cc:253:combine_resets$5210
  end
  attribute \src "verilog/opdb_pico.v:2913.2-2997.5"
  cell $dffe $auto$ff.cc:266:slice$5212
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_valid[0:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5215
    connect \Q \mem_valid
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $sdffe $auto$ff.cc:266:slice$5217
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$verilog/opdb_pico.v:3973$1450_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5220
    connect \Q \mem_do_prefetch
    connect \SRST $logic_or$verilog/opdb_pico.v:4370$1563_Y
  end
  cell $memrd_v2 $auto$mem.cc:273:emit$1579
    parameter \ABITS 5
    parameter \ARST_VALUE 4'x
    parameter \CE_OVER_SRST 0
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \COLLISION_X_MASK 0'x
    parameter \INIT_VALUE 4'x
    parameter \MEMID "$auto$proc_rom.cc:150:do_switch$1578"
    parameter \SRST_VALUE 4'x
    parameter \TRANSPARENCY_MASK 0'x
    parameter \WIDTH 4
    connect \ADDR \mem_rdata_q [31:27]
    connect \ARST 1'0
    connect \CLK 1'x
    connect \DATA $auto$proc_rom.cc:149:do_switch$1577
    connect \EN 1'1
    connect \SRST 1'0
  end
  cell $meminit $auto$mem.cc:319:emit$1580
    parameter \ABITS 32
    parameter \MEMID "$auto$proc_rom.cc:150:do_switch$1578"
    parameter \PRIORITY 0
    parameter \WIDTH 4
    parameter \WORDS 32
    connect \ADDR 0
    connect \DATA 128'xxxxxxxxxxxx1001xxxxxxxxxxxx1011xxxxxxxxxxxx1000xxxxxxxxxxxx1010xxxxxxxxxxxx0101xxxxxxxxxxxx0110xxxxxxxxxxxx0111xxxxxxxx00110100
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4370$1563_Y \resetn }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4882
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_pmux$4748 $auto$opt_reduce.cc:134:opt_pmux$4774 $logic_or$verilog/opdb_pico.v:4370$1563_Y $logic_and$verilog/opdb_pico.v:4096$1469_Y $procmux$1760_CMP \is_sll_srl_sra \resetn }
    connect \B 7'0000111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4884
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4370$1563_Y $procmux$1759_CMP \is_sll_srl_sra \resetn }
    connect \B 4'0111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4886
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4370$1563_Y $procmux$1759_CMP $procmux$1739_CMP $procmux$1760_CMP $procmux$1780_CMP \resetn }
    connect \B 6'000001
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4888
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4370$1563_Y $eq$verilog/opdb_pico.v:4235$1497_Y $procmux$1780_CMP \resetn }
    connect \B 4'0011
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4890
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_pmux$4774 $logic_or$verilog/opdb_pico.v:4370$1563_Y $procmux$1760_CMP \resetn }
    connect \B 4'1011
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4892
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4315$1529_Y $logic_or$verilog/opdb_pico.v:4314$1528_Y $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1748_CMP \instr_lw \mem_do_rdata }
    connect \B 6'001100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4902
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1748_CMP \mem_do_rdata }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4904
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1779_CMP \instr_sw \instr_sh \instr_sb \mem_do_wdata }
    connect \B 6'110000
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4906
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1771_CMP \mem_do_wdata }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4908
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1779_CMP \mem_do_wdata }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4910
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1739_CMP $procmux$1779_CMP $procmux$1748_CMP $procmux$1771_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4912
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1771_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4914
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1748_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4916
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $procmux$1779_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4918
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4945
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_and$verilog/opdb_pico.v:2727$946_Y $logic_or$verilog/opdb_pico.v:2914$1019_Y $logic_or$verilog/opdb_pico.v:2727$948_Y \mem_do_wdata }
    connect \B 4'1000
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4944
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4947
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:2914$1019_Y $logic_or$verilog/opdb_pico.v:2917$1022_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4946
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4949
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$4169_CMP $eq$verilog/opdb_pico.v:2908$1014_Y $logic_and$verilog/opdb_pico.v:2727$946_Y $logic_or$verilog/opdb_pico.v:2914$1019_Y }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4948
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4969
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:2914$1019_Y \resetn }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4968
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4971
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$verilog/opdb_pico.v:2908$1015_Y $logic_or$verilog/opdb_pico.v:2914$1019_Y \mem_do_rinst }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4970
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$verilog/opdb_pico.v:2908$1014_Y $logic_or$verilog/opdb_pico.v:2914$1019_Y \mem_xfer }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4974
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$4169_CMP $logic_or$verilog/opdb_pico.v:2914$1019_Y \mem_xfer }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4976
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$4169_CMP $eq$verilog/opdb_pico.v:2908$1014_Y $logic_and$verilog/opdb_pico.v:2727$946_Y $eq$verilog/opdb_pico.v:2908$1015_Y $logic_or$verilog/opdb_pico.v:2914$1019_Y }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4978
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5012
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1781_CMP \is_beq_bne_blt_bge_bltu_bgeu }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5011
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1739_CMP $procmux$1781_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5013
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1739_CMP $procmux$1760_CMP $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_pmux$4756 }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5024
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_rdcycle_rdcycleh_rdinstr_rdinstrh $procmux$1760_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5026
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1759_CMP $procmux$1760_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5031
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1760_CMP $procmux$1780_CMP $procmux$1779_CMP $procmux$1748_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5041
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:3642$1573_Y $logic_or$verilog/opdb_pico.v:3679$1343_Y $logic_or$verilog/opdb_pico.v:3677$1341_Y $ge$verilog/opdb_pico.v:4239$1498_Y $eq$verilog/opdb_pico.v:4235$1497_Y $procmux$1780_CMP }
    connect \B 6'000001
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5047
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:3642$1573_Y $ge$verilog/opdb_pico.v:4239$1498_Y $eq$verilog/opdb_pico.v:4235$1497_Y $procmux$1780_CMP }
    connect \B 4'1001
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5049
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:3642$1573_Y $logic_or$verilog/opdb_pico.v:3679$1343_Y $logic_or$verilog/opdb_pico.v:3677$1341_Y $ge$verilog/opdb_pico.v:4239$1498_Y $eq$verilog/opdb_pico.v:4235$1497_Y $procmux$1780_CMP }
    connect \B 6'000101
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5051
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:3642$1573_Y $ge$verilog/opdb_pico.v:4239$1498_Y $eq$verilog/opdb_pico.v:4235$1497_Y $procmux$1780_CMP }
    connect \B 4'1101
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5053
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$verilog/opdb_pico.v:4235$1497_Y $procmux$1780_CMP }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5055
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1739_CMP $procmux$1748_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5095
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1781_CMP \is_beq_bne_blt_bge_bltu_bgeu }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5105
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:2727$948_Y \mem_do_wdata }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5163
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_pmux$5203 $logic_or$verilog/opdb_pico.v:2914$1019_Y \mem_xfer }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5213
  end
  cell $not $auto$opt_dff.cc:210:make_patterns_logic$4954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$verilog/opdb_pico.v:2914$1019_Y
    connect \Y $auto$rtlil.cc:2371:Not$4955
  end
  cell $not $auto$opt_dff.cc:210:make_patterns_logic$5218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jal
    connect \Y $auto$rtlil.cc:2371:Not$5219
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4888 $auto$opt_dff.cc:194:make_patterns_logic$4892 $auto$opt_dff.cc:194:make_patterns_logic$4882 $auto$opt_dff.cc:194:make_patterns_logic$4886 $auto$opt_dff.cc:194:make_patterns_logic$4890 $auto$opt_dff.cc:194:make_patterns_logic$4884 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4894
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4916 $auto$opt_dff.cc:194:make_patterns_logic$4906 $auto$opt_dff.cc:194:make_patterns_logic$4910 $auto$opt_dff.cc:194:make_patterns_logic$4908 $auto$opt_dff.cc:194:make_patterns_logic$4902 $auto$opt_dff.cc:194:make_patterns_logic$4904 $auto$opt_dff.cc:194:make_patterns_logic$4918 $auto$opt_dff.cc:194:make_patterns_logic$4914 $auto$opt_dff.cc:194:make_patterns_logic$4912 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4920
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2371:Not$4955 $logic_or$verilog/opdb_pico.v:2922$1023_Y }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4956
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2371:Not$4955 \mem_la_write }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4965
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4974 $auto$opt_dff.cc:194:make_patterns_logic$4970 $auto$opt_dff.cc:194:make_patterns_logic$4968 $auto$opt_dff.cc:194:make_patterns_logic$4944 $auto$opt_dff.cc:194:make_patterns_logic$4978 $auto$opt_dff.cc:194:make_patterns_logic$4976 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4980
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5016
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5013 $auto$opt_dff.cc:194:make_patterns_logic$5011 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5015
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5026 $auto$opt_dff.cc:194:make_patterns_logic$5024 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5028
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5031 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5033
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4916 $auto$opt_dff.cc:194:make_patterns_logic$4910 $auto$opt_dff.cc:194:make_patterns_logic$4904 $auto$opt_dff.cc:194:make_patterns_logic$4918 $auto$opt_dff.cc:194:make_patterns_logic$5055 $auto$opt_dff.cc:194:make_patterns_logic$5051 $auto$opt_dff.cc:194:make_patterns_logic$5047 $auto$opt_dff.cc:194:make_patterns_logic$5053 $auto$opt_dff.cc:194:make_patterns_logic$5049 $auto$opt_dff.cc:194:make_patterns_logic$5041 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5057
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4916 $auto$opt_dff.cc:194:make_patterns_logic$4910 $auto$opt_dff.cc:194:make_patterns_logic$4904 $auto$opt_dff.cc:194:make_patterns_logic$4918 $auto$opt_dff.cc:194:make_patterns_logic$5055 $auto$opt_dff.cc:194:make_patterns_logic$5051 $auto$opt_dff.cc:194:make_patterns_logic$5047 $auto$opt_dff.cc:194:make_patterns_logic$5041 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5076
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4916 $auto$opt_dff.cc:194:make_patterns_logic$4904 $auto$opt_dff.cc:194:make_patterns_logic$5095 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5099
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5013 $auto$opt_dff.cc:194:make_patterns_logic$5105 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5109
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5163 $auto$rtlil.cc:2371:Not$4955 $logic_and$verilog/opdb_pico.v:2727$946_Y }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5167
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1739_CMP \decoder_trigger }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5207
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4946 $auto$opt_dff.cc:194:make_patterns_logic$4948 $auto$opt_dff.cc:194:make_patterns_logic$4944 $auto$opt_dff.cc:194:make_patterns_logic$5213 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5215
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2371:Not$5219 $procmux$1739_CMP \decoder_trigger \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5220
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$5143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \Y $auto$rtlil.cc:2371:Not$5144
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$5150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_l
    connect \Y $auto$rtlil.cc:2371:Not$5151
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$5146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2371:Not$5144 $logic_and$verilog/opdb_pico.v:3395$1131_Y }
    connect \Y $auto$opt_dff.cc:253:combine_resets$5145
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$5153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2371:Not$5151 $and$verilog/opdb_pico.v:2534$896_Y }
    connect \Y $auto$opt_dff.cc:253:combine_resets$5152
  end
  cell $reduce_and $auto$opt_dff.cc:254:combine_resets$5211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$verilog/opdb_pico.v:4261$1515_Y $auto$opt_reduce.cc:134:opt_pmux$5197 \resetn }
    connect \Y $auto$opt_dff.cc:253:combine_resets$5210
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $procmux$1785_CMP $procmux$1780_CMP $procmux$1779_CMP $procmux$1771_CMP $procmux$1760_CMP $procmux$1759_CMP $procmux$1748_CMP $procmux$1739_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4742
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $procmux$1785_CMP $procmux$1781_CMP $procmux$1780_CMP $procmux$1779_CMP $procmux$1771_CMP $procmux$1760_CMP $procmux$1759_CMP $procmux$1739_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4744
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$1785_CMP $procmux$1781_CMP $procmux$1780_CMP $procmux$1760_CMP $procmux$1759_CMP $procmux$1748_CMP $procmux$1739_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4746
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_amo \is_sb_sh_sw }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4754
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1780_CMP $procmux$1771_CMP $procmux$1748_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4756
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$verilog/opdb_pico.v:3717$1358_Y \latched_branch }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4758
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4760
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4748
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $logic_and$verilog/opdb_pico.v:4096$1469_Y \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4764
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $logic_and$verilog/opdb_pico.v:4096$1469_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4768
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4774
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$5194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1779_CMP $procmux$1771_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$5195
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$5200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1779_CMP $procmux$1771_CMP $procmux$1748_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$5197
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$5202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4169_CMP $eq$verilog/opdb_pico.v:2908$1014_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$5203
  end
  attribute \src "verilog/opdb_pico.v:3736.4-3736.41"
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$4734
    parameter \ABITS 5
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\cpuregs"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 32
    connect \ADDR $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_ADDR[4:0]$1366
    connect \CLK \clk
    connect \DATA $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_DATA[31:0]$1367
    connect \EN { $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] }
  end
  attribute \src "verilog/opdb_pico.v:2939.29-2939.56"
  cell $eq $eq$verilog/opdb_pico.v:2939$1029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_la_addr
    connect \B 32'11111111111111111111111111111111
    connect \Y $eq$verilog/opdb_pico.v:2534$895_Y
  end
  attribute \src "verilog/opdb_pico.v:3224.21-3224.57"
  cell $eq $eq$verilog/opdb_pico.v:3224$1059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0110111
    connect \Y $eq$verilog/opdb_pico.v:3224$1059_Y
  end
  attribute \src "verilog/opdb_pico.v:3225.21-3225.57"
  cell $eq $eq$verilog/opdb_pico.v:3225$1060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0010111
    connect \Y $eq$verilog/opdb_pico.v:3225$1060_Y
  end
  attribute \src "verilog/opdb_pico.v:3226.21-3226.57"
  cell $eq $eq$verilog/opdb_pico.v:3226$1061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1101111
    connect \Y $eq$verilog/opdb_pico.v:3226$1061_Y
  end
  attribute \src "verilog/opdb_pico.v:3227.21-3227.57"
  cell $eq $eq$verilog/opdb_pico.v:3227$1062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1100111
    connect \Y $eq$verilog/opdb_pico.v:3227$1062_Y
  end
  attribute \src "verilog/opdb_pico.v:3227.61-3227.95"
  cell $logic_not $eq$verilog/opdb_pico.v:3227$1063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [14:12]
    connect \Y $eq$verilog/opdb_pico.v:3227$1063_Y
  end
  attribute \src "verilog/opdb_pico.v:3231.36-3231.72"
  cell $eq $eq$verilog/opdb_pico.v:3231$1073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1100011
    connect \Y $eq$verilog/opdb_pico.v:3231$1073_Y
  end
  attribute \src "verilog/opdb_pico.v:3232.36-3232.72"
  cell $eq $eq$verilog/opdb_pico.v:3232$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0000011
    connect \Y $eq$verilog/opdb_pico.v:3232$1074_Y
  end
  attribute \src "verilog/opdb_pico.v:3233.36-3233.72"
  cell $eq $eq$verilog/opdb_pico.v:3233$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0100011
    connect \Y $eq$verilog/opdb_pico.v:3233$1075_Y
  end
  attribute \src "verilog/opdb_pico.v:3234.36-3234.72"
  cell $eq $eq$verilog/opdb_pico.v:3234$1076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0010011
    connect \Y $eq$verilog/opdb_pico.v:3234$1076_Y
  end
  attribute \src "verilog/opdb_pico.v:3235.36-3235.72"
  cell $eq $eq$verilog/opdb_pico.v:3235$1077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0110011
    connect \Y $eq$verilog/opdb_pico.v:3235$1077_Y
  end
  attribute \src "verilog/opdb_pico.v:3236.45-3236.81"
  cell $eq $eq$verilog/opdb_pico.v:3236$1078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0101111
    connect \Y $eq$verilog/opdb_pico.v:3236$1078_Y
  end
  attribute \src "verilog/opdb_pico.v:3475.58-3475.102"
  cell $eq $eq$verilog/opdb_pico.v:3475$1225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000000000000010
    connect \Y $eq$verilog/opdb_pico.v:3475$1225_Y
  end
  attribute \src "verilog/opdb_pico.v:3476.58-3476.102"
  cell $eq $eq$verilog/opdb_pico.v:3476$1228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000000100000010
    connect \Y $eq$verilog/opdb_pico.v:3476$1228_Y
  end
  attribute \src "verilog/opdb_pico.v:3477.58-3477.102"
  cell $eq $eq$verilog/opdb_pico.v:3477$1233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000000000000010
    connect \Y $eq$verilog/opdb_pico.v:3477$1233_Y
  end
  attribute \src "verilog/opdb_pico.v:3478.58-3478.102"
  cell $eq $eq$verilog/opdb_pico.v:3478$1236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000000100000010
    connect \Y $eq$verilog/opdb_pico.v:3478$1236_Y
  end
  attribute \src "verilog/opdb_pico.v:3479.58-3479.102"
  cell $eq $eq$verilog/opdb_pico.v:3479$1242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000001000000010
    connect \Y $eq$verilog/opdb_pico.v:3479$1242_Y
  end
  attribute \src "verilog/opdb_pico.v:3480.58-3480.102"
  cell $eq $eq$verilog/opdb_pico.v:3480$1246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000001000000010
    connect \Y $eq$verilog/opdb_pico.v:3480$1246_Y
  end
  attribute \src "verilog/opdb_pico.v:3482.28-3482.58"
  cell $eq $eq$verilog/opdb_pico.v:3482$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [6:0]
    connect \B 7'1110011
    connect \Y $eq$verilog/opdb_pico.v:3475$1224_Y
  end
  attribute \src "verilog/opdb_pico.v:3497.5-3497.33"
  cell $logic_not $eq$verilog/opdb_pico.v:3497$1293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \Y $eq$verilog/opdb_pico.v:3398$1132_Y
  end
  attribute \src "verilog/opdb_pico.v:3498.5-3498.33"
  cell $eq $eq$verilog/opdb_pico.v:3498$1292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'010
    connect \Y $eq$verilog/opdb_pico.v:3407$1148_Y
  end
  attribute \src "verilog/opdb_pico.v:3499.5-3499.33"
  cell $eq $eq$verilog/opdb_pico.v:3499$1291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'011
    connect \Y $eq$verilog/opdb_pico.v:3455$1164_Y
  end
  attribute \src "verilog/opdb_pico.v:3500.5-3500.33"
  cell $eq $eq$verilog/opdb_pico.v:3500$1290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'100
    connect \Y $eq$verilog/opdb_pico.v:3400$1136_Y
  end
  attribute \src "verilog/opdb_pico.v:3501.5-3501.33"
  cell $eq $eq$verilog/opdb_pico.v:3501$1289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'110
    connect \Y $eq$verilog/opdb_pico.v:3402$1140_Y
  end
  attribute \src "verilog/opdb_pico.v:3502.5-3502.33"
  cell $eq $eq$verilog/opdb_pico.v:3502$1288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'111
    connect \Y $eq$verilog/opdb_pico.v:3403$1142_Y
  end
  attribute \src "verilog/opdb_pico.v:3506.5-3506.33"
  cell $eq $eq$verilog/opdb_pico.v:3506$1303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'001
    connect \Y $eq$verilog/opdb_pico.v:3399$1134_Y
  end
  attribute \src "verilog/opdb_pico.v:3506.37-3506.69"
  cell $logic_not $eq$verilog/opdb_pico.v:3506$1304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:25]
    connect \Y $eq$verilog/opdb_pico.v:3460$1174_Y
  end
  attribute \src "verilog/opdb_pico.v:3507.5-3507.33"
  cell $eq $eq$verilog/opdb_pico.v:3507$1300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'101
    connect \Y $eq$verilog/opdb_pico.v:3401$1138_Y
  end
  attribute \src "verilog/opdb_pico.v:3508.37-3508.69"
  cell $eq $eq$verilog/opdb_pico.v:3508$1298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:25]
    connect \B 7'0100000
    connect \Y $eq$verilog/opdb_pico.v:3462$1182_Y
  end
  attribute \src "verilog/opdb_pico.v:3638.13-3638.31"
  cell $eq $eq$verilog/opdb_pico.v:3638$1569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y \alu_eq
  end
  attribute \src "verilog/opdb_pico.v:3791.28-3791.56"
  cell $eq $eq$verilog/opdb_pico.v:3791$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 9'010000000
    connect \Y $eq$verilog/opdb_pico.v:3585$1314_Y
  end
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20"
  cell $logic_not $eq$verilog/opdb_pico.v:4235$1497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \reg_sh
    connect \Y $eq$verilog/opdb_pico.v:4235$1497_Y
  end
  attribute \src "verilog/opdb_pico.v:4239.37-4239.48"
  cell $ge $ge$verilog/opdb_pico.v:4239$1498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \reg_sh
    connect \B 4
    connect \Y $ge$verilog/opdb_pico.v:4239$1498_Y
  end
  attribute \src "verilog/opdb_pico.v:2720.21-2720.43"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2720$922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_valid
    connect \B \mem_ready
    connect \Y \mem_xfer
  end
  attribute \src "verilog/opdb_pico.v:2723.30-2723.52"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2723$927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_xfer
    connect \B $reduce_or$verilog/opdb_pico.v:2723$926_Y
    connect \Y $logic_and$verilog/opdb_pico.v:2723$927_Y
  end
  attribute \src "verilog/opdb_pico.v:2723.30-2723.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2723$930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:2723$927_Y
    connect \B $logic_or$verilog/opdb_pico.v:2723$929_Y
    connect \Y $logic_and$verilog/opdb_pico.v:2723$930_Y
  end
  attribute \src "verilog/opdb_pico.v:2723.108-2723.134"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2723$932
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_and$verilog/opdb_pico.v:2723$931_Y
    connect \B \mem_do_rinst
    connect \Y $logic_and$verilog/opdb_pico.v:2723$932_Y
  end
  attribute \src "verilog/opdb_pico.v:2723.18-2723.136"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2723$934
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$verilog/opdb_pico.v:2723$933_Y
    connect \Y \mem_done
  end
  attribute \src "verilog/opdb_pico.v:2726.24-2726.44"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2726$942
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_and$verilog/opdb_pico.v:2727$946_Y
    connect \Y $logic_and$verilog/opdb_pico.v:2726$942_Y
  end
  attribute \src "verilog/opdb_pico.v:2726.24-2726.60"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2726$943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:2726$942_Y
    connect \B \mem_do_wdata
    connect \Y \mem_la_write
  end
  attribute \src "verilog/opdb_pico.v:2727.35-2727.134"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2727$949
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:2727$946_Y
    connect \B $logic_or$verilog/opdb_pico.v:2727$948_Y
    connect \Y $logic_and$verilog/opdb_pico.v:2727$949_Y
  end
  attribute \src "verilog/opdb_pico.v:2727.23-2728.145"
  cell $logic_and $logic_and$verilog/opdb_pico.v:2727$959
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_and$verilog/opdb_pico.v:2727$949_Y
    connect \Y \mem_la_read
  end
  attribute \src "verilog/opdb_pico.v:3227.21-3227.95"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3227$1064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3227$1062_Y
    connect \B $eq$verilog/opdb_pico.v:3227$1063_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3227$1064_Y
  end
  attribute \src "verilog/opdb_pico.v:3395.7-3395.49"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3395$1131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_trigger
    connect \B $logic_not$verilog/opdb_pico.v:3395$1130_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3395$1131_Y
  end
  attribute \src "verilog/opdb_pico.v:3398.19-3398.79"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3398$1133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$verilog/opdb_pico.v:3398$1132_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3398$1133_Y
  end
  attribute \src "verilog/opdb_pico.v:3399.19-3399.79"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3399$1135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$verilog/opdb_pico.v:3399$1134_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3399$1135_Y
  end
  attribute \src "verilog/opdb_pico.v:3400.19-3400.79"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3400$1137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$verilog/opdb_pico.v:3400$1136_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3400$1137_Y
  end
  attribute \src "verilog/opdb_pico.v:3401.19-3401.79"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3401$1139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$verilog/opdb_pico.v:3401$1138_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3401$1139_Y
  end
  attribute \src "verilog/opdb_pico.v:3402.19-3402.79"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3402$1141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$verilog/opdb_pico.v:3402$1140_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3402$1141_Y
  end
  attribute \src "verilog/opdb_pico.v:3403.19-3403.79"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3403$1143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$verilog/opdb_pico.v:3403$1142_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3403$1143_Y
  end
  attribute \src "verilog/opdb_pico.v:3405.19-3405.70"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3405$1145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$verilog/opdb_pico.v:3398$1132_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3405$1145_Y
  end
  attribute \src "verilog/opdb_pico.v:3406.19-3406.70"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3406$1147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$verilog/opdb_pico.v:3399$1134_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3406$1147_Y
  end
  attribute \src "verilog/opdb_pico.v:3407.19-3407.70"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3407$1149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$verilog/opdb_pico.v:3407$1148_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3407$1149_Y
  end
  attribute \src "verilog/opdb_pico.v:3408.19-3408.70"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3408$1151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$verilog/opdb_pico.v:3400$1136_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3408$1151_Y
  end
  attribute \src "verilog/opdb_pico.v:3409.19-3409.70"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3409$1153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$verilog/opdb_pico.v:3401$1138_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3409$1153_Y
  end
  attribute \src "verilog/opdb_pico.v:3411.19-3411.62"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3411$1155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$verilog/opdb_pico.v:3398$1132_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3411$1155_Y
  end
  attribute \src "verilog/opdb_pico.v:3412.19-3412.62"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3412$1157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$verilog/opdb_pico.v:3399$1134_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3412$1157_Y
  end
  attribute \src "verilog/opdb_pico.v:3413.19-3413.62"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3413$1159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$verilog/opdb_pico.v:3407$1148_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3413$1159_Y
  end
  attribute \src "verilog/opdb_pico.v:3453.19-3453.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3453$1161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3398$1132_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3453$1161_Y
  end
  attribute \src "verilog/opdb_pico.v:3454.19-3454.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3454$1163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3407$1148_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3454$1163_Y
  end
  attribute \src "verilog/opdb_pico.v:3455.19-3455.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3455$1165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3455$1164_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3455$1165_Y
  end
  attribute \src "verilog/opdb_pico.v:3456.19-3456.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3456$1167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3400$1136_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3456$1167_Y
  end
  attribute \src "verilog/opdb_pico.v:3457.19-3457.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3457$1169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3402$1140_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3457$1169_Y
  end
  attribute \src "verilog/opdb_pico.v:3458.19-3458.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3458$1171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3403$1142_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3458$1171_Y
  end
  attribute \src "verilog/opdb_pico.v:3460.19-3460.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3460$1173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3399$1134_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3460$1173_Y
  end
  attribute \src "verilog/opdb_pico.v:3460.19-3460.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3460$1175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3460$1173_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3460$1175_Y
  end
  attribute \src "verilog/opdb_pico.v:3461.19-3461.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3461$1179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3461$1177_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3461$1179_Y
  end
  attribute \src "verilog/opdb_pico.v:3462.19-3462.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3462$1181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$verilog/opdb_pico.v:3401$1138_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3461$1177_Y
  end
  attribute \src "verilog/opdb_pico.v:3462.19-3462.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3462$1183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3461$1177_Y
    connect \B $eq$verilog/opdb_pico.v:3462$1182_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3462$1183_Y
  end
  attribute \src "verilog/opdb_pico.v:3464.19-3464.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3464$1187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3464$1185_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3464$1187_Y
  end
  attribute \src "verilog/opdb_pico.v:3465.19-3465.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3465$1189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3398$1132_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3464$1185_Y
  end
  attribute \src "verilog/opdb_pico.v:3465.19-3465.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3465$1191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3464$1185_Y
    connect \B $eq$verilog/opdb_pico.v:3462$1182_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3465$1191_Y
  end
  attribute \src "verilog/opdb_pico.v:3466.19-3466.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3466$1193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3399$1134_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3466$1193_Y
  end
  attribute \src "verilog/opdb_pico.v:3466.19-3466.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3466$1195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3466$1193_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3466$1195_Y
  end
  attribute \src "verilog/opdb_pico.v:3467.19-3467.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3467$1197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3407$1148_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3467$1197_Y
  end
  attribute \src "verilog/opdb_pico.v:3467.19-3467.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3467$1199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3467$1197_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3467$1199_Y
  end
  attribute \src "verilog/opdb_pico.v:3468.19-3468.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3468$1201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3455$1164_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3468$1201_Y
  end
  attribute \src "verilog/opdb_pico.v:3468.19-3468.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3468$1203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3468$1201_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3468$1203_Y
  end
  attribute \src "verilog/opdb_pico.v:3469.19-3469.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3469$1205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3400$1136_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3469$1205_Y
  end
  attribute \src "verilog/opdb_pico.v:3469.19-3469.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3469$1207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3469$1205_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3469$1207_Y
  end
  attribute \src "verilog/opdb_pico.v:3470.19-3470.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3470$1211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3470$1209_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3470$1211_Y
  end
  attribute \src "verilog/opdb_pico.v:3471.19-3471.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3471$1213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3401$1138_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3470$1209_Y
  end
  attribute \src "verilog/opdb_pico.v:3471.19-3471.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3471$1215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3470$1209_Y
    connect \B $eq$verilog/opdb_pico.v:3462$1182_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3471$1215_Y
  end
  attribute \src "verilog/opdb_pico.v:3472.19-3472.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3472$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3402$1140_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3472$1217_Y
  end
  attribute \src "verilog/opdb_pico.v:3472.19-3472.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3472$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3472$1217_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3472$1219_Y
  end
  attribute \src "verilog/opdb_pico.v:3473.19-3473.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3473$1221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$verilog/opdb_pico.v:3403$1142_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3473$1221_Y
  end
  attribute \src "verilog/opdb_pico.v:3473.19-3473.101"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3473$1223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3473$1221_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3473$1223_Y
  end
  attribute \src "verilog/opdb_pico.v:3475.24-3475.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3475$1226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3475$1224_Y
    connect \B $eq$verilog/opdb_pico.v:3475$1225_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3475$1226_Y
  end
  attribute \src "verilog/opdb_pico.v:3476.24-3476.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3476$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3475$1224_Y
    connect \B $eq$verilog/opdb_pico.v:3476$1228_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3476$1229_Y
  end
  attribute \src "verilog/opdb_pico.v:3477.24-3477.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3477$1234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3475$1224_Y
    connect \B $eq$verilog/opdb_pico.v:3477$1233_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3477$1234_Y
  end
  attribute \src "verilog/opdb_pico.v:3478.24-3478.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3478$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3475$1224_Y
    connect \B $eq$verilog/opdb_pico.v:3478$1236_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3478$1237_Y
  end
  attribute \src "verilog/opdb_pico.v:3479.24-3479.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3479$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3475$1224_Y
    connect \B $eq$verilog/opdb_pico.v:3479$1242_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3479$1243_Y
  end
  attribute \src "verilog/opdb_pico.v:3480.24-3480.102"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3480$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3475$1224_Y
    connect \B $eq$verilog/opdb_pico.v:3480$1246_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3480$1247_Y
  end
  attribute \src "verilog/opdb_pico.v:3490.25-3494.5"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3490$1287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $reduce_or$verilog/opdb_pico.v:3490$1286_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3490$1287_Y
  end
  attribute \src "verilog/opdb_pico.v:3496.59-3503.5"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3496$1295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $reduce_or$verilog/opdb_pico.v:3496$1294_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3496$1295_Y
  end
  attribute \src "verilog/opdb_pico.v:3505.22-3509.5"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3505$1307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $reduce_or$verilog/opdb_pico.v:3490$1286_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3505$1307_Y
  end
  attribute \src "verilog/opdb_pico.v:3506.5-3506.69"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3506$1305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3399$1134_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3491$1285_Y
  end
  attribute \src "verilog/opdb_pico.v:3507.5-3507.69"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3507$1302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3401$1138_Y
    connect \B $eq$verilog/opdb_pico.v:3460$1174_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3492$1282_Y
  end
  attribute \src "verilog/opdb_pico.v:3508.5-3508.69"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3508$1299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:3401$1138_Y
    connect \B $eq$verilog/opdb_pico.v:3462$1182_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3493$1279_Y
  end
  attribute \src "verilog/opdb_pico.v:3610.19-3610.50"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3610$1322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_store
    connect \B \latched_branch
    connect \Y $logic_and$verilog/opdb_pico.v:3610$1322_Y
  end
  attribute \src "verilog/opdb_pico.v:3735.7-3735.30"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3735$1369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \cpuregs_write
    connect \Y $logic_and$verilog/opdb_pico.v:3735$1369_Y
  end
  attribute \src "verilog/opdb_pico.v:3735.7-3735.44"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3735$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3735$1369_Y
    connect \B \latched_rd
    connect \Y $logic_and$verilog/opdb_pico.v:3735$1370_Y
  end
  attribute \src "verilog/opdb_pico.v:3844.22-3844.46"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3844$1398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_done
    connect \Y $logic_and$verilog/opdb_pico.v:3223$1058_Y
  end
  attribute \src "verilog/opdb_pico.v:3903.6-3903.38"
  cell $logic_and $logic_and$verilog/opdb_pico.v:3903$1407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_store
    connect \B $logic_not$verilog/opdb_pico.v:3717$1357_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3717$1358_Y
  end
  attribute \src "verilog/opdb_pico.v:4096.6-4096.40"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4096$1469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $logic_not$verilog/opdb_pico.v:4096$1468_Y
    connect \Y $logic_and$verilog/opdb_pico.v:4096$1469_Y
  end
  attribute \src "verilog/opdb_pico.v:4328.10-4328.38"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4328$1532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$verilog/opdb_pico.v:4261$1514_Y
    connect \B \mem_done
    connect \Y $logic_and$verilog/opdb_pico.v:4276$1519_Y
  end
  attribute \src "verilog/opdb_pico.v:4343.7-4343.65"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4343$1535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$verilog/opdb_pico.v:4343$1534_Y
    connect \Y $logic_and$verilog/opdb_pico.v:4343$1535_Y
  end
  attribute \src "verilog/opdb_pico.v:4344.8-4344.46"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4344$1538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:4344$1536_Y
    connect \B $ne$verilog/opdb_pico.v:4344$1537_Y
    connect \Y $logic_and$verilog/opdb_pico.v:4344$1538_Y
  end
  attribute \src "verilog/opdb_pico.v:4351.8-4351.44"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4351$1545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$verilog/opdb_pico.v:4351$1543_Y
    connect \B \pcpi_rs1 [0]
    connect \Y $logic_and$verilog/opdb_pico.v:4351$1545_Y
  end
  attribute \src "verilog/opdb_pico.v:4359.7-4359.47"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4359$1551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_do_rinst
    connect \Y $logic_and$verilog/opdb_pico.v:4359$1551_Y
  end
  attribute \src "verilog/opdb_pico.v:4359.7-4359.94"
  cell $logic_and $logic_and$verilog/opdb_pico.v:4359$1553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:4359$1551_Y
    connect \B $reduce_or$verilog/opdb_pico.v:4359$1552_Y
    connect \Y $logic_and$verilog/opdb_pico.v:4359$1553_Y
  end
  attribute \src "verilog/opdb_pico.v:3035.54-3041.99"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3035$1040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \Y_WIDTH 1
    connect \A { \instr_lui \instr_auipc \instr_jal \instr_jalr \instr_beq \instr_bne \instr_blt \instr_bge \instr_bltu \instr_bgeu \instr_lb \instr_lh \instr_lw \instr_lbu \instr_lhu \instr_sb \instr_sh \instr_sw \instr_addi \instr_slti \instr_sltiu \instr_xori \instr_ori \instr_andi \instr_slli \instr_srli \instr_srai \instr_add \instr_sub \instr_sll \instr_slt \instr_sltu \instr_xor \instr_srl \instr_sra \instr_or \instr_and \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh 6'000000 $reduce_or$verilog/opdb_pico.v:3041$1039_Y }
    connect \Y \instr_trap
  end
  attribute \src "verilog/opdb_pico.v:3395.26-3395.49"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3395$1130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_pseudo_trigger
    connect \Y $logic_not$verilog/opdb_pico.v:3395$1130_Y
  end
  attribute \src "verilog/opdb_pico.v:3653.17-3653.24"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3653$1326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_eq
    connect \Y $logic_not$verilog/opdb_pico.v:3653$1326_Y
  end
  attribute \src "verilog/opdb_pico.v:3655.17-3655.25"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3655$1327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_lts
    connect \Y $logic_not$verilog/opdb_pico.v:3655$1327_Y
  end
  attribute \src "verilog/opdb_pico.v:3657.17-3657.25"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3657$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_ltu
    connect \Y $logic_not$verilog/opdb_pico.v:3657$1328_Y
  end
  attribute \src "verilog/opdb_pico.v:3892.21-3892.37"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3892$1400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_trigger
    connect \Y $logic_and$verilog/opdb_pico.v:3892$1402_Y
  end
  attribute \src "verilog/opdb_pico.v:3903.23-3903.38"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3903$1406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_branch
    connect \Y $logic_not$verilog/opdb_pico.v:3717$1357_Y
  end
  attribute \src "verilog/opdb_pico.v:3973.26-3973.37"
  cell $logic_not $logic_not$verilog/opdb_pico.v:3973$1448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jalr
    connect \Y $logic_and$verilog/opdb_pico.v:3973$1450_Y
  end
  attribute \src "verilog/opdb_pico.v:4096.29-4096.40"
  cell $logic_not $logic_not$verilog/opdb_pico.v:4096$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_trap
    connect \Y $logic_not$verilog/opdb_pico.v:4096$1468_Y
  end
  attribute \src "verilog/opdb_pico.v:4328.10-4328.26"
  cell $logic_not $logic_not$verilog/opdb_pico.v:4328$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_prefetch
    connect \Y $logic_not$verilog/opdb_pico.v:4261$1514_Y
  end
  attribute \src "verilog/opdb_pico.v:4370.7-4370.14"
  cell $logic_not $logic_not$verilog/opdb_pico.v:4370$1562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \Y $logic_not$verilog/opdb_pico.v:2738$972_Y
  end
  attribute \src "verilog/opdb_pico.v:2723.57-2723.101"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2723$929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$verilog/opdb_pico.v:2723$928_Y
    connect \B \mem_do_wdata
    connect \Y $logic_or$verilog/opdb_pico.v:2723$929_Y
  end
  attribute \src "verilog/opdb_pico.v:2723.29-2723.135"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2723$933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:2723$930_Y
    connect \B $logic_and$verilog/opdb_pico.v:2723$932_Y
    connect \Y $logic_or$verilog/opdb_pico.v:2723$933_Y
  end
  attribute \src "verilog/opdb_pico.v:2917.8-2917.28"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2917$1022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$verilog/opdb_pico.v:2738$972_Y
    connect \B \mem_ready
    connect \Y $logic_or$verilog/opdb_pico.v:2917$1022_Y
  end
  attribute \src "verilog/opdb_pico.v:2922.8-2922.35"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2922$1023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_la_read
    connect \B \mem_la_write
    connect \Y $logic_or$verilog/opdb_pico.v:2922$1023_Y
  end
  attribute \src "verilog/opdb_pico.v:2932.10-2932.57"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2932$1026
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$verilog/opdb_pico.v:2709$909_Y
    connect \B \mem_do_rdata
    connect \Y $logic_or$verilog/opdb_pico.v:2727$948_Y
  end
  attribute \src "verilog/opdb_pico.v:2934.20-2934.51"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2934$1028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_prefetch
    connect \B \mem_do_rinst
    connect \Y $logic_or$verilog/opdb_pico.v:2709$909_Y
  end
  attribute \src "verilog/opdb_pico.v:2973.21-2973.49"
  cell $logic_or $logic_or$verilog/opdb_pico.v:2973$1037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_do_rdata
    connect \Y $logic_or$verilog/opdb_pico.v:2723$928_Y
  end
  attribute \src "verilog/opdb_pico.v:3144.7-3144.22"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3144$1047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$verilog/opdb_pico.v:2738$972_Y
    connect \B \trap
    connect \Y $logic_or$verilog/opdb_pico.v:2914$1019_Y
  end
  attribute \src "verilog/opdb_pico.v:3475.23-3476.103"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3475$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3475$1226_Y
    connect \B $logic_and$verilog/opdb_pico.v:3476$1229_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3475$1231_Y
  end
  attribute \src "verilog/opdb_pico.v:3477.23-3478.103"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3477$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3477$1234_Y
    connect \B $logic_and$verilog/opdb_pico.v:3478$1237_Y
    connect \Y $logic_and$verilog/opdb_pico.v:3477$1239_Y
  end
  attribute \src "verilog/opdb_pico.v:3496.45-3503.5"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3496$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jalr
    connect \B $logic_and$verilog/opdb_pico.v:3496$1295_Y
    connect \Y $logic_or$verilog/opdb_pico.v:3496$1296_Y
  end
  attribute \src "verilog/opdb_pico.v:3642.23-3642.46"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3642$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_sra
    connect \B \instr_srai
    connect \Y $logic_or$verilog/opdb_pico.v:3642$1573_Y
  end
  attribute \src "verilog/opdb_pico.v:3671.4-3671.27"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3671$1335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_xori
    connect \B \instr_xor
    connect \Y $logic_or$verilog/opdb_pico.v:3671$1335_Y
  end
  attribute \src "verilog/opdb_pico.v:3673.4-3673.25"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3673$1337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_ori
    connect \B \instr_or
    connect \Y $logic_or$verilog/opdb_pico.v:3673$1337_Y
  end
  attribute \src "verilog/opdb_pico.v:3675.4-3675.27"
  cell $logic_or $logic_or$verilog/opdb_pico.v:3675$1339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_andi
    connect \B \instr_and
    connect \Y $logic_or$verilog/opdb_pico.v:3675$1339_Y
  end
  attribute \src "verilog/opdb_pico.v:4250.7-4250.30"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4250$1507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_slli
    connect \B \instr_sll
    connect \Y $logic_or$verilog/opdb_pico.v:3677$1341_Y
  end
  attribute \src "verilog/opdb_pico.v:4251.7-4251.30"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4251$1509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_srli
    connect \B \instr_srl
    connect \Y $logic_or$verilog/opdb_pico.v:3679$1343_Y
  end
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4310$1526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$verilog/opdb_pico.v:4261$1514_Y
    connect \B \mem_done
    connect \Y $logic_or$verilog/opdb_pico.v:4261$1515_Y
  end
  attribute \src "verilog/opdb_pico.v:4314.8-4314.29"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4314$1528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_lb
    connect \B \instr_lbu
    connect \Y $logic_or$verilog/opdb_pico.v:4314$1528_Y
  end
  attribute \src "verilog/opdb_pico.v:4315.8-4315.29"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4315$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_lh
    connect \B \instr_lhu
    connect \Y $logic_or$verilog/opdb_pico.v:4315$1529_Y
  end
  attribute \src "verilog/opdb_pico.v:4343.36-4343.64"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4343$1534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rdata
    connect \B \mem_do_wdata
    connect \Y $logic_or$verilog/opdb_pico.v:4343$1534_Y
  end
  attribute \src "verilog/opdb_pico.v:4370.7-4370.26"
  cell $logic_or $logic_or$verilog/opdb_pico.v:4370$1563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$verilog/opdb_pico.v:2738$972_Y
    connect \B \mem_done
    connect \Y $logic_or$verilog/opdb_pico.v:4370$1563_Y
  end
  attribute \src "verilog/opdb_pico.v:3639.14-3639.49"
  cell $lt $lt$verilog/opdb_pico.v:3639$1570
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y \alu_lts
  end
  attribute \src "verilog/opdb_pico.v:3640.14-3640.31"
  cell $lt $lt$verilog/opdb_pico.v:3640$1571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y \alu_ltu
  end
  attribute \src "verilog/opdb_pico.v:3743.32-3743.39"
  cell $memrd $memrd$\cpuregs$verilog/opdb_pico.v:3743$1375
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\cpuregs"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \decoded_rs1
    connect \CLK 1'x
    connect \DATA $memrd$\cpuregs$verilog/opdb_pico.v:3743$1375_DATA
    connect \EN 1'x
  end
  attribute \src "verilog/opdb_pico.v:3744.32-3744.39"
  cell $memrd $memrd$\cpuregs$verilog/opdb_pico.v:3744$1378
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\cpuregs"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \decoded_rs2
    connect \CLK 1'x
    connect \DATA $memrd$\cpuregs$verilog/opdb_pico.v:3744$1378_DATA
    connect \EN 1'x
  end
  attribute \src "verilog/opdb_pico.v:4344.29-4344.46"
  cell $reduce_bool $ne$verilog/opdb_pico.v:4344$1537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \Y $ne$verilog/opdb_pico.v:4344$1537_Y
  end
  attribute \src "verilog/opdb_pico.v:3674.15-3674.32"
  cell $or $or$verilog/opdb_pico.v:3674$1338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $or$verilog/opdb_pico.v:3674$1338_Y
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dff $procdff$4587
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_out[31:0]
    connect \Q \reg_out
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dff $procdff$4588
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\reg_sh[4:0]
    connect \Q \reg_sh
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dff $procdff$4599
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\decoder_trigger[0:0]
    connect \Q \decoder_trigger
  end
  attribute \src "verilog/opdb_pico.v:3793.2-4396.5"
  cell $dff $procdff$4625
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \alu_out
    connect \Q \alu_out_q
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dff $procdff$4689
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lui_auipc_jal[0:0]
    connect \Q \is_lui_auipc_jal
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dff $procdff$4696
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_slti_blt_slt[0:0]
    connect \Q \is_slti_blt_slt
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dff $procdff$4697
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_sltiu_bltu_sltu[0:0]
    connect \Q \is_sltiu_bltu_sltu
  end
  attribute \src "verilog/opdb_pico.v:3215.2-3562.5"
  cell $dff $procdff$4699
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lbu_lhu_lw[0:0]
    connect \Q \is_lbu_lhu_lw
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$1745
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\set_mem_do_rdata[0:0]
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $3\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4261.9-4261.37|verilog/opdb_pico.v:4261.5-4281.8"
  cell $mux $procmux$1793
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\set_mem_do_wdata[0:0]
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $3\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4311.10-4311.23|verilog/opdb_pico.v:4311.6-4327.9"
  cell $mux $procmux$1803
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mem_do_rdata
    connect \Y $4\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$1818
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\set_mem_do_rinst[0:0]
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $3\set_mem_do_rinst[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4290.25-4290.38|verilog/opdb_pico.v:4290.21-4298.24"
  cell $mux $procmux$1916
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mem_do_wdata
    connect \Y $4\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4221.10-4221.53|verilog/opdb_pico.v:4221.6-4224.9"
  cell $mux $procmux$2007
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \alu_out_0
    connect \Y $5\set_mem_do_rinst[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3898.5-3915.12"
  cell $mux $procmux$2073
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $ternary$verilog/opdb_pico.v:3900$1405_Y
    connect \S \latched_branch
    connect \Y $procmux$2073_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $mux $procmux$2076
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2073_Y
    connect \S $procmux$1739_CMP
    connect \Y $procmux$2076_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2079
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2076_Y
    connect \S \resetn
    connect \Y $3\current_pc[31:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2096
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $3\set_mem_do_wdata[0:0] 1'0 }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$5195 $auto$opt_reduce.cc:134:opt_pmux$4746 }
    connect \Y $2\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2110
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $3\set_mem_do_rdata[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4744 $procmux$1748_CMP }
    connect \Y $2\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2124
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $3\set_mem_do_rinst[0:0] 1'0 }
    connect \S { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_pmux$4742 }
    connect \Y $2\set_mem_do_rinst[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2144
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_wdata[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2147
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_rdata[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2150
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_rinst[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_rinst[0:0]
  end
  attribute \src "verilog/opdb_pico.v:4276.10-4276.38|verilog/opdb_pico.v:4276.6-4280.9"
  cell $mux $procmux$2233
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$verilog/opdb_pico.v:4276$1519_Y
    connect \Y $procmux$2220_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2247
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \B { $procmux$2265_Y $procmux$2245_Y }
    connect \S { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_pmux$5197 }
    connect \Y $procmux$2247_Y
  end
  attribute \src "verilog/opdb_pico.v:4276.10-4276.38|verilog/opdb_pico.v:4276.6-4280.9"
  cell $mux $procmux$2256
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \B 1'1
    connect \S $logic_and$verilog/opdb_pico.v:4276$1519_Y
    connect \Y $procmux$2243_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4261.9-4261.37|verilog/opdb_pico.v:4261.5-4281.8"
  cell $mux $procmux$2258
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \B $procmux$2243_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2245_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4221.10-4221.53|verilog/opdb_pico.v:4221.6-4224.9"
  cell $mux $procmux$2263
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \B 1'0
    connect \S \alu_out_0
    connect \Y $procmux$2263_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$2265
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \B $procmux$2263_Y
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2265_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2272
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3223$1058_Y
    connect \B $procmux$2247_Y
    connect \S \resetn
    connect \Y $0\decoder_trigger[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4330.7-4334.14"
  cell $pmux $procmux$2362
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \mem_rdata_word \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:0] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7:0] }
    connect \S { \latched_is_lu \latched_is_lh \latched_is_lb }
    connect \Y $procmux$2362_Y
  end
  attribute \src "verilog/opdb_pico.v:4328.10-4328.38|verilog/opdb_pico.v:4328.6-4338.9"
  cell $mux $procmux$2366
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2362_Y
    connect \S $logic_and$verilog/opdb_pico.v:4276$1519_Y
    connect \Y $procmux$2366_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$2368
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2366_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2368_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2370
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$2396_Y $add$verilog/opdb_pico.v:4210$1492_Y $procmux$2379_Y $procmux$2375_Y $procmux$2368_Y }
    connect \S { $procmux$1760_CMP $procmux$1781_CMP $procmux$1780_CMP $procmux$1771_CMP $procmux$1748_CMP }
    connect \Y $procmux$2370_Y
  end
  attribute \src "verilog/opdb_pico.v:4299.10-4299.38|verilog/opdb_pico.v:4299.6-4304.9"
  cell $mux $procmux$2373
    parameter \WIDTH 32
    connect \A 32'x
    connect \B \mem_rdata_word
    connect \S $logic_and$verilog/opdb_pico.v:4276$1519_Y
    connect \Y $procmux$2373_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4289.21-4289.49|verilog/opdb_pico.v:4289.17-4305.20"
  cell $mux $procmux$2375
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2373_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2375_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20|verilog/opdb_pico.v:4235.5-4255.8"
  cell $mux $procmux$2379
    parameter \WIDTH 32
    connect \A 32'x
    connect \B \pcpi_rs1
    connect \S $eq$verilog/opdb_pico.v:4235$1497_Y
    connect \Y $procmux$2379_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $mux $procmux$2396
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2403_Y
    connect \S \is_rdcycle_rdcycleh_rdinstr_rdinstrh
    connect \Y $procmux$2396_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4028.7-4037.14"
  cell $pmux $procmux$2403
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \count_cycle [31:0] \count_cycle [63:32] \count_instr [31:0] \count_instr [63:32] }
    connect \S { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh }
    connect \Y $procmux$2403_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2421
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2370_Y
    connect \S \resetn
    connect \Y $0\reg_out[31:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4239.18-4239.48|verilog/opdb_pico.v:4239.14-4255.8"
  cell $mux $procmux$2428
    parameter \WIDTH 5
    connect \A $sub$verilog/opdb_pico.v:4254$1513_Y [4:0]
    connect \B $sub$verilog/opdb_pico.v:4246$1506_Y [4:0]
    connect \S $ge$verilog/opdb_pico.v:4239$1498_Y
    connect \Y $procmux$2428_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20|verilog/opdb_pico.v:4235.5-4255.8"
  cell $mux $procmux$2431
    parameter \WIDTH 5
    connect \A $procmux$2428_Y
    connect \B 5'x
    connect \S $eq$verilog/opdb_pico.v:4235$1497_Y
    connect \Y $procmux$2431_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2433
    parameter \S_WIDTH 3
    parameter \WIDTH 5
    connect \A 5'x
    connect \B { $procmux$2437_Y \cpuregs_rs2 [4:0] $procmux$2431_Y }
    connect \S { $procmux$1760_CMP $procmux$1759_CMP $procmux$1780_CMP }
    connect \Y $procmux$2433_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $pmux $procmux$2437
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A \cpuregs_rs2 [4:0]
    connect \B { \decoded_rs2 5'x }
    connect \S { \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4768 }
    connect \Y $procmux$2437_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2451
    parameter \WIDTH 5
    connect \A 5'x
    connect \B $procmux$2433_Y
    connect \S \resetn
    connect \Y $0\reg_sh[4:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $mux $procmux$2462
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1785_CMP
    connect \Y $procmux$2462_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$2463_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0100000000
    connect \Y $procmux$1785_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$2476
    parameter \WIDTH 5
    connect \A 5'x
    connect \B 5'00000
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2476_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2481
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'x
    connect \B { \decoded_rd $procmux$2476_Y }
    connect \S { $procmux$1739_CMP $procmux$1781_CMP }
    connect \Y $procmux$2481_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4311.10-4311.23|verilog/opdb_pico.v:4311.6-4327.9"
  cell $mux $procmux$2503
    parameter \WIDTH 1
    connect \A \instr_lb
    connect \B 1'x
    connect \S \mem_do_rdata
    connect \Y $procmux$2503_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$2505
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2503_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2505_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2507
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2505_Y }
    connect \S { $procmux$1739_CMP $procmux$1748_CMP }
    connect \Y $procmux$2507_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4311.10-4311.23|verilog/opdb_pico.v:4311.6-4327.9"
  cell $mux $procmux$2516
    parameter \WIDTH 1
    connect \A \instr_lh
    connect \B 1'x
    connect \S \mem_do_rdata
    connect \Y $procmux$2516_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$2518
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2516_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2518_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2520
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2518_Y }
    connect \S { $procmux$1739_CMP $procmux$1748_CMP }
    connect \Y $procmux$2520_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4311.10-4311.23|verilog/opdb_pico.v:4311.6-4327.9"
  cell $mux $procmux$2529
    parameter \WIDTH 1
    connect \A \is_lbu_lhu_lw
    connect \B 1'x
    connect \S \mem_do_rdata
    connect \Y $procmux$2529_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$2531
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2529_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2531_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2533
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2531_Y }
    connect \S { $procmux$1739_CMP $procmux$1748_CMP }
    connect \Y $procmux$2533_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$2576
    parameter \WIDTH 1
    connect \A \instr_jalr
    connect \B \alu_out_0
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2576_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2581
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$2595_Y $procmux$2576_Y }
    connect \S { $procmux$1739_CMP $procmux$1781_CMP }
    connect \Y $procmux$2581_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3967.10-3967.19|verilog/opdb_pico.v:3967.6-3975.9"
  cell $mux $procmux$2593
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_jal
    connect \Y $procmux$2593_Y
  end
  attribute \src "verilog/opdb_pico.v:3957.9-3957.24|verilog/opdb_pico.v:3957.5-3976.8"
  cell $mux $procmux$2595
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2593_Y
    connect \S \decoder_trigger
    connect \Y $procmux$2595_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$2613
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2613_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2618
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2613_Y }
    connect \S { $procmux$1739_CMP $procmux$1781_CMP }
    connect \Y $procmux$2618_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2625
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2649_Y $procmux$2630_Y 1'1 }
    connect \S { $procmux$1739_CMP $procmux$1760_CMP $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_pmux$4756 }
    connect \Y $procmux$2625_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$2630
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \alu_out_0
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2630_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $mux $procmux$2649
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \is_rdcycle_rdcycleh_rdinstr_rdinstrh
    connect \Y $procmux$2649_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2692
    parameter \S_WIDTH 6
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B { $procmux$2759_Y $procmux$2740_Y $procmux$2720_Y $procmux$2713_Y $procmux$2707_Y $procmux$2690_Y }
    connect \S { $procmux$1739_CMP $procmux$1760_CMP $procmux$1759_CMP $procmux$1781_CMP $procmux$1780_CMP $auto$opt_reduce.cc:134:opt_pmux$5197 }
    connect \Y $procmux$2692_Y
  end
  attribute \src "verilog/opdb_pico.v:4276.10-4276.38|verilog/opdb_pico.v:4276.6-4280.9"
  cell $mux $procmux$2701
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \S $logic_and$verilog/opdb_pico.v:4276$1519_Y
    connect \Y $procmux$2688_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4261.9-4261.37|verilog/opdb_pico.v:4261.5-4281.8"
  cell $mux $procmux$2703
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B $procmux$2688_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$2690_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20|verilog/opdb_pico.v:4235.5-4255.8"
  cell $mux $procmux$2707
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \S $eq$verilog/opdb_pico.v:4235$1497_Y
    connect \Y $procmux$2707_Y
  end
  attribute \src "verilog/opdb_pico.v:4219.10-4219.18|verilog/opdb_pico.v:4219.6-4220.36"
  cell $mux $procmux$2711
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \S \mem_done
    connect \Y $procmux$2711_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4215.9-4215.37|verilog/opdb_pico.v:4215.5-4230.8"
  cell $mux $procmux$2713
    parameter \WIDTH 10
    connect \A 10'0010000000
    connect \B $procmux$2711_Y
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2713_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4171.5-4206.12"
  cell $pmux $procmux$2720
    parameter \S_WIDTH 2
    parameter \WIDTH 10
    connect \A 10'0000010000
    connect \B 20'00000001000000001000
    connect \S { \is_sb_sh_sw \is_sll_srl_sra }
    connect \Y $procmux$2720_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4136.8-4156.15"
  cell $pmux $procmux$2735
    parameter \S_WIDTH 3
    parameter \WIDTH 10
    connect \A 10'0000010000
    connect \B 30'000000010000000000010000001000
    connect \S { \is_sb_sh_sw \is_amo \is_sll_srl_sra }
    connect \Y $procmux$2735_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $pmux $procmux$2740
    parameter \S_WIDTH 5
    parameter \WIDTH 10
    connect \A $procmux$2735_Y
    connect \B 50'01000000000010000000000000001000000010000000010000
    connect \S { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $logic_and$verilog/opdb_pico.v:4096$1469_Y \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4748 }
    connect \Y $procmux$2740_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3967.10-3967.19|verilog/opdb_pico.v:3967.6-3975.9"
  cell $mux $procmux$2757
    parameter \WIDTH 10
    connect \A 10'0001000000
    connect \B \cpu_state
    connect \S \instr_jal
    connect \Y $procmux$2757_Y
  end
  attribute \src "verilog/opdb_pico.v:3957.9-3957.24|verilog/opdb_pico.v:3957.5-3976.8"
  cell $mux $procmux$2759
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B $procmux$2757_Y
    connect \S \decoder_trigger
    connect \Y $procmux$2759_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2769
    parameter \WIDTH 10
    connect \A 10'0010000000
    connect \B $procmux$2692_Y
    connect \S \resetn
    connect \Y $procmux$2769_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4344.8-4344.46|verilog/opdb_pico.v:4344.4-4350.7"
  cell $mux $procmux$2776
    parameter \WIDTH 10
    connect \A $procmux$2769_Y
    connect \B 10'0100000000
    connect \S $logic_and$verilog/opdb_pico.v:4344$1538_Y
    connect \Y $procmux$2776_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4351.8-4351.44|verilog/opdb_pico.v:4351.4-4357.7"
  cell $mux $procmux$2782
    parameter \WIDTH 10
    connect \A $procmux$2776_Y
    connect \B 10'0100000000
    connect \S $logic_and$verilog/opdb_pico.v:4351$1545_Y
    connect \Y $procmux$2782_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4343.7-4343.65|verilog/opdb_pico.v:4343.3-4358.6"
  cell $mux $procmux$2784
    parameter \WIDTH 10
    connect \A $procmux$2769_Y
    connect \B $procmux$2782_Y
    connect \S $logic_and$verilog/opdb_pico.v:4343$1535_Y
    connect \Y $procmux$2784_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20|verilog/opdb_pico.v:4235.5-4255.8"
  cell $mux $procmux$2915
    parameter \WIDTH 1
    connect \A 1'x
    connect \B \mem_do_prefetch
    connect \S $eq$verilog/opdb_pico.v:4235$1497_Y
    connect \Y $procmux$2915_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$2917
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$2964_Y $procmux$2944_Y $procmux$2927_Y $procmux$2915_Y }
    connect \S { $procmux$1739_CMP $procmux$1760_CMP $procmux$1759_CMP $procmux$1780_CMP }
    connect \Y $procmux$2917_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$2922_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000010000
    connect \Y $procmux$1781_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4171.5-4206.12"
  cell $pmux $procmux$2927
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B 2'1x
    connect \S { \is_sb_sh_sw \is_sll_srl_sra }
    connect \Y $procmux$2927_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4136.8-4156.15"
  cell $pmux $procmux$2939
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B 2'1x
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4754 \is_sll_srl_sra }
    connect \Y $procmux$2939_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $pmux $procmux$2944
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $procmux$2939_Y
    connect \B { 2'1x \mem_do_prefetch }
    connect \S { $logic_and$verilog/opdb_pico.v:4096$1469_Y $auto$opt_reduce.cc:134:opt_pmux$4774 $auto$opt_reduce.cc:134:opt_pmux$4748 }
    connect \Y $procmux$2944_Y
  end
  attribute \src "verilog/opdb_pico.v:3957.9-3957.24|verilog/opdb_pico.v:3957.5-3976.8"
  cell $mux $procmux$2964
    parameter \WIDTH 1
    connect \A $logic_and$verilog/opdb_pico.v:3892$1402_Y
    connect \B $procmux$2593_Y
    connect \S \decoder_trigger
    connect \Y $procmux$2964_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3855.7-3855.14|verilog/opdb_pico.v:3855.3-4341.10"
  cell $mux $procmux$2977
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2917_Y
    connect \S \resetn
    connect \Y $procmux$2977_Y
  end
  attribute \src "verilog/opdb_pico.v:4370.7-4370.26|verilog/opdb_pico.v:4370.3-4375.6"
  cell $mux $procmux$2979
    parameter \WIDTH 1
    connect \A $procmux$2977_Y
    connect \B 1'0
    connect \S $logic_or$verilog/opdb_pico.v:4370$1563_Y
    connect \Y $procmux$2979_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4313.7-4317.14"
  cell $pmux $procmux$3013
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 6'100100
    connect \S { $logic_or$verilog/opdb_pico.v:4314$1528_Y $logic_or$verilog/opdb_pico.v:4315$1529_Y \instr_lw }
    connect \Y $procmux$3013_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4311.10-4311.23|verilog/opdb_pico.v:4311.6-4327.9"
  cell $mux $procmux$3017
    parameter \WIDTH 2
    connect \A $procmux$3013_Y
    connect \B 2'x
    connect \S \mem_do_rdata
    connect \Y $procmux$3017_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$3019
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$3017_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$3019_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$3021
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B { 2'00 $procmux$3039_Y $procmux$3027_Y $procmux$3019_Y }
    connect \S { $procmux$1739_CMP $procmux$1779_CMP $procmux$1771_CMP $procmux$1748_CMP }
    connect \Y $procmux$3021_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4290.25-4290.38|verilog/opdb_pico.v:4290.21-4298.24"
  cell $mux $procmux$3025
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'x
    connect \S \mem_do_wdata
    connect \Y $procmux$3025_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4289.21-4289.49|verilog/opdb_pico.v:4289.17-4305.20"
  cell $mux $procmux$3027
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$3025_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$3027_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3029_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000000001
    connect \Y $procmux$1771_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4264.7-4268.14"
  cell $pmux $procmux$3033
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 6'100100
    connect \S { \instr_sb \instr_sh \instr_sw }
    connect \Y $procmux$3033_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4262.10-4262.23|verilog/opdb_pico.v:4262.6-4275.9"
  cell $mux $procmux$3037
    parameter \WIDTH 2
    connect \A $procmux$3033_Y
    connect \B 2'x
    connect \S \mem_do_wdata
    connect \Y $procmux$3037_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4261.9-4261.37|verilog/opdb_pico.v:4261.5-4281.8"
  cell $mux $procmux$3039
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$3037_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$3039_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$3138
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$3141_Y \cpuregs_rs2 }
    connect \S { $procmux$1760_CMP $procmux$1759_CMP }
    connect \Y $procmux$3138_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $pmux $procmux$3141
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \cpuregs_rs2
    connect \B { 32'x \decoded_imm }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4764 $auto$opt_reduce.cc:134:opt_pmux$4748 }
    connect \Y $procmux$3141_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4311.10-4311.23|verilog/opdb_pico.v:4311.6-4327.9"
  cell $mux $procmux$3160
    parameter \WIDTH 32
    connect \A $add$verilog/opdb_pico.v:4273$1517_Y
    connect \B 32'x
    connect \S \mem_do_rdata
    connect \Y $procmux$3160_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4310.9-4310.37|verilog/opdb_pico.v:4310.5-4339.8"
  cell $mux $procmux$3162
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$3160_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$3162_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $pmux $procmux$3164
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$3198_Y $procmux$3191_Y $procmux$3174_Y $procmux$3162_Y }
    connect \S { $procmux$1760_CMP $procmux$1780_CMP $procmux$1779_CMP $procmux$1748_CMP }
    connect \Y $procmux$3164_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3165_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000000010
    connect \Y $procmux$1748_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4262.10-4262.23|verilog/opdb_pico.v:4262.6-4275.9"
  cell $mux $procmux$3172
    parameter \WIDTH 32
    connect \A $add$verilog/opdb_pico.v:4273$1517_Y
    connect \B 32'x
    connect \S \mem_do_wdata
    connect \Y $procmux$3172_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4261.9-4261.37|verilog/opdb_pico.v:4261.5-4281.8"
  cell $mux $procmux$3174
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$3172_Y
    connect \S $logic_or$verilog/opdb_pico.v:4261$1515_Y
    connect \Y $procmux$3174_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3176_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000000100
    connect \Y $procmux$1779_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4249.6-4253.13"
  cell $pmux $procmux$3178
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \pcpi_rs1 [30:0] 2'00 \pcpi_rs1 [31:1] 1'x \pcpi_rs1 [31:1] }
    connect \S { $logic_or$verilog/opdb_pico.v:3677$1341_Y $logic_or$verilog/opdb_pico.v:3679$1343_Y $logic_or$verilog/opdb_pico.v:3642$1573_Y }
    connect \Y $procmux$3178_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:4241.6-4245.13"
  cell $pmux $procmux$3184
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \pcpi_rs1 [27:0] 8'00000000 \pcpi_rs1 [31:4] 1'x \pcpi_rs1 [31] \pcpi_rs1 [31] \pcpi_rs1 [31] \pcpi_rs1 [31:4] }
    connect \S { $logic_or$verilog/opdb_pico.v:3677$1341_Y $logic_or$verilog/opdb_pico.v:3679$1343_Y $logic_or$verilog/opdb_pico.v:3642$1573_Y }
    connect \Y $procmux$3184_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4239.18-4239.48|verilog/opdb_pico.v:4239.14-4255.8"
  cell $mux $procmux$3188
    parameter \WIDTH 32
    connect \A $procmux$3178_Y
    connect \B $procmux$3184_Y
    connect \S $ge$verilog/opdb_pico.v:4239$1498_Y
    connect \Y $procmux$3188_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:4235.9-4235.20|verilog/opdb_pico.v:4235.5-4255.8"
  cell $mux $procmux$3191
    parameter \WIDTH 32
    connect \A $procmux$3188_Y
    connect \B 32'x
    connect \S $eq$verilog/opdb_pico.v:4235$1497_Y
    connect \Y $procmux$3191_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000001000
    connect \Y $procmux$1780_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3984.5-4160.12"
  cell $pmux $procmux$3198
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \cpuregs_rs1
    connect \B { 32'x $ternary$verilog/opdb_pico.v:4042$1459_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4760 \is_lui_auipc_jal }
    connect \Y $procmux$3198_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3967.10-3967.19|verilog/opdb_pico.v:3967.6-3975.9"
  cell $mux $procmux$3220
    parameter \WIDTH 32
    connect \A $add$verilog/opdb_pico.v:3952$1443_Y
    connect \B $add$verilog/opdb_pico.v:3969$1447_Y
    connect \S \instr_jal
    connect \Y $procmux$3220_Y
  end
  attribute \src "verilog/opdb_pico.v:3957.9-3957.24|verilog/opdb_pico.v:3957.5-3976.8"
  cell $mux $procmux$3222
    parameter \WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B $procmux$3220_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3222_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3288_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0001000000
    connect \Y $procmux$1760_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3292_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \Y $procmux$1739_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3886.3-4341.10"
  cell $eq $procmux$3314_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000100000
    connect \Y $procmux$1759_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3735.7-3735.44|verilog/opdb_pico.v:3735.3-3736.42"
  cell $mux $procmux$3319
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$verilog/opdb_pico.v:3735$1370_Y
    connect \Y $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3735.7-3735.44|verilog/opdb_pico.v:3735.3-3736.42"
  cell $mux $procmux$3322
    parameter \WIDTH 32
    connect \A 32'x
    connect \B \cpuregs_wrdata
    connect \S $logic_and$verilog/opdb_pico.v:3735$1370_Y
    connect \Y $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_DATA[31:0]$1367
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3735.7-3735.44|verilog/opdb_pico.v:3735.3-3736.42"
  cell $mux $procmux$3325
    parameter \WIDTH 5
    connect \A 5'x
    connect \B \latched_rd
    connect \S $logic_and$verilog/opdb_pico.v:3735$1370_Y
    connect \Y $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_ADDR[4:0]$1366
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3712.4-3729.11"
  cell $mux $procmux$3329
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_pmux$4758
    connect \Y $2\cpuregs_write[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3712.4-3729.11"
  cell $pmux $procmux$3338
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $add$verilog/opdb_pico.v:3714$1356_Y $ternary$verilog/opdb_pico.v:3718$1359_Y }
    connect \S { \latched_branch $logic_and$verilog/opdb_pico.v:3717$1358_Y }
    connect \Y $2\cpuregs_wrdata[31:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3710.7-3710.35|verilog/opdb_pico.v:3710.3-3730.6"
  cell $mux $procmux$3346
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $2\cpuregs_wrdata[31:0]
    connect \S $eq$verilog/opdb_pico.v:3585$1314_Y
    connect \Y \cpuregs_wrdata
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3710.7-3710.35|verilog/opdb_pico.v:3710.3-3730.6"
  cell $mux $procmux$3349
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\cpuregs_write[0:0]
    connect \S $eq$verilog/opdb_pico.v:3585$1314_Y
    connect \Y \cpuregs_write
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3666.3-3681.10"
  cell $pmux $procmux$3358
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \alu_add_sub 31'0000000000000000000000000000000 \alu_out_0 $xor$verilog/opdb_pico.v:3672$1336_Y $or$verilog/opdb_pico.v:3674$1338_Y $and$verilog/opdb_pico.v:3676$1340_Y }
    connect \S { \is_lui_auipc_jal_jalr_addi_add_sub \is_compare $logic_or$verilog/opdb_pico.v:3671$1335_Y $logic_or$verilog/opdb_pico.v:3673$1337_Y $logic_or$verilog/opdb_pico.v:3675$1339_Y }
    connect \Y \alu_out
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3649.3-3662.10"
  cell $pmux $procmux$3367
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \alu_eq $logic_not$verilog/opdb_pico.v:3653$1326_Y $logic_not$verilog/opdb_pico.v:3655$1327_Y $logic_not$verilog/opdb_pico.v:3657$1328_Y \alu_lts \alu_ltu }
    connect \S { \instr_beq \instr_bne \instr_bge \instr_bgeu \is_slti_blt_slt \is_sltiu_bltu_sltu }
    connect \Y \alu_out_0
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:3515.4-3528.11"
  cell $pmux $procmux$3650
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'0000000000000000000000000000000x
    connect \B { \decoded_imm_uj [31:1] 1'0 \mem_rdata_q [31:12] 12'000000000000 \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31:20] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [7] \mem_rdata_q [30:25] \mem_rdata_q [11:8] 1'0 \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31:25] \mem_rdata_q [11:7] }
    connect \S { \instr_jal $procmux$3654_CMP $procmux$3653_CMP \is_beq_bne_blt_bge_bltu_bgeu \is_sb_sh_sw }
    connect \Y $procmux$3650_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:3415.17-3415.23|verilog/opdb_pico.v:3415.13-3451.16"
  cell $mux $procmux$3917
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$proc_rom.cc:149:do_switch$1577
    connect \S \is_amo
    connect \Y $procmux$3917_Y
  end
  attribute \src "verilog/opdb_pico.v:2988.10-2988.22|verilog/opdb_pico.v:2988.6-2990.9"
  cell $mux $procmux$4204
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'00
    connect \S \mem_do_rinst
    connect \Y $procmux$4204_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $pmux $procmux$4206
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B { $procmux$4222_Y $procmux$4214_Y $procmux$4208_Y $procmux$4204_Y }
    connect \S { $logic_and$verilog/opdb_pico.v:2727$946_Y $procmux$4169_CMP $eq$verilog/opdb_pico.v:2908$1014_Y $eq$verilog/opdb_pico.v:2908$1015_Y }
    connect \Y $procmux$4206_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $eq $procmux$4207_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'11
    connect \Y $eq$verilog/opdb_pico.v:2908$1015_Y
  end
  attribute \src "verilog/opdb_pico.v:2980.10-2980.18|verilog/opdb_pico.v:2980.6-2983.9"
  cell $mux $procmux$4208
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'00
    connect \S \mem_xfer
    connect \Y $procmux$4208_Y
  end
  attribute \src "verilog/opdb_pico.v:2956.10-2956.18|verilog/opdb_pico.v:2956.6-2975.9"
  cell $mux $procmux$4214
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$4212_Y
    connect \S \mem_xfer
    connect \Y $procmux$4214_Y
  end
  attribute \src "verilog/opdb_pico.v:2932.10-2932.57|verilog/opdb_pico.v:2932.6-2937.9"
  cell $mux $procmux$4217
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'01
    connect \S $logic_or$verilog/opdb_pico.v:2727$948_Y
    connect \Y $procmux$4217_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:2939.29-2939.56|verilog/opdb_pico.v:2939.25-2948.28"
  cell $mux $procmux$4220
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S $eq$verilog/opdb_pico.v:2534$895_Y
    connect \Y $procmux$4220_Y
  end
  attribute \src "verilog/opdb_pico.v:2938.10-2938.22|verilog/opdb_pico.v:2938.6-2949.9"
  cell $mux $procmux$4222
    parameter \WIDTH 2
    connect \A $procmux$4217_Y
    connect \B $procmux$4220_Y
    connect \S \mem_do_wdata
    connect \Y $procmux$4222_Y
  end
  attribute \src "verilog/opdb_pico.v:2915.8-2915.15|verilog/opdb_pico.v:2915.4-2916.20"
  cell $mux $procmux$4226
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'x
    connect \S \resetn
    connect \Y $procmux$4226_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:2914.7-2914.22|verilog/opdb_pico.v:2914.3-2993.6"
  cell $mux $procmux$4228
    parameter \WIDTH 2
    connect \A $procmux$4206_Y
    connect \B $procmux$4226_Y
    connect \S $logic_or$verilog/opdb_pico.v:2914$1019_Y
    connect \Y $0\mem_state[1:0]
  end
  attribute \src "verilog/opdb_pico.v:2922.8-2922.35|verilog/opdb_pico.v:2922.4-2925.7"
  cell $mux $procmux$4235
    parameter \WIDTH 4
    connect \A \mem_wstrb
    connect \B $and$verilog/opdb_pico.v:2924$1024_Y
    connect \S $logic_or$verilog/opdb_pico.v:2922$1023_Y
    connect \Y $procmux$4235_Y
  end
  attribute \src "verilog/opdb_pico.v:2932.10-2932.57|verilog/opdb_pico.v:2932.6-2937.9"
  cell $mux $procmux$4240
    parameter \WIDTH 4
    connect \A $procmux$4235_Y
    connect \B 4'0000
    connect \S $logic_or$verilog/opdb_pico.v:2727$948_Y
    connect \Y $procmux$4240_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $mux $procmux$4242
    parameter \WIDTH 4
    connect \A $procmux$4235_Y
    connect \B $procmux$4240_Y
    connect \S $logic_and$verilog/opdb_pico.v:2727$946_Y
    connect \Y $procmux$4242_Y
  end
  attribute \src "verilog/opdb_pico.v:2932.10-2932.57|verilog/opdb_pico.v:2932.6-2937.9"
  cell $mux $procmux$4260
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $logic_or$verilog/opdb_pico.v:2709$909_Y
    connect \S $logic_or$verilog/opdb_pico.v:2727$948_Y
    connect \Y $procmux$4260_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $logic_not $procmux$4267_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $logic_and$verilog/opdb_pico.v:2727$946_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $pmux $procmux$4274
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$4287_Y $procmux$4272_Y }
    connect \S { $logic_and$verilog/opdb_pico.v:2727$946_Y $auto$opt_reduce.cc:134:opt_pmux$5203 }
    connect \Y $procmux$4274_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $eq $procmux$4275_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'10
    connect \Y $eq$verilog/opdb_pico.v:2908$1014_Y
  end
  attribute \src "verilog/opdb_pico.v:2956.10-2956.18|verilog/opdb_pico.v:2956.6-2975.9"
  cell $mux $procmux$4279
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \mem_xfer
    connect \Y $procmux$4272_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2930.4-2992.11"
  cell $eq $procmux$4281_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'01
    connect \Y $procmux$4169_CMP
  end
  attribute \src "verilog/opdb_pico.v:2932.10-2932.57|verilog/opdb_pico.v:2932.6-2937.9"
  cell $mux $procmux$4282
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_or$verilog/opdb_pico.v:2727$948_Y
    connect \Y $procmux$4282_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:2939.29-2939.56|verilog/opdb_pico.v:2939.25-2948.28"
  cell $mux $procmux$4285
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$verilog/opdb_pico.v:2534$895_Y
    connect \Y $procmux$4285_Y
  end
  attribute \src "verilog/opdb_pico.v:2938.10-2938.22|verilog/opdb_pico.v:2938.6-2949.9"
  cell $mux $procmux$4287
    parameter \WIDTH 1
    connect \A $procmux$4282_Y
    connect \B $procmux$4285_Y
    connect \S \mem_do_wdata
    connect \Y $procmux$4287_Y
  end
  attribute \src "verilog/opdb_pico.v:2917.8-2917.28|verilog/opdb_pico.v:2917.4-2918.20"
  cell $mux $procmux$4291
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_or$verilog/opdb_pico.v:2917$1022_Y
    connect \Y $procmux$4291_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:2914.7-2914.22|verilog/opdb_pico.v:2914.3-2993.6"
  cell $mux $procmux$4293
    parameter \WIDTH 1
    connect \A $procmux$4274_Y
    connect \B $procmux$4291_Y
    connect \S $logic_or$verilog/opdb_pico.v:2914$1019_Y
    connect \Y $0\mem_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2768.5-2773.12"
  cell $pmux $procmux$4513
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 24'000000000000000000000000 \mem_rdata [7:0] 24'000000000000000000000000 \mem_rdata [15:8] 24'000000000000000000000000 \mem_rdata [23:16] 24'000000000000000000000000 \mem_rdata [31:24] }
    connect \S { $procmux$4517_CMP $procmux$4516_CMP $procmux$4515_CMP $procmux$4514_CMP }
    connect \Y $3\mem_rdata_word[31:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2768.5-2773.12"
  cell $eq $procmux$4514_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \B 2'11
    connect \Y $procmux$4514_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2768.5-2773.12"
  cell $eq $procmux$4515_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \B 2'10
    connect \Y $procmux$4515_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2768.5-2773.12"
  cell $eq $procmux$4516_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \B 2'01
    connect \Y $procmux$4516_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2768.5-2773.12"
  cell $logic_not $procmux$4517_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \Y $procmux$4517_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2751.3-2775.10"
  cell $eq $procmux$4519_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \B 2'10
    connect \Y $procmux$4519_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2760.5-2763.12"
  cell $pmux $procmux$4522
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 16'0000000000000000 \mem_rdata [15:0] 16'0000000000000000 \mem_rdata [31:16] }
    connect \S { $procmux$4524_CMP \pcpi_rs1 [1] }
    connect \Y $2\mem_rdata_word[31:0]
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2760.5-2763.12"
  cell $not $procmux$4524_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1]
    connect \Y $procmux$4524_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2751.3-2775.10"
  cell $eq $procmux$4526_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \B 2'01
    connect \Y $eq$verilog/opdb_pico.v:4351$1543_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2751.3-2775.10"
  cell $pmux $procmux$4528
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \mem_rdata $2\mem_rdata_word[31:0] $3\mem_rdata_word[31:0] }
    connect \S { $eq$verilog/opdb_pico.v:4344$1536_Y $eq$verilog/opdb_pico.v:4351$1543_Y $procmux$4519_CMP }
    connect \Y \mem_rdata_word
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2751.3-2775.10"
  cell $logic_not $procmux$4531_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \Y $eq$verilog/opdb_pico.v:4344$1536_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2751.3-2775.10"
  cell $pmux $procmux$4533
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'x
    connect \B { 4'1111 $ternary$verilog/opdb_pico.v:2759$977_Y $shl$verilog/opdb_pico.v:2767$978_Y }
    connect \S { $eq$verilog/opdb_pico.v:4344$1536_Y $eq$verilog/opdb_pico.v:4351$1543_Y $procmux$4519_CMP }
    connect \Y \mem_la_wstrb
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:2751.3-2775.10"
  cell $pmux $procmux$4538
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \pcpi_rs2 \pcpi_rs2 [15:0] \pcpi_rs2 [15:0] \pcpi_rs2 [7:0] \pcpi_rs2 [7:0] \pcpi_rs2 [7:0] \pcpi_rs2 [7:0] }
    connect \S { $eq$verilog/opdb_pico.v:4344$1536_Y $eq$verilog/opdb_pico.v:4351$1543_Y $procmux$4519_CMP }
    connect \Y \mem_la_wdata
  end
  attribute \src "verilog/opdb_pico.v:2723.108-2723.118"
  cell $reduce_and $reduce_and$verilog/opdb_pico.v:2723$931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $reduce_and$verilog/opdb_pico.v:2723$931_Y
  end
  attribute \src "verilog/opdb_pico.v:3743.18-3743.56"
  cell $reduce_bool $reduce_bool$verilog/opdb_pico.v:3743$1376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoded_rs1
    connect \Y $reduce_bool$verilog/opdb_pico.v:3743$1376_Y
  end
  attribute \src "verilog/opdb_pico.v:3744.18-3744.56"
  cell $reduce_bool $reduce_bool$verilog/opdb_pico.v:3744$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoded_rs2
    connect \Y $reduce_bool$verilog/opdb_pico.v:3744$1379_Y
  end
  attribute \src "verilog/opdb_pico.v:2723.42-2723.52"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:2723$926
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $reduce_or$verilog/opdb_pico.v:2723$926_Y
  end
  attribute \src "verilog/opdb_pico.v:3041.85-3041.98"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3041$1039
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_la_amo_op
    connect \Y $reduce_or$verilog/opdb_pico.v:3041$1039_Y
  end
  attribute \src "verilog/opdb_pico.v:3044.48-3044.111"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3044$1042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  end
  attribute \src "verilog/opdb_pico.v:3216.23-3216.59"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3216$1052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_jal \instr_auipc \instr_lui }
    connect \Y $0\is_lui_auipc_jal[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3217.41-3217.123"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3217$1053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { \instr_sub \instr_add \instr_addi \instr_jalr \instr_jal \instr_auipc \instr_lui }
    connect \Y $reduce_or$verilog/opdb_pico.v:3217$1053_Y
  end
  attribute \src "verilog/opdb_pico.v:3218.22-3218.57"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3218$1054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_slt \instr_slti \instr_blt }
    connect \Y $0\is_slti_blt_slt[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3219.25-3219.63"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3219$1055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_sltu \instr_sltiu \instr_bltu }
    connect \Y $0\is_sltiu_bltu_sltu[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3220.20-3220.53"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3220$1056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_lhu \instr_lbu \instr_lw }
    connect \Y $0\is_lbu_lhu_lw[0:0]
  end
  attribute \src "verilog/opdb_pico.v:3221.17-3221.96"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3221$1057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \is_beq_bne_blt_bge_bltu_bgeu \instr_sltu \instr_slt \instr_sltiu \instr_slti }
    connect \Y $reduce_or$verilog/opdb_pico.v:3221$1057_Y
  end
  attribute \src "verilog/opdb_pico.v:3496.77-3503.5"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3496$1294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$verilog/opdb_pico.v:3455$1164_Y $eq$verilog/opdb_pico.v:3407$1148_Y $eq$verilog/opdb_pico.v:3403$1142_Y $eq$verilog/opdb_pico.v:3402$1140_Y $eq$verilog/opdb_pico.v:3400$1136_Y $eq$verilog/opdb_pico.v:3398$1132_Y }
    connect \Y $reduce_or$verilog/opdb_pico.v:3496$1294_Y
  end
  attribute \src "verilog/opdb_pico.v:3505.40-3509.5"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3505$1306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$verilog/opdb_pico.v:3491$1285_Y $logic_and$verilog/opdb_pico.v:3492$1282_Y $logic_and$verilog/opdb_pico.v:3493$1279_Y }
    connect \Y $reduce_or$verilog/opdb_pico.v:3490$1286_Y
  end
  attribute \src "verilog/opdb_pico.v:3518.5-3518.30"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3518$1308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_auipc \instr_lui }
    connect \Y $procmux$3654_CMP
  end
  attribute \src "verilog/opdb_pico.v:3520.5-3520.55"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:3520$1310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \is_alu_reg_imm \is_lb_lh_lw_lbu_lhu \instr_jalr }
    connect \Y $procmux$3653_CMP
  end
  attribute \src "verilog/opdb_pico.v:4359.81-4359.93"
  cell $reduce_or $reduce_or$verilog/opdb_pico.v:4359$1552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reg_pc [1:0]
    connect \Y $reduce_or$verilog/opdb_pico.v:4359$1552_Y
  end
  attribute \src "verilog/opdb_pico.v:2767.20-2767.43"
  cell $shl $shl$verilog/opdb_pico.v:2767$978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 4'0001
    connect \B \pcpi_rs1 [1:0]
    connect \Y $shl$verilog/opdb_pico.v:2767$978_Y
  end
  attribute \src "verilog/opdb_pico.v:3637.30-3637.47"
  cell $sub $sub$verilog/opdb_pico.v:3637$1566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $sub$verilog/opdb_pico.v:3637$1566_Y
  end
  attribute \src "verilog/opdb_pico.v:4246.16-4246.26"
  cell $sub $sub$verilog/opdb_pico.v:4246$1506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_sh
    connect \B 4
    connect \Y $sub$verilog/opdb_pico.v:4246$1506_Y
  end
  attribute \src "verilog/opdb_pico.v:4254.16-4254.26"
  cell $sub $sub$verilog/opdb_pico.v:4254$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_sh
    connect \B 1
    connect \Y $sub$verilog/opdb_pico.v:4254$1513_Y
  end
  attribute \src "verilog/opdb_pico.v:2729.23-2729.121"
  cell $mux $ternary$verilog/opdb_pico.v:2729$962
    parameter \WIDTH 32
    connect \A \pcpi_rs1
    connect \B { \next_pc [31:2] 2'00 }
    connect \S $logic_or$verilog/opdb_pico.v:2709$909_Y
    connect \Y \mem_la_addr
  end
  attribute \src "verilog/opdb_pico.v:2731.39-2731.96"
  cell $mux $ternary$verilog/opdb_pico.v:2731$964
    parameter \WIDTH 32
    connect \A \mem_rdata_q
    connect \B \mem_rdata
    connect \S \mem_xfer
    connect \Y \mem_rdata_latched
  end
  attribute \src "verilog/opdb_pico.v:2759.20-2759.50"
  cell $mux $ternary$verilog/opdb_pico.v:2759$977
    parameter \WIDTH 4
    connect \A 4'0011
    connect \B 4'1100
    connect \S \pcpi_rs1 [1]
    connect \Y $ternary$verilog/opdb_pico.v:2759$977_Y
  end
  attribute \src "verilog/opdb_pico.v:2973.21-2973.57"
  cell $mux $ternary$verilog/opdb_pico.v:2973$1038
    parameter \WIDTH 32
    connect \A 3
    connect \B 0
    connect \S $logic_or$verilog/opdb_pico.v:2723$928_Y
    connect \Y { $ternary$verilog/opdb_pico.v:2973$1038_Y [31:2] $procmux$4212_Y }
  end
  attribute \src "verilog/opdb_pico.v:3610.19-3610.79"
  cell $mux $ternary$verilog/opdb_pico.v:3610$1324
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $and$verilog/opdb_pico.v:3610$1323_Y
    connect \S $logic_and$verilog/opdb_pico.v:3610$1322_Y
    connect \Y \next_pc
  end
  attribute \src "verilog/opdb_pico.v:3637.18-3637.67"
  cell $mux $ternary$verilog/opdb_pico.v:3637$1568
    parameter \WIDTH 32
    connect \A $add$verilog/opdb_pico.v:3637$1567_Y
    connect \B $sub$verilog/opdb_pico.v:3637$1566_Y
    connect \S \instr_sub
    connect \Y \alu_add_sub
  end
  attribute \src "verilog/opdb_pico.v:3743.18-3743.56"
  cell $mux $ternary$verilog/opdb_pico.v:3743$1377
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\cpuregs$verilog/opdb_pico.v:3743$1375_DATA
    connect \S $reduce_bool$verilog/opdb_pico.v:3743$1376_Y
    connect \Y \cpuregs_rs1
  end
  attribute \src "verilog/opdb_pico.v:3744.18-3744.56"
  cell $mux $ternary$verilog/opdb_pico.v:3744$1380
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\cpuregs$verilog/opdb_pico.v:3744$1378_DATA
    connect \S $reduce_bool$verilog/opdb_pico.v:3744$1379_Y
    connect \Y \cpuregs_rs2
  end
  attribute \src "verilog/opdb_pico.v:3900.20-3900.92"
  cell $mux $ternary$verilog/opdb_pico.v:3900$1405
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $and$verilog/opdb_pico.v:3900$1404_Y
    connect \S \latched_store
    connect \Y $ternary$verilog/opdb_pico.v:3900$1405_Y
  end
  attribute \src "verilog/opdb_pico.v:3923.53-3923.88"
  cell $mux $ternary$verilog/opdb_pico.v:3923$1421
    parameter \WIDTH 32
    connect \A \reg_out
    connect \B \alu_out_q
    connect \S \latched_stalu
    connect \Y $ternary$verilog/opdb_pico.v:3718$1359_Y
  end
  attribute \src "verilog/opdb_pico.v:4042.18-4042.40"
  cell $mux $ternary$verilog/opdb_pico.v:4042$1459
    parameter \WIDTH 32
    connect \A \reg_pc
    connect \B 0
    connect \S \instr_lui
    connect \Y $ternary$verilog/opdb_pico.v:4042$1459_Y
  end
  attribute \src "verilog/opdb_pico.v:3672.15-3672.32"
  cell $xor $xor$verilog/opdb_pico.v:3672$1336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $xor$verilog/opdb_pico.v:3672$1336_Y
  end
  connect $ternary$verilog/opdb_pico.v:2973$1038_Y [1:0] $procmux$4212_Y
  connect \decoded_imm_uj [0] 1'0
  connect \eoi 0
  connect \pcpi_insn 32'x
  connect $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [30:0] { $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] $0$memwr$\cpuregs$verilog/opdb_pico.v:3736$892_EN[31:0]$1368 [31] }
  connect \pcpi_valid 1'0
  connect \trace_data 36'x
  connect \trace_valid 1'0
end
attribute \top 1
attribute \src "verilog/opdb_pico.v:5193.1-5427.10"
module \picorv32_wb
  parameter \ENABLE_COUNTERS 1'1
  parameter \ENABLE_COUNTERS64 1'1
  parameter \ENABLE_REGS_16_31 1'1
  parameter \ENABLE_REGS_DUALPORT 1'1
  parameter \TWO_STAGE_SHIFT 1'1
  parameter \BARREL_SHIFTER 1'0
  parameter \TWO_CYCLE_COMPARE 1'0
  parameter \TWO_CYCLE_ALU 1'0
  parameter \COMPRESSED_ISA 1'0
  parameter \CATCH_MISALIGN 1'1
  parameter \CATCH_ILLINSN 1'1
  parameter \ENABLE_PCPI 1'0
  parameter \ENABLE_MUL 1'0
  parameter \ENABLE_FAST_MUL 1'0
  parameter \ENABLE_DIV 1'0
  parameter \ENABLE_IRQ 1'0
  parameter \ENABLE_IRQ_QREGS 1'1
  parameter \ENABLE_IRQ_TIMER 1'1
  parameter \ENABLE_TRACE 1'0
  parameter \REGS_INIT_ZERO 1'0
  parameter \MASKED_IRQ 0
  parameter \LATCHED_IRQ 32'11111111111111111111111111111111
  parameter \PROGADDR_RESET 0
  parameter \PROGADDR_IRQ 16
  parameter \STACKADDR 32'11111111111111111111111111111111
  wire $auto$opt_dff.cc:194:make_patterns_logic$4776
  wire $auto$opt_dff.cc:194:make_patterns_logic$4778
  wire $auto$opt_dff.cc:194:make_patterns_logic$4780
  wire $auto$opt_dff.cc:194:make_patterns_logic$4801
  wire $auto$opt_dff.cc:194:make_patterns_logic$4829
  wire $auto$opt_dff.cc:219:make_patterns_logic$4784
  wire $auto$opt_dff.cc:219:make_patterns_logic$4789
  wire $auto$opt_dff.cc:219:make_patterns_logic$4793
  wire $auto$opt_dff.cc:219:make_patterns_logic$4805
  wire $auto$opt_dff.cc:219:make_patterns_logic$4833
  attribute \src "verilog/opdb_pico.v:5374.15-5374.42"
  wire $or$verilog/opdb_pico.v:5374$874_Y
  attribute \src "verilog/opdb_pico.v:5374.15-5374.57"
  wire $or$verilog/opdb_pico.v:5374$875_Y
  wire width 2 $procmux$1583_Y
  wire width 2 $procmux$1585_Y
  wire $procmux$1586_CMP
  wire width 2 $procmux$1588_Y
  wire $procmux$1590_CMP
  wire $procmux$1596_Y
  wire $procmux$1598_Y
  wire $procmux$1601_Y
  wire $procmux$1635_Y
  wire $procmux$1638_Y
  wire $procmux$1676_Y
  wire $procmux$1677_CMP
  wire $procmux$1678_Y
  wire $procmux$1682_Y
  attribute \src "verilog/opdb_pico.v:5247.16-5247.19"
  wire width 32 output 21 \eoi
  attribute \src "verilog/opdb_pico.v:5246.16-5246.19"
  wire width 32 input 20 \irq
  attribute \src "verilog/opdb_pico.v:5278.14-5278.22"
  wire width 32 \mem_addr
  attribute \src "verilog/opdb_pico.v:5275.9-5275.18"
  wire output 24 \mem_instr
  attribute \src "verilog/opdb_pico.v:5282.13-5282.22"
  wire width 32 \mem_rdata
  attribute \src "verilog/opdb_pico.v:5281.14-5281.23"
  wire \mem_ready
  attribute \src "verilog/opdb_pico.v:5277.14-5277.23"
  wire \mem_valid
  attribute \src "verilog/opdb_pico.v:5279.14-5279.23"
  wire width 32 \mem_wdata
  attribute \src "verilog/opdb_pico.v:5280.14-5280.23"
  wire width 4 \mem_wstrb
  attribute \src "verilog/opdb_pico.v:5237.16-5237.25"
  wire width 32 output 13 \pcpi_insn
  attribute \src "verilog/opdb_pico.v:5241.16-5241.23"
  wire width 32 input 17 \pcpi_rd
  attribute \src "verilog/opdb_pico.v:5243.16-5243.26"
  wire input 19 \pcpi_ready
  attribute \src "verilog/opdb_pico.v:5238.16-5238.24"
  wire width 32 output 14 \pcpi_rs1
  attribute \src "verilog/opdb_pico.v:5239.16-5239.24"
  wire width 32 output 15 \pcpi_rs2
  attribute \src "verilog/opdb_pico.v:5236.16-5236.26"
  wire output 12 \pcpi_valid
  attribute \src "verilog/opdb_pico.v:5242.16-5242.25"
  wire input 18 \pcpi_wait
  attribute \src "verilog/opdb_pico.v:5240.16-5240.23"
  wire input 16 \pcpi_wr
  attribute \src "verilog/opdb_pico.v:5285.7-5285.13"
  wire \resetn
  attribute \src "verilog/opdb_pico.v:5371.12-5371.17"
  wire width 2 \state
  attribute \src "verilog/opdb_pico.v:5273.16-5273.26"
  wire width 36 output 23 \trace_data
  attribute \src "verilog/opdb_pico.v:5272.16-5272.27"
  wire output 22 \trace_valid
  attribute \src "verilog/opdb_pico.v:5220.9-5220.13"
  wire output 1 \trap
  attribute \src "verilog/opdb_pico.v:5224.8-5224.16"
  wire input 3 \wb_clk_i
  attribute \src "verilog/opdb_pico.v:5223.8-5223.16"
  wire input 2 \wb_rst_i
  attribute \src "verilog/opdb_pico.v:5232.8-5232.17"
  wire input 10 \wbm_ack_i
  attribute \src "verilog/opdb_pico.v:5226.20-5226.29"
  wire width 32 output 4 \wbm_adr_o
  attribute \src "verilog/opdb_pico.v:5233.13-5233.22"
  wire output 11 \wbm_cyc_o
  attribute \src "verilog/opdb_pico.v:5228.15-5228.24"
  wire width 32 input 6 \wbm_dat_i
  attribute \src "verilog/opdb_pico.v:5227.20-5227.29"
  wire width 32 output 5 \wbm_dat_o
  attribute \src "verilog/opdb_pico.v:5230.19-5230.28"
  wire width 4 output 8 \wbm_sel_o
  attribute \src "verilog/opdb_pico.v:5231.13-5231.22"
  wire output 9 \wbm_stb_o
  attribute \src "verilog/opdb_pico.v:5229.13-5229.21"
  wire output 7 \wbm_we_o
  attribute \src "verilog/opdb_pico.v:5373.7-5373.9"
  wire \we
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $dffe $auto$ff.cc:266:slice$4775
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \wb_clk_i
    connect \D $procmux$1676_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4784
    connect \Q \mem_ready
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $dffe $auto$ff.cc:266:slice$4786
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \wb_clk_i
    connect \D \wbm_dat_i
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4789
    connect \Q \mem_rdata
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $sdffe $auto$ff.cc:266:slice$4792
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \wb_clk_i
    connect \D \mem_addr
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4793
    connect \Q \wbm_adr_o
    connect \SRST \wb_rst_i
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $sdffe $auto$ff.cc:266:slice$4796
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \wb_clk_i
    connect \D \mem_wdata
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4793
    connect \Q \wbm_dat_o
    connect \SRST \wb_rst_i
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $sdffe $auto$ff.cc:266:slice$4800
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \wb_clk_i
    connect \D $procmux$1635_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4805
    connect \Q \wbm_we_o
    connect \SRST \wb_rst_i
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $sdffe $auto$ff.cc:266:slice$4808
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \wb_clk_i
    connect \D \mem_wstrb
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4793
    connect \Q \wbm_sel_o
    connect \SRST \wb_rst_i
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $sdffe $auto$ff.cc:266:slice$4812
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \wb_clk_i
    connect \D $procmux$1598_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4805
    connect \Q \wbm_cyc_o
    connect \SRST \wb_rst_i
  end
  attribute \src "verilog/opdb_pico.v:5376.2-5426.5"
  cell $sdffe $auto$ff.cc:266:slice$4828
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \wb_clk_i
    connect \D $procmux$1585_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4833
    connect \Q \state
    connect \SRST \wb_rst_i
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1590_CMP \mem_valid }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4776
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1590_CMP $procmux$1586_CMP $procmux$1677_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4778
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wbm_ack_i $procmux$1586_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4780
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1590_CMP $procmux$1586_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4801
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1590_CMP \mem_valid }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4829
  end
  cell $not $auto$opt_dff.cc:210:make_patterns_logic$4782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y \resetn
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4780 $auto$opt_dff.cc:194:make_patterns_logic$4778 $auto$opt_dff.cc:194:make_patterns_logic$4776 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4784
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \wbm_ack_i $procmux$1586_CMP \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4789
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1590_CMP \mem_valid }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4793
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4780 $auto$opt_dff.cc:194:make_patterns_logic$4801 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4805
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4829 $auto$opt_dff.cc:194:make_patterns_logic$4780 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4833
  end
  attribute \src "verilog/opdb_pico.v:5374.15-5374.42"
  cell $or $or$verilog/opdb_pico.v:5374$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb [0]
    connect \B \mem_wstrb [1]
    connect \Y $or$verilog/opdb_pico.v:5374$874_Y
  end
  attribute \src "verilog/opdb_pico.v:5374.15-5374.57"
  cell $or $or$verilog/opdb_pico.v:5374$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$verilog/opdb_pico.v:5374$874_Y
    connect \B \mem_wstrb [2]
    connect \Y $or$verilog/opdb_pico.v:5374$875_Y
  end
  attribute \src "verilog/opdb_pico.v:5374.15-5374.72"
  cell $or $or$verilog/opdb_pico.v:5374$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$verilog/opdb_pico.v:5374$875_Y
    connect \B \mem_wstrb [3]
    connect \Y \we
  end
  attribute \src "verilog/opdb_pico.v:5406.10-5406.19|verilog/opdb_pico.v:5406.6-5415.9"
  cell $mux $procmux$1583
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S \wbm_ack_i
    connect \Y $procmux$1583_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $pmux $procmux$1585
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { $procmux$1588_Y $procmux$1583_Y }
    connect \S { $procmux$1590_CMP $procmux$1586_CMP }
    connect \Y $procmux$1585_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:5388.10-5388.19|verilog/opdb_pico.v:5388.6-5403.9"
  cell $mux $procmux$1588
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'01
    connect \S \mem_valid
    connect \Y $procmux$1588_Y
  end
  attribute \src "verilog/opdb_pico.v:5406.10-5406.19|verilog/opdb_pico.v:5406.6-5415.9"
  cell $mux $procmux$1596
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \wbm_ack_i
    connect \Y $procmux$1596_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $pmux $procmux$1598
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$1601_Y $procmux$1596_Y }
    connect \S { $procmux$1590_CMP $procmux$1586_CMP }
    connect \Y $procmux$1598_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:5388.10-5388.19|verilog/opdb_pico.v:5388.6-5403.9"
  cell $mux $procmux$1614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \mem_valid
    connect \Y $procmux$1601_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $pmux $procmux$1635
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$1638_Y $procmux$1596_Y }
    connect \S { $procmux$1590_CMP $procmux$1586_CMP }
    connect \Y $procmux$1635_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:5388.10-5388.19|verilog/opdb_pico.v:5388.6-5403.9"
  cell $mux $procmux$1638
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we
    connect \S \mem_valid
    connect \Y $procmux$1638_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $pmux $procmux$1676
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$1682_Y $procmux$1678_Y 1'0 }
    connect \S { $procmux$1590_CMP $procmux$1586_CMP $procmux$1677_CMP }
    connect \Y $procmux$1676_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $eq $procmux$1677_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y $procmux$1677_CMP
  end
  attribute \src "verilog/opdb_pico.v:5406.10-5406.19|verilog/opdb_pico.v:5406.6-5415.9"
  cell $mux $procmux$1678
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \wbm_ack_i
    connect \Y $procmux$1678_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $eq $procmux$1680_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'01
    connect \Y $procmux$1586_CMP
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:5388.10-5388.19|verilog/opdb_pico.v:5388.6-5403.9"
  cell $mux $procmux$1682
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'x
    connect \S \mem_valid
    connect \Y $procmux$1682_Y
  end
  attribute \full_case 1
  attribute \src "verilog/opdb_pico.v:0.0-0.0|verilog/opdb_pico.v:5386.4-5424.11"
  cell $logic_not $procmux$1684_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \Y $procmux$1590_CMP
  end
  attribute \src "verilog/opdb_pico.v:5316.4-5365.3"
  cell $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32 \picorv32_core
    connect \clk \wb_clk_i
    connect \eoi \eoi
    connect \irq \irq
    connect \mem_addr \mem_addr
    connect \mem_instr \mem_instr
    connect \mem_rdata \mem_rdata
    connect \mem_ready \mem_ready
    connect \mem_valid \mem_valid
    connect \mem_wdata \mem_wdata
    connect \mem_wstrb \mem_wstrb
    connect \pcpi_insn \pcpi_insn
    connect \pcpi_rd \pcpi_rd
    connect \pcpi_ready \pcpi_ready
    connect \pcpi_rs1 \pcpi_rs1
    connect \pcpi_rs2 \pcpi_rs2
    connect \pcpi_valid \pcpi_valid
    connect \pcpi_wait \pcpi_wait
    connect \pcpi_wr \pcpi_wr
    connect \reset_l \resetn
    connect \trace_data \trace_data
    connect \trace_valid \trace_valid
    connect \trap \trap
  end
  connect \wbm_stb_o \wbm_cyc_o
end

6. Printing statistics.

=== $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32 ===

   Number of wires:                545
   Number of wire bits:           3534
   Number of public wires:         133
   Number of public wire bits:    1143
   Number of memories:               2
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                543
     $add_32                         6
     $add_64                         2
     $and_1                          1
     $and_32                         3
     $and_4                          1
     $dff_1                          5
     $dff_32                         2
     $dff_5                          1
     $dffe_1                        36
     $dffe_12                        1
     $dffe_2                         3
     $dffe_25                        1
     $dffe_3                         1
     $dffe_31                        1
     $dffe_32                        4
     $dffe_4                         3
     $dffe_5                         3
     $dffe_7                         1
     $dffe_8                         1
     $eq_10                         10
     $eq_2                           8
     $eq_20                          6
     $eq_3                           7
     $eq_32                          2
     $eq_7                          12
     $ge_32                          1
     $logic_and_1                   77
     $logic_and_5                    1
     $logic_not_1                   10
     $logic_not_2                    3
     $logic_not_3                    2
     $logic_not_48                   1
     $logic_not_5                    1
     $logic_not_7                    1
     $logic_or_1                    22
     $lt_32                          2
     $meminit                        1
     $memrd                          2
     $memrd_v2                       1
     $memwr_v2                       1
     $mux_1                         42
     $mux_10                        11
     $mux_2                         14
     $mux_32                        30
     $mux_4                          5
     $mux_5                          5
     $ne_2                           9
     $ne_3                           7
     $ne_4                           6
     $ne_6                           5
     $ne_7                           1
     $not_1                          5
     $or_32                          1
     $pmux_1                        16
     $pmux_10                        4
     $pmux_2                         4
     $pmux_32                       16
     $pmux_4                         1
     $pmux_5                         3
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_2                   7
     $reduce_and_3                   4
     $reduce_and_4                   2
     $reduce_and_6                   2
     $reduce_and_9                   1
     $reduce_bool_2                  6
     $reduce_bool_4                  4
     $reduce_bool_5                  3
     $reduce_or_2                   10
     $reduce_or_3                    8
     $reduce_or_4                    2
     $reduce_or_5                    2
     $reduce_or_6                    2
     $reduce_or_7                    3
     $reduce_or_8                    3
     $sdff_1                         4
     $sdff_10                        1
     $sdff_64                        1
     $sdffce_1                       1
     $sdffe_1                       34
     $sdffe_32                       2
     $sdffe_4                        1
     $sdffe_64                       1
     $shl_4                          1
     $sub_32                         3
     $xor_32                         1

=== picorv32_wb ===

   Number of wires:                 59
   Number of wire bits:            476
   Number of public wires:          33
   Number of public wire bits:     447
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $dffe_1                         1
     $dffe_32                        1
     $eq_2                           2
     $logic_not_2                    1
     $mux_1                          5
     $mux_2                          2
     $ne_2                           3
     $not_1                          1
     $or_1                           3
     $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32      1
     $pmux_1                         3
     $pmux_2                         1
     $reduce_and_2                   3
     $reduce_and_3                   1
     $reduce_and_4                   1
     $reduce_bool_2                  1
     $reduce_bool_3                  1
     $sdffe_1                        2
     $sdffe_2                        1
     $sdffe_32                       2
     $sdffe_4                        1

=== design hierarchy ===

   picorv32_wb                       1
     $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32      1

   Number of wires:                604
   Number of wire bits:           4010
   Number of public wires:         166
   Number of public wire bits:    1590
   Number of memories:               2
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                579
     $add_32                         6
     $add_64                         2
     $and_1                          1
     $and_32                         3
     $and_4                          1
     $dff_1                          5
     $dff_32                         2
     $dff_5                          1
     $dffe_1                        37
     $dffe_12                        1
     $dffe_2                         3
     $dffe_25                        1
     $dffe_3                         1
     $dffe_31                        1
     $dffe_32                        5
     $dffe_4                         3
     $dffe_5                         3
     $dffe_7                         1
     $dffe_8                         1
     $eq_10                         10
     $eq_2                          10
     $eq_20                          6
     $eq_3                           7
     $eq_32                          2
     $eq_7                          12
     $ge_32                          1
     $logic_and_1                   77
     $logic_and_5                    1
     $logic_not_1                   10
     $logic_not_2                    4
     $logic_not_3                    2
     $logic_not_48                   1
     $logic_not_5                    1
     $logic_not_7                    1
     $logic_or_1                    22
     $lt_32                          2
     $meminit                        1
     $memrd                          2
     $memrd_v2                       1
     $memwr_v2                       1
     $mux_1                         47
     $mux_10                        11
     $mux_2                         16
     $mux_32                        30
     $mux_4                          5
     $mux_5                          5
     $ne_2                          12
     $ne_3                           7
     $ne_4                           6
     $ne_6                           5
     $ne_7                           1
     $not_1                          6
     $or_1                           3
     $or_32                          1
     $pmux_1                        19
     $pmux_10                        4
     $pmux_2                         5
     $pmux_32                       16
     $pmux_4                         1
     $pmux_5                         3
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_2                  10
     $reduce_and_3                   5
     $reduce_and_4                   3
     $reduce_and_6                   2
     $reduce_and_9                   1
     $reduce_bool_2                  7
     $reduce_bool_3                  1
     $reduce_bool_4                  4
     $reduce_bool_5                  3
     $reduce_or_2                   10
     $reduce_or_3                    8
     $reduce_or_4                    2
     $reduce_or_5                    2
     $reduce_or_6                    2
     $reduce_or_7                    3
     $reduce_or_8                    3
     $sdff_1                         4
     $sdff_10                        1
     $sdff_64                        1
     $sdffce_1                       1
     $sdffe_1                       36
     $sdffe_2                        1
     $sdffe_32                       4
     $sdffe_4                        2
     $sdffe_64                       1
     $shl_4                          1
     $sub_32                         3
     $xor_32                         1

