==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file '../../project_documents/LabB/out.golden.dat' ... 
@I [HLS-10] Importing test bench file '../../project_documents/LabB/in.dat' ... 
@I [HLS-10] Importing test bench file '../../project_documents/LabB/dct_test.cpp' ... 
@I [HLS-10] Analyzing design file '../../project_documents/LabB/dct.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (../../project_documents/LabB/dct.cpp:18) in function 'dct_1d' for pipelining.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (../../project_documents/LabB/dct.cpp:20) in function 'dct_1d' completely.
@I [XFORM-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
@I [XFORM-602] Inlining function 'read_data' into 'dct' (../../project_documents/LabB/dct.cpp:89) automatically.
@I [XFORM-602] Inlining function 'write_data' into 'dct' (../../project_documents/LabB/dct.cpp:94) automatically.
@I [XFORM-11] Balancing expressions in function 'dct_1d' (../../project_documents/LabB/dct.cpp:9)...8 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (../../project_documents/LabB/dct.cpp:64) in function 'dct'.
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (../../project_documents/LabB/dct.cpp:76) in function 'dct'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (../../project_documents/LabB/dct.cpp:42) in function 'dct_2d'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (../../project_documents/LabB/dct.cpp:53) in function 'dct_2d'.
@I [HLS-111] Elapsed time: 4.74 seconds; current memory usage: 70.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@W [RTGEN-101] Legalizing port name 'dct/input' to 'dct/input_r'.
@W [RTGEN-101] Legalizing port name 'dct/output' to 'dct/output_r'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@W [SCHED-69] Unable to schedule 'load' operation ('src_load_2', ../../project_documents/LabB/dct.cpp:22) on array 'src' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 71 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 71.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 71.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 72 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 72.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 72.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dct_mul_16s_14ns_29_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_16s_15s_29_3': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dct_1d'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 73.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_2d'.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 75.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 77 MB.
@I [RTMG-282] Generating pipelined core: 'dct_mul_16s_14ns_29_3_MAC3S_0'
@I [RTMG-282] Generating pipelined core: 'dct_mul_16s_15s_29_3_MAC3S_1'
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_7_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dct_2d_row_outbuf_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_2d_col_inbuf_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dct'.
@I [WVHDL-304] Generating RTL VHDL for 'dct'.
@I [WVLOG-307] Generating RTL Verilog for 'dct'.
@I [HLS-112] Total elapsed time: 16.883 seconds; peak memory usage: 77 MB.
@I [LIC-101] Checked in feature [HLS]
