\hypertarget{union__hw__pit__ldvaln}{}\section{\+\_\+hw\+\_\+pit\+\_\+ldvaln Union Reference}
\label{union__hw__pit__ldvaln}\index{\+\_\+hw\+\_\+pit\+\_\+ldvaln@{\+\_\+hw\+\_\+pit\+\_\+ldvaln}}


H\+W\+\_\+\+P\+I\+T\+\_\+\+L\+D\+V\+A\+Ln -\/ Timer Load Value Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pit.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields}{\+\_\+hw\+\_\+pit\+\_\+ldvaln\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pit__ldvaln_a8af91b70ab36b5a66c643823e75f5aa8}{}\label{union__hw__pit__ldvaln_a8af91b70ab36b5a66c643823e75f5aa8}

\item 
struct \hyperlink{struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields}{\+\_\+hw\+\_\+pit\+\_\+ldvaln\+::\+\_\+hw\+\_\+pit\+\_\+ldvaln\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pit__ldvaln_a6c2d33439d5e4c570f5ccefa7ea01ec4}{}\label{union__hw__pit__ldvaln_a6c2d33439d5e4c570f5ccefa7ea01ec4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+I\+T\+\_\+\+L\+D\+V\+A\+Ln -\/ Timer Load Value Register (RW) 

Reset value\+: 0x00000000U

These registers select the timeout period for the timer interrupts. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
