#
# File created on Fri Sep 14 23:29:19 CDT 2018
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/ENARDEN,max,3.343,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/mem_reg_bram_0/ENBWREN,max,3.802,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/mem_reg_bram_1/ENBWREN,max,3.802,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[6]/D,max,3.841,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[0]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[1]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[2]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[3]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[4]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[5]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[6]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[7]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[0]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[1]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[2]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[3]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[4]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[5]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/rd_pointer_reg[6]/CE,max,3.852,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[5]/D,max,3.873,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[7]/D,max,3.874,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[4]/D,max,3.916,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[3]/D,max,3.940,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[2]/D,max,3.994,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[1]/D,max,4.047,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/u_controller/FSM_sequential_state_reg[0]/CE,max,4.047,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/u_controller/FSM_sequential_state_reg[1]/CE,max,4.047,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/u_controller/FSM_sequential_state_reg[2]/CE,max,4.047,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[10]/D,max,4.089,5,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/state_reg/D,max,4.110,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[0]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[10]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[11]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[12]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[13]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[14]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[15]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[1]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[2]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[3]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[4]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[5]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[6]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[7]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[8]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/vecgen_read_count_reg[9]/CE,max,4.120,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[9]/D,max,4.123,5,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/rd_pointer_reg[0]/CE,max,4.123,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/rd_pointer_reg[1]/CE,max,4.123,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/rd_pointer_reg[2]/CE,max,4.123,3,2
accelerator/u_controller/THREAD_LOGIC[0].mask_reg[0]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[0]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[1].mask_reg[1]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[1]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[2].mask_reg[2]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[2]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[3].mask_reg[3]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[3]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[4].mask_reg[4]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[4]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[5].mask_reg[5]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[5]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[6].mask_reg[6]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[6]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[7].mask_reg[7]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[7]_srl2___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/_out_sel_reg[0]/C,accelerator/u_controller/out_sel_delay/REGISTER_STAGES[3].din_delay_reg[3]_srl4___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r_1/D,min,-0.064,0,0
accelerator/u_controller/_pu_serdes_count_d_reg[2]/C,accelerator/u_controller/pu_serdes_count_delay/REGISTER_STAGES[4].din_delay_reg[18]_srl5___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r_2/D,min,-0.064,0,0
accelerator/u_controller/_pu_serdes_count_d_reg[3]/C,accelerator/u_controller/pu_serdes_count_delay/REGISTER_STAGES[4].din_delay_reg[19]_srl5___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r_2/D,min,-0.064,0,0
accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/wr_pointer_reg[1]/C,accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMH/ADR1,min,-0.064,0,0
accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/wr_pointer_reg[1]/C,accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMH_D1/ADR1,min,-0.064,0,0
accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[1]/C,accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMH/ADR1,min,-0.064,0,0
accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[1]/C,accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMH_D1/ADR1,min,-0.064,0,0
accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[1]/C,accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMH/ADR1,min,-0.063,0,0
accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[1]/C,accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMH_D1/ADR1,min,-0.063,0,0
accelerator/u_controller/pe_sel_counter/COUNT_reg[2]/C,accelerator/u_controller/pe_neuron_sel_delay/REGISTER_STAGES[2].din_delay_reg[8]_srl3___accelerator_u_controller_pool_valid_delay_REGISTER_STAGES_r_0/D,min,-0.061,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/pe_buffer/wr_data_reg[7]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/ReLU/activation_data_reg[14]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0/DINADIN[14],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/ReLU/activation_data_reg[3]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0/DINBDIN[3],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/ReLU/activation_data_reg[9]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0/DINBDIN[9],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/ReLU/activation_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0/DINPADINP[0],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/ReLU/activation_data_reg[6]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_1/DINADIN[14],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/ReLU/activation_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_1/DINBDIN[3],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/ReLU/activation_data_reg[1]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_1/DINBDIN[9],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/pool_DUT/row_fifo_in_reg[7]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/row_fifo/mem_reg_bram_0/DINADIN[7],min,-0.058,0,0
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[14]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/mem_reg/DINADIN[14],min,-0.058,0,0
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[35]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/mem_reg/DINBDIN[3],min,-0.058,0,0
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[41]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/mem_reg/DINBDIN[9],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[14]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINADIN[14],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[35]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINBDIN[3],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[41]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINBDIN[9],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[64]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINPADINP[0],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[86]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/DINADIN[14],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[107]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/DINBDIN[3],min,-0.058,0,0
accelerator/mem_ctrl_top/packer/data_reg[113]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/DINBDIN[9],min,-0.058,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[0],min,-0.057,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/wr_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[0],min,-0.057,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[0],min,-0.057,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/wr_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[0],min,-0.057,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/wr_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[0],min,-0.057,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/wr_data_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[0],min,-0.057,0,0
