

================================================================
== Synthesis Summary Report of 'blind_axi_split_module'
================================================================
+ General Information: 
    * Date:           Thu Jul  4 14:26:36 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        blind-axi-split
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |          Modules         | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |          & Loops         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ blind_axi_split_module  |    II|  7.30|        1|  10.000|         -|        1|     -|       yes|     -|   -|  2 (~0%)|  39 (~0%)|    -|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in0       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| out0      | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| out1      | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------------------------------------------------------------------------+
| Argument | Direction | Datatype                                                                                |
+----------+-----------+-----------------------------------------------------------------------------------------+
| in0      | in        | stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>& |
| out0     | out       | stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>& |
| out1     | out       | stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>& |
+----------+-----------+-----------------------------------------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------+-----------+
| Argument | HW Name | HW Type   |
+----------+---------+-----------+
| in0      | in0     | interface |
| out0     | out0    | interface |
| out1     | out1    | interface |
+----------+---------+-----------+


================================================================
== M_AXI Burst Information
================================================================

