

================================================================
== Vitis HLS Report for 'filter'
================================================================
* Date:           Tue Dec  7 23:34:36 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%input_signal_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %input_signal" [e2e_system.cpp:64]   --->   Operation 19 'read' 'input_signal_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %input_signal_read" [e2e_system.cpp:64]   --->   Operation 20 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln64"   --->   Operation 21 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.22>
ST_3 : Operation 22 [1/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln64"   --->   Operation 22 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 23 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 24 'trunc' 'trunc_ln555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32"   --->   Operation 25 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%exp_tmp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32, i32"   --->   Operation 26 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 27 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63"   --->   Operation 28 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.22>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp_V"   --->   Operation 29 'zext' 'zext_ln455' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln565"   --->   Operation 30 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_1"   --->   Operation 31 'zext' 'zext_ln569' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54, i54 %zext_ln569"   --->   Operation 32 'sub' 'man_V_1' <Predicate = (p_Result_s & !icmp_ln571)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 33 'select' 'select_ln570' <Predicate = (!icmp_ln571)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.54ns)   --->   "%F2 = sub i12, i12 %zext_ln455"   --->   Operation 34 'sub' 'F2' <Predicate = (!icmp_ln571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12"   --->   Operation 35 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln581 = add i12, i12 %F2"   --->   Operation 36 'add' 'add_ln581' <Predicate = (!icmp_ln571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12, i12 %F2"   --->   Operation 37 'sub' 'sub_ln581' <Predicate = (!icmp_ln571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 38 'select' 'sh_amt' <Predicate = (!icmp_ln571)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12"   --->   Operation 39 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570"   --->   Operation 40 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 41 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 42 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln586 = trunc i12 %sh_amt"   --->   Operation 43 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 44 'or' 'or_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%zext_ln586 = zext i6 %trunc_ln586"   --->   Operation 45 'zext' 'zext_ln586' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%ashr_ln586 = ashr i54 %select_ln570, i54 %zext_ln586"   --->   Operation 46 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586"   --->   Operation 47 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_signal_read, i32"   --->   Operation 48 'bitselect' 'tmp_11' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%select_ln588 = select i1 %tmp_11, i36, i36"   --->   Operation 49 'select' 'select_ln588' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1"   --->   Operation 50 'xor' 'xor_ln571' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 51 'and' 'and_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %and_ln582, i36 %trunc_ln583, i36"   --->   Operation 52 'select' 'select_ln582' <Predicate = (!icmp_ln571)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1"   --->   Operation 53 'xor' 'xor_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 54 'and' 'and_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 55 'and' 'and_ln585' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i36 %trunc_ln586_1, i36 %select_ln582"   --->   Operation 56 'select' 'select_ln585' <Predicate = (!icmp_ln571)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1"   --->   Operation 57 'xor' 'xor_ln585' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 58 'and' 'and_ln585_1' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i36 %select_ln588, i36 %select_ln585"   --->   Operation 59 'select' 'select_ln585_1' <Predicate = (!icmp_ln571)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln604 = zext i6 %trunc_ln586"   --->   Operation 60 'zext' 'zext_ln604' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i36 %trunc_ln583, i36 %zext_ln604"   --->   Operation 61 'shl' 'shl_ln604' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 62 'or' 'or_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, i1"   --->   Operation 63 'xor' 'xor_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 64 'and' 'and_ln603' <Predicate = (!icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (4.52ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i36 %shl_ln604, i36 %select_ln585_1"   --->   Operation 65 'select' 'select_ln603' <Predicate = (!icmp_ln571)> <Delay = 4.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %icmp_ln571, i36, i36 %select_ln603"   --->   Operation 66 'select' 'select_ln571' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%shift_signal_even_V_0_load = load i36 %shift_signal_even_V_0"   --->   Operation 67 'load' 'shift_signal_even_V_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %select_ln571, i36 %shift_signal_even_V_0, i36 %shift_signal_even_V_0_load"   --->   Operation 68 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i36 %select_ln571"   --->   Operation 69 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln1118 = mul i60, i60 %sext_ln1118"   --->   Operation 70 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i36 %shift_signal_even_V_0_load"   --->   Operation 71 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i63, i63 %sext_ln1118_1"   --->   Operation 72 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%shift_signal_even_V_2_load = load i36 %shift_signal_even_V_2"   --->   Operation 73 'load' 'shift_signal_even_V_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shift_signal_even_V_1_load = load i36 %shift_signal_even_V_1"   --->   Operation 74 'load' 'shift_signal_even_V_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_1_load, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_2_load"   --->   Operation 75 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_0_load, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_1_load"   --->   Operation 76 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln1118 = mul i60, i60 %sext_ln1118"   --->   Operation 77 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i27 @_ssdm_op_PartSelect.i27.i60.i32.i32, i60 %mul_ln1118, i32, i32"   --->   Operation 78 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i63, i63 %sext_ln1118_1"   --->   Operation 79 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i36 %shift_signal_even_V_1_load"   --->   Operation 80 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i62, i62 %sext_ln1118_2"   --->   Operation 81 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i36 %shift_signal_even_V_2_load"   --->   Operation 82 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i64, i64 %sext_ln1118_3"   --->   Operation 83 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%shift_signal_even_V_4_load = load i36 %shift_signal_even_V_4"   --->   Operation 84 'load' 'shift_signal_even_V_4_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%shift_signal_even_V_3_load = load i36 %shift_signal_even_V_3"   --->   Operation 85 'load' 'shift_signal_even_V_3_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_3_load, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_4_load"   --->   Operation 86 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_2_load, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_3_load"   --->   Operation 87 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i27.i33, i27 %trunc_ln4, i33"   --->   Operation 88 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i60 %tmp"   --->   Operation 89 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (3.49ns)   --->   "%add_ln1192 = add i63 %mul_ln1118_1, i63 %sext_ln703"   --->   Operation 90 'add' 'add_ln1192' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i30 @_ssdm_op_PartSelect.i30.i63.i32.i32, i63 %add_ln1192, i32, i32"   --->   Operation 91 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i62, i62 %sext_ln1118_2"   --->   Operation 92 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i64, i64 %sext_ln1118_3"   --->   Operation 93 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i36 %shift_signal_even_V_3_load"   --->   Operation 94 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i66, i66 %sext_ln1118_4"   --->   Operation 95 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.15>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%shift_signal_even_V_5_load = load i36 %shift_signal_even_V_5"   --->   Operation 96 'load' 'shift_signal_even_V_5_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_4_load, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_5_load"   --->   Operation 97 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i30.i33, i30 %tmp_12, i33"   --->   Operation 98 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i63 %tmp_13"   --->   Operation 99 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i62 %mul_ln1118_2"   --->   Operation 100 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (3.49ns)   --->   "%add_ln1192_1 = add i69 %sext_ln703_1, i69 %sext_ln728"   --->   Operation 101 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_1, i32, i32"   --->   Operation 102 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%and_ln728_1 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_2, i33"   --->   Operation 103 'bitconcatenate' 'and_ln728_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i64 %mul_ln1118_3"   --->   Operation 104 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (3.66ns)   --->   "%add_ln1192_2 = add i69 %sext_ln703_2, i69 %and_ln728_1"   --->   Operation 105 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_2, i32, i32"   --->   Operation 106 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i66, i66 %sext_ln1118_4"   --->   Operation 107 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i36 %shift_signal_even_V_4_load"   --->   Operation 108 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i67, i67 %sext_ln1118_5"   --->   Operation 109 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%shift_signal_even_V_6_load = load i36 %shift_signal_even_V_6"   --->   Operation 110 'load' 'shift_signal_even_V_6_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_5_load, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_6_load"   --->   Operation 111 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%and_ln728_2 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_3, i33"   --->   Operation 112 'bitconcatenate' 'and_ln728_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i66 %mul_ln1118_4"   --->   Operation 113 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (3.66ns)   --->   "%add_ln1192_3 = add i69 %sext_ln703_3, i69 %and_ln728_2"   --->   Operation 114 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_3, i32, i32"   --->   Operation 115 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i67, i67 %sext_ln1118_5"   --->   Operation 116 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i36 %shift_signal_even_V_5_load"   --->   Operation 117 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [2/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i68, i68 %sext_ln1118_6"   --->   Operation 118 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%and_ln728_3 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_4, i33"   --->   Operation 119 'bitconcatenate' 'and_ln728_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i67 %mul_ln1118_5"   --->   Operation 120 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.66ns)   --->   "%add_ln1192_4 = add i69 %sext_ln703_4, i69 %and_ln728_3"   --->   Operation 121 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_4, i32, i32"   --->   Operation 122 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i68, i68 %sext_ln1118_6"   --->   Operation 123 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i36 %shift_signal_even_V_6_load"   --->   Operation 124 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [2/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i66, i66 %sext_ln1118_7"   --->   Operation 125 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%shift_signal_even_V_8_load = load i36 %shift_signal_even_V_8"   --->   Operation 126 'load' 'shift_signal_even_V_8_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%shift_signal_even_V_7_load = load i36 %shift_signal_even_V_7"   --->   Operation 127 'load' 'shift_signal_even_V_7_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_7_load, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_8_load"   --->   Operation 128 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_6_load, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_7_load"   --->   Operation 129 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%and_ln728_4 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_5, i33"   --->   Operation 130 'bitconcatenate' 'and_ln728_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i68 %mul_ln1118_6"   --->   Operation 131 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (3.66ns)   --->   "%add_ln1192_5 = add i69 %sext_ln703_5, i69 %and_ln728_4"   --->   Operation 132 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_5, i32, i32"   --->   Operation 133 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i66, i66 %sext_ln1118_7"   --->   Operation 134 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i36 %shift_signal_even_V_7_load"   --->   Operation 135 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [2/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i65, i65 %sext_ln1118_8"   --->   Operation 136 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%and_ln728_5 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_6, i33"   --->   Operation 137 'bitconcatenate' 'and_ln728_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i66 %mul_ln1118_7"   --->   Operation 138 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.66ns)   --->   "%add_ln1192_6 = add i69 %sext_ln703_6, i69 %and_ln728_5"   --->   Operation 139 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_6, i32, i32"   --->   Operation 140 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i65, i65 %sext_ln1118_8"   --->   Operation 141 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i36 %shift_signal_even_V_8_load"   --->   Operation 142 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i62, i62 %sext_ln1118_9"   --->   Operation 143 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%shift_signal_even_V_10_load = load i36 %shift_signal_even_V_10"   --->   Operation 144 'load' 'shift_signal_even_V_10_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%shift_signal_even_V_9_load = load i36 %shift_signal_even_V_9"   --->   Operation 145 'load' 'shift_signal_even_V_9_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_9_load, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_10_load"   --->   Operation 146 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %shift_signal_even_V_8_load, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_9_load"   --->   Operation 147 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%and_ln728_6 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_7, i33"   --->   Operation 148 'bitconcatenate' 'and_ln728_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i65 %mul_ln1118_8"   --->   Operation 149 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (3.66ns)   --->   "%add_ln1192_7 = add i69 %sext_ln703_7, i69 %and_ln728_6"   --->   Operation 150 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_7, i32, i32"   --->   Operation 151 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i62, i62 %sext_ln1118_9"   --->   Operation 152 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i36 %shift_signal_even_V_9_load"   --->   Operation 153 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [2/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i63, i63 %sext_ln1118_10"   --->   Operation 154 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%and_ln728_7 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_8, i33"   --->   Operation 155 'bitconcatenate' 'and_ln728_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i62 %mul_ln1118_9"   --->   Operation 156 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (3.66ns)   --->   "%add_ln1192_8 = add i69 %sext_ln703_8, i69 %and_ln728_7"   --->   Operation 157 'add' 'add_ln1192_8' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_8, i32, i32"   --->   Operation 158 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i63, i63 %sext_ln1118_10"   --->   Operation 159 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i36 %shift_signal_even_V_10_load"   --->   Operation 160 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [2/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i62, i62 %sext_ln1118_11"   --->   Operation 161 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%and_ln728_8 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_9, i33"   --->   Operation 162 'bitconcatenate' 'and_ln728_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i63 %mul_ln1118_10"   --->   Operation 163 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (3.66ns)   --->   "%add_ln1192_9 = add i69 %sext_ln703_9, i69 %and_ln728_8"   --->   Operation 164 'add' 'add_ln1192_9' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_9, i32, i32"   --->   Operation 165 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i62, i62 %sext_ln1118_11"   --->   Operation 166 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%and_ln728_9 = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i36.i33, i36 %tmp_s, i33"   --->   Operation 168 'bitconcatenate' 'and_ln728_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i62 %mul_ln1118_11"   --->   Operation 169 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (3.66ns)   --->   "%add_ln1192_10 = add i69 %sext_ln703_10, i69 %and_ln728_9"   --->   Operation 170 'add' 'add_ln1192_10' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i36 @_ssdm_op_PartSelect.i36.i69.i32.i32, i69 %add_ln1192_10, i32, i32"   --->   Operation 171 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %output_signal_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (3.63ns)   --->   "%write_ln728 = write void @_ssdm_op_Write.ap_fifo.i36P, i36 %output_signal_out, i36 %trunc_ln708_1"   --->   Operation 173 'write' 'write_ln728' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 2> <FIFO>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln728 = ret"   --->   Operation 174 'ret' 'ret_ln728' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'input_signal' (e2e_system.cpp:64) [37]  (3.63 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d') [39]  (4.44 ns)

 <State 3>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [39]  (4.44 ns)
	'icmp' operation ('icmp_ln571') [50]  (2.79 ns)

 <State 4>: 6.22ns
The critical path consists of the following:
	'sub' operation ('F2') [51]  (1.55 ns)
	'icmp' operation ('icmp_ln581') [52]  (1.99 ns)
	'select' operation ('sh_amt') [55]  (0.697 ns)
	'icmp' operation ('icmp_ln585') [58]  (1.99 ns)

 <State 5>: 6.87ns
The critical path consists of the following:
	'xor' operation ('xor_ln571') [68]  (0 ns)
	'and' operation ('and_ln582') [69]  (0 ns)
	'select' operation ('select_ln582') [70]  (1.13 ns)
	'select' operation ('select_ln585') [75]  (4.61 ns)
	'select' operation ('select_ln585_1') [78]  (1.13 ns)

 <State 6>: 5.66ns
The critical path consists of the following:
	'shl' operation ('shl_ln604') [67]  (0 ns)
	'select' operation ('select_ln603') [82]  (4.53 ns)
	'select' operation ('select_ln571') [83]  (1.13 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [86]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [86]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2') [97]  (6.91 ns)

 <State 10>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln1192_1') [99]  (3.49 ns)
	'add' operation ('add_ln1192_2') [105]  (3.66 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5') [115]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_6') [121]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_7') [127]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_8') [133]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_9') [139]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_10') [145]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_11') [151]  (6.91 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'add' operation ('add_ln1192_10') [153]  (3.66 ns)
	fifo write on port 'output_signal_out' [156]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
