Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Apr 08 16:17:02 2016
| Host         : LAPTOP-UKLG2NCK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           32 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------+---------------------------------------------------------+------------------+----------------+
|    Clock Signal   |        Enable Signal        |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------+---------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG    |                             |                                                         |                7 |              8 |
|  led_OBUF_BUFG[0] |                             |                                                         |                7 |             16 |
|  led_OBUF_BUFG[0] | inst_Debouncer/reg_reg[0]_0 |                                                         |                4 |             16 |
|  led_OBUF_BUFG[0] | inst_Debouncer/reg_reg[0]   |                                                         |                4 |             16 |
|  clk_IBUF_BUFG    |                             | inst_Debouncer/sig_cntrs_ary[4][0]_i_1_n_0              |                4 |             16 |
|  clk_IBUF_BUFG    |                             | inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0              |                4 |             16 |
|  clk_IBUF_BUFG    |                             | inst_Debouncer/sig_cntrs_ary[2][0]_i_1_n_0              |                4 |             16 |
|  clk_IBUF_BUFG    |                             | inst_Debouncer/sig_cntrs_ary[1][0]_i_1_n_0              |                4 |             16 |
|  clk_IBUF_BUFG    |                             | inst_Debouncer/sig_cntrs_ary[0][0]_i_1_n_0              |                4 |             16 |
|  clk_IBUF_BUFG    |                             | inst_Display_Controller/clock_divide_counter[0]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG    |                             | inst_Clock_Divider/clear                                |                7 |             27 |
+-------------------+-----------------------------+---------------------------------------------------------+------------------+----------------+


