module mem(clk, rst, data_in, addr, enable, wr, createdump, data_out);
  
  input clk, rst, enable, wr, createdump;
  input [15:0] data_in, addr;
  
  output [15:0] data_out;
  
  memory2c dmem(
                  //Inputs
                  .data_in(data_in), .addr(addr), .enable(enable), .wr(wr), 
                  .createdump(createdump), .clk(clk), .rst(rst),
                  //Outputs
                  .data_out(data_out)
                  );
  
endmodule