

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Jan 29 15:19:28 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1949
LUT:           7025
FF:            6162
DSP:             10
BRAM:           347
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.353
CP achieved post-implementation:    4.653
Timing not met
