Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 07 15:12:36 2016
| Host         : RM111B7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file State_Machine_Wrapper_timing_summary_routed.rpt -rpx State_Machine_Wrapper_timing_summary_routed.rpx
| Design       : State_Machine_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: game/PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: game/PS_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.366        0.000                      0                  256        0.155        0.000                      0                  256        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.366        0.000                      0                  252        0.155        0.000                      0                  252        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.967        0.000                      0                    4        0.637        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.890ns (21.982%)  route 3.159ns (78.017%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.980     9.193    Generate_Word_End/to_display0
    SLICE_X60Y23         FDRE                                         r  Generate_Word_End/clock_divider_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.503    14.844    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Generate_Word_End/clock_divider_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    Generate_Word_End/clock_divider_reg[25]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.890ns (21.982%)  route 3.159ns (78.017%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.980     9.193    Generate_Word_End/to_display0
    SLICE_X60Y23         FDRE                                         r  Generate_Word_End/clock_divider_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.503    14.844    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Generate_Word_End/clock_divider_reg[26]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    Generate_Word_End/clock_divider_reg[26]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/to_display3_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.244%)  route 3.111ns (77.756%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.634     8.387    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.511 r  Generate_Word_End/to_display0[3]_i_1__0/O
                         net (fo=4, routed)           0.634     9.145    Generate_Word_End/to_display0[3]_i_1__0_n_0
    SLICE_X63Y19         FDSE                                         r  Generate_Word_End/to_display3_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X63Y19         FDSE                                         r  Generate_Word_End/to_display3_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDSE (Setup_fdse_C_S)       -0.429    14.645    Generate_Word_End/to_display3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.781%)  route 3.017ns (77.219%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.838     9.051    Generate_Word_End/to_display0
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504    14.845    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.524    14.560    Generate_Word_End/clock_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.781%)  route 3.017ns (77.219%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.838     9.051    Generate_Word_End/to_display0
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504    14.845    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.524    14.560    Generate_Word_End/clock_divider_reg[22]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.781%)  route 3.017ns (77.219%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.838     9.051    Generate_Word_End/to_display0
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504    14.845    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.524    14.560    Generate_Word_End/clock_divider_reg[23]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.781%)  route 3.017ns (77.219%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.838     9.051    Generate_Word_End/to_display0
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504    14.845    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Generate_Word_End/clock_divider_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.524    14.560    Generate_Word_End/clock_divider_reg[24]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 SSEG_Display/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_Display/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.704ns (17.848%)  route 3.240ns (82.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.620     5.141    SSEG_Display/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  SSEG_Display/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSEG_Display/count_reg[14]/Q
                         net (fo=3, routed)           0.875     6.472    SSEG_Display/count_reg_n_0_[14]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  SSEG_Display/count[17]_i_2/O
                         net (fo=1, routed)           1.229     7.825    SSEG_Display/count[17]_i_2_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  SSEG_Display/count[17]_i_1/O
                         net (fo=18, routed)          1.136     9.086    SSEG_Display/count[17]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  SSEG_Display/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.505    14.846    SSEG_Display/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  SSEG_Display/count_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    SSEG_Display/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.890ns (23.129%)  route 2.958ns (76.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.780     8.992    Generate_Word_End/to_display0
    SLICE_X60Y18         FDRE                                         r  Generate_Word_End/clock_divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  Generate_Word_End/clock_divider_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.564    Generate_Word_End/clock_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 Generate_Word_End/clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/clock_divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.890ns (23.129%)  route 2.958ns (76.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Generate_Word_End/clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Generate_Word_End/clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.046     6.708    Generate_Word_End/clock_divider_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1/O
                         net (fo=1, routed)           0.796     7.629    Generate_Word_End/FSM_sequential_scroll_point[2]_i_5__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.753 f  Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1/O
                         net (fo=3, routed)           0.336     8.089    Generate_Word_End/FSM_sequential_scroll_point[2]_i_3__1_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.213 r  Generate_Word_End/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=48, routed)          0.780     8.992    Generate_Word_End/to_display0
    SLICE_X60Y18         FDRE                                         r  Generate_Word_End/clock_divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  Generate_Word_End/clock_divider_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.564    Generate_Word_End/clock_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.190ns (69.108%)  route 0.085ns (30.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Generate_Word_End/to_display3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Generate_Word_End/to_display3_reg[5]/Q
                         net (fo=1, routed)           0.085     1.694    game/to_display3_reg[5]_0[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.049     1.743 r  game/to_display3[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.743    Seven_Segment_Driver/PS_reg[1]_2[5]
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display3_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.588    Seven_Segment_Driver/to_display3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.190ns (69.108%)  route 0.085ns (30.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.586     1.469    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  Generate_Word_End/to_display2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Generate_Word_End/to_display2_reg[5]/Q
                         net (fo=1, routed)           0.085     1.695    game/to_display2_reg[5]_0[1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.049     1.744 r  game/to_display2[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.744    Seven_Segment_Driver/PS_reg[1]_1[5]
    SLICE_X63Y20         FDRE                                         r  Seven_Segment_Driver/to_display2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     1.982    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  Seven_Segment_Driver/to_display2_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.107     1.589    Seven_Segment_Driver/to_display2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.470    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X65Y19         FDSE                                         r  Generate_Word_End/to_display1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  Generate_Word_End/to_display1_reg[2]/Q
                         net (fo=2, routed)           0.117     1.728    actual_game_module/ConvertToBCD/to_display1_reg[2]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  actual_game_module/ConvertToBCD/to_display2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    Seven_Segment_Driver/PS_reg[1]_1[3]
    SLICE_X64Y18         FDRE                                         r  Seven_Segment_Driver/to_display2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.857     1.984    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  Seven_Segment_Driver/to_display2_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.121     1.606    Seven_Segment_Driver/to_display2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Generate_Word_End/to_display0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Generate_Word_End/to_display0_reg[1]/Q
                         net (fo=1, routed)           0.086     1.695    actual_game_module/ConvertToBCD/to_display0_reg[1][0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.740 r  actual_game_module/ConvertToBCD/to_display0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    Seven_Segment_Driver/PS_reg[1][1]
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display0_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.091     1.572    Seven_Segment_Driver/to_display0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.586     1.469    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  Generate_Word_End/to_display3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  Generate_Word_End/to_display3_reg[1]/Q
                         net (fo=1, routed)           0.082     1.715    actual_game_module/ConvertToBCD/to_display3_reg[1][1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.760 r  actual_game_module/ConvertToBCD/to_display3[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    Seven_Segment_Driver/PS_reg[1]_2[1]
    SLICE_X65Y20         FDRE                                         r  Seven_Segment_Driver/to_display3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     1.982    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  Seven_Segment_Driver/to_display3_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.092     1.574    Seven_Segment_Driver/to_display3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Seven_Segment_Driver/to_display0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_Display/current_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (68.988%)  route 0.102ns (31.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.586     1.469    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  Seven_Segment_Driver/to_display0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Seven_Segment_Driver/to_display0_reg[5]/Q
                         net (fo=1, routed)           0.102     1.699    Seven_Segment_Driver/to_display0_wire[5]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.099     1.798 r  Seven_Segment_Driver/current_input[5]_i_2/O
                         net (fo=1, routed)           0.000     1.798    SSEG_Display/D[5]
    SLICE_X64Y21         FDRE                                         r  SSEG_Display/current_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    SSEG_Display/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSEG_Display/current_input_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121     1.603    SSEG_Display/current_input_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Generate_Word_End/to_display2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Generate_Word_End/to_display2_reg[4]/Q
                         net (fo=1, routed)           0.139     1.748    game/to_display2_reg[5]_0[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.793 r  game/to_display2[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    Seven_Segment_Driver/PS_reg[1]_1[4]
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display2_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.588    Seven_Segment_Driver/to_display2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.329%)  route 0.144ns (43.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Generate_Word_End/to_display1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Generate_Word_End/to_display1_reg[5]/Q
                         net (fo=1, routed)           0.144     1.753    game/to_display1_reg[5]_0[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  game/to_display1[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    Seven_Segment_Driver/PS_reg[1]_0[5]
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Seven_Segment_Driver/to_display1_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    Seven_Segment_Driver/to_display1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Generate_Word_End/to_display1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Driver/to_display1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.586     1.469    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  Generate_Word_End/to_display1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  Generate_Word_End/to_display1_reg[1]/Q
                         net (fo=1, routed)           0.126     1.759    actual_game_module/ConvertToBCD/to_display1_reg[1][1]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  actual_game_module/ConvertToBCD/to_display1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    Seven_Segment_Driver/PS_reg[1]_0[1]
    SLICE_X63Y20         FDRE                                         r  Seven_Segment_Driver/to_display1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     1.982    Seven_Segment_Driver/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  Seven_Segment_Driver/to_display1_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091     1.574    Seven_Segment_Driver/to_display1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Generate_Word_End/FSM_sequential_scroll_point_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generate_Word_End/to_display3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.520%)  route 0.197ns (51.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.586     1.469    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  Generate_Word_End/FSM_sequential_scroll_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Generate_Word_End/FSM_sequential_scroll_point_reg[0]/Q
                         net (fo=17, routed)          0.197     1.807    Generate_Word_End/scroll_point[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  Generate_Word_End/to_display3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    Generate_Word_End/to_display3[1]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  Generate_Word_End/to_display3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     1.982    Generate_Word_End/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  Generate_Word_End/to_display3_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.121     1.604    Generate_Word_End/to_display3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Generate_Word_End/FSM_sequential_scroll_point_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   Generate_Word_End/FSM_sequential_scroll_point_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Generate_Word_End/FSM_sequential_scroll_point_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   Generate_Word_End/clock_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   Generate_Word_End/clock_divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   Generate_Word_End/clock_divider_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Generate_Word_End/FSM_sequential_scroll_point_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Generate_Word_End/clock_divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Generate_Word_End/clock_divider_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Generate_Word_End/clock_divider_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Generate_Word_End/clock_divider_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Generate_Word_End/clock_divider_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Generate_Word_End/to_display2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   Generate_Word_End/clock_divider_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Generate_Word_End/clock_divider_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Generate_Word_End/clock_divider_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Generate_Word_End/clock_divider_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Generate_Word_End/clock_divider_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Generate_Word_End/clock_divider_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Generate_Word_End/clock_divider_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   Generate_Word_End/clock_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   Generate_Word_End/clock_divider_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   Generate_Word_End/clock_divider_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 game/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.580ns (22.201%)  route 2.033ns (77.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    game/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  game/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  game/PS_reg[0]/Q
                         net (fo=14, routed)          0.952     6.553    game/PS[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.677 f  game/NS_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.080     7.758    game/NS_reg[1]_LDC_i_1_n_0
    SLICE_X61Y22         FDPE                                         f  game/NS_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504    14.845    game/clk_IBUF_BUFG
    SLICE_X61Y22         FDPE                                         r  game/NS_reg[1]_P/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    14.725    game/NS_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 game/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.580ns (25.126%)  route 1.728ns (74.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    game/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  game/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  game/PS_reg[1]/Q
                         net (fo=14, routed)          0.870     6.471    game/PS[1]
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.595 f  game/NS_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.858     7.454    game/NS_reg[1]_LDC_i_2_n_0
    SLICE_X61Y20         FDCE                                         f  game/NS_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.848    game/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  game/NS_reg[1]_C/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    game/NS_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 game/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.580ns (29.897%)  route 1.360ns (70.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    game/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  game/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  game/PS_reg[0]/Q
                         net (fo=14, routed)          0.858     6.459    game/PS[0]
    SLICE_X59Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.583 f  game/NS_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.502     7.085    game/NS_reg[0]_LDC_i_2_n_0
    SLICE_X59Y22         FDCE                                         f  game/NS_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504    14.845    game/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  game/NS_reg[0]_C/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    game/NS_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 game/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.580ns (33.053%)  route 1.175ns (66.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    game/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  game/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  game/PS_reg[0]/Q
                         net (fo=14, routed)          0.685     6.286    game/PS[0]
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.410 f  game/NS_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.490     6.900    game/NS_reg[0]_LDC_i_1_n_0
    SLICE_X59Y19         FDPE                                         f  game/NS_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.848    game/clk_IBUF_BUFG
    SLICE_X59Y19         FDPE                                         r  game/NS_reg[0]_P/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDPE (Recov_fdpe_C_PRE)     -0.359    14.728    game/NS_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  7.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 game/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.260%)  route 0.391ns (67.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    game/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  game/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  game/PS_reg[1]/Q
                         net (fo=14, routed)          0.219     1.828    game/PS[1]
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.873 f  game/NS_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.172     2.045    game/NS_reg[0]_LDC_i_1_n_0
    SLICE_X59Y19         FDPE                                         f  game/NS_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    game/clk_IBUF_BUFG
    SLICE_X59Y19         FDPE                                         r  game/NS_reg[0]_P/C
                         clock pessimism             -0.478     1.503    
    SLICE_X59Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     1.408    game/NS_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 game/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.533%)  route 0.515ns (73.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    game/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  game/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  game/PS_reg[0]/Q
                         net (fo=14, routed)          0.328     1.937    game/PS[0]
    SLICE_X59Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.982 f  game/NS_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.187     2.169    game/NS_reg[0]_LDC_i_2_n_0
    SLICE_X59Y22         FDCE                                         f  game/NS_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.851     1.978    game/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  game/NS_reg[0]_C/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    game/NS_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 game/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.243%)  route 0.614ns (76.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    game/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  game/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  game/PS_reg[1]/Q
                         net (fo=14, routed)          0.198     1.807    game/PS[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.852 f  game/NS_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.416     2.268    game/NS_reg[1]_LDC_i_1_n_0
    SLICE_X61Y22         FDPE                                         f  game/NS_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.851     1.978    game/clk_IBUF_BUFG
    SLICE_X61Y22         FDPE                                         r  game/NS_reg[1]_P/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    game/NS_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 game/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/NS_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.166%)  route 0.736ns (79.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.585     1.468    game/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  game/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  game/PS_reg[1]/Q
                         net (fo=14, routed)          0.337     1.946    game/PS[1]
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.991 f  game/NS_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.399     2.390    game/NS_reg[1]_LDC_i_2_n_0
    SLICE_X61Y20         FDCE                                         f  game/NS_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.853     1.980    game/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  game/NS_reg[1]_C/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    game/NS_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.980    





