-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_stage0 is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 9;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_WUSER_WIDTH-1 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_RUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of kernel_stage0 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "kernel_stage0_kernel_stage0,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.950000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=25055,HLS_SYN_LUT=33025,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (53 downto 0) := "000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (53 downto 0) := "000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (53 downto 0) := "000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (53 downto 0) := "000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (53 downto 0) := "000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (53 downto 0) := "000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (53 downto 0) := "000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (53 downto 0) := "000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (53 downto 0) := "000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (53 downto 0) := "001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (53 downto 0) := "010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (53 downto 0) := "100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_GMEM1_USER_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM1_PROT_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM1_CACHE_VALUE : INTEGER range 63 downto 0 := 3;
    constant C_M_AXI_GMEM2_USER_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM2_PROT_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM2_CACHE_VALUE : INTEGER range 63 downto 0 := 3;
    constant C_M_AXI_GMEM3_USER_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM3_PROT_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM3_CACHE_VALUE : INTEGER range 63 downto 0 := 3;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv19_49800 : STD_LOGIC_VECTOR (18 downto 0) := "1001001100000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_24C00 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100100110000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_49800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001001001100000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_46440000 : STD_LOGIC_VECTOR (31 downto 0) := "01000110010001000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv19_3100 : STD_LOGIC_VECTOR (18 downto 0) := "0000011000100000000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv14_24C0 : STD_LOGIC_VECTOR (13 downto 0) := "10010011000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal X_data : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_var : STD_LOGIC_VECTOR (63 downto 0);
    signal dw_conv_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_var : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal proj_conv_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_msp_conv : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_msp_norm : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_conv : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_norm : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_act : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se_reduce : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se_act : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se_expand : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se_sigmoid : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_proj : STD_LOGIC_VECTOR (63 downto 0);
    signal img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal img_1_ce0 : STD_LOGIC;
    signal img_1_we0 : STD_LOGIC;
    signal img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal img_1_ce1 : STD_LOGIC;
    signal img_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_tmp_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal compute_tmp_1_ce0 : STD_LOGIC;
    signal compute_tmp_1_we0 : STD_LOGIC;
    signal compute_tmp_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_tmp_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_tmp_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal compute_tmp_1_ce1 : STD_LOGIC;
    signal compute_tmp_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem0_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal gmem0_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal Y_proj_read_reg_675 : STD_LOGIC_VECTOR (63 downto 0);
    signal proj_conv_weight_read_reg_680 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_bias_read_reg_685 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_weight_read_reg_690 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_bias_read_reg_695 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_weight_read_reg_700 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_var_read_reg_705 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_mean_read_reg_710 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_bias_read_reg_715 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_weight_read_reg_720 : STD_LOGIC_VECTOR (63 downto 0);
    signal dw_conv_weight_read_reg_725 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_var_read_reg_730 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_mean_read_reg_735 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_bias_read_reg_740 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_weight_read_reg_745 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_bias_read_reg_750 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_weight_read_reg_755 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_766 : STD_LOGIC_VECTOR (61 downto 0);
    signal phi_mul_load_reg_777 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal c_1_reg_782 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_790 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln16_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_reg_795 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_547_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i2_reg_804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_ap_start : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_ap_done : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_ap_idle : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_ap_ready : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_img_1_ce0 : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_img_1_we0 : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_ap_start : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_ap_done : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_ap_idle : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_ap_ready : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0 : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_we0 : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1 : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_img_offset : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_BatchNorm_3_4_5_6_1_fu_427_running_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_running_var : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_gamma : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_3_4_5_6_1_fu_427_beta : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_ap_start : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_ap_done : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_ap_idle : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_ap_ready : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_DW_conv_1_1_fu_448_img_1_ce0 : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_img_1_we0 : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_img_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_DW_conv_1_1_fu_448_img_1_ce1 : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_ap_start : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_ap_done : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_ap_idle : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_ap_ready : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_out_r_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0 : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_out_r_we0 : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_out_r_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1 : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_img_offset : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_out_offset : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_7_8_1_fu_479_buffer_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1 : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0 : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem0_AWVALID : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_WVALID : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_DW_conv_1_2_1_fu_417_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_DW_conv_1_1_fu_448_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_NS_fsm_state17 : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state40 : STD_LOGIC;
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state42 : STD_LOGIC;
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state46 : STD_LOGIC;
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal zext_ln24_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal sext_ln79_fu_572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln156_fu_651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_fu_260 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln16_1_fu_589_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal c_fu_264 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_fu_601_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_fu_547_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln24_cast_fu_639_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_547_ce : STD_LOGIC;
    signal grp_fu_814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_814_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_814_ce : STD_LOGIC;
    signal grp_fu_818_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_ce : STD_LOGIC;
    signal grp_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_79_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln79 : IN STD_LOGIC_VECTOR (61 downto 0);
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_DW_conv_1_2_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        bias : IN STD_LOGIC_VECTOR (63 downto 0);
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_BatchNorm_3_4_5_6_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_ce0 : OUT STD_LOGIC;
        img_we0 : OUT STD_LOGIC;
        img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_ce1 : OUT STD_LOGIC;
        img_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        img_offset : IN STD_LOGIC_VECTOR (18 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        running_mean : IN STD_LOGIC_VECTOR (63 downto 0);
        running_var : IN STD_LOGIC_VECTOR (63 downto 0);
        gamma : IN STD_LOGIC_VECTOR (63 downto 0);
        beta : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_DW_conv_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        img_1_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce1 : OUT STD_LOGIC;
        img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_1_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce1 : OUT STD_LOGIC;
        img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_547_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_ce : OUT STD_LOGIC;
        grp_fu_822_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        phi_mul : IN STD_LOGIC_VECTOR (18 downto 0);
        temp_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_1_out_ap_vld : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_tmp_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        compute_tmp_1_ce0 : OUT STD_LOGIC;
        compute_tmp_1_we0 : OUT STD_LOGIC;
        compute_tmp_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_Pointwise_conv_7_8_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        out_r_ce1 : OUT STD_LOGIC;
        out_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        img_offset : IN STD_LOGIC_VECTOR (18 downto 0);
        out_offset : IN STD_LOGIC_VECTOR (18 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        buffer_bias : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_1_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce1 : OUT STD_LOGIC;
        img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_547_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_ce : OUT STD_LOGIC;
        grp_fu_822_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_38_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_1_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce1 : OUT STD_LOGIC;
        img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_tmp_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        compute_tmp_1_ce0 : OUT STD_LOGIC;
        compute_tmp_1_we0 : OUT STD_LOGIC;
        compute_tmp_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        compute_tmp_1_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        compute_tmp_1_ce1 : OUT STD_LOGIC;
        compute_tmp_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_Output_Channel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln25 : IN STD_LOGIC_VECTOR (61 downto 0);
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_we0 : OUT STD_LOGIC;
        img_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_tmp_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        compute_tmp_1_ce0 : OUT STD_LOGIC;
        compute_tmp_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_tmp_1_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        compute_tmp_1_ce1 : OUT STD_LOGIC;
        compute_tmp_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_156_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln156 : IN STD_LOGIC_VECTOR (61 downto 0);
        img_1_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        img_1_ce0 : OUT STD_LOGIC;
        img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_fexp_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_img_1_RAM_T2P_URAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        X_data : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_conv_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_conv_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_running_mean : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_running_var : OUT STD_LOGIC_VECTOR (63 downto 0);
        dw_conv_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_running_mean : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_running_var : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_reduce_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_reduce_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_expand_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_expand_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        proj_conv_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_msp_conv : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_msp_norm : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_dw_conv : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_dw_norm : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_dw_act : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se_mean : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se_reduce : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se_act : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se_expand : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se_sigmoid : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_proj : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_stage0_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    img_1_U : component kernel_stage0_img_1_RAM_T2P_URAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 602112,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => img_1_address0,
        ce0 => img_1_ce0,
        we0 => img_1_we0,
        d0 => img_1_d0,
        q0 => img_1_q0,
        address1 => img_1_address1,
        ce1 => img_1_ce1,
        q1 => img_1_q1);

    compute_tmp_1_U : component kernel_stage0_img_1_RAM_T2P_URAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 602112,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => compute_tmp_1_address0,
        ce0 => compute_tmp_1_ce0,
        we0 => compute_tmp_1_we0,
        d0 => compute_tmp_1_d0,
        q0 => compute_tmp_1_q0,
        address1 => compute_tmp_1_address1,
        ce1 => compute_tmp_1_ce1,
        q1 => compute_tmp_1_q1);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_79_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_ready,
        m_axi_gmem0_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln79 => trunc_ln_reg_766,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0);

    grp_DW_conv_1_2_1_fu_417 : component kernel_stage0_DW_conv_1_2_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DW_conv_1_2_1_fu_417_ap_start,
        ap_done => grp_DW_conv_1_2_1_fu_417_ap_done,
        ap_idle => grp_DW_conv_1_2_1_fu_417_ap_idle,
        ap_ready => grp_DW_conv_1_2_1_fu_417_ap_ready,
        m_axi_gmem_AWVALID => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_DW_conv_1_2_1_fu_417_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        kernel => msp_conv_weight_read_reg_755,
        bias => msp_conv_bias_read_reg_750,
        img_1_address0 => grp_DW_conv_1_2_1_fu_417_img_1_address0,
        img_1_ce0 => grp_DW_conv_1_2_1_fu_417_img_1_ce0,
        img_1_we0 => grp_DW_conv_1_2_1_fu_417_img_1_we0,
        img_1_d0 => grp_DW_conv_1_2_1_fu_417_img_1_d0,
        img_1_q0 => img_1_q0,
        grp_fu_814_p_din0 => grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce,
        grp_fu_818_p_din0 => grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce);

    grp_BatchNorm_3_4_5_6_1_fu_427 : component kernel_stage0_BatchNorm_3_4_5_6_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_BatchNorm_3_4_5_6_1_fu_427_ap_start,
        ap_done => grp_BatchNorm_3_4_5_6_1_fu_427_ap_done,
        ap_idle => grp_BatchNorm_3_4_5_6_1_fu_427_ap_idle,
        ap_ready => grp_BatchNorm_3_4_5_6_1_fu_427_ap_ready,
        img_address0 => grp_BatchNorm_3_4_5_6_1_fu_427_img_address0,
        img_ce0 => grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0,
        img_we0 => grp_BatchNorm_3_4_5_6_1_fu_427_img_we0,
        img_d0 => grp_BatchNorm_3_4_5_6_1_fu_427_img_d0,
        img_address1 => grp_BatchNorm_3_4_5_6_1_fu_427_img_address1,
        img_ce1 => grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1,
        img_q1 => img_1_q1,
        img_offset => grp_BatchNorm_3_4_5_6_1_fu_427_img_offset,
        m_axi_gmem_AWVALID => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        running_mean => grp_BatchNorm_3_4_5_6_1_fu_427_running_mean,
        running_var => grp_BatchNorm_3_4_5_6_1_fu_427_running_var,
        gamma => grp_BatchNorm_3_4_5_6_1_fu_427_gamma,
        beta => grp_BatchNorm_3_4_5_6_1_fu_427_beta);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0);

    grp_DW_conv_1_1_fu_448 : component kernel_stage0_DW_conv_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DW_conv_1_1_fu_448_ap_start,
        ap_done => grp_DW_conv_1_1_fu_448_ap_done,
        ap_idle => grp_DW_conv_1_1_fu_448_ap_idle,
        ap_ready => grp_DW_conv_1_1_fu_448_ap_ready,
        m_axi_gmem_AWVALID => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_DW_conv_1_1_fu_448_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_DW_conv_1_1_fu_448_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_DW_conv_1_1_fu_448_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_DW_conv_1_1_fu_448_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_DW_conv_1_1_fu_448_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_DW_conv_1_1_fu_448_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_DW_conv_1_1_fu_448_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_DW_conv_1_1_fu_448_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_DW_conv_1_1_fu_448_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        kernel => dw_conv_weight_read_reg_725,
        img_1_address0 => grp_DW_conv_1_1_fu_448_img_1_address0,
        img_1_ce0 => grp_DW_conv_1_1_fu_448_img_1_ce0,
        img_1_we0 => grp_DW_conv_1_1_fu_448_img_1_we0,
        img_1_d0 => grp_DW_conv_1_1_fu_448_img_1_d0,
        img_1_q0 => img_1_q0,
        img_1_address1 => grp_DW_conv_1_1_fu_448_img_1_address1,
        img_1_ce1 => grp_DW_conv_1_1_fu_448_img_1_ce1,
        img_1_q1 => img_1_q1,
        grp_fu_818_p_din0 => grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_DW_conv_1_1_fu_448_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce,
        grp_fu_814_p_din0 => grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0,
        img_1_address1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1,
        img_1_ce1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1,
        img_1_q1 => img_1_q1,
        grp_fu_818_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce,
        grp_fu_814_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce,
        grp_fu_547_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0,
        grp_fu_547_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1,
        grp_fu_547_p_dout0 => grp_fu_547_p2,
        grp_fu_547_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce,
        grp_fu_822_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0,
        grp_fu_822_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1,
        grp_fu_822_p_dout0 => grp_fu_822_p2,
        grp_fu_822_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_ready,
        phi_mul => phi_mul_load_reg_777,
        temp_1_out => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out,
        temp_1_out_ap_vld => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out_ap_vld,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0,
        img_1_q0 => img_1_q0,
        compute_tmp_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0,
        compute_tmp_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0,
        compute_tmp_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0,
        compute_tmp_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0,
        grp_fu_818_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce);

    grp_Pointwise_conv_7_8_1_fu_479 : component kernel_stage0_Pointwise_conv_7_8_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Pointwise_conv_7_8_1_fu_479_ap_start,
        ap_done => grp_Pointwise_conv_7_8_1_fu_479_ap_done,
        ap_idle => grp_Pointwise_conv_7_8_1_fu_479_ap_idle,
        ap_ready => grp_Pointwise_conv_7_8_1_fu_479_ap_ready,
        out_r_address0 => grp_Pointwise_conv_7_8_1_fu_479_out_r_address0,
        out_r_ce0 => grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0,
        out_r_we0 => grp_Pointwise_conv_7_8_1_fu_479_out_r_we0,
        out_r_d0 => grp_Pointwise_conv_7_8_1_fu_479_out_r_d0,
        out_r_q0 => img_1_q0,
        out_r_address1 => grp_Pointwise_conv_7_8_1_fu_479_out_r_address1,
        out_r_ce1 => grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1,
        out_r_q1 => img_1_q1,
        img_offset => grp_Pointwise_conv_7_8_1_fu_479_img_offset,
        out_offset => grp_Pointwise_conv_7_8_1_fu_479_out_offset,
        m_axi_gmem_AWVALID => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        buffer_kernel => grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel,
        buffer_bias => grp_Pointwise_conv_7_8_1_fu_479_buffer_bias);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0,
        img_1_address1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1,
        img_1_ce1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1,
        img_1_q1 => img_1_q1,
        grp_fu_818_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce,
        grp_fu_814_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce,
        grp_fu_547_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0,
        grp_fu_547_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1,
        grp_fu_547_p_dout0 => grp_fu_547_p2,
        grp_fu_547_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce,
        grp_fu_822_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0,
        grp_fu_822_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1,
        grp_fu_822_p_dout0 => grp_fu_822_p2,
        grp_fu_822_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_38_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0,
        img_1_address1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1,
        img_1_ce1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1,
        img_1_q1 => img_1_q1);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0,
        img_1_q0 => img_1_q0,
        compute_tmp_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0,
        compute_tmp_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0,
        compute_tmp_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0,
        compute_tmp_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0,
        compute_tmp_1_address1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1,
        compute_tmp_1_ce1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1,
        compute_tmp_1_q1 => compute_tmp_1_q1,
        grp_fu_814_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_ready,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0);

    grp_kernel_stage0_Pipeline_Output_Channel_fu_527 : component kernel_stage0_kernel_stage0_Pipeline_Output_Channel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_ready,
        m_axi_gmem_AWVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln25 => trunc_ln1_reg_790,
        img_1_address0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0,
        img_1_we0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0,
        img_1_d0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0,
        img_1_q0 => img_1_q0,
        compute_tmp_1_address0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0,
        compute_tmp_1_ce0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0,
        compute_tmp_1_q0 => compute_tmp_1_q0,
        compute_tmp_1_address1 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1,
        compute_tmp_1_ce1 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1,
        compute_tmp_1_q1 => compute_tmp_1_q1,
        grp_fu_818_p_din0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce,
        grp_fu_814_p_din0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_156_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_ready,
        m_axi_gmem0_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => ap_const_logic_0,
        m_axi_gmem0_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln156 => trunc_ln2_reg_795,
        img_1_address0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0,
        img_1_ce0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0,
        img_1_q0 => img_1_q0);

    control_s_axi_U : component kernel_stage0_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        X_data => X_data,
        msp_conv_weight => msp_conv_weight,
        msp_conv_bias => msp_conv_bias,
        msp_norm_weight => msp_norm_weight,
        msp_norm_bias => msp_norm_bias,
        msp_norm_running_mean => msp_norm_running_mean,
        msp_norm_running_var => msp_norm_running_var,
        dw_conv_weight => dw_conv_weight,
        norm_1_weight => norm_1_weight,
        norm_1_bias => norm_1_bias,
        norm_1_running_mean => norm_1_running_mean,
        norm_1_running_var => norm_1_running_var,
        se_conv_reduce_weight => se_conv_reduce_weight,
        se_conv_reduce_bias => se_conv_reduce_bias,
        se_conv_expand_weight => se_conv_expand_weight,
        se_conv_expand_bias => se_conv_expand_bias,
        proj_conv_weight => proj_conv_weight,
        Y_msp_conv => Y_msp_conv,
        Y_msp_norm => Y_msp_norm,
        Y_dw_conv => Y_dw_conv,
        Y_dw_norm => Y_dw_norm,
        Y_dw_act => Y_dw_act,
        Y_se_mean => Y_se_mean,
        Y_se_reduce => Y_se_reduce,
        Y_se_act => Y_se_act,
        Y_se_expand => Y_se_expand,
        Y_se_sigmoid => Y_se_sigmoid,
        Y_se => Y_se,
        Y_proj => Y_proj);

    gmem_m_axi_U : component kernel_stage0_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem0_m_axi_U : component kernel_stage0_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => gmem0_ARADDR,
        I_ARLEN => gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => gmem0_AWVALID,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => gmem0_AWADDR,
        I_AWLEN => gmem0_AWLEN,
        I_WVALID => gmem0_WVALID,
        I_WREADY => gmem0_WREADY,
        I_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WDATA,
        I_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WSTRB,
        I_BVALID => gmem0_BVALID,
        I_BREADY => gmem0_BREADY);

    fdiv_32ns_32ns_32_5_no_dsp_1_U137 : component kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_547_p0,
        din1 => grp_fu_547_p1,
        ce => grp_fu_547_ce,
        dout => grp_fu_547_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U138 : component kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_814_p0,
        din1 => grp_fu_814_p1,
        ce => grp_fu_814_ce,
        dout => grp_fu_814_p2);

    fadd_32ns_32ns_32_2_full_dsp_1_U139 : component kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_818_p0,
        din1 => grp_fu_818_p1,
        ce => grp_fu_818_ce,
        dout => grp_fu_818_p2);

    fexp_32ns_32ns_32_4_full_dsp_1_U140 : component kernel_stage0_fexp_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_822_p0,
        din1 => grp_fu_822_p1,
        ce => grp_fu_822_ce,
        dout => grp_fu_822_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_BatchNorm_3_4_5_6_1_fu_427_ap_ready = ap_const_logic_1)) then 
                    grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DW_conv_1_1_fu_448_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DW_conv_1_1_fu_448_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state17) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                    grp_DW_conv_1_1_fu_448_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DW_conv_1_1_fu_448_ap_ready = ap_const_logic_1)) then 
                    grp_DW_conv_1_1_fu_448_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DW_conv_1_2_1_fu_417_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DW_conv_1_2_1_fu_417_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_DW_conv_1_2_1_fu_417_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DW_conv_1_2_1_fu_417_ap_ready = ap_const_logic_1)) then 
                    grp_DW_conv_1_2_1_fu_417_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state38) or ((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
                    grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Pointwise_conv_7_8_1_fu_479_ap_ready = ap_const_logic_1)) then 
                    grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state46) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln16_fu_595_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state40) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state42) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_fu_264 <= ap_const_lv5_0;
            elsif (((icmp_ln16_fu_595_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                c_fu_264 <= add_ln16_fu_601_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_260 <= ap_const_lv19_0;
            elsif (((icmp_ln16_fu_595_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                phi_mul_fu_260 <= add_ln16_1_fu_589_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                Y_proj_read_reg_675 <= Y_proj;
                dw_conv_weight_read_reg_725 <= dw_conv_weight;
                msp_conv_bias_read_reg_750 <= msp_conv_bias;
                msp_conv_weight_read_reg_755 <= msp_conv_weight;
                msp_norm_bias_read_reg_740 <= msp_norm_bias;
                msp_norm_running_mean_read_reg_735 <= msp_norm_running_mean;
                msp_norm_running_var_read_reg_730 <= msp_norm_running_var;
                msp_norm_weight_read_reg_745 <= msp_norm_weight;
                norm_1_bias_read_reg_715 <= norm_1_bias;
                norm_1_running_mean_read_reg_710 <= norm_1_running_mean;
                norm_1_running_var_read_reg_705 <= norm_1_running_var;
                norm_1_weight_read_reg_720 <= norm_1_weight;
                proj_conv_weight_read_reg_680 <= proj_conv_weight;
                se_conv_expand_bias_read_reg_685 <= se_conv_expand_bias;
                se_conv_expand_weight_read_reg_690 <= se_conv_expand_weight;
                se_conv_reduce_bias_read_reg_695 <= se_conv_reduce_bias;
                se_conv_reduce_weight_read_reg_700 <= se_conv_reduce_weight;
                trunc_ln_reg_766 <= X_data(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                c_1_reg_782 <= c_fu_264;
                phi_mul_load_reg_777 <= phi_mul_fu_260;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                div_i2_reg_804 <= grp_fu_547_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                trunc_ln1_reg_790 <= proj_conv_weight_read_reg_680(63 downto 2);
                trunc_ln2_reg_795 <= Y_proj_read_reg_675(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state47, ap_CS_fsm_state54, ap_CS_fsm_state25, icmp_ln16_fu_595_p2, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done, grp_DW_conv_1_2_1_fu_417_ap_done, grp_BatchNorm_3_4_5_6_1_fu_427_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done, grp_DW_conv_1_1_fu_448_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done, grp_Pointwise_conv_7_8_1_fu_479_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done, gmem0_AWREADY, gmem0_ARREADY, gmem0_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state49)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_DW_conv_1_2_1_fu_417_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_DW_conv_1_1_fu_448_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if (((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state33 => 
                if (((grp_Pointwise_conv_7_8_1_fu_479_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_Pointwise_conv_7_8_1_fu_479_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if ((not(((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done = ap_const_logic_0) or (gmem0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state54) and (gmem0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln16_1_fu_589_p2 <= std_logic_vector(unsigned(phi_mul_fu_260) + unsigned(ap_const_lv19_3100));
    add_ln16_fu_601_p2 <= std_logic_vector(unsigned(c_fu_264) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state17 <= ap_NS_fsm(16);
    ap_NS_fsm_state40 <= ap_NS_fsm(39);
    ap_NS_fsm_state42 <= ap_NS_fsm(41);
    ap_NS_fsm_state46 <= ap_NS_fsm(45);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_DW_conv_1_2_1_fu_417_ap_done)
    begin
        if ((grp_DW_conv_1_2_1_fu_417_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_BatchNorm_3_4_5_6_1_fu_427_ap_done)
    begin
        if ((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_DW_conv_1_1_fu_448_ap_done)
    begin
        if ((grp_DW_conv_1_1_fu_448_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_BatchNorm_3_4_5_6_1_fu_427_ap_done)
    begin
        if ((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem0_ARREADY)
    begin
        if ((gmem0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_Pointwise_conv_7_8_1_fu_479_ap_done)
    begin
        if ((grp_Pointwise_conv_7_8_1_fu_479_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_Pointwise_conv_7_8_1_fu_479_ap_done)
    begin
        if ((grp_Pointwise_conv_7_8_1_fu_479_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done, gmem0_AWREADY)
    begin
        if (((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done = ap_const_logic_0) or (gmem0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;

    ap_ST_fsm_state54_blk_assign_proc : process(gmem0_BVALID)
    begin
        if ((gmem0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state54, gmem0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (gmem0_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state54, gmem0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (gmem0_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    compute_tmp_1_address0_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0, ap_CS_fsm_state26, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            compute_tmp_1_address0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            compute_tmp_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            compute_tmp_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0;
        else 
            compute_tmp_1_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    compute_tmp_1_address1_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            compute_tmp_1_address1 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            compute_tmp_1_address1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1;
        else 
            compute_tmp_1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    compute_tmp_1_ce0_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0, ap_CS_fsm_state26, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            compute_tmp_1_ce0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            compute_tmp_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            compute_tmp_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0;
        else 
            compute_tmp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_tmp_1_ce1_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            compute_tmp_1_ce1 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            compute_tmp_1_ce1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1;
        else 
            compute_tmp_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    compute_tmp_1_d0_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0, ap_CS_fsm_state26, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            compute_tmp_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            compute_tmp_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0;
        else 
            compute_tmp_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    compute_tmp_1_we0_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0, ap_CS_fsm_state26, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            compute_tmp_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            compute_tmp_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0;
        else 
            compute_tmp_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR, gmem0_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln79_fu_572_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARADDR <= sext_ln79_fu_572_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem0_ARADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR;
        else 
            gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN, gmem0_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARLEN <= ap_const_lv32_24C00;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem0_ARLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN;
        else 
            gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID, gmem0_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem0_ARVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_AWADDR_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR, gmem0_AWREADY, ap_CS_fsm_state48, ap_CS_fsm_state49, sext_ln156_fu_651_p1)
    begin
        if ((not(((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done = ap_const_logic_0) or (gmem0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            gmem0_AWADDR <= sext_ln156_fu_651_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            gmem0_AWADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR;
        else 
            gmem0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_AWLEN_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN, gmem0_AWREADY, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if ((not(((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done = ap_const_logic_0) or (gmem0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            gmem0_AWLEN <= ap_const_lv32_49800;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            gmem0_AWLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN;
        else 
            gmem0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_AWVALID_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID, gmem0_AWREADY, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if ((not(((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done = ap_const_logic_0) or (gmem0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            gmem0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            gmem0_AWVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID;
        else 
            gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_BREADY_assign_proc : process(ap_CS_fsm_state54, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY, gmem0_BVALID, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (gmem0_BVALID = ap_const_logic_1))) then 
            gmem0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            gmem0_BREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY;
        else 
            gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem0_RREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_WVALID_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            gmem0_WVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID;
        else 
            gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_AW_assign_proc : process(m_axi_gmem0_AWREADY, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            gmem0_blk_n_AW <= m_axi_gmem0_AWREADY;
        else 
            gmem0_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_B_assign_proc : process(m_axi_gmem0_BVALID, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            gmem0_blk_n_B <= m_axi_gmem0_BVALID;
        else 
            gmem0_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state47, ap_CS_fsm_state25, icmp_ln16_fu_595_p2, grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR, grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR, grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR, grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            gmem_ARADDR <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state38) or ((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            gmem_ARADDR <= grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            gmem_ARADDR <= grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_ARADDR <= grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARADDR <= grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state47, ap_CS_fsm_state25, icmp_ln16_fu_595_p2, grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN, grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN, grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN, grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            gmem_ARLEN <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state38) or ((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            gmem_ARLEN <= grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            gmem_ARLEN <= grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_ARLEN <= grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARLEN <= grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state47, ap_CS_fsm_state25, icmp_ln16_fu_595_p2, grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID, grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID, grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID, grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            gmem_ARVALID <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state38) or ((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            gmem_ARVALID <= grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            gmem_ARVALID <= grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_ARVALID <= grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARVALID <= grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state47, ap_CS_fsm_state25, icmp_ln16_fu_595_p2, grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY, grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY, grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY, grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            gmem_RREADY <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state38) or ((icmp_ln16_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            gmem_RREADY <= grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            gmem_RREADY <= grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_RREADY <= grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_RREADY <= grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    grp_BatchNorm_3_4_5_6_1_fu_427_ap_start <= grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg;

    grp_BatchNorm_3_4_5_6_1_fu_427_beta_assign_proc : process(norm_1_bias_read_reg_715, msp_norm_bias_read_reg_740, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_beta <= norm_1_bias_read_reg_715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_beta <= msp_norm_bias_read_reg_740;
        else 
            grp_BatchNorm_3_4_5_6_1_fu_427_beta <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_3_4_5_6_1_fu_427_gamma_assign_proc : process(norm_1_weight_read_reg_720, msp_norm_weight_read_reg_745, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_gamma <= norm_1_weight_read_reg_720;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_gamma <= msp_norm_weight_read_reg_745;
        else 
            grp_BatchNorm_3_4_5_6_1_fu_427_gamma <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_3_4_5_6_1_fu_427_img_offset_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_img_offset <= ap_const_lv19_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_img_offset <= ap_const_lv19_49800;
        else 
            grp_BatchNorm_3_4_5_6_1_fu_427_img_offset <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_3_4_5_6_1_fu_427_running_mean_assign_proc : process(norm_1_running_mean_read_reg_710, msp_norm_running_mean_read_reg_735, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_running_mean <= norm_1_running_mean_read_reg_710;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_running_mean <= msp_norm_running_mean_read_reg_735;
        else 
            grp_BatchNorm_3_4_5_6_1_fu_427_running_mean <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_3_4_5_6_1_fu_427_running_var_assign_proc : process(norm_1_running_var_read_reg_705, msp_norm_running_var_read_reg_730, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_running_var <= norm_1_running_var_read_reg_705;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_BatchNorm_3_4_5_6_1_fu_427_running_var <= msp_norm_running_var_read_reg_730;
        else 
            grp_BatchNorm_3_4_5_6_1_fu_427_running_var <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DW_conv_1_1_fu_448_ap_start <= grp_DW_conv_1_1_fu_448_ap_start_reg;
    grp_DW_conv_1_2_1_fu_417_ap_start <= grp_DW_conv_1_2_1_fu_417_ap_start_reg;
    grp_Pointwise_conv_7_8_1_fu_479_ap_start <= grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg;

    grp_Pointwise_conv_7_8_1_fu_479_buffer_bias_assign_proc : process(se_conv_expand_bias_read_reg_685, se_conv_reduce_bias_read_reg_695, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_Pointwise_conv_7_8_1_fu_479_buffer_bias <= se_conv_expand_bias_read_reg_685;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Pointwise_conv_7_8_1_fu_479_buffer_bias <= se_conv_reduce_bias_read_reg_695;
        else 
            grp_Pointwise_conv_7_8_1_fu_479_buffer_bias <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel_assign_proc : process(se_conv_expand_weight_read_reg_690, se_conv_reduce_weight_read_reg_700, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel <= se_conv_expand_weight_read_reg_690;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel <= se_conv_reduce_weight_read_reg_700;
        else 
            grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_7_8_1_fu_479_img_offset_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_Pointwise_conv_7_8_1_fu_479_img_offset <= ap_const_lv19_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Pointwise_conv_7_8_1_fu_479_img_offset <= ap_const_lv19_49800;
        else 
            grp_Pointwise_conv_7_8_1_fu_479_img_offset <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_7_8_1_fu_479_out_offset_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_Pointwise_conv_7_8_1_fu_479_out_offset <= ap_const_lv19_49800;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Pointwise_conv_7_8_1_fu_479_out_offset <= ap_const_lv19_0;
        else 
            grp_Pointwise_conv_7_8_1_fu_479_out_offset <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_547_ce_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce, ap_CS_fsm_state22, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_547_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_547_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce;
        else 
            grp_fu_547_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_547_p0_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0, ap_CS_fsm_state22, ap_CS_fsm_state35, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_547_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_547_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_547_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out;
        else 
            grp_fu_547_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_547_p1_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1, ap_CS_fsm_state22, ap_CS_fsm_state35, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_547_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_547_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_547_p1 <= ap_const_lv32_46440000;
        else 
            grp_fu_547_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_814_ce_assign_proc : process(ap_CS_fsm_state47, grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce, grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_814_ce <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_814_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_814_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_814_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_814_ce <= grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_814_ce <= grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce;
        else 
            grp_fu_814_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_814_p0_assign_proc : process(ap_CS_fsm_state47, grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0, grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_814_p0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_814_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_814_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_814_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_814_p0 <= grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_814_p0 <= grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0;
        else 
            grp_fu_814_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_814_p1_assign_proc : process(ap_CS_fsm_state47, grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1, grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_814_p1 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_814_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_814_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_814_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_814_p1 <= grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_814_p1 <= grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1;
        else 
            grp_fu_814_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_818_ce_assign_proc : process(ap_CS_fsm_state47, grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce, grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_818_ce <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_818_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_818_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_818_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_818_ce <= grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_818_ce <= grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce;
        else 
            grp_fu_818_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_818_p0_assign_proc : process(ap_CS_fsm_state47, grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0, grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_818_p0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_818_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_818_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_818_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_818_p0 <= grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_818_p0 <= grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0;
        else 
            grp_fu_818_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_818_p1_assign_proc : process(ap_CS_fsm_state47, grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1, grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_818_p1 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_818_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_818_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_818_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_818_p1 <= grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_818_p1 <= grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1;
        else 
            grp_fu_818_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_822_ce_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce, ap_CS_fsm_state22, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_822_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_822_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce;
        else 
            grp_fu_822_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_822_p0_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0, ap_CS_fsm_state22, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_822_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_822_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0;
        else 
            grp_fu_822_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_822_p1_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1, ap_CS_fsm_state22, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_822_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_822_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1;
        else 
            grp_fu_822_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg;
    icmp_ln16_fu_595_p2 <= "1" when (c_fu_264 = ap_const_lv5_18) else "0";

    img_1_address0_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0, grp_DW_conv_1_2_1_fu_417_img_1_address0, grp_BatchNorm_3_4_5_6_1_fu_427_img_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0, grp_DW_conv_1_1_fu_448_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0, grp_Pointwise_conv_7_8_1_fu_479_out_r_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state49, zext_ln24_fu_646_p1, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_1_address0 <= zext_ln24_fu_646_p1(20 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            img_1_address0 <= grp_Pointwise_conv_7_8_1_fu_479_out_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_1_address0 <= grp_DW_conv_1_1_fu_448_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            img_1_address0 <= grp_BatchNorm_3_4_5_6_1_fu_427_img_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_1_address0 <= grp_DW_conv_1_2_1_fu_417_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_1_address0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0;
        else 
            img_1_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_1_address1_assign_proc : process(grp_BatchNorm_3_4_5_6_1_fu_427_img_address1, grp_DW_conv_1_1_fu_448_img_1_address1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1, grp_Pointwise_conv_7_8_1_fu_479_out_r_address1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            img_1_address1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_1_address1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            img_1_address1 <= grp_Pointwise_conv_7_8_1_fu_479_out_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_1_address1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_1_address1 <= grp_DW_conv_1_1_fu_448_img_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            img_1_address1 <= grp_BatchNorm_3_4_5_6_1_fu_427_img_address1;
        else 
            img_1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_1_ce0_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0, grp_DW_conv_1_2_1_fu_417_img_1_ce0, grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0, grp_DW_conv_1_1_fu_448_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0, grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0, grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            img_1_ce0 <= grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_1_ce0 <= grp_DW_conv_1_1_fu_448_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            img_1_ce0 <= grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_1_ce0 <= grp_DW_conv_1_2_1_fu_417_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_1_ce0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0;
        else 
            img_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_1_ce1_assign_proc : process(grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1, grp_DW_conv_1_1_fu_448_img_1_ce1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1, grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            img_1_ce1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_1_ce1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            img_1_ce1 <= grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_1_ce1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_1_ce1 <= grp_DW_conv_1_1_fu_448_img_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            img_1_ce1 <= grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1;
        else 
            img_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_1_d0_assign_proc : process(ap_CS_fsm_state47, div_i2_reg_804, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0, grp_DW_conv_1_2_1_fu_417_img_1_d0, grp_BatchNorm_3_4_5_6_1_fu_427_img_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0, grp_DW_conv_1_1_fu_448_img_1_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0, grp_Pointwise_conv_7_8_1_fu_479_out_r_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_1_d0 <= div_i2_reg_804;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            img_1_d0 <= grp_Pointwise_conv_7_8_1_fu_479_out_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_1_d0 <= grp_DW_conv_1_1_fu_448_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            img_1_d0 <= grp_BatchNorm_3_4_5_6_1_fu_427_img_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_1_d0 <= grp_DW_conv_1_2_1_fu_417_img_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_1_d0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0;
        else 
            img_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_1_we0_assign_proc : process(ap_CS_fsm_state47, grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0, grp_DW_conv_1_2_1_fu_417_img_1_we0, grp_BatchNorm_3_4_5_6_1_fu_427_img_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0, grp_DW_conv_1_1_fu_448_img_1_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0, grp_Pointwise_conv_7_8_1_fu_479_out_r_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0, grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0, grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            img_1_we0 <= grp_Pointwise_conv_7_8_1_fu_479_out_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_1_we0 <= grp_DW_conv_1_1_fu_448_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            img_1_we0 <= grp_BatchNorm_3_4_5_6_1_fu_427_img_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_1_we0 <= grp_DW_conv_1_2_1_fu_417_img_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_1_we0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0;
        else 
            img_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv8_0;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv8_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= ap_const_logic_0;
    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= ap_const_lv64_0;
    m_axi_gmem2_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_ARID <= ap_const_lv1_0;
    m_axi_gmem2_ARLEN <= ap_const_lv8_0;
    m_axi_gmem2_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_ARUSER <= ap_const_lv1_0;
    m_axi_gmem2_ARVALID <= ap_const_logic_0;
    m_axi_gmem2_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_AWID <= ap_const_lv1_0;
    m_axi_gmem2_AWLEN <= ap_const_lv8_0;
    m_axi_gmem2_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_BREADY <= ap_const_logic_0;
    m_axi_gmem2_RREADY <= ap_const_logic_0;
    m_axi_gmem2_WDATA <= ap_const_lv32_0;
    m_axi_gmem2_WID <= ap_const_lv1_0;
    m_axi_gmem2_WLAST <= ap_const_logic_0;
    m_axi_gmem2_WSTRB <= ap_const_lv4_0;
    m_axi_gmem2_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_WVALID <= ap_const_logic_0;
    m_axi_gmem3_ARADDR <= ap_const_lv64_0;
    m_axi_gmem3_ARBURST <= ap_const_lv2_0;
    m_axi_gmem3_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem3_ARID <= ap_const_lv1_0;
    m_axi_gmem3_ARLEN <= ap_const_lv8_0;
    m_axi_gmem3_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem3_ARPROT <= ap_const_lv3_0;
    m_axi_gmem3_ARQOS <= ap_const_lv4_0;
    m_axi_gmem3_ARREGION <= ap_const_lv4_0;
    m_axi_gmem3_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem3_ARUSER <= ap_const_lv1_0;
    m_axi_gmem3_ARVALID <= ap_const_logic_0;
    m_axi_gmem3_AWADDR <= ap_const_lv64_0;
    m_axi_gmem3_AWBURST <= ap_const_lv2_0;
    m_axi_gmem3_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem3_AWID <= ap_const_lv1_0;
    m_axi_gmem3_AWLEN <= ap_const_lv8_0;
    m_axi_gmem3_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem3_AWPROT <= ap_const_lv3_0;
    m_axi_gmem3_AWQOS <= ap_const_lv4_0;
    m_axi_gmem3_AWREGION <= ap_const_lv4_0;
    m_axi_gmem3_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem3_AWUSER <= ap_const_lv1_0;
    m_axi_gmem3_AWVALID <= ap_const_logic_0;
    m_axi_gmem3_BREADY <= ap_const_logic_0;
    m_axi_gmem3_RREADY <= ap_const_logic_0;
    m_axi_gmem3_WDATA <= ap_const_lv32_0;
    m_axi_gmem3_WID <= ap_const_lv1_0;
    m_axi_gmem3_WLAST <= ap_const_logic_0;
    m_axi_gmem3_WSTRB <= ap_const_lv4_0;
    m_axi_gmem3_WUSER <= ap_const_lv1_0;
    m_axi_gmem3_WVALID <= ap_const_logic_0;
        sext_ln156_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_795),64));

        sext_ln79_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_766),64));

    zext_ln24_cast_fu_639_p3 <= (ap_const_lv14_24C0 & c_1_reg_782);
    zext_ln24_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln24_cast_fu_639_p3),64));
end behav;
