INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sources_1/new/freq_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'freq_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sources_1/new/motor_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'motor_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sources_1/new/state_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sim_1/new/motor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'motor_tb'
