<!DOCTYPE html>
<html lang="en">

<head><!-- Required meta tags always come first -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1,shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge"><!-- Bootstrap CSS -->
    <link rel="stylesheet" href="css/main.63b51361e9cc224e8fb1.css">
    <title>Sarang Kudtarkar</title>
</head>

<body>
    <nav class="navbar navbar-dark navbar-expand-sm fixed-top">
        <div class="container">
            <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#Navbar">
                <span class="navbar-toggler-icon"></span>
            </button>
            <div class="collapse navbar-collapse" id="Navbar">
                <ul class="navbar-nav mr-auto">
                    <li class="nav-item active"><a class="nav-link" href="#">
                            <span class="fa fa-home fa-lg"></span> Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="#aboutme">
                            <span class="fa fa-info fa-lg"></span> About</a></li>
                    <li class="nav-item"><a class="nav-link" href="#projects">
                            <span class="fa fa-list fa-lg"></span> Portfolio</a></li>
                    <li class="nav-item"><a class="nav-link" href="#contact">
                            <span class="fa fa-list fa-address-card fa-lg"></span> Contact</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <header class="jumbotron">
        <div class="container">
            <div class="row row-header self-align-center">
                <div class="col-12 col-sm-6">
                    <h2>Hello, I'm Sarang Kudtarkar</h2>
                    <div class="col-12 col-sm-9 align-self-center"><a role="button" class="btn btn-block nav-link"
                            href="#projects" id="viewWork">View my work</a></div>
                </div>
            </div>
        </div>
    </header>
    <div class="container">
        <div id="aboutme">
            <center>
                <h3 class="headings" style="padding-bottom:0px;">About me</h3>
            </center>
        </div>
        <div class="row align-items-center" style="border: none;">
            <div class="col-6 col-sm-5 col-md-3" style="padding-bottom:10px;"><img src="img/profile.png"
                    class="card-img-top rounded-circle img-thumbnail" alt="img/profile.png"></div>
            <div class="col-12 col-sm-7 col-md-9">
                <div class="card-body">
                    <p>I am currently pursuing a Master by Research (ECE) at
                        IIIT, Hyderabad. My primary interests lie in VLSI design and EDA automation, and I am actively
                        seeking
                        opportunities in these domains.

                        I am gaining hands-on experience with the RTL-to-GDS flow using various open-source tools, while
                        my research focuses on applying machine learning techniques for PVT-aware VLSI circuit analysis.
                    </p>
                </div>
            </div>
        </div>
        <div class="row row-content align-items-center">
            <div class="col-6 col-sm-5 col-md-3">
                <center>
                    <h3 class="add-padding" id="projects">Education</h3>
                </center>
            </div>
            <div class="col-12 col-sm-7 col-md-9">
                <p></p>

                <h4 class="font-weight-light">MS by Research(ECE) (2023-2026)<br>
                    <h5 class="font-weight-light">International Institute of Information Technology Hyderabad
                        (IIITH)<br>
                        <h6 class="font-weight-light">CGPA: 9/10<p></p>
                            <p></p>


                            <h4 class="font-weight-light">B.Tech(Electronics and Telecommunication engineering)
                                (2017-2021)<br>
                                <h5 class="font-weight-light">Veermata Jijabai Technological Institute(VJTI), Mumbai<br>
                                    <h6 class="font-weight-light">CPI: 7.47/10<p></p>
                                        <p></p>

                                        <h4 class="font-weight-light">HSC(2017)<br>
                                            <h5 class="font-weight-light">KLE Junior college, Navi Mumbai<br>
                                                <h6 class="font-weight-light">85.54%<p></p>
                                                    <p></p>
                                                    <h4 class="font-weight-light">SSC(2015)<br>
                                                        <h5 class="font-weight-light">St.Joseph's high school, Navi
                                                            Mumbai<br>
                                                            <h6 class="font-weight-light">93.40%<p></p>
                                                            </h6>
                                                        </h5>
                                                    </h4>
                                                </h6>
                                            </h5>
                                        </h4>
                                    </h6>
                                </h5>
                            </h4>


            </div>
        </div>
        <center>
            <h3 class="headings" id="projects">Projects</h3>
        </center>


        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-3 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/async_fifo.png" alt="async_fifo"></div>
            <div class="col-12 col-sm-8 order-sm-first col-md-9">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">RTL2GDS-Asynchronous-FIFO</h2>
                        <p class="d-none d-sm-block">RTL2GDS-Asynchronous-FIFO is an end-to-end implementation of an
                            asynchronous FIFO design, starting from RTL coding and progressing through the complete
                            RTL-to-GDSII flow. The project leverages OpenLane with the SkyWater 130nm PDK (Sky130) to
                            perform synthesis, floorplanning, placement, routing, and signoff checks. It demonstrates
                            the challenges of handling clock domain crossing in FIFO architectures and how design
                            constraints are managed during physical implementation. Special attention is given to timing
                            closure, power analysis, and design rule verification to ensure manufacturability. This
                            project highlights both practical VLSI design skills and hands-on experience with
                            open-source EDA tools and PDKs.</p><a class="add-padding"
                            href="https://github.com/SarangKudtarkar/RTL2GDS-Asynchronous-FIFO">Project code</a>
                    </div>
                </div>
                <div class="col-12 col-sm-4"><i class="fa fa-microchip fa-2x"></i> <i class="fa fa-github fa-2x"></i>
                </div>
            </div>
        </div>


        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-3 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/async_fifo.png" alt="async_fifo"></div>
            <div class="col-12 col-sm-8 order-sm-first col-md-9">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">AXI_LITE
                        </h2>
                        <p class="d-none d-sm-block">AXI Lite Verilog Project demonstrates a hardware design and
                            verification flow for the AXI-Lite protocol using Verilog/SystemVerilog. The project
                            implements a simple AXI-Lite master and slave along with a top-level integration module to
                            enable communication between them. A dedicated testbench is provided to simulate and
                            validate protocol behavior, data transactions, and interface correctness. This project
                            highlights practical experience with bus protocol implementation, design hierarchy, and
                            verification methodologies. It serves as a foundation for learning and extending AXI-based
                            communication in SoC and FPGA designs.</p><a class="add-padding"
                            href="https://github.com/SarangKudtarkar/AXI_LITE">Project code</a>
                    </div>
                </div>
                <div class="col-12 col-sm-4"><i class="fa fa-cogs fa-2x"></i> <i class="fa fa-github fa-2x"></i>
                </div>
            </div>
        </div>

        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-3 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/senseit.png" alt="senseit"></div>
            <div class="col-12 col-sm-8 order-sm-first col-md-9">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">Senseit</h2>
                        <p class="d-none d-sm-block">An android app that processes reading from sensors by passing it
                            through low pass filter. User can export 2 versions of data- one with low pass filter and
                            other without it. Also readings graph is displayed on the screen. Further analysis can be
                            done on RStudio or Python.</p><a class="add-padding"
                            href="https://github.com/SarangKudtarkar/SenseIt">Project code</a>
                    </div>
                </div>
                <div class="col-12 col-sm-4"><i class="fa fa-android fa-2x"></i> <i class="fa fa-github fa-2x"></i>
                </div>
            </div>
        </div>
        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 col-md-3 add-padding"><img class="img-fluid img-thumbnail align-self-center"
                    src="img/sensor.png" alt="sensor"></div>
            <div class="col-12 col-sm-8 col-md-9">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">Data analysis using Rstudio</h2>
                        <p class="d-none d-sm-block">Using various libraries available to plot graphs, process and
                            present data using R markdown to select particular sensor for developing android app.</p>
                    </div>
                </div>
            </div>
        </div>
        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-3 add-padding"><img
                    class="img-fluid align-self-center add-padding" src="img/security_status.png" alt="senseit"
                    style="padding-bottom:0px;"></div>
            <div class="col-12 col-sm-8 order-sm-first col-md-9">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">IR obstacle detection and Bluetooth alert system</h2>
                        <p class="d-none d-sm-block">Used TSOP1738 and HC05 to alert users on their devices when a
                            change is detected.<br>Tools used: C++,HC05(For sending and receiving signal)</p><a
                            class="add-padding"
                            href="https://github.com/SarangKudtarkar/Bluetooth-and-Infrared-communication">Project
                            code</a>
                    </div>
                </div>
            </div>
        </div>

        <center>
            <div class="col-12 col-sm-6 align-self-center" id="more-projects"><a role="button"
                    class="btn btn-block nav-link" href="https://github.com/SarangKudtarkar">More projects</a></div>
        </center>
        <hr>
        <div class="row row-content align-items-center">
            <div class="col-6 col-sm-5 col-md-3">
                <center>
                    <h3 class="add-padding" id="projects">Skills and tools</h3>
                </center>
            </div>
            <div class="col-12 col-sm-7 col-md-9">
                <p></p>
                <h4>Data analysis<br>
                    <h5 class="font-weight-light">Python, TCL<p></p>
                        <p></p>
                        <h4>VLSI<br>
                            <h5 class="font-weight-light">HSPICE, OpenLane, Verilog<p></p>
                                <p></p>
                                <h4>Web development<br>
                                    <h5 class="font-weight-light">HTML, CSS, Javascript, Bootstrap, Grunt<p></p>
                                        <p></p>
                                        <h4>General<br>
                                            <h5 class="font-weight-light">C++<p></p>
                                            </h5>
                                        </h4>
                                    </h5>
                                </h4>
                            </h5>
                        </h4>
                    </h5>
                </h4>
            </div>
        </div>
        <div>
            <center>
                <h3 class="headings" id="contact">Contact me</h3>
            </center>
            <div class="align-self-center">
                <div class="text-center"><a class="btn btn-social-icon btn-github"
                        href="https://github.com/SarangKudtarkar"><i class="fa fa-github fa-lg"></i></a> <a
                        class="btn btn-social-icon btn-linkedin" href="https://www.linkedin.com/in/sarang-kudtarkar/"><i
                            class="fa fa-linkedin fa-lg"></i></a> <a class="btn btn-social-icon"
                        href="mailto:sarangkudtarkar49@gmail.com"><i class="fa fa-envelope fa-lg"></i></a></div>
            </div><br>
        </div>
        <footer class="footer">
            <div class="container">
                <div class="row">
                    <div class="col-4 offset-1 col-sm-2">
                        <h5>Links</h5>
                        <ul class="list-unstyled">
                            <li><a href="#">Home</a></li>
                            <li><a href="#aboutme">About Us</a></li>
                            <li><a href="#projects">Portfolio</a></li>
                            <li><a href="#contact">Contact</a></li>
                        </ul>
                    </div>
                    <div class="col-7 col-sm-5"></div>
                    <div class="col-12 col-sm-4 align-self-center">
                        <div class="text-center"><a class="btn btn-social-icon btn-github"
                                href="https://github.com/SarangKudtarkar"><i class="fa fa-github fa-lg"></i></a> <a
                                class="btn btn-social-icon btn-linkedin"
                                href="https://www.linkedin.com/in/sarang-kudtarkar/"><i
                                    class="fa fa-linkedin fa-lg"></i></a> <a class="btn btn-social-icon"
                                href="mailto:sarangkudtarkar49@gmail.com"><i class="fa fa-envelope fa-lg"></i></a></div>
                    </div>
                </div>
                <div class="row justify-content-center">
                    <div class="auto">
                        <p>Sarang Kudtarkar 2020</p>
                    </div>
                </div>
            </div>
        </footer><!-- jQuery first, then Popper.js, then Bootstrap JS. -->
        <script src="js/main.c64f5ce127f9bc8884d3.js"></script>
    </div>
</body>

</html>