{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692644888650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692644888650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 16:08:08 2023 " "Processing started: Mon Aug 21 16:08:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692644888650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644888650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644888650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692644888908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692644888908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/backend/interface_tcc_backend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/backend/interface_tcc_backend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_backend_master-arch_interface_tcc_backend_master " "Found design unit 1: interface_tcc_backend_master-arch_interface_tcc_backend_master" {  } { { "hdl/backend/interface_tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/interface_tcc_backend_master.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895120 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_backend_master " "Found entity 1: interface_tcc_backend_master" {  } { { "hdl/backend/interface_tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/interface_tcc_backend_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/dependencies/xina/xina_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hdl/dependencies/xina/xina_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xina_package " "Found design unit 1: xina_package" {  } { { "hdl/dependencies/xina/xina_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/xina_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/frontend/interface_tcc_frontend_master_send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/frontend/interface_tcc_frontend_master_send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_frontend_master_send_control-arch_interface_tcc_frontend_master_send_control " "Found design unit 1: interface_tcc_frontend_master_send_control-arch_interface_tcc_frontend_master_send_control" {  } { { "hdl/frontend/interface_tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master_send_control.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895122 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_frontend_master_send_control " "Found entity 1: interface_tcc_frontend_master_send_control" {  } { { "hdl/frontend/interface_tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master_send_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/frontend/interface_tcc_frontend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/frontend/interface_tcc_frontend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_frontend_master-arch_interface_tcc_frontend_master " "Found design unit 1: interface_tcc_frontend_master-arch_interface_tcc_frontend_master" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895123 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_frontend_master " "Found entity 1: interface_tcc_frontend_master" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/interface_tcc_top_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/interface_tcc_top_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_top_master-arch_interface_tcc_top_master " "Found design unit 1: interface_tcc_top_master-arch_interface_tcc_top_master" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895124 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_top_master " "Found entity 1: interface_tcc_top_master" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/interface_tcc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hdl/interface_tcc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_package " "Found design unit 1: interface_tcc_package" {  } { { "hdl/interface_tcc_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692644895125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895125 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "interface_tcc_frontend_master_send_control interface_tcc_frontend_master.vhd(64) " "VHDL error at interface_tcc_frontend_master.vhd(64): object \"interface_tcc_frontend_master_send_control\" is used but not declared" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 64 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1692644895125 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692644895194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 21 16:08:15 2023 " "Processing ended: Mon Aug 21 16:08:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692644895194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692644895194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692644895194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895194 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692644895790 ""}
