{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 22:48:37 2014 " "Info: Processing started: Thu Dec 04 22:48:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off eID -c eID --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eID -c eID --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "eControl:cControl\|pJump " "Warning: Node \"eControl:cControl\|pJump\" is a latch" {  } { { "eControl.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eControl.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "eControl:cControl\|pJump " "Warning: Node \"eControl:cControl\|pJump\"" {  } { { "eControl.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eControl.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "eControl.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eControl.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pClock " "Info: No valid register-to-register data paths exist for clock \"pClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eRegFile:cRegFile\|saReg\[12\]\[4\] pWriteReg\[2\] pClock 9.441 ns register " "Info: tsu for register \"eRegFile:cRegFile\|saReg\[12\]\[4\]\" (data pin = \"pWriteReg\[2\]\", clock pin = \"pClock\") is 9.441 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.327 ns + Longest pin register " "Info: + Longest pin to register delay is 12.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pWriteReg\[2\] 1 PIN PIN_E5 16 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E5; Fanout = 16; PIN Node = 'pWriteReg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pWriteReg[2] } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.638 ns) + CELL(0.183 ns) 5.908 ns eRegFile:cRegFile\|process_1~0 2 COMB LC_X41_Y22_N6 1 " "Info: 2: + IC(4.638 ns) + CELL(0.183 ns) = 5.908 ns; Loc. = LC_X41_Y22_N6; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.821 ns" { pWriteReg[2] eRegFile:cRegFile|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.280 ns) 6.498 ns eRegFile:cRegFile\|process_1~1 3 COMB LC_X41_Y22_N3 15 " "Info: 3: + IC(0.310 ns) + CELL(0.280 ns) = 6.498 ns; Loc. = LC_X41_Y22_N3; Fanout = 15; COMB Node = 'eRegFile:cRegFile\|process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { eRegFile:cRegFile|process_1~0 eRegFile:cRegFile|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.075 ns) 8.555 ns eRegFile:cRegFile\|saReg\[12\]\[0\]~7 4 COMB LC_X35_Y25_N1 32 " "Info: 4: + IC(1.982 ns) + CELL(0.075 ns) = 8.555 ns; Loc. = LC_X35_Y25_N1; Fanout = 32; COMB Node = 'eRegFile:cRegFile\|saReg\[12\]\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { eRegFile:cRegFile|process_1~1 eRegFile:cRegFile|saReg[12][0]~7 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(0.705 ns) 12.327 ns eRegFile:cRegFile\|saReg\[12\]\[4\] 5 REG LC_X39_Y20_N6 2 " "Info: 5: + IC(3.067 ns) + CELL(0.705 ns) = 12.327 ns; Loc. = LC_X39_Y20_N6; Fanout = 2; REG Node = 'eRegFile:cRegFile\|saReg\[12\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { eRegFile:cRegFile|saReg[12][0]~7 eRegFile:cRegFile|saReg[12][4] } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.330 ns ( 18.90 % ) " "Info: Total cell delay = 2.330 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.997 ns ( 81.10 % ) " "Info: Total interconnect delay = 9.997 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.327 ns" { pWriteReg[2] eRegFile:cRegFile|process_1~0 eRegFile:cRegFile|process_1~1 eRegFile:cRegFile|saReg[12][0]~7 eRegFile:cRegFile|saReg[12][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.327 ns" { pWriteReg[2] {} pWriteReg[2]~out0 {} eRegFile:cRegFile|process_1~0 {} eRegFile:cRegFile|process_1~1 {} eRegFile:cRegFile|saReg[12][0]~7 {} eRegFile:cRegFile|saReg[12][4] {} } { 0.000ns 0.000ns 4.638ns 0.310ns 1.982ns 3.067ns } { 0.000ns 1.087ns 0.183ns 0.280ns 0.075ns 0.705ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.896 ns - Shortest register " "Info: - Shortest clock path from clock \"pClock\" to destination register is 2.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 480 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 480; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.542 ns) 2.896 ns eRegFile:cRegFile\|saReg\[12\]\[4\] 2 REG LC_X39_Y20_N6 2 " "Info: 2: + IC(1.526 ns) + CELL(0.542 ns) = 2.896 ns; Loc. = LC_X39_Y20_N6; Fanout = 2; REG Node = 'eRegFile:cRegFile\|saReg\[12\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { pClock eRegFile:cRegFile|saReg[12][4] } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.31 % ) " "Info: Total cell delay = 1.370 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.526 ns ( 52.69 % ) " "Info: Total interconnect delay = 1.526 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { pClock eRegFile:cRegFile|saReg[12][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.896 ns" { pClock {} pClock~out0 {} eRegFile:cRegFile|saReg[12][4] {} } { 0.000ns 0.000ns 1.526ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.327 ns" { pWriteReg[2] eRegFile:cRegFile|process_1~0 eRegFile:cRegFile|process_1~1 eRegFile:cRegFile|saReg[12][0]~7 eRegFile:cRegFile|saReg[12][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.327 ns" { pWriteReg[2] {} pWriteReg[2]~out0 {} eRegFile:cRegFile|process_1~0 {} eRegFile:cRegFile|process_1~1 {} eRegFile:cRegFile|saReg[12][0]~7 {} eRegFile:cRegFile|saReg[12][4] {} } { 0.000ns 0.000ns 4.638ns 0.310ns 1.982ns 3.067ns } { 0.000ns 1.087ns 0.183ns 0.280ns 0.075ns 0.705ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { pClock eRegFile:cRegFile|saReg[12][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.896 ns" { pClock {} pClock~out0 {} eRegFile:cRegFile|saReg[12][4] {} } { 0.000ns 0.000ns 1.526ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pData2\[1\] eRegFile:cRegFile\|saReg\[2\]\[1\] 16.344 ns register " "Info: tco from clock \"pClock\" to destination pin \"pData2\[1\]\" through register \"eRegFile:cRegFile\|saReg\[2\]\[1\]\" is 16.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.913 ns + Longest register " "Info: + Longest clock path from clock \"pClock\" to source register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 480 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 480; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.542 ns) 2.913 ns eRegFile:cRegFile\|saReg\[2\]\[1\] 2 REG LC_X35_Y21_N8 2 " "Info: 2: + IC(1.543 ns) + CELL(0.542 ns) = 2.913 ns; Loc. = LC_X35_Y21_N8; Fanout = 2; REG Node = 'eRegFile:cRegFile\|saReg\[2\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { pClock eRegFile:cRegFile|saReg[2][1] } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.03 % ) " "Info: Total cell delay = 1.370 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.543 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { pClock eRegFile:cRegFile|saReg[2][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { pClock {} pClock~out0 {} eRegFile:cRegFile|saReg[2][1] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.275 ns + Longest register pin " "Info: + Longest register to pin delay is 13.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eRegFile:cRegFile\|saReg\[2\]\[1\] 1 REG LC_X35_Y21_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y21_N8; Fanout = 2; REG Node = 'eRegFile:cRegFile\|saReg\[2\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eRegFile:cRegFile|saReg[2][1] } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.366 ns) 1.806 ns eRegFile:cRegFile\|pReadData2\[1\]~13 2 COMB LC_X41_Y20_N8 1 " "Info: 2: + IC(1.440 ns) + CELL(0.366 ns) = 1.806 ns; Loc. = LC_X41_Y20_N8; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData2\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { eRegFile:cRegFile|saReg[2][1] eRegFile:cRegFile|pReadData2[1]~13 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.366 ns) 3.552 ns eRegFile:cRegFile\|pReadData2\[1\]~14 3 COMB LC_X36_Y23_N5 1 " "Info: 3: + IC(1.380 ns) + CELL(0.366 ns) = 3.552 ns; Loc. = LC_X36_Y23_N5; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData2\[1\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { eRegFile:cRegFile|pReadData2[1]~13 eRegFile:cRegFile|pReadData2[1]~14 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.366 ns) 5.469 ns eRegFile:cRegFile\|pReadData2\[1\]~15 4 COMB LC_X39_Y17_N5 1 " "Info: 4: + IC(1.551 ns) + CELL(0.366 ns) = 5.469 ns; Loc. = LC_X39_Y17_N5; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData2\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { eRegFile:cRegFile|pReadData2[1]~14 eRegFile:cRegFile|pReadData2[1]~15 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.280 ns) 6.725 ns eRegFile:cRegFile\|pReadData2\[1\]~16 5 COMB LC_X39_Y16_N2 1 " "Info: 5: + IC(0.976 ns) + CELL(0.280 ns) = 6.725 ns; Loc. = LC_X39_Y16_N2; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData2\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { eRegFile:cRegFile|pReadData2[1]~15 eRegFile:cRegFile|pReadData2[1]~16 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.280 ns) 9.163 ns eRegFile:cRegFile\|pReadData2\[1\]~22 6 COMB LC_X36_Y26_N9 1 " "Info: 6: + IC(2.158 ns) + CELL(0.280 ns) = 9.163 ns; Loc. = LC_X36_Y26_N9; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData2\[1\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { eRegFile:cRegFile|pReadData2[1]~16 eRegFile:cRegFile|pReadData2[1]~22 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(2.404 ns) 13.275 ns pData2\[1\] 7 PIN PIN_B7 0 " "Info: 7: + IC(1.708 ns) + CELL(2.404 ns) = 13.275 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'pData2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { eRegFile:cRegFile|pReadData2[1]~22 pData2[1] } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.062 ns ( 30.60 % ) " "Info: Total cell delay = 4.062 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.213 ns ( 69.40 % ) " "Info: Total interconnect delay = 9.213 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.275 ns" { eRegFile:cRegFile|saReg[2][1] eRegFile:cRegFile|pReadData2[1]~13 eRegFile:cRegFile|pReadData2[1]~14 eRegFile:cRegFile|pReadData2[1]~15 eRegFile:cRegFile|pReadData2[1]~16 eRegFile:cRegFile|pReadData2[1]~22 pData2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.275 ns" { eRegFile:cRegFile|saReg[2][1] {} eRegFile:cRegFile|pReadData2[1]~13 {} eRegFile:cRegFile|pReadData2[1]~14 {} eRegFile:cRegFile|pReadData2[1]~15 {} eRegFile:cRegFile|pReadData2[1]~16 {} eRegFile:cRegFile|pReadData2[1]~22 {} pData2[1] {} } { 0.000ns 1.440ns 1.380ns 1.551ns 0.976ns 2.158ns 1.708ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { pClock eRegFile:cRegFile|saReg[2][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { pClock {} pClock~out0 {} eRegFile:cRegFile|saReg[2][1] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.275 ns" { eRegFile:cRegFile|saReg[2][1] eRegFile:cRegFile|pReadData2[1]~13 eRegFile:cRegFile|pReadData2[1]~14 eRegFile:cRegFile|pReadData2[1]~15 eRegFile:cRegFile|pReadData2[1]~16 eRegFile:cRegFile|pReadData2[1]~22 pData2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.275 ns" { eRegFile:cRegFile|saReg[2][1] {} eRegFile:cRegFile|pReadData2[1]~13 {} eRegFile:cRegFile|pReadData2[1]~14 {} eRegFile:cRegFile|pReadData2[1]~15 {} eRegFile:cRegFile|pReadData2[1]~16 {} eRegFile:cRegFile|pReadData2[1]~22 {} pData2[1] {} } { 0.000ns 1.440ns 1.380ns 1.551ns 0.976ns 2.158ns 1.708ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pInstruction\[24\] pData1\[12\] 18.754 ns Longest " "Info: Longest tpd from source pin \"pInstruction\[24\]\" to destination pin \"pData1\[12\]\" is 18.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pInstruction\[24\] 1 PIN PIN_L7 146 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_L7; Fanout = 146; PIN Node = 'pInstruction\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pInstruction[24] } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.272 ns) + CELL(0.183 ns) 6.542 ns eRegFile:cRegFile\|pReadData1\[3\]~2 2 COMB LC_X40_Y18_N0 48 " "Info: 2: + IC(5.272 ns) + CELL(0.183 ns) = 6.542 ns; Loc. = LC_X40_Y18_N0; Fanout = 48; COMB Node = 'eRegFile:cRegFile\|pReadData1\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { pInstruction[24] eRegFile:cRegFile|pReadData1[3]~2 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.960 ns) + CELL(0.075 ns) 9.577 ns eRegFile:cRegFile\|pReadData1\[12\]~125 3 COMB LC_X39_Y24_N6 1 " "Info: 3: + IC(2.960 ns) + CELL(0.075 ns) = 9.577 ns; Loc. = LC_X39_Y24_N6; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData1\[12\]~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { eRegFile:cRegFile|pReadData1[3]~2 eRegFile:cRegFile|pReadData1[12]~125 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.366 ns) 11.877 ns eRegFile:cRegFile\|pReadData1\[12\]~126 4 COMB LC_X39_Y20_N2 1 " "Info: 4: + IC(1.934 ns) + CELL(0.366 ns) = 11.877 ns; Loc. = LC_X39_Y20_N2; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData1\[12\]~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { eRegFile:cRegFile|pReadData1[12]~125 eRegFile:cRegFile|pReadData1[12]~126 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.366 ns) 13.905 ns eRegFile:cRegFile\|pReadData1\[12\]~132 5 COMB LC_X31_Y21_N9 1 " "Info: 5: + IC(1.662 ns) + CELL(0.366 ns) = 13.905 ns; Loc. = LC_X31_Y21_N9; Fanout = 1; COMB Node = 'eRegFile:cRegFile\|pReadData1\[12\]~132'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { eRegFile:cRegFile|pReadData1[12]~126 eRegFile:cRegFile|pReadData1[12]~132 } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(2.404 ns) 18.754 ns pData1\[12\] 6 PIN PIN_R8 0 " "Info: 6: + IC(2.445 ns) + CELL(2.404 ns) = 18.754 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'pData1\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.849 ns" { eRegFile:cRegFile|pReadData1[12]~132 pData1[12] } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.481 ns ( 23.89 % ) " "Info: Total cell delay = 4.481 ns ( 23.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.273 ns ( 76.11 % ) " "Info: Total interconnect delay = 14.273 ns ( 76.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.754 ns" { pInstruction[24] eRegFile:cRegFile|pReadData1[3]~2 eRegFile:cRegFile|pReadData1[12]~125 eRegFile:cRegFile|pReadData1[12]~126 eRegFile:cRegFile|pReadData1[12]~132 pData1[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.754 ns" { pInstruction[24] {} pInstruction[24]~out0 {} eRegFile:cRegFile|pReadData1[3]~2 {} eRegFile:cRegFile|pReadData1[12]~125 {} eRegFile:cRegFile|pReadData1[12]~126 {} eRegFile:cRegFile|pReadData1[12]~132 {} pData1[12] {} } { 0.000ns 0.000ns 5.272ns 2.960ns 1.934ns 1.662ns 2.445ns } { 0.000ns 1.087ns 0.183ns 0.075ns 0.366ns 0.366ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "eRegFile:cRegFile\|saReg\[12\]\[2\] pWriteData\[2\] pClock -1.560 ns register " "Info: th for register \"eRegFile:cRegFile\|saReg\[12\]\[2\]\" (data pin = \"pWriteData\[2\]\", clock pin = \"pClock\") is -1.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 3.036 ns + Longest register " "Info: + Longest clock path from clock \"pClock\" to destination register is 3.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 480 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 480; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.542 ns) 3.036 ns eRegFile:cRegFile\|saReg\[12\]\[2\] 2 REG LC_X40_Y19_N8 2 " "Info: 2: + IC(1.666 ns) + CELL(0.542 ns) = 3.036 ns; Loc. = LC_X40_Y19_N8; Fanout = 2; REG Node = 'eRegFile:cRegFile\|saReg\[12\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { pClock eRegFile:cRegFile|saReg[12][2] } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.13 % ) " "Info: Total cell delay = 1.370 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 54.87 % ) " "Info: Total interconnect delay = 1.666 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { pClock eRegFile:cRegFile|saReg[12][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { pClock {} pClock~out0 {} eRegFile:cRegFile|saReg[12][2] {} } { 0.000ns 0.000ns 1.666ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.696 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pWriteData\[2\] 1 PIN PIN_L2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 11; PIN Node = 'pWriteData\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pWriteData[2] } "NODE_NAME" } } { "eID.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eID.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.886 ns) + CELL(0.085 ns) 4.696 ns eRegFile:cRegFile\|saReg\[12\]\[2\] 2 REG LC_X40_Y19_N8 2 " "Info: 2: + IC(3.886 ns) + CELL(0.085 ns) = 4.696 ns; Loc. = LC_X40_Y19_N8; Fanout = 2; REG Node = 'eRegFile:cRegFile\|saReg\[12\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { pWriteData[2] eRegFile:cRegFile|saReg[12][2] } "NODE_NAME" } } { "eRegfile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/id/ID/eRegfile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.810 ns ( 17.25 % ) " "Info: Total cell delay = 0.810 ns ( 17.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.886 ns ( 82.75 % ) " "Info: Total interconnect delay = 3.886 ns ( 82.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.696 ns" { pWriteData[2] eRegFile:cRegFile|saReg[12][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.696 ns" { pWriteData[2] {} pWriteData[2]~out0 {} eRegFile:cRegFile|saReg[12][2] {} } { 0.000ns 0.000ns 3.886ns } { 0.000ns 0.725ns 0.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { pClock eRegFile:cRegFile|saReg[12][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { pClock {} pClock~out0 {} eRegFile:cRegFile|saReg[12][2] {} } { 0.000ns 0.000ns 1.666ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.696 ns" { pWriteData[2] eRegFile:cRegFile|saReg[12][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.696 ns" { pWriteData[2] {} pWriteData[2]~out0 {} eRegFile:cRegFile|saReg[12][2] {} } { 0.000ns 0.000ns 3.886ns } { 0.000ns 0.725ns 0.085ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 22:48:38 2014 " "Info: Processing ended: Thu Dec 04 22:48:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
