Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1940
design__instance__area,41039.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,13
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.00041464544483460486
power__switching__total,0.00010820500028785318
power__leakage__total,1.5821039767160983E-7
power__total,0.0005230086389929056
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2837351822692049
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.28376637953707917
timing__hold__ws__corner:nom_tt_025C_3v30,0.9924498170852004
timing__setup__ws__corner:nom_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.992450
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,89
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,13
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.310459750028838
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.30991796117749815
timing__hold__ws__corner:nom_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:nom_ss_125C_3v00,-0.49008665179929967
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-0.49008665179929967
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-0.49008665179929967
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,1
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-0.490087
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,1
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,13
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2747755989403587
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2749640593041188
timing__hold__ws__corner:nom_ff_n40C_3v60,0.45130411796164377
timing__setup__ws__corner:nom_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.451304
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,137
design__max_fanout_violation__count,13
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.27179761988160805
clock__skew__worst_setup,0.27197753152783677
timing__hold__ws,0.4492469856611362
timing__setup__ws,-0.49008665179929967
timing__hold__tns,0.0
timing__setup__tns,-0.49008665179929967
timing__hold__wns,0
timing__setup__wns,-0.49008665179929967
timing__hold_vio__count,0
timing__hold_r2r__ws,0.449247
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,-0.490087
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1940
design__instance__area__stdcell,41039.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.789718
design__instance__utilization__stdcell,0.789718
design__instance__count__class:tie_cell,9
design__instance__count__class:buffer,2
design__instance__count__class:inverter,135
design__instance__count__class:sequential_cell,208
design__instance__count__class:multi_input_combinational_cell,1041
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,59805.7
design__violations,0
design__instance__count__class:timing_repair_buffer,87
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1518
route__net__special,2
route__drc_errors__iter:1,613
route__wirelength__iter:1,73636
route__drc_errors__iter:2,247
route__wirelength__iter:2,72520
route__drc_errors__iter:3,242
route__wirelength__iter:3,72069
route__drc_errors__iter:4,41
route__wirelength__iter:4,72209
route__drc_errors__iter:5,0
route__wirelength__iter:5,72166
route__drc_errors,0
route__wirelength,72166
route__vias,10948
route__vias__singlecut,10948
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,656.11
design__instance__count__class:fill_cell,822
timing__unannotated_net__count__corner:nom_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,13
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.280875802788414
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.28086170295560253
timing__hold__ws__corner:min_tt_025C_3v30,0.9890303300726452
timing__setup__ws__corner:min_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.989030
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,67
design__max_fanout_violation__count__corner:min_ss_125C_3v00,13
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3058054729333725
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.30532985337617163
timing__hold__ws__corner:min_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:min_ss_125C_3v00,-0.49008665179929967
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-0.49008665179929967
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.49008665179929967
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,1
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.490087
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,1
timing__unannotated_net__count__corner:min_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,13
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.27179761988160805
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.27197753152783677
timing__hold__ws__corner:min_ff_n40C_3v60,0.4492469856611362
timing__setup__ws__corner:min_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.449247
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,6
design__max_fanout_violation__count__corner:max_tt_025C_3v30,13
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2870534169390506
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2871071517349622
timing__hold__ws__corner:max_tt_025C_3v30,0.9967651430816616
timing__setup__ws__corner:max_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.996765
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,137
design__max_fanout_violation__count__corner:max_ss_125C_3v00,13
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3163756846051697
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.31564515783430563
timing__hold__ws__corner:max_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:max_ss_125C_3v00,-0.49008665179929967
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-0.49008665179929967
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-0.49008665179929967
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,1
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-0.490087
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,1
timing__unannotated_net__count__corner:max_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,13
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2779967723595315
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.27814448753713555
timing__hold__ws__corner:max_ff_n40C_3v60,0.4538415327561876
timing__setup__ws__corner:max_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.453842
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,9.50255E-8
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,7.49238E-8
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,2.30272E-8
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,7.49238E-8
design_powergrid__voltage__worst,7.49238E-8
design_powergrid__voltage__worst__net:VPWR,3.3
design_powergrid__drop__worst,9.50255E-8
design_powergrid__drop__worst__net:VPWR,9.50255E-8
design_powergrid__voltage__worst__net:VGND,7.49238E-8
design_powergrid__drop__worst__net:VGND,7.49238E-8
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,2.2700000000000001434471641405428432580748676627990789711475372314453125E-8
ir__drop__worst,9.50000000000000036420045039682602538988476226222701370716094970703125E-8
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
