// Seed: 1707222306
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    output logic id_9,
    output id_10,
    output logic id_11,
    input id_12,
    inout id_13,
    input id_14
);
  logic id_15;
  logic id_16;
  type_0 id_17 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (id_15 != 1 ^ 1 - 1 - 1'b0),
      .id_3 ((id_8)),
      .id_4 (id_1),
      .id_5 (id_12),
      .id_6 (""),
      .id_7 (id_0),
      .id_8 (1),
      .id_9 (id_0),
      .id_10(1)
  );
  assign id_6 = id_13[1'b0];
  initial SystemTFIdentifier(id_12);
  logic id_18;
endmodule
