#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 23 16:37:24 2025
# Process ID         : 25208
# Current directory  : D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22084 D:\kowalski_267671_FPGA\UE2\LAB2-UE2-PWM\PWM-robocze\pwm\pwm.xpr
# Log file           : D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/vivado.log
# Journal file       : D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm\vivado.jou
# Running On         : Jonitka
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34263 MB
# Swap memory        : 8053 MB
# Total Virtual      : 42316 MB
# Available Virtual  : 25383 MB
#-----------------------------------------------------------
start_gui
open_project D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 23 16:40:36 2025] Launched impl_1...
Run output will be captured here: D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-19:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.586 ; gain = 19.773
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BCFFF2A
set_property PROGRAM.FILE {D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/impl_1/PWM_Generator.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/impl_1/PWM_Generator.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 23 17:02:19 2025] Launched impl_1...
Run output will be captured here: D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.srcs/utils_1/imports/synth_1/PWM_Generator.dcp with file D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/synth_1/PWM_Generator.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 23 17:03:36 2025] Launched synth_1...
Run output will be captured here: D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/synth_1/runme.log
[Fri May 23 17:03:36 2025] Launched impl_1...
Run output will be captured here: D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/kowalski_267671_FPGA/UE2/LAB2-UE2-PWM/PWM-robocze/pwm/pwm.runs/impl_1/PWM_Generator.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BCFFF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BCFFF2A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BCFFF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BCFFF2A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BCFFF2A
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 22:59:23 2025...
