Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 11 11:45:26 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[14].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[15].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[2].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[3].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[4].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.466        0.000                      0                  118        0.071        0.000                      0                  118        4.020        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.466        0.000                      0                  118        0.071        0.000                      0                  118        4.020        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.312ns (23.966%)  route 4.162ns (76.033%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/Q
                         net (fo=19, routed)          1.546     7.081    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.233 r  MINESWEEP/RANDOM/bombLocation[11]_i_5/O
                         net (fo=1, routed)           0.740     7.972    MINESWEEP/RANDOM/bombLocation[11]_i_5_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.332     8.304 r  MINESWEEP/RANDOM/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.821     9.125    MINESWEEP/RANDOM/bombLocation[11]_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  MINESWEEP/RANDOM/bombLocation[13]_i_4/O
                         net (fo=4, routed)           0.446     9.695    MINESWEEP/RANDOM/bombLocation[13]_i_4_n_0
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.819 r  MINESWEEP/RANDOM/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.610    10.429    MINESWEEP/RANDOM/bombLocation[12]_i_3_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.553 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.553    MINESWEEP/RANDOM/p_0_in__0[0]
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.452    14.793    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X10Y49         FDCE (Setup_fdce_C_D)        0.081    15.019    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.312ns (24.015%)  route 4.151ns (75.985%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/Q
                         net (fo=19, routed)          1.546     7.081    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.233 r  MINESWEEP/RANDOM/bombLocation[11]_i_5/O
                         net (fo=1, routed)           0.740     7.972    MINESWEEP/RANDOM/bombLocation[11]_i_5_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.332     8.304 r  MINESWEEP/RANDOM/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.821     9.125    MINESWEEP/RANDOM/bombLocation[11]_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  MINESWEEP/RANDOM/bombLocation[13]_i_4/O
                         net (fo=4, routed)           0.446     9.695    MINESWEEP/RANDOM/bombLocation[13]_i_4_n_0
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.819 r  MINESWEEP/RANDOM/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.599    10.418    MINESWEEP/RANDOM/bombLocation[12]_i_3_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.542 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.542    MINESWEEP/RANDOM/p_0_in__0[2]
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.452    14.793    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X10Y49         FDCE (Setup_fdce_C_D)        0.077    15.015    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 1.464ns (26.530%)  route 4.054ns (73.470%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=10, routed)          1.058     6.555    MINESWEEP/RANDOM/bomb3Count[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.299     6.854 r  MINESWEEP/RANDOM/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.969     7.822    MINESWEEP/RANDOM/bomb3[3]
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.946 r  MINESWEEP/RANDOM/bombLocation[6]_i_4/O
                         net (fo=4, routed)           0.826     8.772    MINESWEEP/RANDOM/bombLocation[6]_i_4_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  MINESWEEP/RANDOM/bombLocation[5]_i_2/O
                         net (fo=6, routed)           0.759     9.655    MINESWEEP/RANDOM/bombLocation[5]_i_2_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.150     9.805 r  MINESWEEP/RANDOM/bombLocation[7]_i_5/O
                         net (fo=2, routed)           0.443    10.248    MINESWEEP/RANDOM/bombLocation[7]_i_5_n_0
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.348    10.596 r  MINESWEEP/RANDOM/bombLocation[7]_i_1/O
                         net (fo=1, routed)           0.000    10.596    MINESWEEP/RANDOM/bombLocation[7]_i_1_n_0
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441    14.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y51         FDCE (Setup_fdce_C_D)        0.077    15.096    MINESWEEP/RANDOM/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.511ns (27.528%)  route 3.978ns (72.472%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/Q
                         net (fo=19, routed)          1.546     7.081    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.233 r  MINESWEEP/RANDOM/bombLocation[11]_i_5/O
                         net (fo=1, routed)           0.740     7.972    MINESWEEP/RANDOM/bombLocation[11]_i_5_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.332     8.304 r  MINESWEEP/RANDOM/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.821     9.125    MINESWEEP/RANDOM/bombLocation[11]_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  MINESWEEP/RANDOM/bombLocation[13]_i_4/O
                         net (fo=4, routed)           0.437     9.686    MINESWEEP/RANDOM/bombLocation[13]_i_4_n_0
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.120     9.806 r  MINESWEEP/RANDOM/bombLocation[11]_i_2/O
                         net (fo=2, routed)           0.435    10.241    MINESWEEP/RANDOM/bombLocation[11]_i_2_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.327    10.568 r  MINESWEEP/RANDOM/bombLocation[11]_i_1/O
                         net (fo=1, routed)           0.000    10.568    MINESWEEP/RANDOM/data[1]
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C
                         clock pessimism              0.271    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    15.096    MINESWEEP/RANDOM/bombLocation_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.464ns (27.192%)  route 3.920ns (72.808%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=10, routed)          1.058     6.555    MINESWEEP/RANDOM/bomb3Count[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.299     6.854 r  MINESWEEP/RANDOM/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.969     7.822    MINESWEEP/RANDOM/bomb3[3]
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.946 r  MINESWEEP/RANDOM/bombLocation[6]_i_4/O
                         net (fo=4, routed)           0.826     8.772    MINESWEEP/RANDOM/bombLocation[6]_i_4_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  MINESWEEP/RANDOM/bombLocation[5]_i_2/O
                         net (fo=6, routed)           0.759     9.655    MINESWEEP/RANDOM/bombLocation[5]_i_2_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.150     9.805 r  MINESWEEP/RANDOM/bombLocation[7]_i_5/O
                         net (fo=2, routed)           0.308    10.114    MINESWEEP/RANDOM/bombLocation[7]_i_5_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.348    10.462 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.462    MINESWEEP/RANDOM/p_0_in[2]
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441    14.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y51         FDCE (Setup_fdce_C_D)        0.029    15.048    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.511ns (28.328%)  route 3.823ns (71.672%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/Q
                         net (fo=19, routed)          1.546     7.081    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.233 r  MINESWEEP/RANDOM/bombLocation[11]_i_5/O
                         net (fo=1, routed)           0.740     7.972    MINESWEEP/RANDOM/bombLocation[11]_i_5_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.332     8.304 r  MINESWEEP/RANDOM/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.821     9.125    MINESWEEP/RANDOM/bombLocation[11]_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  MINESWEEP/RANDOM/bombLocation[13]_i_4/O
                         net (fo=4, routed)           0.437     9.686    MINESWEEP/RANDOM/bombLocation[13]_i_4_n_0
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.120     9.806 r  MINESWEEP/RANDOM/bombLocation[11]_i_2/O
                         net (fo=2, routed)           0.280    10.086    MINESWEEP/RANDOM/bombLocation[11]_i_2_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.327    10.413 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.413    MINESWEEP/RANDOM/p_0_in__0[1]
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.029    15.073    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.312ns (24.626%)  route 4.016ns (75.374%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/Q
                         net (fo=19, routed)          1.546     7.081    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.233 r  MINESWEEP/RANDOM/bombLocation[11]_i_5/O
                         net (fo=1, routed)           0.740     7.972    MINESWEEP/RANDOM/bombLocation[11]_i_5_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.332     8.304 r  MINESWEEP/RANDOM/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.821     9.125    MINESWEEP/RANDOM/bombLocation[11]_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  MINESWEEP/RANDOM/bombLocation[13]_i_4/O
                         net (fo=4, routed)           0.617     9.866    MINESWEEP/RANDOM/bombLocation[13]_i_4_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  MINESWEEP/RANDOM/bombLocation[13]_i_3/O
                         net (fo=2, routed)           0.292    10.283    MINESWEEP/RANDOM/bombLocation[13]_i_3_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.407 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.407    MINESWEEP/RANDOM/p_0_in__0[3]
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.031    15.075    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.444ns (27.376%)  route 3.831ns (72.624%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=10, routed)          1.058     6.555    MINESWEEP/RANDOM/bomb3Count[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.299     6.854 r  MINESWEEP/RANDOM/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.969     7.822    MINESWEEP/RANDOM/bomb3[3]
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.946 r  MINESWEEP/RANDOM/bombLocation[6]_i_4/O
                         net (fo=4, routed)           0.826     8.772    MINESWEEP/RANDOM/bombLocation[6]_i_4_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  MINESWEEP/RANDOM/bombLocation[5]_i_2/O
                         net (fo=6, routed)           0.665     9.562    MINESWEEP/RANDOM/bombLocation[5]_i_2_n_0
    SLICE_X12Y53         LUT4 (Prop_lut4_I0_O)        0.150     9.712 r  MINESWEEP/RANDOM/bombLocation[6]_i_2/O
                         net (fo=2, routed)           0.313    10.024    MINESWEEP/RANDOM/bombLocation[6]_i_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.328    10.352 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.352    MINESWEEP/RANDOM/p_0_in[1]
    SLICE_X13Y52         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441    14.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X13Y52         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y52         FDCE (Setup_fdce_C_D)        0.029    15.048    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.312ns (24.648%)  route 4.011ns (75.352%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/Q
                         net (fo=19, routed)          1.546     7.081    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.233 r  MINESWEEP/RANDOM/bombLocation[11]_i_5/O
                         net (fo=1, routed)           0.740     7.972    MINESWEEP/RANDOM/bombLocation[11]_i_5_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.332     8.304 r  MINESWEEP/RANDOM/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.821     9.125    MINESWEEP/RANDOM/bombLocation[11]_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  MINESWEEP/RANDOM/bombLocation[13]_i_4/O
                         net (fo=4, routed)           0.446     9.695    MINESWEEP/RANDOM/bombLocation[13]_i_4_n_0
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.819 r  MINESWEEP/RANDOM/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.459    10.278    MINESWEEP/RANDOM/bombLocation[12]_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.402 r  MINESWEEP/RANDOM/bombLocation[12]_i_1/O
                         net (fo=1, routed)           0.000    10.402    MINESWEEP/RANDOM/data[2]
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.079    15.101    MINESWEEP/RANDOM/bombLocation_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.672ns (35.290%)  route 3.066ns (64.710%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.569     5.090    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.823     6.392    MINESWEEP/MOVE_SYNC2[11].playerMoveSynch_reg
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.301     6.693 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.693    MINESWEEP/i__carry_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.069 r  MINESWEEP/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    MINESWEEP/nextState2_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.226 f  MINESWEEP/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.092     8.317    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.360     8.677 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.151     9.828    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441    14.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X12Y51         FDCE (Setup_fdce_C_CE)      -0.377    14.549    MINESWEEP/RANDOM/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.271ns (57.313%)  route 0.202ns (42.687%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          0.202     1.816    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.861 r  MINESWEEP/RANDOM/bombLocation[13]_i_2/O
                         net (fo=1, routed)           0.000     1.861    MINESWEEP/RANDOM/bombLocation[13]_i_2_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 r  MINESWEEP/RANDOM/bombLocation_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.923    MINESWEEP/RANDOM/data[3]
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    MINESWEEP/RANDOM/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.208%)  route 0.311ns (59.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          0.311     1.925    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  MINESWEEP/RANDOM/bombLocation[10]_i_1/O
                         net (fo=1, routed)           0.000     1.970    MINESWEEP/RANDOM/bombLocation[10]_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.121     1.839    MINESWEEP/RANDOM/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=10, routed)          0.099     1.675    MINESWEEP/RANDOM/bomb3Count[1]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.099     1.774 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    MINESWEEP/RANDOM/counter_out[0]
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.961    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y53         FDCE (Hold_fdce_C_D)         0.092     1.539    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2_c/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC2_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC2_c/Q
                         net (fo=1, routed)           0.170     1.760    MINESWEEP/MOVE_SYNC2_c_n_0
    SLICE_X11Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_0/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y46         FDCE (Hold_fdce_C_D)         0.070     1.519    MINESWEEP/MOVE_SYNC2_c_0
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.246ns (62.656%)  route 0.147ns (37.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/Q
                         net (fo=1, routed)           0.147     1.744    MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.098     1.842 r  MINESWEEP/MOVE_SYNC2_gate__7/O
                         net (fo=1, routed)           0.000     1.842    MINESWEEP/MOVE_SYNC2_gate__7_n_0
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.120     1.585    MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MINESWEEP/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.739%)  route 0.173ns (43.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/FSM_sequential_currState_reg[1]/Q
                         net (fo=38, routed)          0.173     1.751    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]_0[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I2_O)        0.099     1.850 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    MINESWEEP/RANDOM/p_0_in__0[0]
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     1.964    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.121     1.587    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.250ns (63.747%)  route 0.142ns (36.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/Q
                         net (fo=1, routed)           0.142     1.739    MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.102     1.841 r  MINESWEEP/MOVE_SYNC2_gate__0/O
                         net (fo=1, routed)           0.000     1.841    MINESWEEP/MOVE_SYNC2_gate__0_n_0
    SLICE_X11Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.107     1.569    MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X14Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/Q
                         net (fo=18, routed)          0.199     1.811    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]
    SLICE_X14Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    MINESWEEP/RANDOM/p_0_in[0]
    SLICE_X14Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X14Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.120     1.568    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/Q
                         net (fo=19, routed)          0.193     1.781    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg_n_0_[0]
    SLICE_X15Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    MINESWEEP/RANDOM/counter1
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.961    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X15Y53         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y53         FDCE (Hold_fdce_C_D)         0.091     1.538    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.247ns (55.277%)  route 0.200ns (44.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/Q
                         net (fo=1, routed)           0.200     1.797    MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.099     1.896 r  MINESWEEP/MOVE_SYNC2_gate__8/O
                         net (fo=1, routed)           0.000     1.896    MINESWEEP/MOVE_SYNC2_gate__8_n_0
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.131     1.596    MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y47   MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y47   MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y45   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y45   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y44   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y44   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.022ns (51.292%)  route 3.819ns (48.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.819     9.415    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.919 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.919    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.023ns (51.431%)  route 3.799ns (48.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.799     9.395    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.900 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.900    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 3.977ns (50.891%)  route 3.838ns (49.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.838     9.372    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.894 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.894    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 3.974ns (51.496%)  route 3.743ns (48.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.743     9.277    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.795 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.795    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.024ns (52.362%)  route 3.661ns (47.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.661     9.257    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.763 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.763    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 3.960ns (51.689%)  route 3.701ns (48.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.701     9.235    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.739 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.739    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.032ns (52.843%)  route 3.599ns (47.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.599     9.195    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.709 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.709    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 3.957ns (52.005%)  route 3.652ns (47.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.652     9.187    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.687 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.687    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 3.963ns (52.489%)  route 3.587ns (47.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.587     9.121    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.629 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.629    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.981ns (53.290%)  route 3.490ns (46.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.490     9.024    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.549 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.549    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[14].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.929%)  route 0.159ns (46.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC2[14].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC2[14].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.159     1.750    MINESWEEP/MOVE_SYNC2[14].playerMoveSynch_reg
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.795    MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X13Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[3].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.224ns (53.164%)  route 0.197ns (46.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC2[3].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC2[3].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.197     1.775    MINESWEEP/MOVE_SYNC2[3].playerMoveSynch_reg
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.096     1.871 r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.248ns (51.530%)  route 0.233ns (48.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.233     1.830    MINESWEEP/MOVE_SYNC2[11].playerMoveSynch_reg
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.100     1.930 r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.930    MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X14Y45         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.247ns (48.295%)  route 0.264ns (51.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.264     1.862    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.099     1.961 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.961    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.226ns (40.792%)  route 0.328ns (59.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.328     1.906    MINESWEEP/MOVE_SYNC2[13].playerMoveSynch_reg
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.098     2.004 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.004    MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X14Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.227ns (38.007%)  route 0.370ns (61.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.128     1.578 f  MINESWEEP/FSM_sequential_currState_reg[1]/Q
                         net (fo=38, routed)          0.258     1.836    MINESWEEP/currState[1]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.099     1.935 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     2.047    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.253     1.844    MINESWEEP/currState[0]
    SLICE_X11Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.169     2.058    MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X8Y46          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.209ns (34.175%)  route 0.403ns (65.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.301     1.914    MINESWEEP/MOVE_SYNC2[10].playerMoveSynch_reg
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.101     2.061    MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X12Y45         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.186ns (30.062%)  route 0.433ns (69.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.253     1.844    MINESWEEP/currState[0]
    SLICE_X11Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.180     2.069    MINESWEEP/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X11Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.186ns (29.859%)  route 0.437ns (70.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.252     1.844    MINESWEEP/MOVE_SYNC2[12].playerMoveSynch_reg
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.184     2.073    MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X14Y49         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.664ns  (logic 2.503ns (28.885%)  route 6.162ns (71.115%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.129     6.775    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.329     7.104 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           1.436     8.540    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.664 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    MINESWEEP/RANDOM/p_0_in[0]
    SLICE_X14Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441     4.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X14Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[0]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.610ns  (logic 2.503ns (29.066%)  route 6.108ns (70.934%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.129     6.775    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.329     7.104 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           1.383     8.486    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000     8.610    MINESWEEP/RANDOM/p_0_in[1]
    SLICE_X13Y52         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441     4.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X13Y52         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.372ns  (logic 2.503ns (29.892%)  route 5.870ns (70.108%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.129     6.775    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.329     7.104 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           1.144     8.248    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.372 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_1/O
                         net (fo=1, routed)           0.000     8.372    MINESWEEP/RANDOM/p_0_in[3]
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441     4.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.282ns  (logic 2.407ns (29.060%)  route 5.875ns (70.940%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.128     6.774    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.131 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.151     8.282    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441     4.782    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 2.407ns (29.122%)  route 5.857ns (70.878%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.128     6.774    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.131 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.133     8.264    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 2.407ns (29.122%)  route 5.857ns (70.878%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.128     6.774    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.131 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.133     8.264    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 2.407ns (29.122%)  route 5.857ns (70.878%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.128     6.774    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.131 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.133     8.264    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[5]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 2.407ns (29.122%)  route 5.857ns (70.878%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.128     6.774    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.131 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.133     8.264    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 2.407ns (29.122%)  route 5.857ns (70.878%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.128     6.774    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.131 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=15, routed)          1.133     8.264    MINESWEEP/RANDOM/bombLocation[14]_i_1_n_0
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.214ns  (logic 2.503ns (30.468%)  route 5.711ns (69.532%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=4, routed)           3.596     5.065    MINESWEEP/RANDOM/sw_IBUF[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.189 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.189    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.646 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.129     6.775    MINESWEEP/RANDOM/CO[0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.329     7.104 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           0.986     8.090    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.214 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.214    MINESWEEP/RANDOM/p_0_in__0[1]
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.465ns (50.275%)  route 0.460ns (49.725%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/G
    SLICE_X14Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/Q
                         net (fo=3, routed)           0.177     0.355    MINESWEEP/RANDOM/Q[1]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.400    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.528 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.283     0.811    MINESWEEP/nextState2
    SLICE_X11Y47         LUT5 (Prop_lut5_I3_O)        0.114     0.925 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.925    MINESWEEP/nextState[0]
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.466ns (50.329%)  route 0.460ns (49.671%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/G
    SLICE_X14Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/Q
                         net (fo=3, routed)           0.177     0.355    MINESWEEP/RANDOM/Q[1]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.400    MINESWEEP/RANDOM_n_3
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.528 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.283     0.811    MINESWEEP/nextState2
    SLICE_X11Y47         LUT4 (Prop_lut4_I2_O)        0.115     0.926 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.926    MINESWEEP/nextState[1]
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.227ns (19.592%)  route 0.931ns (80.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           0.931     1.158    MINESWEEP/sw_IBUF[7]
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.234ns (20.164%)  route 0.927ns (79.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=4, routed)           0.927     1.161    MINESWEEP/sw_IBUF[5]
    SLICE_X10Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[4].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.219ns (18.147%)  route 0.987ns (81.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.987     1.206    MINESWEEP/sw_IBUF[4]
    SLICE_X10Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[4].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[4].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.218ns (17.962%)  route 0.995ns (82.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           0.995     1.213    MINESWEEP/sw_IBUF[6]
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.221ns (18.170%)  route 0.995ns (81.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.995     1.216    MINESWEEP/sw_IBUF[0]
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.222ns (18.002%)  route 1.011ns (81.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=70, routed)          1.011     1.232    MINESWEEP/btnU_IBUF
    SLICE_X11Y45         FDCE                                         f  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.222ns (18.002%)  route 1.011ns (81.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=70, routed)          1.011     1.232    MINESWEEP/btnU_IBUF
    SLICE_X11Y45         FDCE                                         f  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.222ns (18.002%)  route 1.011ns (81.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=70, routed)          1.011     1.232    MINESWEEP/btnU_IBUF
    SLICE_X11Y45         FDCE                                         f  MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/C





