analyze -library WORK -format vhdl {/home/lp19.16/ese3/saiftest/inccomp.vhd}
elaborate inccomp -architecture behavioral -library WORK
compile -exact_map
write -hierarchy -format ddc -output inccomp.ddc
ungroup -all -flatten
change_names -hierarchy -rules verilog
write_sdf ../inccomp.sdf
write -f verilog -hierarchy -output ../inccomp_netlist.v
