
*** Running vivado
    with args -log fft_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fft_module.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 320.078 ; gain = 84.547
INFO: [Synth 8-638] synthesizing module 'fft_module' [d:/UNI/TFG/octave_main/octave_main.srcs/sources_1/ip/fft_module/synth/fft_module.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'fft_module' (51#1) [d:/UNI/TFG/octave_main/octave_main.srcs/sources_1/ip/fft_module/synth/fft_module.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 584.656 ; gain = 349.125
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 584.656 ; gain = 349.125
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 789.902 ; gain = 8.141
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 789.902 ; gain = 554.371
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 789.902 ; gain = 554.371
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 789.902 ; gain = 554.371
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:58 . Memory (MB): peak = 789.902 ; gain = 554.371
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 789.902 ; gain = 554.371
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:24 . Memory (MB): peak = 804.508 ; gain = 568.977
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:27 . Memory (MB): peak = 830.797 ; gain = 595.266
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:32 . Memory (MB): peak = 850.082 ; gain = 614.551
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:34 . Memory (MB): peak = 850.082 ; gain = 614.551
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:34 . Memory (MB): peak = 850.082 ; gain = 614.551
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 850.082 ; gain = 614.551
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 850.082 ; gain = 614.551
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 850.082 ; gain = 614.551
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 850.082 ; gain = 614.551

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E1    |     8|
|2     |DSP48E1_1  |     8|
|3     |LUT1       |    31|
|4     |LUT2       |   562|
|5     |LUT3       |  1041|
|6     |LUT4       |   293|
|7     |LUT5       |    18|
|8     |LUT6       |   136|
|9     |MUXCY      |   943|
|10    |RAM64X1S   |    24|
|11    |RAMB18     |     3|
|12    |RAMB18E1   |     3|
|13    |RAMB18E1_1 |     1|
|14    |SRL16E     |   871|
|15    |SRLC32E    |   118|
|16    |XORCY      |   916|
|17    |FD         |     5|
|18    |FDE        |   206|
|19    |FDR        |    38|
|20    |FDRE       |  3160|
|21    |FDSE       |    28|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 850.082 ; gain = 614.551
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:42 . Memory (MB): peak = 850.082 ; gain = 617.637
