vendor_name = ModelSim
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/meio_somador.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/somador_completo.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/somador4bits.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/multiplicador4bits.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_mult4b.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_som4b.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/subtrator4bits.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/display_7seg.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_display.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/cod_bin_hexa.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/display_mux.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_dis_mux.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/mux2_1.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/sl_a.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/a_xor_b.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_a_xor_b.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_sl_a.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_sub4b.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/maior.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_maior.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/menor.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_menor.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_cod_bin.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/sr_b.vhd
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/wave_sr_b.vwf
source_file = 1, C:/Users/luisa/Downloads/aqui/trabalho_td/db/trabalho_td.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = sr_b
instance = comp, \s[0]~output , s[0]~output, sr_b, 1
instance = comp, \s[1]~output , s[1]~output, sr_b, 1
instance = comp, \s[2]~output , s[2]~output, sr_b, 1
instance = comp, \s[3]~output , s[3]~output, sr_b, 1
instance = comp, \s[4]~output , s[4]~output, sr_b, 1
instance = comp, \s[5]~output , s[5]~output, sr_b, 1
instance = comp, \s[6]~output , s[6]~output, sr_b, 1
instance = comp, \s[7]~output , s[7]~output, sr_b, 1
instance = comp, \s[8]~output , s[8]~output, sr_b, 1
instance = comp, \s[9]~output , s[9]~output, sr_b, 1
instance = comp, \s[10]~output , s[10]~output, sr_b, 1
instance = comp, \s[11]~output , s[11]~output, sr_b, 1
instance = comp, \s[12]~output , s[12]~output, sr_b, 1
instance = comp, \s[13]~output , s[13]~output, sr_b, 1
instance = comp, \desloca~input , desloca~input, sr_b, 1
instance = comp, \b[0]~input , b[0]~input, sr_b, 1
instance = comp, \b[1]~input , b[1]~input, sr_b, 1
instance = comp, \mux0|s~0 , mux0|s~0, sr_b, 1
instance = comp, \b[2]~input , b[2]~input, sr_b, 1
instance = comp, \mux1|s~0 , mux1|s~0, sr_b, 1
instance = comp, \b[3]~input , b[3]~input, sr_b, 1
instance = comp, \mux2|s~0 , mux2|s~0, sr_b, 1
instance = comp, \entrada_serial~input , entrada_serial~input, sr_b, 1
instance = comp, \mux3|s~0 , mux3|s~0, sr_b, 1
