{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:distance " "Timing-Driven Synthesis is running on partition \"sld_signaltap:distance\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1556175038754 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:distance " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:distance" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1556175040063 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1556175040478 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1556175040478 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 1 1556175043790 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 1 1556175044450 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] " "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|send_data:send_dataEx01\|clk_250 " "   4.000 altgx_drive:altgx_driveEx01\|send_data:send_dataEx01\|clk_250" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      osc_clk " "  20.000      osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    rx_clkout " "   8.000    rx_clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1556175044451 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 1 1556175044451 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 1 1556175044541 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 1 1556175044771 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 1 1556175044775 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 1 1556175045060 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 1 1556175045064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4006 " "Implemented 4006 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "612 " "Implemented 612 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1556175045152 ""} { "Info" "ICUT_CUT_TM_OPINS" "377 " "Implemented 377 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1556175045152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2836 " "Implemented 2836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1556175045152 ""} { "Info" "ICUT_CUT_TM_RAMS" "181 " "Implemented 181 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1556175045152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1556175045152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1556175045389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 14:50:45 2019 " "Processing ended: Thu Apr 25 14:50:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1556175045389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1556175045389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1556175045389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1556175045389 ""}
