// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "half_adder,Vivado 2017.2.1" *)
module design_1_half_adder_3_0(a0, b0, carry, sum);
  input a0;
  input b0;
  output carry;
  output sum;
endmodule
