$date
  Fri Feb 16 15:26:32 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! j_input $end
$var reg 1 " k_input $end
$var reg 1 # clk_input $end
$var reg 1 $ rst_input $end
$var reg 1 % q_output $end
$var reg 1 & qb_output $end
$scope module uut $end
$var reg 1 ' j $end
$var reg 1 ( k $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$var reg 1 + q $end
$var reg 1 , qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
1&
0'
0(
0)
1*
0+
1,
#10000000
0$
0*
#20000000
#100000000
1#
1)
#120000000
1"
1(
#200000000
0#
0)
#220000000
1!
0"
1'
0(
#300000000
1#
1%
0&
1)
1+
0,
#320000000
1"
1(
#400000000
0#
0)
#420000000
#500000000
1#
0%
1&
1)
0+
1,
#600000000
0#
0)
#700000000
1#
1%
0&
1)
1+
0,
#800000000
0#
0)
#900000000
1#
0%
1&
1)
0+
1,
#1000000000
0#
0)
#1100000000
1#
1%
0&
1)
1+
0,
#1200000000
0#
0)
#1300000000
1#
0%
1&
1)
0+
1,
#1400000000
0#
0)
#1500000000
1#
1%
0&
1)
1+
0,
#1600000000
0#
0)
#1700000000
1#
0%
1&
1)
0+
1,
#1800000000
0#
0)
#1900000000
1#
1%
0&
1)
1+
0,
#2000000000
0#
0)
#2100000000
1#
0%
1&
1)
0+
1,
#2200000000
0#
0)
#2300000000
1#
1%
0&
1)
1+
0,
#2400000000
0#
0)
#2500000000
1#
0%
1&
1)
0+
1,
#2600000000
0#
0)
#2700000000
1#
1%
0&
1)
1+
0,
#2800000000
0#
0)
#2900000000
1#
0%
1&
1)
0+
1,
#3000000000
0#
0)
#3100000000
1#
1%
0&
1)
1+
0,
#3200000000
0#
0)
#3300000000
1#
0%
1&
1)
0+
1,
#3400000000
0#
0)
#3500000000
1#
1%
0&
1)
1+
0,
#3600000000
0#
0)
#3700000000
1#
0%
1&
1)
0+
1,
#3800000000
0#
0)
#3900000000
1#
1%
0&
1)
1+
0,
#4000000000
0#
0)
#4100000000
1#
0%
1&
1)
0+
1,
#4200000000
0#
0)
#4300000000
1#
1%
0&
1)
1+
0,
#4400000000
0#
0)
#4500000000
1#
0%
1&
1)
0+
1,
#4600000000
0#
0)
#4700000000
1#
1%
0&
1)
1+
0,
#4800000000
0#
0)
#4900000000
1#
0%
1&
1)
0+
1,
#5000000000
0#
0)
