// Seed: 3368914070
module module_0 ();
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output uwire id_2,
    output supply0 id_3,
    output wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    output tri0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    output supply1 id_13,
    input wor id_14,
    input wor id_15,
    output tri id_16,
    output tri1 id_17,
    output tri1 id_18,
    input wire id_19,
    output tri0 id_20#(
        .id_26(1),
        .id_27(1),
        .id_28(1 - 1),
        .id_29(1),
        .id_30(1)
    ),
    output tri1 id_21,
    input wire id_22,
    output wand id_23,
    output tri id_24
);
  logic [7:0] id_31;
  ;
  assign id_31[(-1)] = 1;
  xnor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_14,
      id_15,
      id_19,
      id_22,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_6
  );
  module_0 modCall_1 ();
  always @(posedge 1) id_0 = id_14;
endmodule
