0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/simple_combinational_circuit.autotb.v,1612751910,systemVerilog,,,,apatb_simple_combinational_circuit_top,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/simple_combinational_circuit.v,1612751783,systemVerilog,,,,simple_combinational_circuit,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
