
FRONT-CONTROLLER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d7c  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  08009f78  08009f78  00019f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a20c  0800a20c  00020154  2**0
                  CONTENTS
  4 .ARM          00000008  0800a20c  0800a20c  0001a20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a214  0800a214  00020154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a214  0800a214  0001a214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a218  0800a218  0001a218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000154  20000000  0800a21c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000518  20000158  0800a370  00020158  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000670  0800a370  00020670  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 12 .debug_info   000169b1  00000000  00000000  00020182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000302d  00000000  00000000  00036b33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc0  00000000  00000000  00039b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e70  00000000  00000000  0003ab20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba3b  00000000  00000000  0003b990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014795  00000000  00000000  000673cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105c97  00000000  00000000  0007bb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001817f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004794  00000000  00000000  00181848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000158 	.word	0x20000158
 8000214:	00000000 	.word	0x00000000
 8000218:	08009f5c 	.word	0x08009f5c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2000015c 	.word	0x2000015c
 8000234:	08009f5c 	.word	0x08009f5c

08000238 <__aeabi_frsub>:
 8000238:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__addsf3>
 800023e:	bf00      	nop

08000240 <__aeabi_fsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000244 <__addsf3>:
 8000244:	0042      	lsls	r2, r0, #1
 8000246:	bf1f      	itttt	ne
 8000248:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800024c:	ea92 0f03 	teqne	r2, r3
 8000250:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000254:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000258:	d06a      	beq.n	8000330 <__addsf3+0xec>
 800025a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800025e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000262:	bfc1      	itttt	gt
 8000264:	18d2      	addgt	r2, r2, r3
 8000266:	4041      	eorgt	r1, r0
 8000268:	4048      	eorgt	r0, r1
 800026a:	4041      	eorgt	r1, r0
 800026c:	bfb8      	it	lt
 800026e:	425b      	neglt	r3, r3
 8000270:	2b19      	cmp	r3, #25
 8000272:	bf88      	it	hi
 8000274:	4770      	bxhi	lr
 8000276:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800027a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800027e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000282:	bf18      	it	ne
 8000284:	4240      	negne	r0, r0
 8000286:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800028a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800028e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000292:	bf18      	it	ne
 8000294:	4249      	negne	r1, r1
 8000296:	ea92 0f03 	teq	r2, r3
 800029a:	d03f      	beq.n	800031c <__addsf3+0xd8>
 800029c:	f1a2 0201 	sub.w	r2, r2, #1
 80002a0:	fa41 fc03 	asr.w	ip, r1, r3
 80002a4:	eb10 000c 	adds.w	r0, r0, ip
 80002a8:	f1c3 0320 	rsb	r3, r3, #32
 80002ac:	fa01 f103 	lsl.w	r1, r1, r3
 80002b0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002b4:	d502      	bpl.n	80002bc <__addsf3+0x78>
 80002b6:	4249      	negs	r1, r1
 80002b8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002bc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002c0:	d313      	bcc.n	80002ea <__addsf3+0xa6>
 80002c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002c6:	d306      	bcc.n	80002d6 <__addsf3+0x92>
 80002c8:	0840      	lsrs	r0, r0, #1
 80002ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ce:	f102 0201 	add.w	r2, r2, #1
 80002d2:	2afe      	cmp	r2, #254	; 0xfe
 80002d4:	d251      	bcs.n	800037a <__addsf3+0x136>
 80002d6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002de:	bf08      	it	eq
 80002e0:	f020 0001 	biceq.w	r0, r0, #1
 80002e4:	ea40 0003 	orr.w	r0, r0, r3
 80002e8:	4770      	bx	lr
 80002ea:	0049      	lsls	r1, r1, #1
 80002ec:	eb40 0000 	adc.w	r0, r0, r0
 80002f0:	3a01      	subs	r2, #1
 80002f2:	bf28      	it	cs
 80002f4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002f8:	d2ed      	bcs.n	80002d6 <__addsf3+0x92>
 80002fa:	fab0 fc80 	clz	ip, r0
 80002fe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000302:	ebb2 020c 	subs.w	r2, r2, ip
 8000306:	fa00 f00c 	lsl.w	r0, r0, ip
 800030a:	bfaa      	itet	ge
 800030c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000310:	4252      	neglt	r2, r2
 8000312:	4318      	orrge	r0, r3
 8000314:	bfbc      	itt	lt
 8000316:	40d0      	lsrlt	r0, r2
 8000318:	4318      	orrlt	r0, r3
 800031a:	4770      	bx	lr
 800031c:	f092 0f00 	teq	r2, #0
 8000320:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000324:	bf06      	itte	eq
 8000326:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800032a:	3201      	addeq	r2, #1
 800032c:	3b01      	subne	r3, #1
 800032e:	e7b5      	b.n	800029c <__addsf3+0x58>
 8000330:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000334:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000338:	bf18      	it	ne
 800033a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800033e:	d021      	beq.n	8000384 <__addsf3+0x140>
 8000340:	ea92 0f03 	teq	r2, r3
 8000344:	d004      	beq.n	8000350 <__addsf3+0x10c>
 8000346:	f092 0f00 	teq	r2, #0
 800034a:	bf08      	it	eq
 800034c:	4608      	moveq	r0, r1
 800034e:	4770      	bx	lr
 8000350:	ea90 0f01 	teq	r0, r1
 8000354:	bf1c      	itt	ne
 8000356:	2000      	movne	r0, #0
 8000358:	4770      	bxne	lr
 800035a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800035e:	d104      	bne.n	800036a <__addsf3+0x126>
 8000360:	0040      	lsls	r0, r0, #1
 8000362:	bf28      	it	cs
 8000364:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000368:	4770      	bx	lr
 800036a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800036e:	bf3c      	itt	cc
 8000370:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000374:	4770      	bxcc	lr
 8000376:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800037a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800037e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000382:	4770      	bx	lr
 8000384:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000388:	bf16      	itet	ne
 800038a:	4608      	movne	r0, r1
 800038c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000390:	4601      	movne	r1, r0
 8000392:	0242      	lsls	r2, r0, #9
 8000394:	bf06      	itte	eq
 8000396:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800039a:	ea90 0f01 	teqeq	r0, r1
 800039e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003a2:	4770      	bx	lr

080003a4 <__aeabi_ui2f>:
 80003a4:	f04f 0300 	mov.w	r3, #0
 80003a8:	e004      	b.n	80003b4 <__aeabi_i2f+0x8>
 80003aa:	bf00      	nop

080003ac <__aeabi_i2f>:
 80003ac:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003b0:	bf48      	it	mi
 80003b2:	4240      	negmi	r0, r0
 80003b4:	ea5f 0c00 	movs.w	ip, r0
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003c0:	4601      	mov	r1, r0
 80003c2:	f04f 0000 	mov.w	r0, #0
 80003c6:	e01c      	b.n	8000402 <__aeabi_l2f+0x2a>

080003c8 <__aeabi_ul2f>:
 80003c8:	ea50 0201 	orrs.w	r2, r0, r1
 80003cc:	bf08      	it	eq
 80003ce:	4770      	bxeq	lr
 80003d0:	f04f 0300 	mov.w	r3, #0
 80003d4:	e00a      	b.n	80003ec <__aeabi_l2f+0x14>
 80003d6:	bf00      	nop

080003d8 <__aeabi_l2f>:
 80003d8:	ea50 0201 	orrs.w	r2, r0, r1
 80003dc:	bf08      	it	eq
 80003de:	4770      	bxeq	lr
 80003e0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003e4:	d502      	bpl.n	80003ec <__aeabi_l2f+0x14>
 80003e6:	4240      	negs	r0, r0
 80003e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ec:	ea5f 0c01 	movs.w	ip, r1
 80003f0:	bf02      	ittt	eq
 80003f2:	4684      	moveq	ip, r0
 80003f4:	4601      	moveq	r1, r0
 80003f6:	2000      	moveq	r0, #0
 80003f8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003fc:	bf08      	it	eq
 80003fe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000402:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000406:	fabc f28c 	clz	r2, ip
 800040a:	3a08      	subs	r2, #8
 800040c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000410:	db10      	blt.n	8000434 <__aeabi_l2f+0x5c>
 8000412:	fa01 fc02 	lsl.w	ip, r1, r2
 8000416:	4463      	add	r3, ip
 8000418:	fa00 fc02 	lsl.w	ip, r0, r2
 800041c:	f1c2 0220 	rsb	r2, r2, #32
 8000420:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000424:	fa20 f202 	lsr.w	r2, r0, r2
 8000428:	eb43 0002 	adc.w	r0, r3, r2
 800042c:	bf08      	it	eq
 800042e:	f020 0001 	biceq.w	r0, r0, #1
 8000432:	4770      	bx	lr
 8000434:	f102 0220 	add.w	r2, r2, #32
 8000438:	fa01 fc02 	lsl.w	ip, r1, r2
 800043c:	f1c2 0220 	rsb	r2, r2, #32
 8000440:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000444:	fa21 f202 	lsr.w	r2, r1, r2
 8000448:	eb43 0002 	adc.w	r0, r3, r2
 800044c:	bf08      	it	eq
 800044e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000452:	4770      	bx	lr

08000454 <__aeabi_uldivmod>:
 8000454:	b953      	cbnz	r3, 800046c <__aeabi_uldivmod+0x18>
 8000456:	b94a      	cbnz	r2, 800046c <__aeabi_uldivmod+0x18>
 8000458:	2900      	cmp	r1, #0
 800045a:	bf08      	it	eq
 800045c:	2800      	cmpeq	r0, #0
 800045e:	bf1c      	itt	ne
 8000460:	f04f 31ff 	movne.w	r1, #4294967295
 8000464:	f04f 30ff 	movne.w	r0, #4294967295
 8000468:	f000 b996 	b.w	8000798 <__aeabi_idiv0>
 800046c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000470:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000474:	f000 f828 	bl	80004c8 <__udivmoddi4>
 8000478:	f8dd e004 	ldr.w	lr, [sp, #4]
 800047c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000480:	b004      	add	sp, #16
 8000482:	4770      	bx	lr
 8000484:	0000      	movs	r0, r0
	...

08000488 <__aeabi_f2ulz>:
 8000488:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80004b8 <__aeabi_f2ulz+0x30>
 800048c:	ee07 0a90 	vmov	s15, r0
 8000490:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80004c0 <__aeabi_f2ulz+0x38>
 8000494:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000498:	ee27 6b06 	vmul.f64	d6, d7, d6
 800049c:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80004a0:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80004a4:	eea4 7b45 	vfms.f64	d7, d4, d5
 80004a8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80004ac:	ee16 1a10 	vmov	r1, s12
 80004b0:	ee17 0a90 	vmov	r0, s15
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	00000000 	.word	0x00000000
 80004bc:	3df00000 	.word	0x3df00000
 80004c0:	00000000 	.word	0x00000000
 80004c4:	41f00000 	.word	0x41f00000

080004c8 <__udivmoddi4>:
 80004c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004cc:	9d08      	ldr	r5, [sp, #32]
 80004ce:	4604      	mov	r4, r0
 80004d0:	468e      	mov	lr, r1
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d14d      	bne.n	8000572 <__udivmoddi4+0xaa>
 80004d6:	428a      	cmp	r2, r1
 80004d8:	4694      	mov	ip, r2
 80004da:	d969      	bls.n	80005b0 <__udivmoddi4+0xe8>
 80004dc:	fab2 f282 	clz	r2, r2
 80004e0:	b152      	cbz	r2, 80004f8 <__udivmoddi4+0x30>
 80004e2:	fa01 f302 	lsl.w	r3, r1, r2
 80004e6:	f1c2 0120 	rsb	r1, r2, #32
 80004ea:	fa20 f101 	lsr.w	r1, r0, r1
 80004ee:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f2:	ea41 0e03 	orr.w	lr, r1, r3
 80004f6:	4094      	lsls	r4, r2
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	0c21      	lsrs	r1, r4, #16
 80004fe:	fbbe f6f8 	udiv	r6, lr, r8
 8000502:	fa1f f78c 	uxth.w	r7, ip
 8000506:	fb08 e316 	mls	r3, r8, r6, lr
 800050a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800050e:	fb06 f107 	mul.w	r1, r6, r7
 8000512:	4299      	cmp	r1, r3
 8000514:	d90a      	bls.n	800052c <__udivmoddi4+0x64>
 8000516:	eb1c 0303 	adds.w	r3, ip, r3
 800051a:	f106 30ff 	add.w	r0, r6, #4294967295
 800051e:	f080 811f 	bcs.w	8000760 <__udivmoddi4+0x298>
 8000522:	4299      	cmp	r1, r3
 8000524:	f240 811c 	bls.w	8000760 <__udivmoddi4+0x298>
 8000528:	3e02      	subs	r6, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f0f8 	udiv	r0, r3, r8
 8000534:	fb08 3310 	mls	r3, r8, r0, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb00 f707 	mul.w	r7, r0, r7
 8000540:	42a7      	cmp	r7, r4
 8000542:	d90a      	bls.n	800055a <__udivmoddi4+0x92>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f100 33ff 	add.w	r3, r0, #4294967295
 800054c:	f080 810a 	bcs.w	8000764 <__udivmoddi4+0x29c>
 8000550:	42a7      	cmp	r7, r4
 8000552:	f240 8107 	bls.w	8000764 <__udivmoddi4+0x29c>
 8000556:	4464      	add	r4, ip
 8000558:	3802      	subs	r0, #2
 800055a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800055e:	1be4      	subs	r4, r4, r7
 8000560:	2600      	movs	r6, #0
 8000562:	b11d      	cbz	r5, 800056c <__udivmoddi4+0xa4>
 8000564:	40d4      	lsrs	r4, r2
 8000566:	2300      	movs	r3, #0
 8000568:	e9c5 4300 	strd	r4, r3, [r5]
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	428b      	cmp	r3, r1
 8000574:	d909      	bls.n	800058a <__udivmoddi4+0xc2>
 8000576:	2d00      	cmp	r5, #0
 8000578:	f000 80ef 	beq.w	800075a <__udivmoddi4+0x292>
 800057c:	2600      	movs	r6, #0
 800057e:	e9c5 0100 	strd	r0, r1, [r5]
 8000582:	4630      	mov	r0, r6
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	fab3 f683 	clz	r6, r3
 800058e:	2e00      	cmp	r6, #0
 8000590:	d14a      	bne.n	8000628 <__udivmoddi4+0x160>
 8000592:	428b      	cmp	r3, r1
 8000594:	d302      	bcc.n	800059c <__udivmoddi4+0xd4>
 8000596:	4282      	cmp	r2, r0
 8000598:	f200 80f9 	bhi.w	800078e <__udivmoddi4+0x2c6>
 800059c:	1a84      	subs	r4, r0, r2
 800059e:	eb61 0303 	sbc.w	r3, r1, r3
 80005a2:	2001      	movs	r0, #1
 80005a4:	469e      	mov	lr, r3
 80005a6:	2d00      	cmp	r5, #0
 80005a8:	d0e0      	beq.n	800056c <__udivmoddi4+0xa4>
 80005aa:	e9c5 4e00 	strd	r4, lr, [r5]
 80005ae:	e7dd      	b.n	800056c <__udivmoddi4+0xa4>
 80005b0:	b902      	cbnz	r2, 80005b4 <__udivmoddi4+0xec>
 80005b2:	deff      	udf	#255	; 0xff
 80005b4:	fab2 f282 	clz	r2, r2
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	f040 8092 	bne.w	80006e2 <__udivmoddi4+0x21a>
 80005be:	eba1 010c 	sub.w	r1, r1, ip
 80005c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005c6:	fa1f fe8c 	uxth.w	lr, ip
 80005ca:	2601      	movs	r6, #1
 80005cc:	0c20      	lsrs	r0, r4, #16
 80005ce:	fbb1 f3f7 	udiv	r3, r1, r7
 80005d2:	fb07 1113 	mls	r1, r7, r3, r1
 80005d6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80005da:	fb0e f003 	mul.w	r0, lr, r3
 80005de:	4288      	cmp	r0, r1
 80005e0:	d908      	bls.n	80005f4 <__udivmoddi4+0x12c>
 80005e2:	eb1c 0101 	adds.w	r1, ip, r1
 80005e6:	f103 38ff 	add.w	r8, r3, #4294967295
 80005ea:	d202      	bcs.n	80005f2 <__udivmoddi4+0x12a>
 80005ec:	4288      	cmp	r0, r1
 80005ee:	f200 80cb 	bhi.w	8000788 <__udivmoddi4+0x2c0>
 80005f2:	4643      	mov	r3, r8
 80005f4:	1a09      	subs	r1, r1, r0
 80005f6:	b2a4      	uxth	r4, r4
 80005f8:	fbb1 f0f7 	udiv	r0, r1, r7
 80005fc:	fb07 1110 	mls	r1, r7, r0, r1
 8000600:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000604:	fb0e fe00 	mul.w	lr, lr, r0
 8000608:	45a6      	cmp	lr, r4
 800060a:	d908      	bls.n	800061e <__udivmoddi4+0x156>
 800060c:	eb1c 0404 	adds.w	r4, ip, r4
 8000610:	f100 31ff 	add.w	r1, r0, #4294967295
 8000614:	d202      	bcs.n	800061c <__udivmoddi4+0x154>
 8000616:	45a6      	cmp	lr, r4
 8000618:	f200 80bb 	bhi.w	8000792 <__udivmoddi4+0x2ca>
 800061c:	4608      	mov	r0, r1
 800061e:	eba4 040e 	sub.w	r4, r4, lr
 8000622:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x9a>
 8000628:	f1c6 0720 	rsb	r7, r6, #32
 800062c:	40b3      	lsls	r3, r6
 800062e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000632:	ea4c 0c03 	orr.w	ip, ip, r3
 8000636:	fa20 f407 	lsr.w	r4, r0, r7
 800063a:	fa01 f306 	lsl.w	r3, r1, r6
 800063e:	431c      	orrs	r4, r3
 8000640:	40f9      	lsrs	r1, r7
 8000642:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000646:	fa00 f306 	lsl.w	r3, r0, r6
 800064a:	fbb1 f8f9 	udiv	r8, r1, r9
 800064e:	0c20      	lsrs	r0, r4, #16
 8000650:	fa1f fe8c 	uxth.w	lr, ip
 8000654:	fb09 1118 	mls	r1, r9, r8, r1
 8000658:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800065c:	fb08 f00e 	mul.w	r0, r8, lr
 8000660:	4288      	cmp	r0, r1
 8000662:	fa02 f206 	lsl.w	r2, r2, r6
 8000666:	d90b      	bls.n	8000680 <__udivmoddi4+0x1b8>
 8000668:	eb1c 0101 	adds.w	r1, ip, r1
 800066c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000670:	f080 8088 	bcs.w	8000784 <__udivmoddi4+0x2bc>
 8000674:	4288      	cmp	r0, r1
 8000676:	f240 8085 	bls.w	8000784 <__udivmoddi4+0x2bc>
 800067a:	f1a8 0802 	sub.w	r8, r8, #2
 800067e:	4461      	add	r1, ip
 8000680:	1a09      	subs	r1, r1, r0
 8000682:	b2a4      	uxth	r4, r4
 8000684:	fbb1 f0f9 	udiv	r0, r1, r9
 8000688:	fb09 1110 	mls	r1, r9, r0, r1
 800068c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000690:	fb00 fe0e 	mul.w	lr, r0, lr
 8000694:	458e      	cmp	lr, r1
 8000696:	d908      	bls.n	80006aa <__udivmoddi4+0x1e2>
 8000698:	eb1c 0101 	adds.w	r1, ip, r1
 800069c:	f100 34ff 	add.w	r4, r0, #4294967295
 80006a0:	d26c      	bcs.n	800077c <__udivmoddi4+0x2b4>
 80006a2:	458e      	cmp	lr, r1
 80006a4:	d96a      	bls.n	800077c <__udivmoddi4+0x2b4>
 80006a6:	3802      	subs	r0, #2
 80006a8:	4461      	add	r1, ip
 80006aa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80006ae:	fba0 9402 	umull	r9, r4, r0, r2
 80006b2:	eba1 010e 	sub.w	r1, r1, lr
 80006b6:	42a1      	cmp	r1, r4
 80006b8:	46c8      	mov	r8, r9
 80006ba:	46a6      	mov	lr, r4
 80006bc:	d356      	bcc.n	800076c <__udivmoddi4+0x2a4>
 80006be:	d053      	beq.n	8000768 <__udivmoddi4+0x2a0>
 80006c0:	b15d      	cbz	r5, 80006da <__udivmoddi4+0x212>
 80006c2:	ebb3 0208 	subs.w	r2, r3, r8
 80006c6:	eb61 010e 	sbc.w	r1, r1, lr
 80006ca:	fa01 f707 	lsl.w	r7, r1, r7
 80006ce:	fa22 f306 	lsr.w	r3, r2, r6
 80006d2:	40f1      	lsrs	r1, r6
 80006d4:	431f      	orrs	r7, r3
 80006d6:	e9c5 7100 	strd	r7, r1, [r5]
 80006da:	2600      	movs	r6, #0
 80006dc:	4631      	mov	r1, r6
 80006de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006e2:	f1c2 0320 	rsb	r3, r2, #32
 80006e6:	40d8      	lsrs	r0, r3
 80006e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80006ec:	fa21 f303 	lsr.w	r3, r1, r3
 80006f0:	4091      	lsls	r1, r2
 80006f2:	4301      	orrs	r1, r0
 80006f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006f8:	fa1f fe8c 	uxth.w	lr, ip
 80006fc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000700:	fb07 3610 	mls	r6, r7, r0, r3
 8000704:	0c0b      	lsrs	r3, r1, #16
 8000706:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800070a:	fb00 f60e 	mul.w	r6, r0, lr
 800070e:	429e      	cmp	r6, r3
 8000710:	fa04 f402 	lsl.w	r4, r4, r2
 8000714:	d908      	bls.n	8000728 <__udivmoddi4+0x260>
 8000716:	eb1c 0303 	adds.w	r3, ip, r3
 800071a:	f100 38ff 	add.w	r8, r0, #4294967295
 800071e:	d22f      	bcs.n	8000780 <__udivmoddi4+0x2b8>
 8000720:	429e      	cmp	r6, r3
 8000722:	d92d      	bls.n	8000780 <__udivmoddi4+0x2b8>
 8000724:	3802      	subs	r0, #2
 8000726:	4463      	add	r3, ip
 8000728:	1b9b      	subs	r3, r3, r6
 800072a:	b289      	uxth	r1, r1
 800072c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000730:	fb07 3316 	mls	r3, r7, r6, r3
 8000734:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000738:	fb06 f30e 	mul.w	r3, r6, lr
 800073c:	428b      	cmp	r3, r1
 800073e:	d908      	bls.n	8000752 <__udivmoddi4+0x28a>
 8000740:	eb1c 0101 	adds.w	r1, ip, r1
 8000744:	f106 38ff 	add.w	r8, r6, #4294967295
 8000748:	d216      	bcs.n	8000778 <__udivmoddi4+0x2b0>
 800074a:	428b      	cmp	r3, r1
 800074c:	d914      	bls.n	8000778 <__udivmoddi4+0x2b0>
 800074e:	3e02      	subs	r6, #2
 8000750:	4461      	add	r1, ip
 8000752:	1ac9      	subs	r1, r1, r3
 8000754:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000758:	e738      	b.n	80005cc <__udivmoddi4+0x104>
 800075a:	462e      	mov	r6, r5
 800075c:	4628      	mov	r0, r5
 800075e:	e705      	b.n	800056c <__udivmoddi4+0xa4>
 8000760:	4606      	mov	r6, r0
 8000762:	e6e3      	b.n	800052c <__udivmoddi4+0x64>
 8000764:	4618      	mov	r0, r3
 8000766:	e6f8      	b.n	800055a <__udivmoddi4+0x92>
 8000768:	454b      	cmp	r3, r9
 800076a:	d2a9      	bcs.n	80006c0 <__udivmoddi4+0x1f8>
 800076c:	ebb9 0802 	subs.w	r8, r9, r2
 8000770:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000774:	3801      	subs	r0, #1
 8000776:	e7a3      	b.n	80006c0 <__udivmoddi4+0x1f8>
 8000778:	4646      	mov	r6, r8
 800077a:	e7ea      	b.n	8000752 <__udivmoddi4+0x28a>
 800077c:	4620      	mov	r0, r4
 800077e:	e794      	b.n	80006aa <__udivmoddi4+0x1e2>
 8000780:	4640      	mov	r0, r8
 8000782:	e7d1      	b.n	8000728 <__udivmoddi4+0x260>
 8000784:	46d0      	mov	r8, sl
 8000786:	e77b      	b.n	8000680 <__udivmoddi4+0x1b8>
 8000788:	3b02      	subs	r3, #2
 800078a:	4461      	add	r1, ip
 800078c:	e732      	b.n	80005f4 <__udivmoddi4+0x12c>
 800078e:	4630      	mov	r0, r6
 8000790:	e709      	b.n	80005a6 <__udivmoddi4+0xde>
 8000792:	4464      	add	r4, ip
 8000794:	3802      	subs	r0, #2
 8000796:	e742      	b.n	800061e <__udivmoddi4+0x156>

08000798 <__aeabi_idiv0>:
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop

0800079c <InverterStartup_LEFT_MOTOR_Init>:
 */
void InverterStartup_LEFT_MOTOR_Init(MI_STATUSES *rty_MI_motorStatus, uint8_T
  *rty_AMK_bInverterOn_tx, uint8_T *rty_AMK_bDcOn_tx, uint8_T *rty_AMK_bEnable,
  uint8_T *rty_AMK_bErrorReset, real32_T *rty_AMK_TargetVelocity, real32_T
  *rty_AMK_TorqueLimitPositiv, real32_T *rty_AMK_TorqueLimitNegativ)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	603b      	str	r3, [r7, #0]
  *rty_MI_motorStatus = UNKNOWN;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
  *rty_AMK_bInverterOn_tx = 0U;
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
  *rty_AMK_bDcOn_tx = 0U;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
  *rty_AMK_bEnable = 0U;
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	2200      	movs	r2, #0
 80007c0:	701a      	strb	r2, [r3, #0]
  *rty_AMK_bErrorReset = 0U;
 80007c2:	69bb      	ldr	r3, [r7, #24]
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
  *rty_AMK_TargetVelocity = 0.0F;
 80007c8:	69fb      	ldr	r3, [r7, #28]
 80007ca:	f04f 0200 	mov.w	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
  *rty_AMK_TorqueLimitPositiv = 0.0F;
 80007d0:	6a3b      	ldr	r3, [r7, #32]
 80007d2:	f04f 0200 	mov.w	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
  *rty_AMK_TorqueLimitNegativ = 0.0F;
 80007d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007da:	f04f 0200 	mov.w	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
}
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <InverterStartupContr_LEFT_MOTOR>:
  rtu_VD_T_motorTorqueLimitPositi, real32_T rtu_VD_T_motorTorqueLimitNegati,
  MI_STATUSES *rty_MI_motorStatus, uint8_T *rty_AMK_bInverterOn_tx, uint8_T
  *rty_AMK_bDcOn_tx, uint8_T *rty_AMK_bEnable, uint8_T *rty_AMK_bErrorReset,
  real32_T *rty_AMK_TargetVelocity, real32_T *rty_AMK_TorqueLimitPositiv,
  real32_T *rty_AMK_TorqueLimitNegativ, DW_LEFT_MOTOR_InverterStartup_T *localDW)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b095      	sub	sp, #84	; 0x54
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
 80007f6:	ed87 1b0e 	vstr	d1, [r7, #56]	; 0x38
 80007fa:	ed87 2b0c 	vstr	d2, [r7, #48]	; 0x30
 80007fe:	ed87 3b0a 	vstr	d3, [r7, #40]	; 0x28
 8000802:	ed87 4b08 	vstr	d4, [r7, #32]
 8000806:	ed87 5b06 	vstr	d5, [r7, #24]
 800080a:	ed87 6a12 	vstr	s12, [r7, #72]	; 0x48
 800080e:	edc7 6a05 	vstr	s13, [r7, #20]
 8000812:	ed87 7a04 	vstr	s14, [r7, #16]
 8000816:	60f9      	str	r1, [r7, #12]
 8000818:	60ba      	str	r2, [r7, #8]
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	4603      	mov	r3, r0
 800081e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  if (localDW->temporalCounter_i1 < 255U) {
 8000822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000824:	795b      	ldrb	r3, [r3, #5]
 8000826:	2bff      	cmp	r3, #255	; 0xff
 8000828:	d005      	beq.n	8000836 <InverterStartupContr_LEFT_MOTOR+0x4a>
    localDW->temporalCounter_i1++;
 800082a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800082c:	795b      	ldrb	r3, [r3, #5]
 800082e:	3301      	adds	r3, #1
 8000830:	b2da      	uxtb	r2, r3
 8000832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000834:	715a      	strb	r2, [r3, #5]
  }

  /* Chart: '<S4>/LEFT_MOTOR' */
  /* Gateway: Control/motor_interface/LEFT_MOTOR */
  /* During: Control/motor_interface/LEFT_MOTOR */
  if (localDW->is_active_c2_InverterStartupCon == 0U) {
 8000836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000838:	791b      	ldrb	r3, [r3, #4]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d121      	bne.n	8000882 <InverterStartupContr_LEFT_MOTOR+0x96>
    /* Entry: Control/motor_interface/LEFT_MOTOR */
    localDW->is_active_c2_InverterStartupCon = 1U;
 800083e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000840:	2201      	movs	r2, #1
 8000842:	711a      	strb	r2, [r3, #4]

    /* Entry Internal: Control/motor_interface/LEFT_MOTOR */
    /* Transition: '<S5>:30' */
    localDW->is_c2_InverterStartupControl = Inver_IN_motorOff_waitingForGov;
 8000844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000846:	2206      	movs	r2, #6
 8000848:	701a      	strb	r2, [r3, #0]

    /* Entry 'motorOff_waitingForGov': '<S5>:31' */
    *rty_MI_motorStatus = OFF;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	2206      	movs	r2, #6
 800084e:	701a      	strb	r2, [r3, #0]
    *rty_AMK_bInverterOn_tx = 0U;
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
    *rty_AMK_bDcOn_tx = 0U;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	701a      	strb	r2, [r3, #0]
    *rty_AMK_bEnable = 0U;
 800085c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800085e:	2200      	movs	r2, #0
 8000860:	701a      	strb	r2, [r3, #0]
    *rty_AMK_bErrorReset = 0U;
 8000862:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
    *rty_AMK_TargetVelocity = 0.0F;
 8000868:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800086a:	f04f 0200 	mov.w	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
    *rty_AMK_TorqueLimitPositiv = 0.0F;
 8000870:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000872:	f04f 0200 	mov.w	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
    *rty_AMK_TorqueLimitNegativ = 0.0F;
 8000878:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800087a:	f04f 0200 	mov.w	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
      break;
    }
  }

  /* End of Chart: '<S4>/LEFT_MOTOR' */
}
 8000880:	e259      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
    switch (localDW->is_c2_InverterStartupControl) {
 8000882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	3b01      	subs	r3, #1
 8000888:	2b04      	cmp	r3, #4
 800088a:	f200 8237 	bhi.w	8000cfc <InverterStartupContr_LEFT_MOTOR+0x510>
 800088e:	a201      	add	r2, pc, #4	; (adr r2, 8000894 <InverterStartupContr_LEFT_MOTOR+0xa8>)
 8000890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000894:	080008a9 	.word	0x080008a9
 8000898:	080008df 	.word	0x080008df
 800089c:	080009c7 	.word	0x080009c7
 80008a0:	08000a3b 	.word	0x08000a3b
 80008a4:	08000b71 	.word	0x08000b71
      if (rtu_GOV_e_miCmd == ERR_RESET) {
 80008a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80008ac:	2b04      	cmp	r3, #4
 80008ae:	f040 823f 	bne.w	8000d30 <InverterStartupContr_LEFT_MOTOR+0x544>
        localDW->is_c2_InverterStartupControl = InverterStart_IN_AMK_errorReset;
 80008b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008b4:	2202      	movs	r2, #2
 80008b6:	701a      	strb	r2, [r3, #0]
        localDW->is_AMK_errorReset = Inver_IN_enforceSetpointsZero_b;
 80008b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008ba:	2201      	movs	r2, #1
 80008bc:	709a      	strb	r2, [r3, #2]
        *rty_AMK_TargetVelocity = 0.0F;
 80008be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80008c0:	f04f 0200 	mov.w	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
        *rty_AMK_TorqueLimitPositiv = 0.0F;
 80008c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008c8:	f04f 0200 	mov.w	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
        *rty_AMK_TorqueLimitNegativ = 0.0F;
 80008ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008d0:	f04f 0200 	mov.w	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
        *rty_AMK_bInverterOn_tx = 0U;
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2200      	movs	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]
      break;
 80008dc:	e228      	b.n	8000d30 <InverterStartupContr_LEFT_MOTOR+0x544>
      switch (localDW->is_AMK_errorReset) {
 80008de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008e0:	789b      	ldrb	r3, [r3, #2]
 80008e2:	2b03      	cmp	r3, #3
 80008e4:	d028      	beq.n	8000938 <InverterStartupContr_LEFT_MOTOR+0x14c>
 80008e6:	2b03      	cmp	r3, #3
 80008e8:	dc37      	bgt.n	800095a <InverterStartupContr_LEFT_MOTOR+0x16e>
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d002      	beq.n	80008f4 <InverterStartupContr_LEFT_MOTOR+0x108>
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d014      	beq.n	800091c <InverterStartupContr_LEFT_MOTOR+0x130>
 80008f2:	e032      	b.n	800095a <InverterStartupContr_LEFT_MOTOR+0x16e>
        *rty_AMK_bInverterOn_tx = 0U;
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]
        if (rtu_AMK_bInverterOn_rx == 0.0) {
 80008fa:	ed97 7b06 	vldr	d7, [r7, #24]
 80008fe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000906:	d156      	bne.n	80009b6 <InverterStartupContr_LEFT_MOTOR+0x1ca>
          localDW->is_AMK_errorReset = InverterStartup_IN_toggleEnable;
 8000908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800090a:	2203      	movs	r2, #3
 800090c:	709a      	strb	r2, [r3, #2]
          localDW->temporalCounter_i1 = 0U;
 800090e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000910:	2200      	movs	r2, #0
 8000912:	715a      	strb	r2, [r3, #5]
          *rty_AMK_bEnable = 0U;
 8000914:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
        break;
 800091a:	e04c      	b.n	80009b6 <InverterStartupContr_LEFT_MOTOR+0x1ca>
        *rty_AMK_bErrorReset = 1U;
 800091c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800091e:	2201      	movs	r2, #1
 8000920:	701a      	strb	r2, [r3, #0]
        if (localDW->temporalCounter_i1 >= 100U) {
 8000922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000924:	795b      	ldrb	r3, [r3, #5]
 8000926:	2b63      	cmp	r3, #99	; 0x63
 8000928:	d947      	bls.n	80009ba <InverterStartupContr_LEFT_MOTOR+0x1ce>
          localDW->is_AMK_errorReset = InverterStartupC_IN_toggleReset;
 800092a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800092c:	2204      	movs	r2, #4
 800092e:	709a      	strb	r2, [r3, #2]
          *rty_AMK_bErrorReset = 0U;
 8000930:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000932:	2200      	movs	r2, #0
 8000934:	701a      	strb	r2, [r3, #0]
        break;
 8000936:	e040      	b.n	80009ba <InverterStartupContr_LEFT_MOTOR+0x1ce>
        *rty_AMK_bEnable = 0U;
 8000938:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
        if (localDW->temporalCounter_i1 >= 100U) {
 800093e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000940:	795b      	ldrb	r3, [r3, #5]
 8000942:	2b63      	cmp	r3, #99	; 0x63
 8000944:	d93b      	bls.n	80009be <InverterStartupContr_LEFT_MOTOR+0x1d2>
          localDW->is_AMK_errorReset = InverterStartupCon_IN_sendReset;
 8000946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000948:	2202      	movs	r2, #2
 800094a:	709a      	strb	r2, [r3, #2]
          localDW->temporalCounter_i1 = 0U;
 800094c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800094e:	2200      	movs	r2, #0
 8000950:	715a      	strb	r2, [r3, #5]
          *rty_AMK_bErrorReset = 1U;
 8000952:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
        break;
 8000958:	e031      	b.n	80009be <InverterStartupContr_LEFT_MOTOR+0x1d2>
        *rty_AMK_bErrorReset = 0U;
 800095a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
        if (rtu_AMK_bSystemReady == 1.0) {
 8000960:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8000964:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000968:	eeb4 7b46 	vcmp.f64	d7, d6
 800096c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000970:	d127      	bne.n	80009c2 <InverterStartupContr_LEFT_MOTOR+0x1d6>
          localDW->is_AMK_errorReset = InverterStar_IN_NO_ACTIVE_CHILD;
 8000972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000974:	2200      	movs	r2, #0
 8000976:	709a      	strb	r2, [r3, #2]
          localDW->is_c2_InverterStartupControl =
 8000978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800097a:	2206      	movs	r2, #6
 800097c:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = OFF;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2206      	movs	r2, #6
 8000982:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bInverterOn_tx = 0U;
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bDcOn_tx = 0U;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bEnable = 0U;
 8000990:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000992:	2200      	movs	r2, #0
 8000994:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bErrorReset = 0U;
 8000996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
          *rty_AMK_TargetVelocity = 0.0F;
 800099c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800099e:	f04f 0200 	mov.w	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
          *rty_AMK_TorqueLimitPositiv = 0.0F;
 80009a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009a6:	f04f 0200 	mov.w	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
          *rty_AMK_TorqueLimitNegativ = 0.0F;
 80009ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80009ae:	f04f 0200 	mov.w	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
        break;
 80009b4:	e005      	b.n	80009c2 <InverterStartupContr_LEFT_MOTOR+0x1d6>
        break;
 80009b6:	bf00      	nop
 80009b8:	e1bd      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 80009ba:	bf00      	nop
 80009bc:	e1bb      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 80009be:	bf00      	nop
 80009c0:	e1b9      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 80009c2:	bf00      	nop
      break;
 80009c4:	e1b7      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
      if (rtu_AMK_bError == 1.0) {
 80009c6:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80009ca:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80009ce:	eeb4 7b46 	vcmp.f64	d7, d6
 80009d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009d6:	d106      	bne.n	80009e6 <InverterStartupContr_LEFT_MOTOR+0x1fa>
        localDW->is_c2_InverterStartupControl = InverterSt_IN_AMK_errorDetected;
 80009d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009da:	2201      	movs	r2, #1
 80009dc:	701a      	strb	r2, [r3, #0]
        *rty_MI_motorStatus = MI_STS_ERROR;
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	2205      	movs	r2, #5
 80009e2:	701a      	strb	r2, [r3, #0]
      break;
 80009e4:	e1a7      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
      } else if (rtu_GOV_e_miCmd == CMD_SHUTDOWN) {
 80009e6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80009ea:	2b03      	cmp	r3, #3
 80009ec:	d118      	bne.n	8000a20 <InverterStartupContr_LEFT_MOTOR+0x234>
        localDW->is_c2_InverterStartupControl = InverterStartup_IN_AMK_shutdown;
 80009ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009f0:	2204      	movs	r2, #4
 80009f2:	701a      	strb	r2, [r3, #0]
        localDW->is_AMK_shutdown = Inverte_IN_enforceSetpointsZero;
 80009f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009f6:	2202      	movs	r2, #2
 80009f8:	70da      	strb	r2, [r3, #3]
        *rty_MI_motorStatus = SHUTDOWN;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	2204      	movs	r2, #4
 80009fe:	701a      	strb	r2, [r3, #0]
        *rty_AMK_TargetVelocity = 0.0F;
 8000a00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000a02:	f04f 0200 	mov.w	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
        *rty_AMK_TorqueLimitPositiv = 0.0F;
 8000a08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a0a:	f04f 0200 	mov.w	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
        *rty_AMK_TorqueLimitNegativ = 0.0F;
 8000a10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a12:	f04f 0200 	mov.w	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
        *rty_AMK_bInverterOn_tx = 0U;
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
      break;
 8000a1e:	e18a      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        *rty_MI_motorStatus = RUNNING;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2203      	movs	r2, #3
 8000a24:	701a      	strb	r2, [r3, #0]
        *rty_AMK_TargetVelocity = rtu_VD_T_motorSpeedRequest;
 8000a26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000a28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000a2a:	601a      	str	r2, [r3, #0]
        *rty_AMK_TorqueLimitPositiv = rtu_VD_T_motorTorqueLimitPositi;
 8000a2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	601a      	str	r2, [r3, #0]
        *rty_AMK_TorqueLimitNegativ = rtu_VD_T_motorTorqueLimitNegati;
 8000a32:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	601a      	str	r2, [r3, #0]
      break;
 8000a38:	e17d      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
      switch (localDW->is_AMK_shutdown) {
 8000a3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000a3c:	78db      	ldrb	r3, [r3, #3]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d002      	beq.n	8000a48 <InverterStartupContr_LEFT_MOTOR+0x25c>
 8000a42:	2b02      	cmp	r3, #2
 8000a44:	d024      	beq.n	8000a90 <InverterStartupContr_LEFT_MOTOR+0x2a4>
 8000a46:	e047      	b.n	8000ad8 <InverterStartupContr_LEFT_MOTOR+0x2ec>
        *rty_AMK_bEnable = 0U;
 8000a48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
        if (rtu_AMK_bQuitInverterOn == 0.0) {
 8000a4e:	ed97 7b08 	vldr	d7, [r7, #32]
 8000a52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a5a:	d106      	bne.n	8000a6a <InverterStartupContr_LEFT_MOTOR+0x27e>
          localDW->is_AMK_shutdown = InverterStartupCo_IN_toggleDCon;
 8000a5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000a5e:	2203      	movs	r2, #3
 8000a60:	70da      	strb	r2, [r3, #3]
          *rty_AMK_bDcOn_tx = 0U;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
        break;
 8000a68:	e07c      	b.n	8000b64 <InverterStartupContr_LEFT_MOTOR+0x378>
        } else if (rtu_AMK_bError == 1.0) {
 8000a6a:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000a6e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000a72:	eeb4 7b46 	vcmp.f64	d7, d6
 8000a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a7a:	d173      	bne.n	8000b64 <InverterStartupContr_LEFT_MOTOR+0x378>
          localDW->is_AMK_shutdown = InverterStar_IN_NO_ACTIVE_CHILD;
 8000a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000a7e:	2200      	movs	r2, #0
 8000a80:	70da      	strb	r2, [r3, #3]
          localDW->is_c2_InverterStartupControl =
 8000a82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2205      	movs	r2, #5
 8000a8c:	701a      	strb	r2, [r3, #0]
        break;
 8000a8e:	e069      	b.n	8000b64 <InverterStartupContr_LEFT_MOTOR+0x378>
        *rty_AMK_bInverterOn_tx = 0U;
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	2200      	movs	r2, #0
 8000a94:	701a      	strb	r2, [r3, #0]
        if (rtu_AMK_bInverterOn_rx == 0.0) {
 8000a96:	ed97 7b06 	vldr	d7, [r7, #24]
 8000a9a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aa2:	d106      	bne.n	8000ab2 <InverterStartupContr_LEFT_MOTOR+0x2c6>
          localDW->is_AMK_shutdown = InverterStartupCo_IN_commandOff;
 8000aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	70da      	strb	r2, [r3, #3]
          *rty_AMK_bEnable = 0U;
 8000aaa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
        break;
 8000ab0:	e05a      	b.n	8000b68 <InverterStartupContr_LEFT_MOTOR+0x37c>
        } else if (rtu_AMK_bError == 1.0) {
 8000ab2:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000ab6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000aba:	eeb4 7b46 	vcmp.f64	d7, d6
 8000abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ac2:	d151      	bne.n	8000b68 <InverterStartupContr_LEFT_MOTOR+0x37c>
          localDW->is_AMK_shutdown = InverterStar_IN_NO_ACTIVE_CHILD;
 8000ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	70da      	strb	r2, [r3, #3]
          localDW->is_c2_InverterStartupControl =
 8000aca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	2205      	movs	r2, #5
 8000ad4:	701a      	strb	r2, [r3, #0]
        break;
 8000ad6:	e047      	b.n	8000b68 <InverterStartupContr_LEFT_MOTOR+0x37c>
        *rty_AMK_bDcOn_tx = 0U;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2200      	movs	r2, #0
 8000adc:	701a      	strb	r2, [r3, #0]
        if ((rtu_AMK_bDcOn_rx == 0.0) && (rtu_AMK_bQuitDcOn == 0.0)) {
 8000ade:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8000ae2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aea:	d128      	bne.n	8000b3e <InverterStartupContr_LEFT_MOTOR+0x352>
 8000aec:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8000af0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000af8:	d121      	bne.n	8000b3e <InverterStartupContr_LEFT_MOTOR+0x352>
          localDW->is_AMK_shutdown = InverterStar_IN_NO_ACTIVE_CHILD;
 8000afa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000afc:	2200      	movs	r2, #0
 8000afe:	70da      	strb	r2, [r3, #3]
          localDW->is_c2_InverterStartupControl =
 8000b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b02:	2206      	movs	r2, #6
 8000b04:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = OFF;
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	2206      	movs	r2, #6
 8000b0a:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bInverterOn_tx = 0U;
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bDcOn_tx = 0U;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bEnable = 0U;
 8000b18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bErrorReset = 0U;
 8000b1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
          *rty_AMK_TargetVelocity = 0.0F;
 8000b24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000b26:	f04f 0200 	mov.w	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
          *rty_AMK_TorqueLimitPositiv = 0.0F;
 8000b2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b2e:	f04f 0200 	mov.w	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
          *rty_AMK_TorqueLimitNegativ = 0.0F;
 8000b34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b36:	f04f 0200 	mov.w	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
        break;
 8000b3c:	e016      	b.n	8000b6c <InverterStartupContr_LEFT_MOTOR+0x380>
        } else if (rtu_AMK_bError == 1.0) {
 8000b3e:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000b42:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000b46:	eeb4 7b46 	vcmp.f64	d7, d6
 8000b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b4e:	d10d      	bne.n	8000b6c <InverterStartupContr_LEFT_MOTOR+0x380>
          localDW->is_AMK_shutdown = InverterStar_IN_NO_ACTIVE_CHILD;
 8000b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b52:	2200      	movs	r2, #0
 8000b54:	70da      	strb	r2, [r3, #3]
          localDW->is_c2_InverterStartupControl =
 8000b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	2205      	movs	r2, #5
 8000b60:	701a      	strb	r2, [r3, #0]
        break;
 8000b62:	e003      	b.n	8000b6c <InverterStartupContr_LEFT_MOTOR+0x380>
        break;
 8000b64:	bf00      	nop
 8000b66:	e0e6      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 8000b68:	bf00      	nop
 8000b6a:	e0e4      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 8000b6c:	bf00      	nop
      break;
 8000b6e:	e0e2      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
      switch (localDW->is_AMK_startup) {
 8000b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b72:	785b      	ldrb	r3, [r3, #1]
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	d05b      	beq.n	8000c30 <InverterStartupContr_LEFT_MOTOR+0x444>
 8000b78:	2b03      	cmp	r3, #3
 8000b7a:	f300 8094 	bgt.w	8000ca6 <InverterStartupContr_LEFT_MOTOR+0x4ba>
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d002      	beq.n	8000b88 <InverterStartupContr_LEFT_MOTOR+0x39c>
 8000b82:	2b02      	cmp	r3, #2
 8000b84:	d033      	beq.n	8000bee <InverterStartupContr_LEFT_MOTOR+0x402>
 8000b86:	e08e      	b.n	8000ca6 <InverterStartupContr_LEFT_MOTOR+0x4ba>
        *rty_AMK_bEnable = 1U;
 8000b88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]
        *rty_AMK_bInverterOn_tx = 1U;
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
        if ((rtu_AMK_bInverterOn_rx == 1.0) && (rtu_AMK_bQuitInverterOn == 1.0))
 8000b94:	ed97 7b06 	vldr	d7, [r7, #24]
 8000b98:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000b9c:	eeb4 7b46 	vcmp.f64	d7, d6
 8000ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ba4:	d10f      	bne.n	8000bc6 <InverterStartupContr_LEFT_MOTOR+0x3da>
 8000ba6:	ed97 7b08 	vldr	d7, [r7, #32]
 8000baa:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000bae:	eeb4 7b46 	vcmp.f64	d7, d6
 8000bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bb6:	d106      	bne.n	8000bc6 <InverterStartupContr_LEFT_MOTOR+0x3da>
          localDW->is_AMK_startup = InverterStar_IN_NO_ACTIVE_CHILD;
 8000bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bba:	2200      	movs	r2, #0
 8000bbc:	705a      	strb	r2, [r3, #1]
          localDW->is_c2_InverterStartupControl =
 8000bbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	701a      	strb	r2, [r3, #0]
        break;
 8000bc4:	e092      	b.n	8000cec <InverterStartupContr_LEFT_MOTOR+0x500>
        } else if (rtu_AMK_bError == 1.0) {
 8000bc6:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000bca:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000bce:	eeb4 7b46 	vcmp.f64	d7, d6
 8000bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd6:	f040 8089 	bne.w	8000cec <InverterStartupContr_LEFT_MOTOR+0x500>
          localDW->is_AMK_startup = InverterStar_IN_NO_ACTIVE_CHILD;
 8000bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bdc:	2200      	movs	r2, #0
 8000bde:	705a      	strb	r2, [r3, #1]
          localDW->is_c2_InverterStartupControl =
 8000be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000be2:	2201      	movs	r2, #1
 8000be4:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	2205      	movs	r2, #5
 8000bea:	701a      	strb	r2, [r3, #0]
        break;
 8000bec:	e07e      	b.n	8000cec <InverterStartupContr_LEFT_MOTOR+0x500>
        if (localDW->temporalCounter_i1 >= 200U) {
 8000bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bf0:	795b      	ldrb	r3, [r3, #5]
 8000bf2:	2bc7      	cmp	r3, #199	; 0xc7
 8000bf4:	d909      	bls.n	8000c0a <InverterStartupContr_LEFT_MOTOR+0x41e>
          localDW->is_AMK_startup = InverterStartupCon_IN_commandOn;
 8000bf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	705a      	strb	r2, [r3, #1]
          *rty_AMK_bEnable = 1U;
 8000bfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000bfe:	2201      	movs	r2, #1
 8000c00:	701a      	strb	r2, [r3, #0]
          *rty_AMK_bInverterOn_tx = 1U;
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	2201      	movs	r2, #1
 8000c06:	701a      	strb	r2, [r3, #0]
        break;
 8000c08:	e072      	b.n	8000cf0 <InverterStartupContr_LEFT_MOTOR+0x504>
        } else if (rtu_AMK_bError == 1.0) {
 8000c0a:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000c0e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000c12:	eeb4 7b46 	vcmp.f64	d7, d6
 8000c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c1a:	d169      	bne.n	8000cf0 <InverterStartupContr_LEFT_MOTOR+0x504>
          localDW->is_AMK_startup = InverterStar_IN_NO_ACTIVE_CHILD;
 8000c1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c1e:	2200      	movs	r2, #0
 8000c20:	705a      	strb	r2, [r3, #1]
          localDW->is_c2_InverterStartupControl =
 8000c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c24:	2201      	movs	r2, #1
 8000c26:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	2205      	movs	r2, #5
 8000c2c:	701a      	strb	r2, [r3, #0]
        break;
 8000c2e:	e05f      	b.n	8000cf0 <InverterStartupContr_LEFT_MOTOR+0x504>
        *rty_AMK_bDcOn_tx = 1U;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
        if ((rtu_AMK_bDcOn_rx == 1.0) && (rtu_AMK_bQuitDcOn == 1.0)) {
 8000c36:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8000c3a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000c3e:	eeb4 7b46 	vcmp.f64	d7, d6
 8000c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c46:	d11b      	bne.n	8000c80 <InverterStartupContr_LEFT_MOTOR+0x494>
 8000c48:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8000c4c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000c50:	eeb4 7b46 	vcmp.f64	d7, d6
 8000c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c58:	d112      	bne.n	8000c80 <InverterStartupContr_LEFT_MOTOR+0x494>
          localDW->is_AMK_startup = Inverte_IN_enforceSetpointsZero;
 8000c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	705a      	strb	r2, [r3, #1]
          localDW->temporalCounter_i1 = 0U;
 8000c60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c62:	2200      	movs	r2, #0
 8000c64:	715a      	strb	r2, [r3, #5]
          *rty_AMK_TargetVelocity = 0.0F;
 8000c66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c68:	f04f 0200 	mov.w	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
          *rty_AMK_TorqueLimitPositiv = 0.0F;
 8000c6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c70:	f04f 0200 	mov.w	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
          *rty_AMK_TorqueLimitNegativ = 0.0F;
 8000c76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c78:	f04f 0200 	mov.w	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
        break;
 8000c7e:	e039      	b.n	8000cf4 <InverterStartupContr_LEFT_MOTOR+0x508>
        } else if (rtu_AMK_bError == 1.0) {
 8000c80:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000c84:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000c88:	eeb4 7b46 	vcmp.f64	d7, d6
 8000c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c90:	d130      	bne.n	8000cf4 <InverterStartupContr_LEFT_MOTOR+0x508>
          localDW->is_AMK_startup = InverterStar_IN_NO_ACTIVE_CHILD;
 8000c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c94:	2200      	movs	r2, #0
 8000c96:	705a      	strb	r2, [r3, #1]
          localDW->is_c2_InverterStartupControl =
 8000c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	2205      	movs	r2, #5
 8000ca2:	701a      	strb	r2, [r3, #0]
        break;
 8000ca4:	e026      	b.n	8000cf4 <InverterStartupContr_LEFT_MOTOR+0x508>
        if (rtu_AMK_bSystemReady == 1.0) {
 8000ca6:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8000caa:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000cae:	eeb4 7b46 	vcmp.f64	d7, d6
 8000cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cb6:	d106      	bne.n	8000cc6 <InverterStartupContr_LEFT_MOTOR+0x4da>
          localDW->is_AMK_startup = InverterStartupCo_IN_toggleDCon;
 8000cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cba:	2203      	movs	r2, #3
 8000cbc:	705a      	strb	r2, [r3, #1]
          *rty_AMK_bDcOn_tx = 1U;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	701a      	strb	r2, [r3, #0]
        break;
 8000cc4:	e018      	b.n	8000cf8 <InverterStartupContr_LEFT_MOTOR+0x50c>
        } else if (rtu_AMK_bError == 1.0) {
 8000cc6:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000cca:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000cce:	eeb4 7b46 	vcmp.f64	d7, d6
 8000cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cd6:	d10f      	bne.n	8000cf8 <InverterStartupContr_LEFT_MOTOR+0x50c>
          localDW->is_AMK_startup = InverterStar_IN_NO_ACTIVE_CHILD;
 8000cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cda:	2200      	movs	r2, #0
 8000cdc:	705a      	strb	r2, [r3, #1]
          localDW->is_c2_InverterStartupControl =
 8000cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]
          *rty_MI_motorStatus = MI_STS_ERROR;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2205      	movs	r2, #5
 8000ce8:	701a      	strb	r2, [r3, #0]
        break;
 8000cea:	e005      	b.n	8000cf8 <InverterStartupContr_LEFT_MOTOR+0x50c>
        break;
 8000cec:	bf00      	nop
 8000cee:	e022      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 8000cf0:	bf00      	nop
 8000cf2:	e020      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 8000cf4:	bf00      	nop
 8000cf6:	e01e      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
        break;
 8000cf8:	bf00      	nop
      break;
 8000cfa:	e01c      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
      *rty_AMK_bInverterOn_tx = 0U;
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	2200      	movs	r2, #0
 8000d00:	701a      	strb	r2, [r3, #0]
      *rty_AMK_bDcOn_tx = 0U;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2200      	movs	r2, #0
 8000d06:	701a      	strb	r2, [r3, #0]
      *rty_AMK_bEnable = 0U;
 8000d08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
      *rty_AMK_bErrorReset = 0U;
 8000d0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]
      if (rtu_GOV_e_miCmd == CMD_STARTUP) {
 8000d14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d10b      	bne.n	8000d34 <InverterStartupContr_LEFT_MOTOR+0x548>
        localDW->is_c2_InverterStartupControl = InverterStartupC_IN_AMK_startup;
 8000d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d1e:	2205      	movs	r2, #5
 8000d20:	701a      	strb	r2, [r3, #0]
        localDW->is_AMK_startup = InverterSta_IN_waiting_sysReady;
 8000d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d24:	2204      	movs	r2, #4
 8000d26:	705a      	strb	r2, [r3, #1]
        *rty_MI_motorStatus = STARTUP;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	701a      	strb	r2, [r3, #0]
      break;
 8000d2e:	e001      	b.n	8000d34 <InverterStartupContr_LEFT_MOTOR+0x548>
      break;
 8000d30:	bf00      	nop
 8000d32:	e000      	b.n	8000d36 <InverterStartupContr_LEFT_MOTOR+0x54a>
      break;
 8000d34:	bf00      	nop
}
 8000d36:	bf00      	nop
 8000d38:	3754      	adds	r7, #84	; 0x54
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <InverterStartupControl_step>:

/* Model step function */
void InverterStartupControl_step(void* args)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08e      	sub	sp, #56	; 0x38
 8000d48:	af06      	add	r7, sp, #24
 8000d4a:	6078      	str	r0, [r7, #4]
   *  Inport: '<Root>/In25'
   *  Inport: '<Root>/In6'
   */
  /* Gateway: Control/Chart */
  /* During: Control/Chart */
  if (InverterStartupControl_DW.is_active_c1_InverterStartupCon == 0U) {
 8000d4c:	4b81      	ldr	r3, [pc, #516]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000d4e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10a      	bne.n	8000d6c <InverterStartupControl_step+0x28>
    /* Entry: Control/Chart */
    InverterStartupControl_DW.is_active_c1_InverterStartupCon = 1U;
 8000d56:	4b7f      	ldr	r3, [pc, #508]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

    /* Entry Internal: Control/Chart */
    /* Transition: '<S2>:2' */
    InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000d5e:	4b7d      	ldr	r3, [pc, #500]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000d60:	2203      	movs	r2, #3
 8000d62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      InverterStartupControl_IN_Init;

    /* Entry 'Init': '<S2>:5' */
    rtb_GOV_e_miCmd = CMD_INIT;
 8000d66:	2300      	movs	r3, #0
 8000d68:	72fb      	strb	r3, [r7, #11]
 8000d6a:	e0a8      	b.n	8000ebe <InverterStartupControl_step+0x17a>
  } else {
    switch (InverterStartupControl_DW.is_c1_InverterStartupControl) {
 8000d6c:	4b79      	ldr	r3, [pc, #484]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000d6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000d72:	3b01      	subs	r3, #1
 8000d74:	2b03      	cmp	r3, #3
 8000d76:	f200 8088 	bhi.w	8000e8a <InverterStartupControl_step+0x146>
 8000d7a:	a201      	add	r2, pc, #4	; (adr r2, 8000d80 <InverterStartupControl_step+0x3c>)
 8000d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d80:	08000d91 	.word	0x08000d91
 8000d84:	08000db5 	.word	0x08000db5
 8000d88:	08000dd7 	.word	0x08000dd7
 8000d8c:	08000e21 	.word	0x08000e21
     case InverterStartupContro_IN_Error0:
      rtb_GOV_e_miCmd = ERR_RESET;
 8000d90:	2304      	movs	r3, #4
 8000d92:	72fb      	strb	r3, [r7, #11]

      /* During 'Error0': '<S2>:8' */
      if (InverterStartupControl_U.AMK_bError_R == 0.0) {
 8000d94:	4b70      	ldr	r3, [pc, #448]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000d96:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8000d9a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da2:	f040 8083 	bne.w	8000eac <InverterStartupControl_step+0x168>
        /* Transition: '<S2>:12' */
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000da6:	4b6b      	ldr	r3, [pc, #428]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000da8:	2204      	movs	r2, #4
 8000daa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
          InverterStartupControl_IN_Run;

        /* Entry 'Run': '<S2>:1' */
        rtb_GOV_e_miCmd = CMD_STARTUP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	72fb      	strb	r3, [r7, #11]
      }
      break;
 8000db2:	e07b      	b.n	8000eac <InverterStartupControl_step+0x168>

     case InverterStartupContro_IN_Error1:
      rtb_GOV_e_miCmd = ERR_RESET;
 8000db4:	2304      	movs	r3, #4
 8000db6:	72fb      	strb	r3, [r7, #11]

      /* During 'Error1': '<S2>:21' */
      if (InverterStartupControl_U.AMK_bError_L == 0.0) {
 8000db8:	4b67      	ldr	r3, [pc, #412]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000dba:	ed93 7b2a 	vldr	d7, [r3, #168]	; 0xa8
 8000dbe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc6:	d173      	bne.n	8000eb0 <InverterStartupControl_step+0x16c>
        /* Transition: '<S2>:24' */
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000dc8:	4b62      	ldr	r3, [pc, #392]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000dca:	2204      	movs	r2, #4
 8000dcc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
          InverterStartupControl_IN_Run;

        /* Entry 'Run': '<S2>:1' */
        rtb_GOV_e_miCmd = CMD_STARTUP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	72fb      	strb	r3, [r7, #11]
      }
      break;
 8000dd4:	e06c      	b.n	8000eb0 <InverterStartupControl_step+0x16c>

     case InverterStartupControl_IN_Init:
      rtb_GOV_e_miCmd = CMD_INIT;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	72fb      	strb	r3, [r7, #11]

      /* During 'Init': '<S2>:5' */
      if ((InverterStartupControl_U.AMK_bSystemReady_R == 1.0) &&
 8000dda:	4b5f      	ldr	r3, [pc, #380]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000ddc:	ed93 7b14 	vldr	d7, [r3, #80]	; 0x50
 8000de0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000de4:	eeb4 7b46 	vcmp.f64	d7, d6
 8000de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dec:	d162      	bne.n	8000eb4 <InverterStartupControl_step+0x170>
          (InverterStartupControl_U.AMK_bSystemReady_L == 1.0) &&
 8000dee:	4b5a      	ldr	r3, [pc, #360]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000df0:	ed93 7b32 	vldr	d7, [r3, #200]	; 0xc8
      if ((InverterStartupControl_U.AMK_bSystemReady_R == 1.0) &&
 8000df4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000df8:	eeb4 7b46 	vcmp.f64	d7, d6
 8000dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e00:	d158      	bne.n	8000eb4 <InverterStartupControl_step+0x170>
          (InverterStartupControl_P.Constant11_Value == 0.0)) {
 8000e02:	4b56      	ldr	r3, [pc, #344]	; (8000f5c <InverterStartupControl_step+0x218>)
 8000e04:	ed93 7b06 	vldr	d7, [r3, #24]
          (InverterStartupControl_U.AMK_bSystemReady_L == 1.0) &&
 8000e08:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e10:	d150      	bne.n	8000eb4 <InverterStartupControl_step+0x170>
        /* Transition: '<S2>:6' */
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000e12:	4b50      	ldr	r3, [pc, #320]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000e14:	2204      	movs	r2, #4
 8000e16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
          InverterStartupControl_IN_Run;

        /* Entry 'Run': '<S2>:1' */
        rtb_GOV_e_miCmd = CMD_STARTUP;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	72fb      	strb	r3, [r7, #11]
      }
      break;
 8000e1e:	e049      	b.n	8000eb4 <InverterStartupControl_step+0x170>

     case InverterStartupControl_IN_Run:
      rtb_GOV_e_miCmd = CMD_STARTUP;
 8000e20:	2302      	movs	r3, #2
 8000e22:	72fb      	strb	r3, [r7, #11]

      /* During 'Run': '<S2>:1' */
      if (InverterStartupControl_U.AMK_bError_R == 1.0) {
 8000e24:	4b4c      	ldr	r3, [pc, #304]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000e26:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8000e2a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e2e:	eeb4 7b46 	vcmp.f64	d7, d6
 8000e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e36:	d106      	bne.n	8000e46 <InverterStartupControl_step+0x102>
        /* Transition: '<S2>:9' */
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000e38:	4b46      	ldr	r3, [pc, #280]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
          InverterStartupContro_IN_Error0;

        /* Entry 'Error0': '<S2>:8' */
        rtb_GOV_e_miCmd = ERR_RESET;
 8000e40:	2304      	movs	r3, #4
 8000e42:	72fb      	strb	r3, [r7, #11]
          InverterStartupContro_IN_Error1;

        /* Entry 'Error1': '<S2>:21' */
        rtb_GOV_e_miCmd = ERR_RESET;
      }
      break;
 8000e44:	e038      	b.n	8000eb8 <InverterStartupControl_step+0x174>
      } else if (InverterStartupControl_P.Constant11_Value == 1.0) {
 8000e46:	4b45      	ldr	r3, [pc, #276]	; (8000f5c <InverterStartupControl_step+0x218>)
 8000e48:	ed93 7b06 	vldr	d7, [r3, #24]
 8000e4c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e50:	eeb4 7b46 	vcmp.f64	d7, d6
 8000e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e58:	d106      	bne.n	8000e68 <InverterStartupControl_step+0x124>
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000e5a:	4b3e      	ldr	r3, [pc, #248]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000e5c:	2205      	movs	r2, #5
 8000e5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        rtb_GOV_e_miCmd = CMD_SHUTDOWN;
 8000e62:	2303      	movs	r3, #3
 8000e64:	72fb      	strb	r3, [r7, #11]
      break;
 8000e66:	e027      	b.n	8000eb8 <InverterStartupControl_step+0x174>
      } else if (InverterStartupControl_U.AMK_bError_L == 1.0) {
 8000e68:	4b3b      	ldr	r3, [pc, #236]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000e6a:	ed93 7b2a 	vldr	d7, [r3, #168]	; 0xa8
 8000e6e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e72:	eeb4 7b46 	vcmp.f64	d7, d6
 8000e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7a:	d11d      	bne.n	8000eb8 <InverterStartupControl_step+0x174>
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000e7c:	4b35      	ldr	r3, [pc, #212]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000e7e:	2202      	movs	r2, #2
 8000e80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        rtb_GOV_e_miCmd = ERR_RESET;
 8000e84:	2304      	movs	r3, #4
 8000e86:	72fb      	strb	r3, [r7, #11]
      break;
 8000e88:	e016      	b.n	8000eb8 <InverterStartupControl_step+0x174>

     default:
      rtb_GOV_e_miCmd = CMD_SHUTDOWN;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	72fb      	strb	r3, [r7, #11]

      /* During 'Shutdown': '<S2>:15' */
      if (InverterStartupControl_P.Constant11_Value == 0.0) {
 8000e8e:	4b33      	ldr	r3, [pc, #204]	; (8000f5c <InverterStartupControl_step+0x218>)
 8000e90:	ed93 7b06 	vldr	d7, [r3, #24]
 8000e94:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e9c:	d10e      	bne.n	8000ebc <InverterStartupControl_step+0x178>
        /* Transition: '<S2>:19' */
        InverterStartupControl_DW.is_c1_InverterStartupControl =
 8000e9e:	4b2d      	ldr	r3, [pc, #180]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
          InverterStartupControl_IN_Init;

        /* Entry 'Init': '<S2>:5' */
        rtb_GOV_e_miCmd = CMD_INIT;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	72fb      	strb	r3, [r7, #11]
      }
      break;
 8000eaa:	e007      	b.n	8000ebc <InverterStartupControl_step+0x178>
      break;
 8000eac:	bf00      	nop
 8000eae:	e006      	b.n	8000ebe <InverterStartupControl_step+0x17a>
      break;
 8000eb0:	bf00      	nop
 8000eb2:	e004      	b.n	8000ebe <InverterStartupControl_step+0x17a>
      break;
 8000eb4:	bf00      	nop
 8000eb6:	e002      	b.n	8000ebe <InverterStartupControl_step+0x17a>
      break;
 8000eb8:	bf00      	nop
 8000eba:	e000      	b.n	8000ebe <InverterStartupControl_step+0x17a>
      break;
 8000ebc:	bf00      	nop
  /* End of Chart: '<S1>/Chart' */

  /* SignalConversion generated from: '<S3>/Vector Concatenate' incorporates:
   *  Inport: '<Root>/APPS'
   */
  InverterStartupControl_B.VectorConcatenate[0] = InverterStartupControl_U.APPS;
 8000ebe:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <InverterStartupControl_step+0x214>)
 8000ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec4:	4926      	ldr	r1, [pc, #152]	; (8000f60 <InverterStartupControl_step+0x21c>)
 8000ec6:	e9c1 2300 	strd	r2, r3, [r1]

  /* S-Function (sfix_udelay): '<S3>/Tapped Delay' */
  for (i = 0; i < 5; i++) {
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	e00f      	b.n	8000ef0 <InverterStartupControl_step+0x1ac>
    InverterStartupControl_B.VectorConcatenate[i + 1] =
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	1c59      	adds	r1, r3, #1
      InverterStartupControl_DW.TappedDelay_X[i];
 8000ed4:	4a1f      	ldr	r2, [pc, #124]	; (8000f54 <InverterStartupControl_step+0x210>)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	00db      	lsls	r3, r3, #3
 8000eda:	4413      	add	r3, r2
 8000edc:	e9d3 2300 	ldrd	r2, r3, [r3]
    InverterStartupControl_B.VectorConcatenate[i + 1] =
 8000ee0:	481f      	ldr	r0, [pc, #124]	; (8000f60 <InverterStartupControl_step+0x21c>)
 8000ee2:	00c9      	lsls	r1, r1, #3
 8000ee4:	4401      	add	r1, r0
 8000ee6:	e9c1 2300 	strd	r2, r3, [r1]
  for (i = 0; i < 5; i++) {
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	3301      	adds	r3, #1
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	ddec      	ble.n	8000ed0 <InverterStartupControl_step+0x18c>
  }

  /* End of S-Function (sfix_udelay): '<S3>/Tapped Delay' */

  /* Sum: '<S3>/Sum of Elements' */
  tmp = -0.0;
 8000ef6:	f04f 0200 	mov.w	r2, #0
 8000efa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000efe:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for (i = 0; i < 6; i++) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	e00e      	b.n	8000f26 <InverterStartupControl_step+0x1e2>
    tmp += InverterStartupControl_B.VectorConcatenate[i];
 8000f08:	4a15      	ldr	r2, [pc, #84]	; (8000f60 <InverterStartupControl_step+0x21c>)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	4413      	add	r3, r2
 8000f10:	ed93 7b00 	vldr	d7, [r3]
 8000f14:	ed97 6b04 	vldr	d6, [r7, #16]
 8000f18:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f1c:	ed87 7b04 	vstr	d7, [r7, #16]
  for (i = 0; i < 6; i++) {
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3301      	adds	r3, #1
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2b05      	cmp	r3, #5
 8000f2a:	dded      	ble.n	8000f08 <InverterStartupControl_step+0x1c4>
  }

  /* Product: '<S3>/Divide' incorporates:
   *  Sum: '<S3>/Sum of Elements'
   */
  rtb_ManualSwitch1 = tmp / InverterStartupControl_ConstB.Width;
 8000f2c:	4b0d      	ldr	r3, [pc, #52]	; (8000f64 <InverterStartupControl_step+0x220>)
 8000f2e:	ed93 6b00 	vldr	d6, [r3]
 8000f32:	ed97 5b04 	vldr	d5, [r7, #16]
 8000f36:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f3a:	ed87 7b06 	vstr	d7, [r7, #24]

  /* ManualSwitch: '<S1>/Manual Switch' incorporates:
   *  Constant: '<S1>/Constant'
   */
  if (InverterStartupControl_P.ManualSwitch_CurrentSetting == 1) {
 8000f3e:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <InverterStartupControl_step+0x218>)
 8000f40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d10f      	bne.n	8000f68 <InverterStartupControl_step+0x224>
    tmp = InverterStartupControl_P.Constant_Value;
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <InverterStartupControl_step+0x218>)
 8000f4a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000f4e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000f52:	e00d      	b.n	8000f70 <InverterStartupControl_step+0x22c>
 8000f54:	200001a8 	.word	0x200001a8
 8000f58:	200001e0 	.word	0x200001e0
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20000178 	.word	0x20000178
 8000f64:	08009fa8 	.word	0x08009fa8
  } else {
    tmp = rtb_ManualSwitch1;
 8000f68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000f6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
   *  Outport: '<Root>/AMK_bDcOn_R'
   *  Outport: '<Root>/AMK_bEnable_R'
   *  Outport: '<Root>/AMK_bErrorReset_R'
   *  Outport: '<Root>/AMK_bInverterOn_R'
   */
  InverterStartupContr_LEFT_MOTOR(rtb_GOV_e_miCmd,
 8000f70:	4b4a      	ldr	r3, [pc, #296]	; (800109c <InverterStartupControl_step+0x358>)
 8000f72:	ed93 0b14 	vldr	d0, [r3, #80]	; 0x50
 8000f76:	4b49      	ldr	r3, [pc, #292]	; (800109c <InverterStartupControl_step+0x358>)
 8000f78:	ed93 1b0c 	vldr	d1, [r3, #48]	; 0x30
 8000f7c:	4b47      	ldr	r3, [pc, #284]	; (800109c <InverterStartupControl_step+0x358>)
 8000f7e:	ed93 2b10 	vldr	d2, [r3, #64]	; 0x40
 8000f82:	4b46      	ldr	r3, [pc, #280]	; (800109c <InverterStartupControl_step+0x358>)
 8000f84:	ed93 3b08 	vldr	d3, [r3, #32]
 8000f88:	4b44      	ldr	r3, [pc, #272]	; (800109c <InverterStartupControl_step+0x358>)
 8000f8a:	ed93 4b12 	vldr	d4, [r3, #72]	; 0x48
 8000f8e:	4b43      	ldr	r3, [pc, #268]	; (800109c <InverterStartupControl_step+0x358>)
 8000f90:	ed93 5b0e 	vldr	d5, [r3, #56]	; 0x38
 8000f94:	ed97 7b04 	vldr	d7, [r7, #16]
 8000f98:	eeb7 6bc7 	vcvt.f32.f64	s12, d7
    InverterStartupControl_U.AMK_bError_R,
    InverterStartupControl_U.AMK_bQuitDcOn_R,
    InverterStartupControl_U.AMK_bDcOn_R,
    InverterStartupControl_U.AMK_bQuitInverterOn_R,
    InverterStartupControl_U.AMK_bInverterOn_R, (real32_T)tmp, (real32_T)
    InverterStartupControl_P.Constant1_Value, (real32_T)
 8000f9c:	4b40      	ldr	r3, [pc, #256]	; (80010a0 <InverterStartupControl_step+0x35c>)
 8000f9e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
  InverterStartupContr_LEFT_MOTOR(rtb_GOV_e_miCmd,
 8000fa2:	eef7 6bc7 	vcvt.f32.f64	s13, d7
    InverterStartupControl_P.Constant2_Value, &MI_motorStatus,
 8000fa6:	4b3e      	ldr	r3, [pc, #248]	; (80010a0 <InverterStartupControl_step+0x35c>)
 8000fa8:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
  InverterStartupContr_LEFT_MOTOR(rtb_GOV_e_miCmd,
 8000fac:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000fb0:	f107 010a 	add.w	r1, r7, #10
 8000fb4:	7af8      	ldrb	r0, [r7, #11]
 8000fb6:	4b3b      	ldr	r3, [pc, #236]	; (80010a4 <InverterStartupControl_step+0x360>)
 8000fb8:	9305      	str	r3, [sp, #20]
 8000fba:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <InverterStartupControl_step+0x364>)
 8000fbc:	9304      	str	r3, [sp, #16]
 8000fbe:	4b3b      	ldr	r3, [pc, #236]	; (80010ac <InverterStartupControl_step+0x368>)
 8000fc0:	9303      	str	r3, [sp, #12]
 8000fc2:	4b3b      	ldr	r3, [pc, #236]	; (80010b0 <InverterStartupControl_step+0x36c>)
 8000fc4:	9302      	str	r3, [sp, #8]
 8000fc6:	4b3b      	ldr	r3, [pc, #236]	; (80010b4 <InverterStartupControl_step+0x370>)
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	4b3b      	ldr	r3, [pc, #236]	; (80010b8 <InverterStartupControl_step+0x374>)
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4b3b      	ldr	r3, [pc, #236]	; (80010bc <InverterStartupControl_step+0x378>)
 8000fd0:	4a3b      	ldr	r2, [pc, #236]	; (80010c0 <InverterStartupControl_step+0x37c>)
 8000fd2:	eeb0 7a67 	vmov.f32	s14, s15
 8000fd6:	f7ff fc09 	bl	80007ec <InverterStartupContr_LEFT_MOTOR>
    &InverterStartupControl_DW.sf_RIGHT_MOTOR);

  /* ManualSwitch: '<S1>/Manual Switch1' incorporates:
   *  Constant: '<S1>/Constant5'
   */
  if (InverterStartupControl_P.ManualSwitch1_CurrentSetting == 1) {
 8000fda:	4b31      	ldr	r3, [pc, #196]	; (80010a0 <InverterStartupControl_step+0x35c>)
 8000fdc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d104      	bne.n	8000fee <InverterStartupControl_step+0x2aa>
    rtb_ManualSwitch1 = InverterStartupControl_P.Constant5_Value;
 8000fe4:	4b2e      	ldr	r3, [pc, #184]	; (80010a0 <InverterStartupControl_step+0x35c>)
 8000fe6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000fea:	e9c7 2306 	strd	r2, r3, [r7, #24]
   *  Outport: '<Root>/AMK_bDcOn_L'
   *  Outport: '<Root>/AMK_bEnable_L'
   *  Outport: '<Root>/AMK_bErrorReset_L'
   *  Outport: '<Root>/AMK_bInverterOn_L'
   */
  InverterStartupContr_LEFT_MOTOR(rtb_GOV_e_miCmd,
 8000fee:	4b2b      	ldr	r3, [pc, #172]	; (800109c <InverterStartupControl_step+0x358>)
 8000ff0:	ed93 0b32 	vldr	d0, [r3, #200]	; 0xc8
 8000ff4:	4b29      	ldr	r3, [pc, #164]	; (800109c <InverterStartupControl_step+0x358>)
 8000ff6:	ed93 1b2a 	vldr	d1, [r3, #168]	; 0xa8
 8000ffa:	4b28      	ldr	r3, [pc, #160]	; (800109c <InverterStartupControl_step+0x358>)
 8000ffc:	ed93 2b2e 	vldr	d2, [r3, #184]	; 0xb8
 8001000:	4b26      	ldr	r3, [pc, #152]	; (800109c <InverterStartupControl_step+0x358>)
 8001002:	ed93 3b26 	vldr	d3, [r3, #152]	; 0x98
 8001006:	4b25      	ldr	r3, [pc, #148]	; (800109c <InverterStartupControl_step+0x358>)
 8001008:	ed93 4b30 	vldr	d4, [r3, #192]	; 0xc0
 800100c:	4b23      	ldr	r3, [pc, #140]	; (800109c <InverterStartupControl_step+0x358>)
 800100e:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8001012:	ed97 7b06 	vldr	d7, [r7, #24]
 8001016:	eeb7 6bc7 	vcvt.f32.f64	s12, d7
    InverterStartupControl_U.AMK_bError_L,
    InverterStartupControl_U.AMK_bQuitDcOn_L,
    InverterStartupControl_U.AMK_bDcOn_L,
    InverterStartupControl_U.AMK_bQuitInverterOn_L,
    InverterStartupControl_U.AMK_bInverterOn_L, (real32_T)rtb_ManualSwitch1,
    (real32_T)InverterStartupControl_P.Constant6_Value, (real32_T)
 800101a:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <InverterStartupControl_step+0x35c>)
 800101c:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
  InverterStartupContr_LEFT_MOTOR(rtb_GOV_e_miCmd,
 8001020:	eef7 6bc7 	vcvt.f32.f64	s13, d7
    InverterStartupControl_P.Constant7_Value, &MI_motorStatus,
 8001024:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <InverterStartupControl_step+0x35c>)
 8001026:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
  InverterStartupContr_LEFT_MOTOR(rtb_GOV_e_miCmd,
 800102a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800102e:	f107 010a 	add.w	r1, r7, #10
 8001032:	7af8      	ldrb	r0, [r7, #11]
 8001034:	4b23      	ldr	r3, [pc, #140]	; (80010c4 <InverterStartupControl_step+0x380>)
 8001036:	9305      	str	r3, [sp, #20]
 8001038:	4b23      	ldr	r3, [pc, #140]	; (80010c8 <InverterStartupControl_step+0x384>)
 800103a:	9304      	str	r3, [sp, #16]
 800103c:	4b23      	ldr	r3, [pc, #140]	; (80010cc <InverterStartupControl_step+0x388>)
 800103e:	9303      	str	r3, [sp, #12]
 8001040:	4b23      	ldr	r3, [pc, #140]	; (80010d0 <InverterStartupControl_step+0x38c>)
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <InverterStartupControl_step+0x390>)
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <InverterStartupControl_step+0x394>)
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	4b23      	ldr	r3, [pc, #140]	; (80010dc <InverterStartupControl_step+0x398>)
 800104e:	4a24      	ldr	r2, [pc, #144]	; (80010e0 <InverterStartupControl_step+0x39c>)
 8001050:	eeb0 7a67 	vmov.f32	s14, s15
 8001054:	f7ff fbca 	bl	80007ec <InverterStartupContr_LEFT_MOTOR>

  /* Update for S-Function (sfix_udelay): '<S3>/Tapped Delay' incorporates:
   *  Inport: '<Root>/APPS'
   */
  InverterStartupControl_DW.TappedDelay_X[0] =
    InverterStartupControl_DW.TappedDelay_X[1];
 8001058:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 800105a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  InverterStartupControl_DW.TappedDelay_X[0] =
 800105e:	4921      	ldr	r1, [pc, #132]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 8001060:	e9c1 2300 	strd	r2, r3, [r1]
  InverterStartupControl_DW.TappedDelay_X[1] =
    InverterStartupControl_DW.TappedDelay_X[2];
 8001064:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 8001066:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  InverterStartupControl_DW.TappedDelay_X[1] =
 800106a:	491e      	ldr	r1, [pc, #120]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 800106c:	e9c1 2302 	strd	r2, r3, [r1, #8]
  InverterStartupControl_DW.TappedDelay_X[2] =
    InverterStartupControl_DW.TappedDelay_X[3];
 8001070:	4b1c      	ldr	r3, [pc, #112]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 8001072:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  InverterStartupControl_DW.TappedDelay_X[2] =
 8001076:	491b      	ldr	r1, [pc, #108]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 8001078:	e9c1 2304 	strd	r2, r3, [r1, #16]
  InverterStartupControl_DW.TappedDelay_X[3] =
    InverterStartupControl_DW.TappedDelay_X[4];
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 800107e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  InverterStartupControl_DW.TappedDelay_X[3] =
 8001082:	4918      	ldr	r1, [pc, #96]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 8001084:	e9c1 2306 	strd	r2, r3, [r1, #24]
  InverterStartupControl_DW.TappedDelay_X[4] = InverterStartupControl_U.APPS;
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <InverterStartupControl_step+0x358>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	4915      	ldr	r1, [pc, #84]	; (80010e4 <InverterStartupControl_step+0x3a0>)
 8001090:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 8001094:	bf00      	nop
 8001096:	3720      	adds	r7, #32
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	200001e0 	.word	0x200001e0
 80010a0:	20000000 	.word	0x20000000
 80010a4:	200001d2 	.word	0x200001d2
 80010a8:	200002e4 	.word	0x200002e4
 80010ac:	200002e0 	.word	0x200002e0
 80010b0:	200002dc 	.word	0x200002dc
 80010b4:	200002db 	.word	0x200002db
 80010b8:	200002da 	.word	0x200002da
 80010bc:	200002d9 	.word	0x200002d9
 80010c0:	200002d8 	.word	0x200002d8
 80010c4:	200001d8 	.word	0x200001d8
 80010c8:	200002f4 	.word	0x200002f4
 80010cc:	200002f0 	.word	0x200002f0
 80010d0:	200002ec 	.word	0x200002ec
 80010d4:	200002eb 	.word	0x200002eb
 80010d8:	200002ea 	.word	0x200002ea
 80010dc:	200002e9 	.word	0x200002e9
 80010e0:	200002e8 	.word	0x200002e8
 80010e4:	200001a8 	.word	0x200001a8

080010e8 <InverterStartupControl_initialize>:

/* Model initialize function */
void InverterStartupControl_initialize(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af04      	add	r7, sp, #16
  {
    int32_T i;
    MI_STATUSES MI_motorStatus;

    /* InitializeConditions for S-Function (sfix_udelay): '<S3>/Tapped Delay' */
    for (i = 0; i < 5; i++) {
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	e00b      	b.n	800110c <InverterStartupControl_initialize+0x24>
      InverterStartupControl_DW.TappedDelay_X[i] =
        InverterStartupControl_P.TappedDelay_vinit;
 80010f4:	4b17      	ldr	r3, [pc, #92]	; (8001154 <InverterStartupControl_initialize+0x6c>)
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
      InverterStartupControl_DW.TappedDelay_X[i] =
 80010fa:	4817      	ldr	r0, [pc, #92]	; (8001158 <InverterStartupControl_initialize+0x70>)
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	00c9      	lsls	r1, r1, #3
 8001100:	4401      	add	r1, r0
 8001102:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < 5; i++) {
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3301      	adds	r3, #1
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b04      	cmp	r3, #4
 8001110:	ddf0      	ble.n	80010f4 <InverterStartupControl_initialize+0xc>
     *  Outport: '<Root>/AMK_bDcOn_R'
     *  Outport: '<Root>/AMK_bEnable_R'
     *  Outport: '<Root>/AMK_bErrorReset_R'
     *  Outport: '<Root>/AMK_bInverterOn_R'
     */
    InverterStartup_LEFT_MOTOR_Init(&MI_motorStatus,
 8001112:	1cf8      	adds	r0, r7, #3
 8001114:	4b11      	ldr	r3, [pc, #68]	; (800115c <InverterStartupControl_initialize+0x74>)
 8001116:	9303      	str	r3, [sp, #12]
 8001118:	4b11      	ldr	r3, [pc, #68]	; (8001160 <InverterStartupControl_initialize+0x78>)
 800111a:	9302      	str	r3, [sp, #8]
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <InverterStartupControl_initialize+0x7c>)
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	4b11      	ldr	r3, [pc, #68]	; (8001168 <InverterStartupControl_initialize+0x80>)
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	4b11      	ldr	r3, [pc, #68]	; (800116c <InverterStartupControl_initialize+0x84>)
 8001126:	4a12      	ldr	r2, [pc, #72]	; (8001170 <InverterStartupControl_initialize+0x88>)
 8001128:	4912      	ldr	r1, [pc, #72]	; (8001174 <InverterStartupControl_initialize+0x8c>)
 800112a:	f7ff fb37 	bl	800079c <InverterStartup_LEFT_MOTOR_Init>
     *  Outport: '<Root>/AMK_bDcOn_L'
     *  Outport: '<Root>/AMK_bEnable_L'
     *  Outport: '<Root>/AMK_bErrorReset_L'
     *  Outport: '<Root>/AMK_bInverterOn_L'
     */
    InverterStartup_LEFT_MOTOR_Init(&MI_motorStatus,
 800112e:	1cf8      	adds	r0, r7, #3
 8001130:	4b11      	ldr	r3, [pc, #68]	; (8001178 <InverterStartupControl_initialize+0x90>)
 8001132:	9303      	str	r3, [sp, #12]
 8001134:	4b11      	ldr	r3, [pc, #68]	; (800117c <InverterStartupControl_initialize+0x94>)
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	4b11      	ldr	r3, [pc, #68]	; (8001180 <InverterStartupControl_initialize+0x98>)
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <InverterStartupControl_initialize+0x9c>)
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <InverterStartupControl_initialize+0xa0>)
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <InverterStartupControl_initialize+0xa4>)
 8001144:	4912      	ldr	r1, [pc, #72]	; (8001190 <InverterStartupControl_initialize+0xa8>)
 8001146:	f7ff fb29 	bl	800079c <InverterStartup_LEFT_MOTOR_Init>
      &InverterStartupControl_Y.AMK_bErrorReset_L,
      &InverterStartupControl_Y.AMK_TargetVelocity_L,
      &InverterStartupControl_Y.AMK_TorqueLimitPositiv_L,
      &InverterStartupControl_Y.AMK_TorqueLimitNegativ_L);
  }
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000000 	.word	0x20000000
 8001158:	200001a8 	.word	0x200001a8
 800115c:	200002e4 	.word	0x200002e4
 8001160:	200002e0 	.word	0x200002e0
 8001164:	200002dc 	.word	0x200002dc
 8001168:	200002db 	.word	0x200002db
 800116c:	200002da 	.word	0x200002da
 8001170:	200002d9 	.word	0x200002d9
 8001174:	200002d8 	.word	0x200002d8
 8001178:	200002f4 	.word	0x200002f4
 800117c:	200002f0 	.word	0x200002f0
 8001180:	200002ec 	.word	0x200002ec
 8001184:	200002eb 	.word	0x200002eb
 8001188:	200002ea 	.word	0x200002ea
 800118c:	200002e9 	.word	0x200002e9
 8001190:	200002e8 	.word	0x200002e8

08001194 <ADC_Channel_Select>:
 *
 * 			Example:
 * 			static uint8_t get_channel(parameters){...}
 */
static void ADC_Channel_Select(uint8_t channel,
		ADC_ChannelConfTypeDef *ChanConfig) {
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]
	switch (channel) {
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	2b12      	cmp	r3, #18
 80011a4:	d874      	bhi.n	8001290 <ADC_Channel_Select+0xfc>
 80011a6:	a201      	add	r2, pc, #4	; (adr r2, 80011ac <ADC_Channel_Select+0x18>)
 80011a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ac:	080011f9 	.word	0x080011f9
 80011b0:	08001201 	.word	0x08001201
 80011b4:	08001209 	.word	0x08001209
 80011b8:	08001211 	.word	0x08001211
 80011bc:	08001219 	.word	0x08001219
 80011c0:	08001221 	.word	0x08001221
 80011c4:	08001229 	.word	0x08001229
 80011c8:	08001231 	.word	0x08001231
 80011cc:	08001239 	.word	0x08001239
 80011d0:	08001241 	.word	0x08001241
 80011d4:	08001249 	.word	0x08001249
 80011d8:	08001251 	.word	0x08001251
 80011dc:	08001259 	.word	0x08001259
 80011e0:	08001261 	.word	0x08001261
 80011e4:	08001269 	.word	0x08001269
 80011e8:	08001271 	.word	0x08001271
 80011ec:	08001279 	.word	0x08001279
 80011f0:	08001281 	.word	0x08001281
 80011f4:	08001289 	.word	0x08001289
	case (0):
		ChanConfig->Channel = ADC_CHANNEL_0;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
		return;
 80011fe:	e047      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (1):
		ChanConfig->Channel = ADC_CHANNEL_1;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	2201      	movs	r2, #1
 8001204:	601a      	str	r2, [r3, #0]
		return;
 8001206:	e043      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (2):
		ChanConfig->Channel = ADC_CHANNEL_2;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	2202      	movs	r2, #2
 800120c:	601a      	str	r2, [r3, #0]
		return;
 800120e:	e03f      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (3):
		ChanConfig->Channel = ADC_CHANNEL_3;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	2203      	movs	r2, #3
 8001214:	601a      	str	r2, [r3, #0]
		return;
 8001216:	e03b      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (4):
		ChanConfig->Channel = ADC_CHANNEL_4;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	2204      	movs	r2, #4
 800121c:	601a      	str	r2, [r3, #0]
		return;
 800121e:	e037      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (5):
		ChanConfig->Channel = ADC_CHANNEL_5;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	2205      	movs	r2, #5
 8001224:	601a      	str	r2, [r3, #0]
		return;
 8001226:	e033      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (6):
		ChanConfig->Channel = ADC_CHANNEL_6;
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	2206      	movs	r2, #6
 800122c:	601a      	str	r2, [r3, #0]
		return;
 800122e:	e02f      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (7):
		ChanConfig->Channel = ADC_CHANNEL_7;
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2207      	movs	r2, #7
 8001234:	601a      	str	r2, [r3, #0]
		return;
 8001236:	e02b      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (8):
		ChanConfig->Channel = ADC_CHANNEL_8;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	2208      	movs	r2, #8
 800123c:	601a      	str	r2, [r3, #0]
		return;
 800123e:	e027      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (9):
		ChanConfig->Channel = ADC_CHANNEL_9;
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	2209      	movs	r2, #9
 8001244:	601a      	str	r2, [r3, #0]
		return;
 8001246:	e023      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (10):
		ChanConfig->Channel = ADC_CHANNEL_10;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	220a      	movs	r2, #10
 800124c:	601a      	str	r2, [r3, #0]
		return;
 800124e:	e01f      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (11):
		ChanConfig->Channel = ADC_CHANNEL_11;
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	220b      	movs	r2, #11
 8001254:	601a      	str	r2, [r3, #0]
		return;
 8001256:	e01b      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (12):
		ChanConfig->Channel = ADC_CHANNEL_12;
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	220c      	movs	r2, #12
 800125c:	601a      	str	r2, [r3, #0]
		return;
 800125e:	e017      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (13):
		ChanConfig->Channel = ADC_CHANNEL_13;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	220d      	movs	r2, #13
 8001264:	601a      	str	r2, [r3, #0]
		return;
 8001266:	e013      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (14):
		ChanConfig->Channel = ADC_CHANNEL_14;
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	220e      	movs	r2, #14
 800126c:	601a      	str	r2, [r3, #0]
		return;
 800126e:	e00f      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (15):
		ChanConfig->Channel = ADC_CHANNEL_15;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	220f      	movs	r2, #15
 8001274:	601a      	str	r2, [r3, #0]
		return;
 8001276:	e00b      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (16):
		ChanConfig->Channel = ADC_CHANNEL_16;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2210      	movs	r2, #16
 800127c:	601a      	str	r2, [r3, #0]
		return;
 800127e:	e007      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (17):
		ChanConfig->Channel = ADC_CHANNEL_17;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	2211      	movs	r2, #17
 8001284:	601a      	str	r2, [r3, #0]
		return;
 8001286:	e003      	b.n	8001290 <ADC_Channel_Select+0xfc>
	case (18):
		ChanConfig->Channel = ADC_CHANNEL_18;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	2212      	movs	r2, #18
 800128c:	601a      	str	r2, [r3, #0]
		return;
 800128e:	bf00      	nop
	}
}
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop

0800129c <ADC_Chan_Config>:
static void ADC_Chan_Config(ADC_HandleTypeDef *hadc, uint8_t channel) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	70fb      	strb	r3, [r7, #3]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80012a8:	f107 0308 	add.w	r3, r7, #8
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]

	ADC_Channel_Select(channel, &sConfig);
 80012b6:	f107 0208 	add.w	r2, r7, #8
 80012ba:	78fb      	ldrb	r3, [r7, #3]
 80012bc:	4611      	mov	r1, r2
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ff68 	bl	8001194 <ADC_Channel_Select>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80012c4:	2301      	movs	r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80012c8:	2302      	movs	r3, #2
 80012ca:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 80012cc:	f107 0308 	add.w	r3, r7, #8
 80012d0:	4619      	mov	r1, r3
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f004 f9c0 	bl	8005658 <HAL_ADC_ConfigChannel>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <ADC_Chan_Config+0x46>
		Error_Handler();
 80012de:	f003 f943 	bl	8004568 <Error_Handler>
	}
}
 80012e2:	bf00      	nop
 80012e4:	3718      	adds	r7, #24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <adc_instance_select>:

// adc_select sets correct adc instance
static ADC_Ret_et adc_instance_select(ADC_HandleTypeDef *hadc,
		uint8_t adc_number) {
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	460b      	mov	r3, r1
 80012f6:	70fb      	strb	r3, [r7, #3]
	switch (adc_number) {
 80012f8:	78fb      	ldrb	r3, [r7, #3]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d00e      	beq.n	800131c <adc_instance_select+0x30>
 80012fe:	2b03      	cmp	r3, #3
 8001300:	dc10      	bgt.n	8001324 <adc_instance_select+0x38>
 8001302:	2b01      	cmp	r3, #1
 8001304:	d002      	beq.n	800130c <adc_instance_select+0x20>
 8001306:	2b02      	cmp	r3, #2
 8001308:	d004      	beq.n	8001314 <adc_instance_select+0x28>
 800130a:	e00b      	b.n	8001324 <adc_instance_select+0x38>
	case (1):
		hadc->Instance = ADC1;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <adc_instance_select+0x4c>)
 8001310:	601a      	str	r2, [r3, #0]
		break;
 8001312:	e009      	b.n	8001328 <adc_instance_select+0x3c>
	case (2):
		hadc->Instance = ADC2;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a09      	ldr	r2, [pc, #36]	; (800133c <adc_instance_select+0x50>)
 8001318:	601a      	str	r2, [r3, #0]
		break;
 800131a:	e005      	b.n	8001328 <adc_instance_select+0x3c>
	case (3):
		hadc->Instance = ADC3;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a08      	ldr	r2, [pc, #32]	; (8001340 <adc_instance_select+0x54>)
 8001320:	601a      	str	r2, [r3, #0]
		break;
 8001322:	e001      	b.n	8001328 <adc_instance_select+0x3c>
	default:
		return INVALID_ADC_NUM;
 8001324:	2302      	movs	r3, #2
 8001326:	e000      	b.n	800132a <adc_instance_select+0x3e>
	}

	return ADC_OK;
 8001328:	2301      	movs	r3, #1
}
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40012000 	.word	0x40012000
 800133c:	40012100 	.word	0x40012100
 8001340:	40012200 	.word	0x40012200

08001344 <adc_set_num_conversions>:

// adc_set_num_conversions sets and checks the number of conversions that an adc module will have to make
static ADC_Ret_et adc_set_num_conversions(ADC_HandleTypeDef *hadc,
		uint8_t num_channels) {
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]
	// Make sure the number of channels is valid
	if (num_channels <= 0 || num_channels > ADC_CHANNELS_PER_MODULE) {
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d002      	beq.n	800135c <adc_set_num_conversions+0x18>
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	2b10      	cmp	r3, #16
 800135a:	d901      	bls.n	8001360 <adc_set_num_conversions+0x1c>
		return INVALID_NUM_CHANNELS;
 800135c:	2303      	movs	r3, #3
 800135e:	e009      	b.n	8001374 <adc_set_num_conversions+0x30>
	}

	// More than one channel enable scan conversion
	if (num_channels >= 1) {
 8001360:	78fb      	ldrb	r3, [r7, #3]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <adc_set_num_conversions+0x28>
		hadc->Init.ScanConvMode = ENABLE;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2201      	movs	r2, #1
 800136a:	611a      	str	r2, [r3, #16]
	}

	hadc->Init.NbrOfConversion = num_channels;
 800136c:	78fa      	ldrb	r2, [r7, #3]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	61da      	str	r2, [r3, #28]

	return ADC_OK;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <ADC_Init>:
}

/*----------PUBLIC FUNCTION DEFINITIONS----------*/

// ADC_Init initialized an ADC module
ADC_Ret_et ADC_Init(ADC_st *adc) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b098      	sub	sp, #96	; 0x60
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	ADC_Ret_et ret;

	// Sets the correct adc instance
	ret = adc_instance_select(adc->hadc, adc->adc_num);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	791b      	ldrb	r3, [r3, #4]
 8001390:	4619      	mov	r1, r3
 8001392:	4610      	mov	r0, r2
 8001394:	f7ff ffaa 	bl	80012ec <adc_instance_select>
 8001398:	4603      	mov	r3, r0
 800139a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (ret != ADC_OK) {
 800139e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d002      	beq.n	80013ac <ADC_Init+0x2c>
		return ret;
 80013a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80013aa:	e067      	b.n	800147c <ADC_Init+0xfc>
	}

	// Sets the number of conversions (unsure if this function is even needed)
	ret = adc_set_num_conversions(adc->hadc, adc->num_channels);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	795b      	ldrb	r3, [r3, #5]
 80013b4:	4619      	mov	r1, r3
 80013b6:	4610      	mov	r0, r2
 80013b8:	f7ff ffc4 	bl	8001344 <adc_set_num_conversions>
 80013bc:	4603      	mov	r3, r0
 80013be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (ret != ADC_OK) {
 80013c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d002      	beq.n	80013d0 <ADC_Init+0x50>
		return ret;
 80013ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80013ce:	e055      	b.n	800147c <ADC_Init+0xfc>
	}

	// TODO: Make sure all channels passed are valid
	int check[16] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}; //to keep track of how many channels use each number
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	2240      	movs	r2, #64	; 0x40
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f008 f971 	bl	80096c0 <memset>
	for (int m = 0; m < adc->num_channels; m++){
 80013de:	2300      	movs	r3, #0
 80013e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80013e2:	e023      	b.n	800142c <ADC_Init+0xac>
			ADC_Channel_st channel = adc->channels[m];
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6899      	ldr	r1, [r3, #8]
 80013e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80013ea:	4613      	mov	r3, r2
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	18ca      	adds	r2, r1, r3
 80013f4:	f107 0308 	add.w	r3, r7, #8
 80013f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80013fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			// check for valid channel #
			if (channel.channel_number > 16 || channel.channel_number < 0) return INVALID_CHANNEL_NUMBER;
 80013fe:	7a3b      	ldrb	r3, [r7, #8]
 8001400:	2b10      	cmp	r3, #16
 8001402:	d901      	bls.n	8001408 <ADC_Init+0x88>
 8001404:	2309      	movs	r3, #9
 8001406:	e039      	b.n	800147c <ADC_Init+0xfc>
			check[channel.channel_number-1] = check[channel.channel_number-1] + 1; //count number of channels using that number
 8001408:	7a3b      	ldrb	r3, [r7, #8]
 800140a:	3b01      	subs	r3, #1
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	3360      	adds	r3, #96	; 0x60
 8001410:	443b      	add	r3, r7
 8001412:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 8001416:	7a3b      	ldrb	r3, [r7, #8]
 8001418:	3b01      	subs	r3, #1
 800141a:	3201      	adds	r2, #1
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	3360      	adds	r3, #96	; 0x60
 8001420:	443b      	add	r3, r7
 8001422:	f843 2c4c 	str.w	r2, [r3, #-76]
	for (int m = 0; m < adc->num_channels; m++){
 8001426:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001428:	3301      	adds	r3, #1
 800142a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	795b      	ldrb	r3, [r3, #5]
 8001430:	461a      	mov	r2, r3
 8001432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001434:	4293      	cmp	r3, r2
 8001436:	dbd5      	blt.n	80013e4 <ADC_Init+0x64>
	}

	for (int m = 0; m < adc->num_channels; m++){ //check through array that kept track of how many channels are using each number (only should be 1 max)
 8001438:	2300      	movs	r3, #0
 800143a:	65bb      	str	r3, [r7, #88]	; 0x58
 800143c:	e00c      	b.n	8001458 <ADC_Init+0xd8>
		if (check[m] >=2) return DUPLICATE_CHANNELS;
 800143e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	3360      	adds	r3, #96	; 0x60
 8001444:	443b      	add	r3, r7
 8001446:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800144a:	2b01      	cmp	r3, #1
 800144c:	dd01      	ble.n	8001452 <ADC_Init+0xd2>
 800144e:	230a      	movs	r3, #10
 8001450:	e014      	b.n	800147c <ADC_Init+0xfc>
	for (int m = 0; m < adc->num_channels; m++){ //check through array that kept track of how many channels are using each number (only should be 1 max)
 8001452:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001454:	3301      	adds	r3, #1
 8001456:	65bb      	str	r3, [r7, #88]	; 0x58
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	795b      	ldrb	r3, [r3, #5]
 800145c:	461a      	mov	r2, r3
 800145e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001460:	4293      	cmp	r3, r2
 8001462:	dbec      	blt.n	800143e <ADC_Init+0xbe>
	}


	if (HAL_ADC_Init(adc->hadc) != HAL_OK) {
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f003 ff17 	bl	800529c <HAL_ADC_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <ADC_Init+0xf8>
		return FAIL_ADC_INIT;
 8001474:	2304      	movs	r3, #4
 8001476:	e001      	b.n	800147c <ADC_Init+0xfc>
	}

	// Return enum type for the case that ADC_OK is true for debugging purposes
	return ret;
 8001478:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 800147c:	4618      	mov	r0, r3
 800147e:	3760      	adds	r7, #96	; 0x60
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <ADC_Scan>:

// ADC_Scan starts an ADC scan based on the given configurations
ADC_Ret_et ADC_Scan(ADC_st *adc) { // This scan function will loop through the channels, taking one reading per channel until all the channels buffers are full
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	static uint16_t max = 0;

	//get largest buffer
	static int largest_buffer = 0;
	if (largest_buffer == 0) {
 800148c:	4b4a      	ldr	r3, [pc, #296]	; (80015b8 <ADC_Scan+0x134>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d125      	bne.n	80014e0 <ADC_Scan+0x5c>
		for (int i = 0; i < adc->num_channels; i++) {
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	e01c      	b.n	80014d4 <ADC_Scan+0x50>
			if (adc->channels[i].buffer_len > largest_buffer){
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6899      	ldr	r1, [r3, #8]
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	4613      	mov	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4413      	add	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	440b      	add	r3, r1
 80014aa:	885b      	ldrh	r3, [r3, #2]
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b42      	ldr	r3, [pc, #264]	; (80015b8 <ADC_Scan+0x134>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	dd0b      	ble.n	80014ce <ADC_Scan+0x4a>
				largest_buffer = adc->channels[i].buffer_len;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6899      	ldr	r1, [r3, #8]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4613      	mov	r3, r2
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	4413      	add	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	440b      	add	r3, r1
 80014c6:	885b      	ldrh	r3, [r3, #2]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b3b      	ldr	r3, [pc, #236]	; (80015b8 <ADC_Scan+0x134>)
 80014cc:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < adc->num_channels; i++) {
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	3301      	adds	r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	795b      	ldrb	r3, [r3, #5]
 80014d8:	461a      	mov	r2, r3
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	4293      	cmp	r3, r2
 80014de:	dbdc      	blt.n	800149a <ADC_Scan+0x16>
			}
		}
	}

	// fill buffers
	for (int k = 0; k < largest_buffer; k++) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	e05d      	b.n	80015a2 <ADC_Scan+0x11e>
		for (int j = 0; j < adc->num_channels; j++) {
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	e051      	b.n	8001590 <ADC_Scan+0x10c>
			if (k < (adc->channels[j].buffer_len)) { // if counter < buffer length for this channel
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6899      	ldr	r1, [r3, #8]
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	4613      	mov	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	885b      	ldrh	r3, [r3, #2]
 80014fe:	461a      	mov	r2, r3
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	4293      	cmp	r3, r2
 8001504:	da40      	bge.n	8001588 <ADC_Scan+0x104>
				// record reading to the buffer
				ADC_Chan_Config(adc->hadc, adc->channels[j].channel_number);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6818      	ldr	r0, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6899      	ldr	r1, [r3, #8]
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff febd 	bl	800129c <ADC_Chan_Config>
				HAL_ADC_Start(adc->hadc);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f003 fefc 	bl	8005324 <HAL_ADC_Start>
				HAL_StatusTypeDef err = HAL_ADC_PollForConversion(adc->hadc,
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fff7 	bl	8005528 <HAL_ADC_PollForConversion>
 800153a:	4603      	mov	r3, r0
 800153c:	72fb      	strb	r3, [r7, #11]
						1000); // make sure to use err to produce a meaningful error if the pollforconversion fails
				if (err == HAL_TIMEOUT)
 800153e:	7afb      	ldrb	r3, [r7, #11]
 8001540:	2b03      	cmp	r3, #3
 8001542:	d101      	bne.n	8001548 <ADC_Scan+0xc4>
					return ADC_TIMEOUT_REACHED;
 8001544:	2307      	movs	r3, #7
 8001546:	e032      	b.n	80015ae <ADC_Scan+0x12a>
				if (err != HAL_OK)
 8001548:	7afb      	ldrb	r3, [r7, #11]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <ADC_Scan+0xce>
					return ADC_READING_FAILED;
 800154e:	2306      	movs	r3, #6
 8001550:	e02d      	b.n	80015ae <ADC_Scan+0x12a>
				uint16_t raw = HAL_ADC_GetValue(adc->hadc); // getvalue gives a uint32, but we treat it as uint16
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f004 f871 	bl	800563e <HAL_ADC_GetValue>
 800155c:	4603      	mov	r3, r0
 800155e:	813b      	strh	r3, [r7, #8]
				HAL_ADC_Stop(adc->hadc);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4618      	mov	r0, r3
 8001566:	f003 ffab 	bl	80054c0 <HAL_ADC_Stop>
				adc->channels[j].buffer[k] = raw; // store reading in buffer
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6899      	ldr	r1, [r3, #8]
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	4613      	mov	r3, r2
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	4413      	add	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	685a      	ldr	r2, [r3, #4]
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	893a      	ldrh	r2, [r7, #8]
 8001584:	801a      	strh	r2, [r3, #0]
 8001586:	e000      	b.n	800158a <ADC_Scan+0x106>
			} else
				continue;
 8001588:	bf00      	nop
		for (int j = 0; j < adc->num_channels; j++) {
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3301      	adds	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	795b      	ldrb	r3, [r3, #5]
 8001594:	461a      	mov	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4293      	cmp	r3, r2
 800159a:	dba7      	blt.n	80014ec <ADC_Scan+0x68>
	for (int k = 0; k < largest_buffer; k++) {
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	3301      	adds	r3, #1
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <ADC_Scan+0x134>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	db9c      	blt.n	80014e6 <ADC_Scan+0x62>
		}
	}
	return ADC_OK;
 80015ac:	2301      	movs	r3, #1
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200002f8 	.word	0x200002f8

080015bc <Get_Single_Chan_Average>:

// Get_Single_Chan_Average returns the average reading of a channels buffer
uint16_t Get_Single_Chan_Average(ADC_st *adc, uint8_t channel) {
 80015bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015c0:	b088      	sub	sp, #32
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
 80015c6:	460b      	mov	r3, r1
 80015c8:	70fb      	strb	r3, [r7, #3]

	uint64_t total = 0;
 80015ca:	f04f 0200 	mov.w	r2, #0
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t buff_len;
	uint16_t *buff;

	// find the location of the channel we want to avg
	for (uint8_t i = 0; i < (adc->num_channels); i++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	75fb      	strb	r3, [r7, #23]
 80015da:	e04b      	b.n	8001674 <Get_Single_Chan_Average+0xb8>

		// Loop through the channels to find the desired channel
		if (adc->channels[i].channel_number == channel) {
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6899      	ldr	r1, [r3, #8]
 80015e0:	7dfa      	ldrb	r2, [r7, #23]
 80015e2:	4613      	mov	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	4413      	add	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	78fa      	ldrb	r2, [r7, #3]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d13c      	bne.n	800166e <Get_Single_Chan_Average+0xb2>

			//Get the length and values
			buff_len = adc->channels[i].buffer_len;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6899      	ldr	r1, [r3, #8]
 80015f8:	7dfa      	ldrb	r2, [r7, #23]
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	440b      	add	r3, r1
 8001604:	885b      	ldrh	r3, [r3, #2]
 8001606:	81fb      	strh	r3, [r7, #14]
			buff = adc->channels[i].buffer;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6899      	ldr	r1, [r3, #8]
 800160c:	7dfa      	ldrb	r2, [r7, #23]
 800160e:	4613      	mov	r3, r2
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	60bb      	str	r3, [r7, #8]

			//Sum of values
			for (int i = 0; i < buff_len; i++) {
 800161c:	2300      	movs	r3, #0
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	e013      	b.n	800164a <Get_Single_Chan_Average+0x8e>
				total = total + buff[i];
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	4413      	add	r3, r2
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	b29b      	uxth	r3, r3
 800162e:	2200      	movs	r2, #0
 8001630:	461c      	mov	r4, r3
 8001632:	4615      	mov	r5, r2
 8001634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001638:	eb12 0804 	adds.w	r8, r2, r4
 800163c:	eb43 0905 	adc.w	r9, r3, r5
 8001640:	e9c7 8906 	strd	r8, r9, [r7, #24]
			for (int i = 0; i < buff_len; i++) {
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	3301      	adds	r3, #1
 8001648:	613b      	str	r3, [r7, #16]
 800164a:	89fb      	ldrh	r3, [r7, #14]
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	429a      	cmp	r2, r3
 8001650:	dbe7      	blt.n	8001622 <Get_Single_Chan_Average+0x66>
			}

			return total / buff_len;
 8001652:	89fb      	ldrh	r3, [r7, #14]
 8001654:	2200      	movs	r2, #0
 8001656:	469a      	mov	sl, r3
 8001658:	4693      	mov	fp, r2
 800165a:	4652      	mov	r2, sl
 800165c:	465b      	mov	r3, fp
 800165e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001662:	f7fe fef7 	bl	8000454 <__aeabi_uldivmod>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	b293      	uxth	r3, r2
 800166c:	e007      	b.n	800167e <Get_Single_Chan_Average+0xc2>
	for (uint8_t i = 0; i < (adc->num_channels); i++) {
 800166e:	7dfb      	ldrb	r3, [r7, #23]
 8001670:	3301      	adds	r3, #1
 8001672:	75fb      	strb	r3, [r7, #23]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	795b      	ldrb	r3, [r3, #5]
 8001678:	7dfa      	ldrb	r2, [r7, #23]
 800167a:	429a      	cmp	r2, r3
 800167c:	d3ae      	bcc.n	80015dc <Get_Single_Chan_Average+0x20>
		}
	}
}
 800167e:	4618      	mov	r0, r3
 8001680:	3720      	adds	r7, #32
 8001682:	46bd      	mov	sp, r7
 8001684:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001688 <setInstance>:
	{8,	     250,    2,    CAN_BS1_13TQ,    CAN_BS2_2TQ},
	{8,      100,    5,    CAN_BS1_13TQ,    CAN_BS2_2TQ},
};


static TeCanALRet setInstance(CAN_HandleTypeDef* hcan, TeCanALInstance canNum){
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	70fb      	strb	r3, [r7, #3]
	switch (canNum) {
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	2b03      	cmp	r3, #3
 8001698:	d00e      	beq.n	80016b8 <setInstance+0x30>
 800169a:	2b03      	cmp	r3, #3
 800169c:	dc10      	bgt.n	80016c0 <setInstance+0x38>
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d002      	beq.n	80016a8 <setInstance+0x20>
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d004      	beq.n	80016b0 <setInstance+0x28>
 80016a6:	e00b      	b.n	80016c0 <setInstance+0x38>
	case CANAL_INST_CAN_1:
		hcan->Instance = CAN1;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a0b      	ldr	r2, [pc, #44]	; (80016d8 <setInstance+0x50>)
 80016ac:	601a      	str	r2, [r3, #0]
		break;
 80016ae:	e00c      	b.n	80016ca <setInstance+0x42>
	case CANAL_INST_CAN_2:
		hcan->Instance = CAN2;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <setInstance+0x54>)
 80016b4:	601a      	str	r2, [r3, #0]
		break;
 80016b6:	e008      	b.n	80016ca <setInstance+0x42>
	case CANAL_INST_CAN_3:
		hcan->Instance = CAN3;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a09      	ldr	r2, [pc, #36]	; (80016e0 <setInstance+0x58>)
 80016bc:	601a      	str	r2, [r3, #0]
		break;
 80016be:	e004      	b.n	80016ca <setInstance+0x42>
	default:
		hcan->Instance = NULL;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
		return CANAL_UNSUPPORTED_INSTANCE;
 80016c6:	2304      	movs	r3, #4
 80016c8:	e000      	b.n	80016cc <setInstance+0x44>
	}

	return CANAL_OK;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	40006400 	.word	0x40006400
 80016dc:	40006800 	.word	0x40006800
 80016e0:	40003400 	.word	0x40003400

080016e4 <setDefaults>:

static void setDefaults(CAN_HandleTypeDef* hcan) {
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	hcan->Init.TimeTriggeredMode = DISABLE;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	761a      	strb	r2, [r3, #24]
	hcan->Init.AutoBusOff = ENABLE;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2201      	movs	r2, #1
 80016f6:	765a      	strb	r2, [r3, #25]
	hcan->Init.AutoWakeUp = DISABLE;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	769a      	strb	r2, [r3, #26]
	hcan->Init.AutoRetransmission = DISABLE;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	76da      	strb	r2, [r3, #27]
	hcan->Init.ReceiveFifoLocked = DISABLE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	771a      	strb	r2, [r3, #28]
	hcan->Init.TransmitFifoPriority = DISABLE;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	775a      	strb	r2, [r3, #29]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <setTimingParams>:


static TeCanALRet setTimingParams(CAN_HandleTypeDef* hcan, TeCanALBaud baud) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	460b      	mov	r3, r1
 8001726:	807b      	strh	r3, [r7, #2]
    uint8_t freq = (HAL_RCC_GetPCLK1Freq() / FREQ_MHZ);
 8001728:	f006 f820 	bl	800776c <HAL_RCC_GetPCLK1Freq>
 800172c:	4603      	mov	r3, r0
 800172e:	4a29      	ldr	r2, [pc, #164]	; (80017d4 <setTimingParams+0xb8>)
 8001730:	fba2 2303 	umull	r2, r3, r2, r3
 8001734:	0c9b      	lsrs	r3, r3, #18
 8001736:	73bb      	strb	r3, [r7, #14]

    if (!IS_CANAL_BAUDRATE(baud)) return CANAL_UNSUPPORTED_BAUD;
 8001738:	887b      	ldrh	r3, [r7, #2]
 800173a:	2b64      	cmp	r3, #100	; 0x64
 800173c:	d00c      	beq.n	8001758 <setTimingParams+0x3c>
 800173e:	887b      	ldrh	r3, [r7, #2]
 8001740:	2bfa      	cmp	r3, #250	; 0xfa
 8001742:	d009      	beq.n	8001758 <setTimingParams+0x3c>
 8001744:	887b      	ldrh	r3, [r7, #2]
 8001746:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800174a:	d005      	beq.n	8001758 <setTimingParams+0x3c>
 800174c:	887b      	ldrh	r3, [r7, #2]
 800174e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001752:	d001      	beq.n	8001758 <setTimingParams+0x3c>
 8001754:	2305      	movs	r3, #5
 8001756:	e038      	b.n	80017ca <setTimingParams+0xae>

    for (uint8_t i = 0; i < NUM_BITRATE_ENTRIES; i++) {
 8001758:	2300      	movs	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]
 800175c:	e031      	b.n	80017c2 <setTimingParams+0xa6>
        if (freq == CAN_BITRATE_TABLE[i].pclk1Mhz) {
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	4a1d      	ldr	r2, [pc, #116]	; (80017d8 <setTimingParams+0xbc>)
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	4413      	add	r3, r2
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	7bba      	ldrb	r2, [r7, #14]
 800176a:	429a      	cmp	r2, r3
 800176c:	d126      	bne.n	80017bc <setTimingParams+0xa0>
            if (baud == CAN_BITRATE_TABLE[i].baudKb){
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	4a19      	ldr	r2, [pc, #100]	; (80017d8 <setTimingParams+0xbc>)
 8001772:	011b      	lsls	r3, r3, #4
 8001774:	4413      	add	r3, r2
 8001776:	3302      	adds	r3, #2
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	887a      	ldrh	r2, [r7, #2]
 800177c:	429a      	cmp	r2, r3
 800177e:	d11d      	bne.n	80017bc <setTimingParams+0xa0>
                hcan->Init.Prescaler  = CAN_BITRATE_TABLE[i].prescaler;
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	4a15      	ldr	r2, [pc, #84]	; (80017d8 <setTimingParams+0xbc>)
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	4413      	add	r3, r2
 8001788:	3304      	adds	r3, #4
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	461a      	mov	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	605a      	str	r2, [r3, #4]
                hcan->Init.TimeSeg1   = CAN_BITRATE_TABLE[i].seg1;
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	4a10      	ldr	r2, [pc, #64]	; (80017d8 <setTimingParams+0xbc>)
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	4413      	add	r3, r2
 800179a:	3308      	adds	r3, #8
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	611a      	str	r2, [r3, #16]
                hcan->Init.TimeSeg2   = CAN_BITRATE_TABLE[i].seg2;
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	4a0c      	ldr	r2, [pc, #48]	; (80017d8 <setTimingParams+0xbc>)
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	4413      	add	r3, r2
 80017aa:	330c      	adds	r3, #12
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	615a      	str	r2, [r3, #20]
                hcan->Init.SyncJumpWidth = DEFAULT_SYNC_JW;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	60da      	str	r2, [r3, #12]

                return CANAL_OK;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e006      	b.n	80017ca <setTimingParams+0xae>
    for (uint8_t i = 0; i < NUM_BITRATE_ENTRIES; i++) {
 80017bc:	7bfb      	ldrb	r3, [r7, #15]
 80017be:	3301      	adds	r3, #1
 80017c0:	73fb      	strb	r3, [r7, #15]
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	2b07      	cmp	r3, #7
 80017c6:	d9ca      	bls.n	800175e <setTimingParams+0x42>
            }
        }
    }

    return CANAL_UNSUPPORTED_PCLK1_FREQ;
 80017c8:	2307      	movs	r3, #7
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	431bde83 	.word	0x431bde83
 80017d8:	08009fb0 	.word	0x08009fb0

080017dc <setMode>:

static TeCanALRet setMode(CAN_HandleTypeDef* hcan, TeCanALMode mode) {
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
	if (!IS_CANAL_MODE(mode)) return CANAL_UNSUPPORTED_MODE;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d00d      	beq.n	8001808 <setMode+0x2c>
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017f2:	d009      	beq.n	8001808 <setMode+0x2c>
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80017fa:	d005      	beq.n	8001808 <setMode+0x2c>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001802:	d001      	beq.n	8001808 <setMode+0x2c>
 8001804:	2306      	movs	r3, #6
 8001806:	e003      	b.n	8001810 <setMode+0x34>

	hcan->Init.Mode = mode;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	609a      	str	r2, [r3, #8]

	return CANAL_OK;
 800180e:	2301      	movs	r3, #1
}
 8001810:	4618      	mov	r0, r3
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <setFilters>:

static TeCanALRet setFilters(CAN_HandleTypeDef* hcan) {
 800181c:	b5b0      	push	{r4, r5, r7, lr}
 800181e:	b08c      	sub	sp, #48	; 0x30
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	// TODO: Do we have any use for this?
	CAN_FilterTypeDef filterConfig = {
 8001824:	4b0d      	ldr	r3, [pc, #52]	; (800185c <setFilters+0x40>)
 8001826:	f107 0408 	add.w	r4, r7, #8
 800182a:	461d      	mov	r5, r3
 800182c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800182e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001834:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001838:	e884 0003 	stmia.w	r4, {r0, r1}
		.FilterFIFOAssignment = DEFAULT_RX_FIFO,
		.FilterActivation = DEFAULT_FILTER_ACTIVATION,
		.SlaveStartFilterBank = DEFAULT_FILTER_SLAVE_START_BANK,
	};

	if (HAL_CAN_ConfigFilter(hcan, &filterConfig) != HAL_OK){
 800183c:	f107 0308 	add.w	r3, r7, #8
 8001840:	4619      	mov	r1, r3
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f004 fa54 	bl	8005cf0 <HAL_CAN_ConfigFilter>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <setFilters+0x36>
		return CANAL_CONFIG_FILTER_FAILED;
 800184e:	230e      	movs	r3, #14
 8001850:	e000      	b.n	8001854 <setFilters+0x38>
	}

	return CANAL_OK;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3730      	adds	r7, #48	; 0x30
 8001858:	46bd      	mov	sp, r7
 800185a:	bdb0      	pop	{r4, r5, r7, pc}
 800185c:	08009f78 	.word	0x08009f78

08001860 <CanAL_Init>:
*              PUBLIC FUNCTION DEFINITIONS
*********************************************************/

// Can_Init initializes CAN hardware and must be called with successful return
// before any other CAN functions
TeCanALRet CanAL_Init(TsCanAL* can) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	TeCanALRet ret = CANAL_OK;
 8001868:	2301      	movs	r3, #1
 800186a:	73fb      	strb	r3, [r7, #15]

	if (can == NULL) return CANAL_NULL_REF;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <CanAL_Init+0x16>
 8001872:	2302      	movs	r3, #2
 8001874:	e063      	b.n	800193e <CanAL_Init+0xde>

	if (can->hcan == NULL) return CANAL_CAN_HANDLE_NULL_REF;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d101      	bne.n	8001882 <CanAL_Init+0x22>
 800187e:	2303      	movs	r3, #3
 8001880:	e05d      	b.n	800193e <CanAL_Init+0xde>

	if ((ret = setInstance(can->hcan, can->canNum)) != CANAL_OK) return ret;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	791b      	ldrb	r3, [r3, #4]
 800188a:	4619      	mov	r1, r3
 800188c:	4610      	mov	r0, r2
 800188e:	f7ff fefb 	bl	8001688 <setInstance>
 8001892:	4603      	mov	r3, r0
 8001894:	73fb      	strb	r3, [r7, #15]
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d001      	beq.n	80018a0 <CanAL_Init+0x40>
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	e04e      	b.n	800193e <CanAL_Init+0xde>

	if ((ret = setTimingParams(can->hcan, can->baud)) != CANAL_OK) return ret;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	88db      	ldrh	r3, [r3, #6]
 80018a8:	4619      	mov	r1, r3
 80018aa:	4610      	mov	r0, r2
 80018ac:	f7ff ff36 	bl	800171c <setTimingParams>
 80018b0:	4603      	mov	r3, r0
 80018b2:	73fb      	strb	r3, [r7, #15]
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d001      	beq.n	80018be <CanAL_Init+0x5e>
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	e03f      	b.n	800193e <CanAL_Init+0xde>

	if ((ret = setMode(can->hcan, can->mode)) != CANAL_OK) return ret;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	4619      	mov	r1, r3
 80018c8:	4610      	mov	r0, r2
 80018ca:	f7ff ff87 	bl	80017dc <setMode>
 80018ce:	4603      	mov	r3, r0
 80018d0:	73fb      	strb	r3, [r7, #15]
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d001      	beq.n	80018dc <CanAL_Init+0x7c>
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	e030      	b.n	800193e <CanAL_Init+0xde>

	setDefaults(can->hcan);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff feff 	bl	80016e4 <setDefaults>

	if (HAL_CAN_Init(can->hcan) != HAL_OK) return CANAL_INIT_FAILED;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f004 f904 	bl	8005af8 <HAL_CAN_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <CanAL_Init+0x9a>
 80018f6:	230c      	movs	r3, #12
 80018f8:	e021      	b.n	800193e <CanAL_Init+0xde>

	if ((ret = setFilters(can->hcan)) != CANAL_OK) return ret;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ff8c 	bl	800181c <setFilters>
 8001904:	4603      	mov	r3, r0
 8001906:	73fb      	strb	r3, [r7, #15]
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d001      	beq.n	8001912 <CanAL_Init+0xb2>
 800190e:	7bfb      	ldrb	r3, [r7, #15]
 8001910:	e015      	b.n	800193e <CanAL_Init+0xde>

	if (HAL_CAN_Start(can->hcan) != HAL_OK) return CANAL_START_FAILED;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f004 fad6 	bl	8005ec8 <HAL_CAN_Start>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <CanAL_Init+0xc6>
 8001922:	230d      	movs	r3, #13
 8001924:	e00b      	b.n	800193e <CanAL_Init+0xde>

	if (HAL_CAN_ActivateNotification(can->hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2102      	movs	r1, #2
 800192c:	4618      	mov	r0, r3
 800192e:	f004 fcf1 	bl	8006314 <HAL_CAN_ActivateNotification>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <CanAL_Init+0xdc>
		!= HAL_OK) return CANAL_ERROR;
 8001938:	2310      	movs	r3, #16
 800193a:	e000      	b.n	800193e <CanAL_Init+0xde>

	return ret;
 800193c:	7bfb      	ldrb	r3, [r7, #15]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <CanAL_Receive>:



TeCanALRet CanAL_Receive(TsCanAL* can) {
 8001946:	b580      	push	{r7, lr}
 8001948:	b08e      	sub	sp, #56	; 0x38
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
	TeCanALRet ret;
	CAN_RxHeaderTypeDef RxHeader = {0};
 800194e:	f107 0318 	add.w	r3, r7, #24
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]
 800195e:	615a      	str	r2, [r3, #20]
 8001960:	619a      	str	r2, [r3, #24]
	uint8_t RxData[8] = {0};
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
	uint32_t ID;

	if (can == NULL) return CANAL_NULL_REF;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d101      	bne.n	8001974 <CanAL_Receive+0x2e>
 8001970:	2302      	movs	r3, #2
 8001972:	e033      	b.n	80019dc <CanAL_Receive+0x96>

	// Get raw message
	if (HAL_CAN_GetRxMessage(can->hcan, DEFAULT_RX_FIFO, &RxHeader, RxData) != HAL_OK) {
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	f107 0218 	add.w	r2, r7, #24
 8001980:	2100      	movs	r1, #0
 8001982:	f004 fbb5 	bl	80060f0 <HAL_CAN_GetRxMessage>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <CanAL_Receive+0x4a>
		return CANAL_GET_RXMESSAGE_FAILED;
 800198c:	230f      	movs	r3, #15
 800198e:	e025      	b.n	80019dc <CanAL_Receive+0x96>
	}

	// Message ID can either be standard or extended
	switch (RxHeader.IDE) {
 8001990:	6a3b      	ldr	r3, [r7, #32]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <CanAL_Receive+0x56>
 8001996:	2b04      	cmp	r3, #4
 8001998:	d003      	beq.n	80019a2 <CanAL_Receive+0x5c>
 800199a:	e005      	b.n	80019a8 <CanAL_Receive+0x62>
		case CAN_ID_STD:
			ID = RxHeader.StdId;
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	60fb      	str	r3, [r7, #12]
			break;
 80019a0:	e004      	b.n	80019ac <CanAL_Receive+0x66>
		case CAN_ID_EXT:
			ID = RxHeader.ExtId;
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	60fb      	str	r3, [r7, #12]
			break;
 80019a6:	e001      	b.n	80019ac <CanAL_Receive+0x66>
		default:
			return CANAL_UNKOWN_IDE;
 80019a8:	230b      	movs	r3, #11
 80019aa:	e017      	b.n	80019dc <CanAL_Receive+0x96>
	}

	if ((ret = UnmarshalBinary(&ID, RxData)) != CANAL_OK) return ret;
 80019ac:	f107 0210 	add.w	r2, r7, #16
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	4611      	mov	r1, r2
 80019b6:	4618      	mov	r0, r3
 80019b8:	f002 f908 	bl	8003bcc <UnmarshalBinary>
 80019bc:	4603      	mov	r3, r0
 80019be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80019c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d002      	beq.n	80019d0 <CanAL_Receive+0x8a>
 80019ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019ce:	e005      	b.n	80019dc <CanAL_Receive+0x96>

	return Print_Message(&ID);
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	4618      	mov	r0, r3
 80019d6:	f002 f8a3 	bl	8003b20 <Print_Message>
 80019da:	4603      	mov	r3, r0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3738      	adds	r7, #56	; 0x38
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <CanAL_Transmit>:

TeCanALRet CanAL_Transmit(TsCanAL* can, TeMessageID ID) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08e      	sub	sp, #56	; 0x38
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	807b      	strh	r3, [r7, #2]
	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxBuffer[8] = {0};
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	2300      	movs	r3, #0
 80019f6:	61bb      	str	r3, [r7, #24]
	uint32_t TxMailbox = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
	TeCanALRet ret;
	uint32_t data_len;

	if ((ret = GetTxDataLength(&ID, &data_len)) != CANAL_OK) return ret;
 80019fc:	f107 020c 	add.w	r2, r7, #12
 8001a00:	1cbb      	adds	r3, r7, #2
 8001a02:	4611      	mov	r1, r2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f002 f8b1 	bl	8003b6c <GetTxDataLength>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001a10:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d002      	beq.n	8001a1e <CanAL_Transmit+0x3a>
 8001a18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001a1c:	e025      	b.n	8001a6a <CanAL_Transmit+0x86>

	TxHeader.DLC = data_len;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (IS_CAN_STDID(ID)) {
 8001a22:	887b      	ldrh	r3, [r7, #2]
 8001a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a28:	d204      	bcs.n	8001a34 <CanAL_Transmit+0x50>
		TxHeader.IDE = CAN_ID_STD;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
		TxHeader.StdId = ID;
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	61fb      	str	r3, [r7, #28]
 8001a32:	e003      	b.n	8001a3c <CanAL_Transmit+0x58>
	}
	else if(IS_CAN_EXTID(ID)) {
		TxHeader.IDE = CAN_ID_EXT;
 8001a34:	2304      	movs	r3, #4
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
		TxHeader.ExtId = ID;
 8001a38:	887b      	ldrh	r3, [r7, #2]
 8001a3a:	623b      	str	r3, [r7, #32]
	else {
		return CANAL_UNSUPPORTED_TX_MESSAGE;
	}

	// Data frame
	TxHeader.RTR = CAN_RTR_DATA;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	62bb      	str	r3, [r7, #40]	; 0x28
	TxHeader.TransmitGlobalTime = DISABLE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

	MarshalBinary(&ID, TxBuffer);
 8001a46:	f107 0214 	add.w	r2, r7, #20
 8001a4a:	1cbb      	adds	r3, r7, #2
 8001a4c:	4611      	mov	r1, r2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f002 f8d6 	bl	8003c00 <MarshalBinary>

	HAL_CAN_AddTxMessage(can->hcan, &TxHeader, TxBuffer, &TxMailbox);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6818      	ldr	r0, [r3, #0]
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	f107 0214 	add.w	r2, r7, #20
 8001a60:	f107 011c 	add.w	r1, r7, #28
 8001a64:	f004 fa74 	bl	8005f50 <HAL_CAN_AddTxMessage>

	return CANAL_OK;
 8001a68:	2301      	movs	r3, #1
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3738      	adds	r7, #56	; 0x38
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <getDataWordFromByteArray>:

/*********************************************************
 *                    HELPER FUNCTIONS
 *********************************************************/

static uint64_t getDataWordFromByteArray(uint8_t* rawData) {
 8001a72:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8001a76:	b087      	sub	sp, #28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	uint64_t ret = 0;
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	f04f 0300 	mov.w	r3, #0
 8001a84:	e9c7 2304 	strd	r2, r3, [r7, #16]

	for (int8_t i = 7; i >= 0; i--) {
 8001a88:	2307      	movs	r3, #7
 8001a8a:	73fb      	strb	r3, [r7, #15]
 8001a8c:	e022      	b.n	8001ad4 <getDataWordFromByteArray+0x62>
		ret <<= 8;
 8001a8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	020b      	lsls	r3, r1, #8
 8001a9c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8001aa0:	0202      	lsls	r2, r0, #8
 8001aa2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ret += rawData[i];
 8001aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	461c      	mov	r4, r3
 8001ab6:	4615      	mov	r5, r2
 8001ab8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001abc:	eb12 0804 	adds.w	r8, r2, r4
 8001ac0:	eb43 0905 	adc.w	r9, r3, r5
 8001ac4:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for (int8_t i = 7; i >= 0; i--) {
 8001ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	73fb      	strb	r3, [r7, #15]
 8001ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	dad8      	bge.n	8001a8e <getDataWordFromByteArray+0x1c>
	}

	return ret;
 8001adc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	371c      	adds	r7, #28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001aec:	4770      	bx	lr

08001aee <setDataWordIntoByteArray>:

static void setDataWordIntoByteArray(uint64_t dataWord, uint8_t *dataOutput) {
 8001aee:	b480      	push	{r7}
 8001af0:	b087      	sub	sp, #28
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
	for (int8_t i = 0; i < 8; i++) {
 8001afa:	2300      	movs	r3, #0
 8001afc:	75fb      	strb	r3, [r7, #23]
 8001afe:	e017      	b.n	8001b30 <setDataWordIntoByteArray+0x42>
		dataOutput[i] = (uint8_t) (dataWord & CANAL_BIT_MASK(8));
 8001b00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	4413      	add	r3, r2
 8001b08:	7a3a      	ldrb	r2, [r7, #8]
 8001b0a:	701a      	strb	r2, [r3, #0]
		dataWord >>= 8;
 8001b0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	0a02      	lsrs	r2, r0, #8
 8001b1a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001b1e:	0a0b      	lsrs	r3, r1, #8
 8001b20:	e9c7 2302 	strd	r2, r3, [r7, #8]
	for (int8_t i = 0; i < 8; i++) {
 8001b24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	75fb      	strb	r3, [r7, #23]
 8001b30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b34:	2b07      	cmp	r3, #7
 8001b36:	dde3      	ble.n	8001b00 <setDataWordIntoByteArray+0x12>
	}
}
 8001b38:	bf00      	nop
 8001b3a:	bf00      	nop
 8001b3c:	371c      	adds	r7, #28
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
	...

08001b48 <Unmarshal_AMK1_ActualValues2>:

/*********************************************************
 *                    CAN FUNCTIONS
 *********************************************************/
 
TeCanALRet Unmarshal_AMK1_ActualValues2(uint8_t *RxData) {
 8001b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b4c:	b088      	sub	sp, #32
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsAMK1_ActualValues2 temp;

	data = getDataWordFromByteArray(RxData);
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f7ff ff8d 	bl	8001a72 <getDataWordFromByteArray>
 8001b58:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
	//  Read raw bits
        temp.AMK_TempMotor = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8001b5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b60:	f402 4a00 	and.w	sl, r2, #32768	; 0x8000
 8001b64:	f04f 0b00 	mov.w	fp, #0
 8001b68:	ea5a 030b 	orrs.w	r3, sl, fp
 8001b6c:	d008      	beq.n	8001b80 <Unmarshal_AMK1_ActualValues2+0x38>
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	425b      	negs	r3, r3
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	425b      	negs	r3, r3
 8001b76:	ee07 3a90 	vmov	s15, r3
 8001b7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b7e:	e005      	b.n	8001b8c <Unmarshal_AMK1_ActualValues2+0x44>
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	ee07 3a90 	vmov	s15, r3
 8001b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b8c:	edc7 7a02 	vstr	s15, [r7, #8]
            AMK1_ACTUALVALUES2_AMK_TEMPMOTOR_START,
            AMK1_ACTUALVALUES2_AMK_TEMPMOTOR_LENGTH),
            AMK1_ACTUALVALUES2_AMK_TEMPMOTOR_LENGTH);
            
        temp.AMK_TempInverter = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8001b90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	0c02      	lsrs	r2, r0, #16
 8001b9e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001ba2:	0c0b      	lsrs	r3, r1, #16
 8001ba4:	f402 4800 	and.w	r8, r2, #32768	; 0x8000
 8001ba8:	f04f 0900 	mov.w	r9, #0
 8001bac:	ea58 0309 	orrs.w	r3, r8, r9
 8001bb0:	d012      	beq.n	8001bd8 <Unmarshal_AMK1_ActualValues2+0x90>
 8001bb2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	f04f 0300 	mov.w	r3, #0
 8001bbe:	0c02      	lsrs	r2, r0, #16
 8001bc0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001bc4:	0c0b      	lsrs	r3, r1, #16
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	425b      	negs	r3, r3
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	425b      	negs	r3, r3
 8001bce:	ee07 3a90 	vmov	s15, r3
 8001bd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd6:	e00f      	b.n	8001bf8 <Unmarshal_AMK1_ActualValues2+0xb0>
 8001bd8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bdc:	f04f 0200 	mov.w	r2, #0
 8001be0:	f04f 0300 	mov.w	r3, #0
 8001be4:	0c02      	lsrs	r2, r0, #16
 8001be6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001bea:	0c0b      	lsrs	r3, r1, #16
 8001bec:	4613      	mov	r3, r2
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	ee07 3a90 	vmov	s15, r3
 8001bf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf8:	edc7 7a03 	vstr	s15, [r7, #12]
            AMK1_ACTUALVALUES2_AMK_TEMPINVERTER_START,
            AMK1_ACTUALVALUES2_AMK_TEMPINVERTER_LENGTH),
            AMK1_ACTUALVALUES2_AMK_TEMPINVERTER_LENGTH);
            
        temp.AMK_ErrorInfo = CANAL_GET_BITS(data,
 8001bfc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	f04f 0300 	mov.w	r3, #0
 8001c08:	000a      	movs	r2, r1
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	b293      	uxth	r3, r2
 8001c0e:	823b      	strh	r3, [r7, #16]
            AMK1_ACTUALVALUES2_AMK_ERRORINFO_START,
            AMK1_ACTUALVALUES2_AMK_ERRORINFO_LENGTH);
            
        temp.AMK_TempIGBT = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8001c10:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 0300 	mov.w	r3, #0
 8001c1c:	0c0a      	lsrs	r2, r1, #16
 8001c1e:	2300      	movs	r3, #0
 8001c20:	f402 4400 	and.w	r4, r2, #32768	; 0x8000
 8001c24:	2500      	movs	r5, #0
 8001c26:	ea54 0305 	orrs.w	r3, r4, r5
 8001c2a:	d010      	beq.n	8001c4e <Unmarshal_AMK1_ActualValues2+0x106>
 8001c2c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	0c0a      	lsrs	r2, r1, #16
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	425b      	negs	r3, r3
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	425b      	negs	r3, r3
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c4c:	e00d      	b.n	8001c6a <Unmarshal_AMK1_ActualValues2+0x122>
 8001c4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	f04f 0300 	mov.w	r3, #0
 8001c5a:	0c0a      	lsrs	r2, r1, #16
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	4613      	mov	r3, r2
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	ee07 3a90 	vmov	s15, r3
 8001c66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c6a:	edc7 7a05 	vstr	s15, [r7, #20]
            AMK1_ACTUALVALUES2_AMK_TEMPIGBT_START,
            AMK1_ACTUALVALUES2_AMK_TEMPIGBT_LENGTH),
            AMK1_ACTUALVALUES2_AMK_TEMPIGBT_LENGTH);
            
	//  Apply linear conversion
	temp.AMK_TempMotor = (temp.AMK_TempMotor
 8001c6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* AMK1_ACTUALVALUES2_AMK_TEMPMOTOR_FACTOR)
 8001c76:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8001cf0 <Unmarshal_AMK1_ActualValues2+0x1a8>
 8001c7a:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ AMK1_ACTUALVALUES2_AMK_TEMPMOTOR_OFFSET; 
 8001c7e:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8001cf8 <Unmarshal_AMK1_ActualValues2+0x1b0>
 8001c82:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001c86:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.AMK_TempMotor = (temp.AMK_TempMotor
 8001c8a:	edc7 7a02 	vstr	s15, [r7, #8]
            
	temp.AMK_TempInverter = (temp.AMK_TempInverter
 8001c8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* AMK1_ACTUALVALUES2_AMK_TEMPINVERTER_FACTOR)
 8001c96:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8001cf0 <Unmarshal_AMK1_ActualValues2+0x1a8>
 8001c9a:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ AMK1_ACTUALVALUES2_AMK_TEMPINVERTER_OFFSET; 
 8001c9e:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8001cf8 <Unmarshal_AMK1_ActualValues2+0x1b0>
 8001ca2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001ca6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.AMK_TempInverter = (temp.AMK_TempInverter
 8001caa:	edc7 7a03 	vstr	s15, [r7, #12]
            
	temp.AMK_ErrorInfo = (temp.AMK_ErrorInfo
 8001cae:	8a3b      	ldrh	r3, [r7, #16]
 8001cb0:	823b      	strh	r3, [r7, #16]
			* AMK1_ACTUALVALUES2_AMK_ERRORINFO_FACTOR)
			+ AMK1_ACTUALVALUES2_AMK_ERRORINFO_OFFSET; 
            
	temp.AMK_TempIGBT = (temp.AMK_TempIGBT
 8001cb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cb6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* AMK1_ACTUALVALUES2_AMK_TEMPIGBT_FACTOR)
 8001cba:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001cf0 <Unmarshal_AMK1_ActualValues2+0x1a8>
 8001cbe:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ AMK1_ACTUALVALUES2_AMK_TEMPIGBT_OFFSET; 
 8001cc2:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001cf8 <Unmarshal_AMK1_ActualValues2+0x1b0>
 8001cc6:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001cca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.AMK_TempIGBT = (temp.AMK_TempIGBT
 8001cce:	edc7 7a05 	vstr	s15, [r7, #20]
            
	//  Writing to global struct instance
	AMK1_ActualValues2 = temp;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <Unmarshal_AMK1_ActualValues2+0x1b8>)
 8001cd4:	461c      	mov	r4, r3
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	return CANAL_OK;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3720      	adds	r7, #32
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cec:	f3af 8000 	nop.w
 8001cf0:	9999999a 	.word	0x9999999a
 8001cf4:	3fb99999 	.word	0x3fb99999
	...
 8001d00:	2000030c 	.word	0x2000030c

08001d04 <Unmarshal_AMK1_ActualValues1>:
TeCanALRet Unmarshal_AMK1_ActualValues1(uint8_t *RxData) {
 8001d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d08:	b09a      	sub	sp, #104	; 0x68
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6478      	str	r0, [r7, #68]	; 0x44
	uint64_t data;
	TsAMK1_ActualValues1 temp;

	data = getDataWordFromByteArray(RxData);
 8001d0e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001d10:	f7ff feaf 	bl	8001a72 <getDataWordFromByteArray>
 8001d14:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
    
	//  Read raw bits
        temp.AMK_bSystemReady = CANAL_GET_BITS(data,
 8001d18:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d1c:	f04f 0000 	mov.w	r0, #0
 8001d20:	f04f 0100 	mov.w	r1, #0
 8001d24:	0a10      	lsrs	r0, r2, #8
 8001d26:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001d2a:	0a19      	lsrs	r1, r3, #8
 8001d2c:	f000 0401 	and.w	r4, r0, #1
 8001d30:	2500      	movs	r5, #0
 8001d32:	ea44 0305 	orr.w	r3, r4, r5
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	bf14      	ite	ne
 8001d3a:	2301      	movne	r3, #1
 8001d3c:	2300      	moveq	r3, #0
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
            AMK1_ACTUALVALUES1_AMK_BSYSTEMREADY_START,
            AMK1_ACTUALVALUES1_AMK_BSYSTEMREADY_LENGTH);
            
        temp.AMK_bError = CANAL_GET_BITS(data,
 8001d44:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d48:	f04f 0000 	mov.w	r0, #0
 8001d4c:	f04f 0100 	mov.w	r1, #0
 8001d50:	0a50      	lsrs	r0, r2, #9
 8001d52:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8001d56:	0a59      	lsrs	r1, r3, #9
 8001d58:	f000 0801 	and.w	r8, r0, #1
 8001d5c:	f04f 0900 	mov.w	r9, #0
 8001d60:	ea48 0309 	orr.w	r3, r8, r9
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	bf14      	ite	ne
 8001d68:	2301      	movne	r3, #1
 8001d6a:	2300      	moveq	r3, #0
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            AMK1_ACTUALVALUES1_AMK_BERROR_START,
            AMK1_ACTUALVALUES1_AMK_BERROR_LENGTH);
            
        temp.AMK_bWarn = CANAL_GET_BITS(data,
 8001d72:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d76:	f04f 0000 	mov.w	r0, #0
 8001d7a:	f04f 0100 	mov.w	r1, #0
 8001d7e:	0a90      	lsrs	r0, r2, #10
 8001d80:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8001d84:	0a99      	lsrs	r1, r3, #10
 8001d86:	f000 0a01 	and.w	sl, r0, #1
 8001d8a:	f04f 0b00 	mov.w	fp, #0
 8001d8e:	ea4a 030b 	orr.w	r3, sl, fp
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	bf14      	ite	ne
 8001d96:	2301      	movne	r3, #1
 8001d98:	2300      	moveq	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            AMK1_ACTUALVALUES1_AMK_BWARN_START,
            AMK1_ACTUALVALUES1_AMK_BWARN_LENGTH);
            
        temp.AMK_bQuitDcOn = CANAL_GET_BITS(data,
 8001da0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001da4:	f04f 0000 	mov.w	r0, #0
 8001da8:	f04f 0100 	mov.w	r1, #0
 8001dac:	0ad0      	lsrs	r0, r2, #11
 8001dae:	ea40 5043 	orr.w	r0, r0, r3, lsl #21
 8001db2:	0ad9      	lsrs	r1, r3, #11
 8001db4:	f000 0301 	and.w	r3, r0, #1
 8001db8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dba:	2300      	movs	r3, #0
 8001dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dbe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	bf14      	ite	ne
 8001dca:	2301      	movne	r3, #1
 8001dcc:	2300      	moveq	r3, #0
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            AMK1_ACTUALVALUES1_AMK_BQUITDCON_START,
            AMK1_ACTUALVALUES1_AMK_BQUITDCON_LENGTH);
            
        temp.AMK_bDcOn = CANAL_GET_BITS(data,
 8001dd4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001dd8:	f04f 0000 	mov.w	r0, #0
 8001ddc:	f04f 0100 	mov.w	r1, #0
 8001de0:	0b10      	lsrs	r0, r2, #12
 8001de2:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 8001de6:	0b19      	lsrs	r1, r3, #12
 8001de8:	f000 0301 	and.w	r3, r0, #1
 8001dec:	633b      	str	r3, [r7, #48]	; 0x30
 8001dee:	2300      	movs	r3, #0
 8001df0:	637b      	str	r3, [r7, #52]	; 0x34
 8001df2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8001df6:	460b      	mov	r3, r1
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	bf14      	ite	ne
 8001dfe:	2301      	movne	r3, #1
 8001e00:	2300      	moveq	r3, #0
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            AMK1_ACTUALVALUES1_AMK_BDCON_START,
            AMK1_ACTUALVALUES1_AMK_BDCON_LENGTH);
            
        temp.AMK_bQuitInverterOn = CANAL_GET_BITS(data,
 8001e08:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001e0c:	f04f 0000 	mov.w	r0, #0
 8001e10:	f04f 0100 	mov.w	r1, #0
 8001e14:	0b50      	lsrs	r0, r2, #13
 8001e16:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e1a:	0b59      	lsrs	r1, r3, #13
 8001e1c:	f000 0301 	and.w	r3, r0, #1
 8001e20:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e26:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bf14      	ite	ne
 8001e32:	2301      	movne	r3, #1
 8001e34:	2300      	moveq	r3, #0
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            AMK1_ACTUALVALUES1_AMK_BQUITINVERTERON_START,
            AMK1_ACTUALVALUES1_AMK_BQUITINVERTERON_LENGTH);
            
        temp.AMK_bInverterOn = CANAL_GET_BITS(data,
 8001e3c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	0b82      	lsrs	r2, r0, #14
 8001e4a:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8001e4e:	0b8b      	lsrs	r3, r1, #14
 8001e50:	f002 0301 	and.w	r3, r2, #1
 8001e54:	623b      	str	r3, [r7, #32]
 8001e56:	2300      	movs	r3, #0
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
 8001e5a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4313      	orrs	r3, r2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	bf14      	ite	ne
 8001e66:	2301      	movne	r3, #1
 8001e68:	2300      	moveq	r3, #0
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            AMK1_ACTUALVALUES1_AMK_BINVERTERON_START,
            AMK1_ACTUALVALUES1_AMK_BINVERTERON_LENGTH);
            
        temp.AMK_bDerating = CANAL_GET_BITS(data,
 8001e70:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	f04f 0300 	mov.w	r3, #0
 8001e7c:	0bc2      	lsrs	r2, r0, #15
 8001e7e:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8001e82:	0bcb      	lsrs	r3, r1, #15
 8001e84:	f002 0301 	and.w	r3, r2, #1
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
 8001e8e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001e92:	460b      	mov	r3, r1
 8001e94:	4313      	orrs	r3, r2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	bf14      	ite	ne
 8001e9a:	2301      	movne	r3, #1
 8001e9c:	2300      	moveq	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            AMK1_ACTUALVALUES1_AMK_BDERATING_START,
            AMK1_ACTUALVALUES1_AMK_BDERATING_LENGTH);
            
        temp.AMK_ActualVelocity = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8001ea4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001ea8:	f04f 0200 	mov.w	r2, #0
 8001eac:	f04f 0300 	mov.w	r3, #0
 8001eb0:	0c02      	lsrs	r2, r0, #16
 8001eb2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001eb6:	0c0b      	lsrs	r3, r1, #16
 8001eb8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	d012      	beq.n	8001ef2 <Unmarshal_AMK1_ActualValues1+0x1ee>
 8001ecc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	f04f 0300 	mov.w	r3, #0
 8001ed8:	0c02      	lsrs	r2, r0, #16
 8001eda:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001ede:	0c0b      	lsrs	r3, r1, #16
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	425b      	negs	r3, r3
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	425b      	negs	r3, r3
 8001ee8:	ee07 3a90 	vmov	s15, r3
 8001eec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef0:	e00f      	b.n	8001f12 <Unmarshal_AMK1_ActualValues1+0x20e>
 8001ef2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	f04f 0300 	mov.w	r3, #0
 8001efe:	0c02      	lsrs	r2, r0, #16
 8001f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001f04:	0c0b      	lsrs	r3, r1, #16
 8001f06:	4613      	mov	r3, r2
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	ee07 3a90 	vmov	s15, r3
 8001f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f12:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
            AMK1_ACTUALVALUES1_AMK_ACTUALVELOCITY_START,
            AMK1_ACTUALVALUES1_AMK_ACTUALVELOCITY_LENGTH),
            AMK1_ACTUALVALUES1_AMK_ACTUALVELOCITY_LENGTH);
            
        temp.AMK_TorqueCurrent = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8001f16:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	000a      	movs	r2, r1
 8001f24:	2300      	movs	r3, #0
 8001f26:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8001f2a:	60bb      	str	r3, [r7, #8]
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001f34:	460b      	mov	r3, r1
 8001f36:	4313      	orrs	r3, r2
 8001f38:	d010      	beq.n	8001f5c <Unmarshal_AMK1_ActualValues1+0x258>
 8001f3a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	f04f 0300 	mov.w	r3, #0
 8001f46:	000a      	movs	r2, r1
 8001f48:	2300      	movs	r3, #0
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	425b      	negs	r3, r3
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	425b      	negs	r3, r3
 8001f52:	ee07 3a90 	vmov	s15, r3
 8001f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f5a:	e00d      	b.n	8001f78 <Unmarshal_AMK1_ActualValues1+0x274>
 8001f5c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	f04f 0300 	mov.w	r3, #0
 8001f68:	000a      	movs	r2, r1
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	ee07 3a90 	vmov	s15, r3
 8001f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f78:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
            AMK1_ACTUALVALUES1_AMK_TORQUECURRENT_START,
            AMK1_ACTUALVALUES1_AMK_TORQUECURRENT_LENGTH),
            AMK1_ACTUALVALUES1_AMK_TORQUECURRENT_LENGTH);
            
        temp.AMK_MagnetizingCurrent = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8001f7c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	f04f 0300 	mov.w	r3, #0
 8001f88:	0c0a      	lsrs	r2, r1, #16
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8001f90:	603b      	str	r3, [r7, #0]
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	d010      	beq.n	8001fc2 <Unmarshal_AMK1_ActualValues1+0x2be>
 8001fa0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	f04f 0300 	mov.w	r3, #0
 8001fac:	0c0a      	lsrs	r2, r1, #16
 8001fae:	2300      	movs	r3, #0
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	425b      	negs	r3, r3
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	425b      	negs	r3, r3
 8001fb8:	ee07 3a90 	vmov	s15, r3
 8001fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc0:	e00d      	b.n	8001fde <Unmarshal_AMK1_ActualValues1+0x2da>
 8001fc2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	0c0a      	lsrs	r2, r1, #16
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	ee07 3a90 	vmov	s15, r3
 8001fda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fde:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
            AMK1_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_START,
            AMK1_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_LENGTH),
            AMK1_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_LENGTH);
            
	//  Apply linear conversion
	temp.AMK_bSystemReady = (temp.AMK_bSystemReady
 8001fe2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
			* AMK1_ACTUALVALUES1_AMK_BSYSTEMREADY_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BSYSTEMREADY_OFFSET; 
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	bf14      	ite	ne
 8001fea:	2301      	movne	r3, #1
 8001fec:	2300      	moveq	r3, #0
 8001fee:	b2db      	uxtb	r3, r3
	temp.AMK_bSystemReady = (temp.AMK_bSystemReady
 8001ff0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
            
	temp.AMK_bError = (temp.AMK_bError
 8001ff4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
			* AMK1_ACTUALVALUES1_AMK_BERROR_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BERROR_OFFSET; 
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	bf14      	ite	ne
 8001ffc:	2301      	movne	r3, #1
 8001ffe:	2300      	moveq	r3, #0
 8002000:	b2db      	uxtb	r3, r3
	temp.AMK_bError = (temp.AMK_bError
 8002002:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            
	temp.AMK_bWarn = (temp.AMK_bWarn
 8002006:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
			* AMK1_ACTUALVALUES1_AMK_BWARN_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BWARN_OFFSET; 
 800200a:	2b00      	cmp	r3, #0
 800200c:	bf14      	ite	ne
 800200e:	2301      	movne	r3, #1
 8002010:	2300      	moveq	r3, #0
 8002012:	b2db      	uxtb	r3, r3
	temp.AMK_bWarn = (temp.AMK_bWarn
 8002014:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            
	temp.AMK_bQuitDcOn = (temp.AMK_bQuitDcOn
 8002018:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
			* AMK1_ACTUALVALUES1_AMK_BQUITDCON_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BQUITDCON_OFFSET; 
 800201c:	2b00      	cmp	r3, #0
 800201e:	bf14      	ite	ne
 8002020:	2301      	movne	r3, #1
 8002022:	2300      	moveq	r3, #0
 8002024:	b2db      	uxtb	r3, r3
	temp.AMK_bQuitDcOn = (temp.AMK_bQuitDcOn
 8002026:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 800202a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
			* AMK1_ACTUALVALUES1_AMK_BDCON_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BDCON_OFFSET; 
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf14      	ite	ne
 8002032:	2301      	movne	r3, #1
 8002034:	2300      	moveq	r3, #0
 8002036:	b2db      	uxtb	r3, r3
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 8002038:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            
	temp.AMK_bQuitInverterOn = (temp.AMK_bQuitInverterOn
 800203c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
			* AMK1_ACTUALVALUES1_AMK_BQUITINVERTERON_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BQUITINVERTERON_OFFSET; 
 8002040:	2b00      	cmp	r3, #0
 8002042:	bf14      	ite	ne
 8002044:	2301      	movne	r3, #1
 8002046:	2300      	moveq	r3, #0
 8002048:	b2db      	uxtb	r3, r3
	temp.AMK_bQuitInverterOn = (temp.AMK_bQuitInverterOn
 800204a:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 800204e:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
			* AMK1_ACTUALVALUES1_AMK_BINVERTERON_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BINVERTERON_OFFSET; 
 8002052:	2b00      	cmp	r3, #0
 8002054:	bf14      	ite	ne
 8002056:	2301      	movne	r3, #1
 8002058:	2300      	moveq	r3, #0
 800205a:	b2db      	uxtb	r3, r3
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 800205c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            
	temp.AMK_bDerating = (temp.AMK_bDerating
 8002060:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
			* AMK1_ACTUALVALUES1_AMK_BDERATING_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_BDERATING_OFFSET; 
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf14      	ite	ne
 8002068:	2301      	movne	r3, #1
 800206a:	2300      	moveq	r3, #0
 800206c:	b2db      	uxtb	r3, r3
	temp.AMK_bDerating = (temp.AMK_bDerating
 800206e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            
	temp.AMK_ActualVelocity = (temp.AMK_ActualVelocity
 8002072:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
			* AMK1_ACTUALVALUES1_AMK_ACTUALVELOCITY_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_ACTUALVELOCITY_OFFSET; 
 8002076:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80020c0 <Unmarshal_AMK1_ActualValues1+0x3bc>
 800207a:	ee77 7a87 	vadd.f32	s15, s15, s14
	temp.AMK_ActualVelocity = (temp.AMK_ActualVelocity
 800207e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
            
	temp.AMK_TorqueCurrent = (temp.AMK_TorqueCurrent
 8002082:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
			* AMK1_ACTUALVALUES1_AMK_TORQUECURRENT_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_TORQUECURRENT_OFFSET; 
 8002086:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80020c0 <Unmarshal_AMK1_ActualValues1+0x3bc>
 800208a:	ee77 7a87 	vadd.f32	s15, s15, s14
	temp.AMK_TorqueCurrent = (temp.AMK_TorqueCurrent
 800208e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
            
	temp.AMK_MagnetizingCurrent = (temp.AMK_MagnetizingCurrent
 8002092:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
			* AMK1_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_FACTOR)
			+ AMK1_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_OFFSET; 
 8002096:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80020c0 <Unmarshal_AMK1_ActualValues1+0x3bc>
 800209a:	ee77 7a87 	vadd.f32	s15, s15, s14
	temp.AMK_MagnetizingCurrent = (temp.AMK_MagnetizingCurrent
 800209e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
            
	//  Writing to global struct instance
	AMK1_ActualValues1 = temp;
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <Unmarshal_AMK1_ActualValues1+0x3c0>)
 80020a4:	461d      	mov	r5, r3
 80020a6:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80020aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	602b      	str	r3, [r5, #0]

	return CANAL_OK;
 80020b2:	2301      	movs	r3, #1
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3768      	adds	r7, #104	; 0x68
 80020b8:	46bd      	mov	sp, r7
 80020ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020be:	bf00      	nop
 80020c0:	00000000 	.word	0x00000000
 80020c4:	2000031c 	.word	0x2000031c

080020c8 <Unmarshal_AMK0_ActualValues1>:
TeCanALRet Unmarshal_AMK0_ActualValues1(uint8_t *RxData) {
 80020c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020cc:	b09a      	sub	sp, #104	; 0x68
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6478      	str	r0, [r7, #68]	; 0x44
	uint64_t data;
	TsAMK0_ActualValues1 temp;

	data = getDataWordFromByteArray(RxData);
 80020d2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80020d4:	f7ff fccd 	bl	8001a72 <getDataWordFromByteArray>
 80020d8:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
    
	//  Read raw bits
        temp.AMK_bSystemReady = CANAL_GET_BITS(data,
 80020dc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80020e0:	f04f 0000 	mov.w	r0, #0
 80020e4:	f04f 0100 	mov.w	r1, #0
 80020e8:	0a10      	lsrs	r0, r2, #8
 80020ea:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80020ee:	0a19      	lsrs	r1, r3, #8
 80020f0:	f000 0401 	and.w	r4, r0, #1
 80020f4:	2500      	movs	r5, #0
 80020f6:	ea44 0305 	orr.w	r3, r4, r5
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	bf14      	ite	ne
 80020fe:	2301      	movne	r3, #1
 8002100:	2300      	moveq	r3, #0
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
            AMK0_ACTUALVALUES1_AMK_BSYSTEMREADY_START,
            AMK0_ACTUALVALUES1_AMK_BSYSTEMREADY_LENGTH);
            
        temp.AMK_bError = CANAL_GET_BITS(data,
 8002108:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800210c:	f04f 0000 	mov.w	r0, #0
 8002110:	f04f 0100 	mov.w	r1, #0
 8002114:	0a50      	lsrs	r0, r2, #9
 8002116:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800211a:	0a59      	lsrs	r1, r3, #9
 800211c:	f000 0801 	and.w	r8, r0, #1
 8002120:	f04f 0900 	mov.w	r9, #0
 8002124:	ea48 0309 	orr.w	r3, r8, r9
 8002128:	2b00      	cmp	r3, #0
 800212a:	bf14      	ite	ne
 800212c:	2301      	movne	r3, #1
 800212e:	2300      	moveq	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            AMK0_ACTUALVALUES1_AMK_BERROR_START,
            AMK0_ACTUALVALUES1_AMK_BERROR_LENGTH);
            
        temp.AMK_bWarn = CANAL_GET_BITS(data,
 8002136:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800213a:	f04f 0000 	mov.w	r0, #0
 800213e:	f04f 0100 	mov.w	r1, #0
 8002142:	0a90      	lsrs	r0, r2, #10
 8002144:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8002148:	0a99      	lsrs	r1, r3, #10
 800214a:	f000 0a01 	and.w	sl, r0, #1
 800214e:	f04f 0b00 	mov.w	fp, #0
 8002152:	ea4a 030b 	orr.w	r3, sl, fp
 8002156:	2b00      	cmp	r3, #0
 8002158:	bf14      	ite	ne
 800215a:	2301      	movne	r3, #1
 800215c:	2300      	moveq	r3, #0
 800215e:	b2db      	uxtb	r3, r3
 8002160:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            AMK0_ACTUALVALUES1_AMK_BWARN_START,
            AMK0_ACTUALVALUES1_AMK_BWARN_LENGTH);
            
        temp.AMK_bQuitDcOn = CANAL_GET_BITS(data,
 8002164:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002168:	f04f 0000 	mov.w	r0, #0
 800216c:	f04f 0100 	mov.w	r1, #0
 8002170:	0ad0      	lsrs	r0, r2, #11
 8002172:	ea40 5043 	orr.w	r0, r0, r3, lsl #21
 8002176:	0ad9      	lsrs	r1, r3, #11
 8002178:	f000 0301 	and.w	r3, r0, #1
 800217c:	63bb      	str	r3, [r7, #56]	; 0x38
 800217e:	2300      	movs	r3, #0
 8002180:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002182:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8002186:	460b      	mov	r3, r1
 8002188:	4313      	orrs	r3, r2
 800218a:	2b00      	cmp	r3, #0
 800218c:	bf14      	ite	ne
 800218e:	2301      	movne	r3, #1
 8002190:	2300      	moveq	r3, #0
 8002192:	b2db      	uxtb	r3, r3
 8002194:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            AMK0_ACTUALVALUES1_AMK_BQUITDCON_START,
            AMK0_ACTUALVALUES1_AMK_BQUITDCON_LENGTH);
            
        temp.AMK_bDcOn = CANAL_GET_BITS(data,
 8002198:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800219c:	f04f 0000 	mov.w	r0, #0
 80021a0:	f04f 0100 	mov.w	r1, #0
 80021a4:	0b10      	lsrs	r0, r2, #12
 80021a6:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 80021aa:	0b19      	lsrs	r1, r3, #12
 80021ac:	f000 0301 	and.w	r3, r0, #1
 80021b0:	633b      	str	r3, [r7, #48]	; 0x30
 80021b2:	2300      	movs	r3, #0
 80021b4:	637b      	str	r3, [r7, #52]	; 0x34
 80021b6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80021ba:	460b      	mov	r3, r1
 80021bc:	4313      	orrs	r3, r2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bf14      	ite	ne
 80021c2:	2301      	movne	r3, #1
 80021c4:	2300      	moveq	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            AMK0_ACTUALVALUES1_AMK_BDCON_START,
            AMK0_ACTUALVALUES1_AMK_BDCON_LENGTH);
            
        temp.AMK_bQuitInverterOn = CANAL_GET_BITS(data,
 80021cc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80021d0:	f04f 0000 	mov.w	r0, #0
 80021d4:	f04f 0100 	mov.w	r1, #0
 80021d8:	0b50      	lsrs	r0, r2, #13
 80021da:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80021de:	0b59      	lsrs	r1, r3, #13
 80021e0:	f000 0301 	and.w	r3, r0, #1
 80021e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80021e6:	2300      	movs	r3, #0
 80021e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ea:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80021ee:	460b      	mov	r3, r1
 80021f0:	4313      	orrs	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	bf14      	ite	ne
 80021f6:	2301      	movne	r3, #1
 80021f8:	2300      	moveq	r3, #0
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            AMK0_ACTUALVALUES1_AMK_BQUITINVERTERON_START,
            AMK0_ACTUALVALUES1_AMK_BQUITINVERTERON_LENGTH);
            
        temp.AMK_bInverterOn = CANAL_GET_BITS(data,
 8002200:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	0b82      	lsrs	r2, r0, #14
 800220e:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8002212:	0b8b      	lsrs	r3, r1, #14
 8002214:	f002 0301 	and.w	r3, r2, #1
 8002218:	623b      	str	r3, [r7, #32]
 800221a:	2300      	movs	r3, #0
 800221c:	627b      	str	r3, [r7, #36]	; 0x24
 800221e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002222:	460b      	mov	r3, r1
 8002224:	4313      	orrs	r3, r2
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf14      	ite	ne
 800222a:	2301      	movne	r3, #1
 800222c:	2300      	moveq	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            AMK0_ACTUALVALUES1_AMK_BINVERTERON_START,
            AMK0_ACTUALVALUES1_AMK_BINVERTERON_LENGTH);
            
        temp.AMK_bDerating = CANAL_GET_BITS(data,
 8002234:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	f04f 0300 	mov.w	r3, #0
 8002240:	0bc2      	lsrs	r2, r0, #15
 8002242:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8002246:	0bcb      	lsrs	r3, r1, #15
 8002248:	f002 0301 	and.w	r3, r2, #1
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
 8002252:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002256:	460b      	mov	r3, r1
 8002258:	4313      	orrs	r3, r2
 800225a:	2b00      	cmp	r3, #0
 800225c:	bf14      	ite	ne
 800225e:	2301      	movne	r3, #1
 8002260:	2300      	moveq	r3, #0
 8002262:	b2db      	uxtb	r3, r3
 8002264:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            AMK0_ACTUALVALUES1_AMK_BDERATING_START,
            AMK0_ACTUALVALUES1_AMK_BDERATING_LENGTH);
            
        temp.AMK_ActualVelocity = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8002268:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800226c:	f04f 0200 	mov.w	r2, #0
 8002270:	f04f 0300 	mov.w	r3, #0
 8002274:	0c02      	lsrs	r2, r0, #16
 8002276:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800227a:	0c0b      	lsrs	r3, r1, #16
 800227c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800228a:	460b      	mov	r3, r1
 800228c:	4313      	orrs	r3, r2
 800228e:	d012      	beq.n	80022b6 <Unmarshal_AMK0_ActualValues1+0x1ee>
 8002290:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	0c02      	lsrs	r2, r0, #16
 800229e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80022a2:	0c0b      	lsrs	r3, r1, #16
 80022a4:	4613      	mov	r3, r2
 80022a6:	425b      	negs	r3, r3
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	425b      	negs	r3, r3
 80022ac:	ee07 3a90 	vmov	s15, r3
 80022b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022b4:	e00f      	b.n	80022d6 <Unmarshal_AMK0_ActualValues1+0x20e>
 80022b6:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80022ba:	f04f 0200 	mov.w	r2, #0
 80022be:	f04f 0300 	mov.w	r3, #0
 80022c2:	0c02      	lsrs	r2, r0, #16
 80022c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80022c8:	0c0b      	lsrs	r3, r1, #16
 80022ca:	4613      	mov	r3, r2
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	ee07 3a90 	vmov	s15, r3
 80022d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022d6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
            AMK0_ACTUALVALUES1_AMK_ACTUALVELOCITY_START,
            AMK0_ACTUALVALUES1_AMK_ACTUALVELOCITY_LENGTH),
            AMK0_ACTUALVALUES1_AMK_ACTUALVELOCITY_LENGTH);
            
        temp.AMK_TorqueCurrent = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 80022da:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80022de:	f04f 0200 	mov.w	r2, #0
 80022e2:	f04f 0300 	mov.w	r3, #0
 80022e6:	000a      	movs	r2, r1
 80022e8:	2300      	movs	r3, #0
 80022ea:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	2300      	movs	r3, #0
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80022f8:	460b      	mov	r3, r1
 80022fa:	4313      	orrs	r3, r2
 80022fc:	d010      	beq.n	8002320 <Unmarshal_AMK0_ActualValues1+0x258>
 80022fe:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	000a      	movs	r2, r1
 800230c:	2300      	movs	r3, #0
 800230e:	4613      	mov	r3, r2
 8002310:	425b      	negs	r3, r3
 8002312:	b29b      	uxth	r3, r3
 8002314:	425b      	negs	r3, r3
 8002316:	ee07 3a90 	vmov	s15, r3
 800231a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800231e:	e00d      	b.n	800233c <Unmarshal_AMK0_ActualValues1+0x274>
 8002320:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	f04f 0300 	mov.w	r3, #0
 800232c:	000a      	movs	r2, r1
 800232e:	2300      	movs	r3, #0
 8002330:	4613      	mov	r3, r2
 8002332:	b29b      	uxth	r3, r3
 8002334:	ee07 3a90 	vmov	s15, r3
 8002338:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800233c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
            AMK0_ACTUALVALUES1_AMK_TORQUECURRENT_START,
            AMK0_ACTUALVALUES1_AMK_TORQUECURRENT_LENGTH),
            AMK0_ACTUALVALUES1_AMK_TORQUECURRENT_LENGTH);
            
        temp.AMK_MagnetizingCurrent = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8002340:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	f04f 0300 	mov.w	r3, #0
 800234c:	0c0a      	lsrs	r2, r1, #16
 800234e:	2300      	movs	r3, #0
 8002350:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8002354:	603b      	str	r3, [r7, #0]
 8002356:	2300      	movs	r3, #0
 8002358:	607b      	str	r3, [r7, #4]
 800235a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800235e:	460b      	mov	r3, r1
 8002360:	4313      	orrs	r3, r2
 8002362:	d010      	beq.n	8002386 <Unmarshal_AMK0_ActualValues1+0x2be>
 8002364:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	f04f 0300 	mov.w	r3, #0
 8002370:	0c0a      	lsrs	r2, r1, #16
 8002372:	2300      	movs	r3, #0
 8002374:	4613      	mov	r3, r2
 8002376:	425b      	negs	r3, r3
 8002378:	b29b      	uxth	r3, r3
 800237a:	425b      	negs	r3, r3
 800237c:	ee07 3a90 	vmov	s15, r3
 8002380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002384:	e00d      	b.n	80023a2 <Unmarshal_AMK0_ActualValues1+0x2da>
 8002386:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	0c0a      	lsrs	r2, r1, #16
 8002394:	2300      	movs	r3, #0
 8002396:	4613      	mov	r3, r2
 8002398:	b29b      	uxth	r3, r3
 800239a:	ee07 3a90 	vmov	s15, r3
 800239e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023a2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
            AMK0_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_START,
            AMK0_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_LENGTH),
            AMK0_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_LENGTH);
            
	//  Apply linear conversion
	temp.AMK_bSystemReady = (temp.AMK_bSystemReady
 80023a6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
			* AMK0_ACTUALVALUES1_AMK_BSYSTEMREADY_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BSYSTEMREADY_OFFSET; 
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	bf14      	ite	ne
 80023ae:	2301      	movne	r3, #1
 80023b0:	2300      	moveq	r3, #0
 80023b2:	b2db      	uxtb	r3, r3
	temp.AMK_bSystemReady = (temp.AMK_bSystemReady
 80023b4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
            
	temp.AMK_bError = (temp.AMK_bError
 80023b8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
			* AMK0_ACTUALVALUES1_AMK_BERROR_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BERROR_OFFSET; 
 80023bc:	2b00      	cmp	r3, #0
 80023be:	bf14      	ite	ne
 80023c0:	2301      	movne	r3, #1
 80023c2:	2300      	moveq	r3, #0
 80023c4:	b2db      	uxtb	r3, r3
	temp.AMK_bError = (temp.AMK_bError
 80023c6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            
	temp.AMK_bWarn = (temp.AMK_bWarn
 80023ca:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
			* AMK0_ACTUALVALUES1_AMK_BWARN_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BWARN_OFFSET; 
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	bf14      	ite	ne
 80023d2:	2301      	movne	r3, #1
 80023d4:	2300      	moveq	r3, #0
 80023d6:	b2db      	uxtb	r3, r3
	temp.AMK_bWarn = (temp.AMK_bWarn
 80023d8:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            
	temp.AMK_bQuitDcOn = (temp.AMK_bQuitDcOn
 80023dc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
			* AMK0_ACTUALVALUES1_AMK_BQUITDCON_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BQUITDCON_OFFSET; 
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	bf14      	ite	ne
 80023e4:	2301      	movne	r3, #1
 80023e6:	2300      	moveq	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
	temp.AMK_bQuitDcOn = (temp.AMK_bQuitDcOn
 80023ea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 80023ee:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
			* AMK0_ACTUALVALUES1_AMK_BDCON_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BDCON_OFFSET; 
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	bf14      	ite	ne
 80023f6:	2301      	movne	r3, #1
 80023f8:	2300      	moveq	r3, #0
 80023fa:	b2db      	uxtb	r3, r3
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 80023fc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            
	temp.AMK_bQuitInverterOn = (temp.AMK_bQuitInverterOn
 8002400:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
			* AMK0_ACTUALVALUES1_AMK_BQUITINVERTERON_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BQUITINVERTERON_OFFSET; 
 8002404:	2b00      	cmp	r3, #0
 8002406:	bf14      	ite	ne
 8002408:	2301      	movne	r3, #1
 800240a:	2300      	moveq	r3, #0
 800240c:	b2db      	uxtb	r3, r3
	temp.AMK_bQuitInverterOn = (temp.AMK_bQuitInverterOn
 800240e:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 8002412:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
			* AMK0_ACTUALVALUES1_AMK_BINVERTERON_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BINVERTERON_OFFSET; 
 8002416:	2b00      	cmp	r3, #0
 8002418:	bf14      	ite	ne
 800241a:	2301      	movne	r3, #1
 800241c:	2300      	moveq	r3, #0
 800241e:	b2db      	uxtb	r3, r3
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 8002420:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            
	temp.AMK_bDerating = (temp.AMK_bDerating
 8002424:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
			* AMK0_ACTUALVALUES1_AMK_BDERATING_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_BDERATING_OFFSET; 
 8002428:	2b00      	cmp	r3, #0
 800242a:	bf14      	ite	ne
 800242c:	2301      	movne	r3, #1
 800242e:	2300      	moveq	r3, #0
 8002430:	b2db      	uxtb	r3, r3
	temp.AMK_bDerating = (temp.AMK_bDerating
 8002432:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            
	temp.AMK_ActualVelocity = (temp.AMK_ActualVelocity
 8002436:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
			* AMK0_ACTUALVALUES1_AMK_ACTUALVELOCITY_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_ACTUALVELOCITY_OFFSET; 
 800243a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002484 <Unmarshal_AMK0_ActualValues1+0x3bc>
 800243e:	ee77 7a87 	vadd.f32	s15, s15, s14
	temp.AMK_ActualVelocity = (temp.AMK_ActualVelocity
 8002442:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
            
	temp.AMK_TorqueCurrent = (temp.AMK_TorqueCurrent
 8002446:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
			* AMK0_ACTUALVALUES1_AMK_TORQUECURRENT_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_TORQUECURRENT_OFFSET; 
 800244a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002484 <Unmarshal_AMK0_ActualValues1+0x3bc>
 800244e:	ee77 7a87 	vadd.f32	s15, s15, s14
	temp.AMK_TorqueCurrent = (temp.AMK_TorqueCurrent
 8002452:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
            
	temp.AMK_MagnetizingCurrent = (temp.AMK_MagnetizingCurrent
 8002456:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
			* AMK0_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_FACTOR)
			+ AMK0_ACTUALVALUES1_AMK_MAGNETIZINGCURRENT_OFFSET; 
 800245a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002484 <Unmarshal_AMK0_ActualValues1+0x3bc>
 800245e:	ee77 7a87 	vadd.f32	s15, s15, s14
	temp.AMK_MagnetizingCurrent = (temp.AMK_MagnetizingCurrent
 8002462:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
            
	//  Writing to global struct instance
	AMK0_ActualValues1 = temp;
 8002466:	4b08      	ldr	r3, [pc, #32]	; (8002488 <Unmarshal_AMK0_ActualValues1+0x3c0>)
 8002468:	461d      	mov	r5, r3
 800246a:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800246e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002470:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002472:	6823      	ldr	r3, [r4, #0]
 8002474:	602b      	str	r3, [r5, #0]

	return CANAL_OK;
 8002476:	2301      	movs	r3, #1
}
 8002478:	4618      	mov	r0, r3
 800247a:	3768      	adds	r7, #104	; 0x68
 800247c:	46bd      	mov	sp, r7
 800247e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002482:	bf00      	nop
 8002484:	00000000 	.word	0x00000000
 8002488:	20000330 	.word	0x20000330
 800248c:	00000000 	.word	0x00000000

08002490 <Unmarshal_AMK0_ActualValues2>:
TeCanALRet Unmarshal_AMK0_ActualValues2(uint8_t *RxData) {
 8002490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002494:	b088      	sub	sp, #32
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsAMK0_ActualValues2 temp;

	data = getDataWordFromByteArray(RxData);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff fae9 	bl	8001a72 <getDataWordFromByteArray>
 80024a0:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
	//  Read raw bits
        temp.AMK_TempMotor = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 80024a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024a8:	f402 4a00 	and.w	sl, r2, #32768	; 0x8000
 80024ac:	f04f 0b00 	mov.w	fp, #0
 80024b0:	ea5a 030b 	orrs.w	r3, sl, fp
 80024b4:	d008      	beq.n	80024c8 <Unmarshal_AMK0_ActualValues2+0x38>
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	425b      	negs	r3, r3
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	425b      	negs	r3, r3
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c6:	e005      	b.n	80024d4 <Unmarshal_AMK0_ActualValues2+0x44>
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	ee07 3a90 	vmov	s15, r3
 80024d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024d4:	edc7 7a02 	vstr	s15, [r7, #8]
            AMK0_ACTUALVALUES2_AMK_TEMPMOTOR_START,
            AMK0_ACTUALVALUES2_AMK_TEMPMOTOR_LENGTH),
            AMK0_ACTUALVALUES2_AMK_TEMPMOTOR_LENGTH);
            
        temp.AMK_TempInverter = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 80024d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024dc:	f04f 0200 	mov.w	r2, #0
 80024e0:	f04f 0300 	mov.w	r3, #0
 80024e4:	0c02      	lsrs	r2, r0, #16
 80024e6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80024ea:	0c0b      	lsrs	r3, r1, #16
 80024ec:	f402 4800 	and.w	r8, r2, #32768	; 0x8000
 80024f0:	f04f 0900 	mov.w	r9, #0
 80024f4:	ea58 0309 	orrs.w	r3, r8, r9
 80024f8:	d012      	beq.n	8002520 <Unmarshal_AMK0_ActualValues2+0x90>
 80024fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024fe:	f04f 0200 	mov.w	r2, #0
 8002502:	f04f 0300 	mov.w	r3, #0
 8002506:	0c02      	lsrs	r2, r0, #16
 8002508:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800250c:	0c0b      	lsrs	r3, r1, #16
 800250e:	4613      	mov	r3, r2
 8002510:	425b      	negs	r3, r3
 8002512:	b29b      	uxth	r3, r3
 8002514:	425b      	negs	r3, r3
 8002516:	ee07 3a90 	vmov	s15, r3
 800251a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800251e:	e00f      	b.n	8002540 <Unmarshal_AMK0_ActualValues2+0xb0>
 8002520:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	0c02      	lsrs	r2, r0, #16
 800252e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002532:	0c0b      	lsrs	r3, r1, #16
 8002534:	4613      	mov	r3, r2
 8002536:	b29b      	uxth	r3, r3
 8002538:	ee07 3a90 	vmov	s15, r3
 800253c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002540:	edc7 7a03 	vstr	s15, [r7, #12]
            AMK0_ACTUALVALUES2_AMK_TEMPINVERTER_START,
            AMK0_ACTUALVALUES2_AMK_TEMPINVERTER_LENGTH),
            AMK0_ACTUALVALUES2_AMK_TEMPINVERTER_LENGTH);
            
        temp.AMK_ErrorInfo = CANAL_GET_BITS(data,
 8002544:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	000a      	movs	r2, r1
 8002552:	2300      	movs	r3, #0
 8002554:	b293      	uxth	r3, r2
 8002556:	823b      	strh	r3, [r7, #16]
            AMK0_ACTUALVALUES2_AMK_ERRORINFO_START,
            AMK0_ACTUALVALUES2_AMK_ERRORINFO_LENGTH);
            
        temp.AMK_TempIGBT = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8002558:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800255c:	f04f 0200 	mov.w	r2, #0
 8002560:	f04f 0300 	mov.w	r3, #0
 8002564:	0c0a      	lsrs	r2, r1, #16
 8002566:	2300      	movs	r3, #0
 8002568:	f402 4400 	and.w	r4, r2, #32768	; 0x8000
 800256c:	2500      	movs	r5, #0
 800256e:	ea54 0305 	orrs.w	r3, r4, r5
 8002572:	d010      	beq.n	8002596 <Unmarshal_AMK0_ActualValues2+0x106>
 8002574:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	0c0a      	lsrs	r2, r1, #16
 8002582:	2300      	movs	r3, #0
 8002584:	4613      	mov	r3, r2
 8002586:	425b      	negs	r3, r3
 8002588:	b29b      	uxth	r3, r3
 800258a:	425b      	negs	r3, r3
 800258c:	ee07 3a90 	vmov	s15, r3
 8002590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002594:	e00d      	b.n	80025b2 <Unmarshal_AMK0_ActualValues2+0x122>
 8002596:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800259a:	f04f 0200 	mov.w	r2, #0
 800259e:	f04f 0300 	mov.w	r3, #0
 80025a2:	0c0a      	lsrs	r2, r1, #16
 80025a4:	2300      	movs	r3, #0
 80025a6:	4613      	mov	r3, r2
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	ee07 3a90 	vmov	s15, r3
 80025ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025b2:	edc7 7a05 	vstr	s15, [r7, #20]
            AMK0_ACTUALVALUES2_AMK_TEMPIGBT_START,
            AMK0_ACTUALVALUES2_AMK_TEMPIGBT_LENGTH),
            AMK0_ACTUALVALUES2_AMK_TEMPIGBT_LENGTH);
            
	//  Apply linear conversion
	temp.AMK_TempMotor = (temp.AMK_TempMotor
 80025b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80025ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* AMK0_ACTUALVALUES2_AMK_TEMPMOTOR_FACTOR)
 80025be:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8002638 <Unmarshal_AMK0_ActualValues2+0x1a8>
 80025c2:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ AMK0_ACTUALVALUES2_AMK_TEMPMOTOR_OFFSET; 
 80025c6:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8002640 <Unmarshal_AMK0_ActualValues2+0x1b0>
 80025ca:	ee37 7b06 	vadd.f64	d7, d7, d6
 80025ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.AMK_TempMotor = (temp.AMK_TempMotor
 80025d2:	edc7 7a02 	vstr	s15, [r7, #8]
            
	temp.AMK_TempInverter = (temp.AMK_TempInverter
 80025d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80025da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* AMK0_ACTUALVALUES2_AMK_TEMPINVERTER_FACTOR)
 80025de:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8002638 <Unmarshal_AMK0_ActualValues2+0x1a8>
 80025e2:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ AMK0_ACTUALVALUES2_AMK_TEMPINVERTER_OFFSET; 
 80025e6:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8002640 <Unmarshal_AMK0_ActualValues2+0x1b0>
 80025ea:	ee37 7b06 	vadd.f64	d7, d7, d6
 80025ee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.AMK_TempInverter = (temp.AMK_TempInverter
 80025f2:	edc7 7a03 	vstr	s15, [r7, #12]
            
	temp.AMK_ErrorInfo = (temp.AMK_ErrorInfo
 80025f6:	8a3b      	ldrh	r3, [r7, #16]
 80025f8:	823b      	strh	r3, [r7, #16]
			* AMK0_ACTUALVALUES2_AMK_ERRORINFO_FACTOR)
			+ AMK0_ACTUALVALUES2_AMK_ERRORINFO_OFFSET; 
            
	temp.AMK_TempIGBT = (temp.AMK_TempIGBT
 80025fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80025fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* AMK0_ACTUALVALUES2_AMK_TEMPIGBT_FACTOR)
 8002602:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8002638 <Unmarshal_AMK0_ActualValues2+0x1a8>
 8002606:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ AMK0_ACTUALVALUES2_AMK_TEMPIGBT_OFFSET; 
 800260a:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8002640 <Unmarshal_AMK0_ActualValues2+0x1b0>
 800260e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002612:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.AMK_TempIGBT = (temp.AMK_TempIGBT
 8002616:	edc7 7a05 	vstr	s15, [r7, #20]
            
	//  Writing to global struct instance
	AMK0_ActualValues2 = temp;
 800261a:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <Unmarshal_AMK0_ActualValues2+0x1b8>)
 800261c:	461c      	mov	r4, r3
 800261e:	f107 0308 	add.w	r3, r7, #8
 8002622:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002624:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	return CANAL_OK;
 8002628:	2301      	movs	r3, #1
}
 800262a:	4618      	mov	r0, r3
 800262c:	3720      	adds	r7, #32
 800262e:	46bd      	mov	sp, r7
 8002630:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002634:	f3af 8000 	nop.w
 8002638:	9999999a 	.word	0x9999999a
 800263c:	3fb99999 	.word	0x3fb99999
	...
 8002648:	20000344 	.word	0x20000344

0800264c <Unmarshal_AccelerometerData>:
TeCanALRet Unmarshal_AccelerometerData(uint8_t *RxData) {
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsAccelerometerData temp;

	data = getDataWordFromByteArray(RxData);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff fa0c 	bl	8001a72 <getDataWordFromByteArray>
 800265a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    
	//  Read raw bits
        temp.AccelLateral = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 800265e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002662:	813b      	strh	r3, [r7, #8]
            ACCELEROMETERDATA_ACCELLATERAL_START,
            ACCELEROMETERDATA_ACCELLATERAL_LENGTH),
            ACCELEROMETERDATA_ACCELLATERAL_LENGTH);
            
        temp.AccelLongitudinal = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 8002664:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	f04f 0300 	mov.w	r3, #0
 8002670:	0c02      	lsrs	r2, r0, #16
 8002672:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002676:	0c0b      	lsrs	r3, r1, #16
 8002678:	b213      	sxth	r3, r2
 800267a:	817b      	strh	r3, [r7, #10]
            ACCELEROMETERDATA_ACCELLONGITUDINAL_START,
            ACCELEROMETERDATA_ACCELLONGITUDINAL_LENGTH),
            ACCELEROMETERDATA_ACCELLONGITUDINAL_LENGTH);
            
        temp.YawRate = CANAL_TO_SIGNED(CANAL_GET_BITS(data,
 800267c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	000a      	movs	r2, r1
 800268a:	2300      	movs	r3, #0
 800268c:	b213      	sxth	r3, r2
 800268e:	81bb      	strh	r3, [r7, #12]
            ACCELEROMETERDATA_YAWRATE_START,
            ACCELEROMETERDATA_YAWRATE_LENGTH),
            ACCELEROMETERDATA_YAWRATE_LENGTH);
            
	//  Apply linear conversion
	temp.AccelLateral = (temp.AccelLateral
 8002690:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002694:	813b      	strh	r3, [r7, #8]
			* ACCELEROMETERDATA_ACCELLATERAL_FACTOR)
			+ ACCELEROMETERDATA_ACCELLATERAL_OFFSET; 
            
	temp.AccelLongitudinal = (temp.AccelLongitudinal
 8002696:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800269a:	817b      	strh	r3, [r7, #10]
			* ACCELEROMETERDATA_ACCELLONGITUDINAL_FACTOR)
			+ ACCELEROMETERDATA_ACCELLONGITUDINAL_OFFSET; 
            
	temp.YawRate = (temp.YawRate
 800269c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026a0:	81bb      	strh	r3, [r7, #12]
			* ACCELEROMETERDATA_YAWRATE_FACTOR)
			+ ACCELEROMETERDATA_YAWRATE_OFFSET; 
            
	//  Writing to global struct instance
	AccelerometerData = temp;
 80026a2:	4b06      	ldr	r3, [pc, #24]	; (80026bc <Unmarshal_AccelerometerData+0x70>)
 80026a4:	f107 0208 	add.w	r2, r7, #8
 80026a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026ac:	6018      	str	r0, [r3, #0]
 80026ae:	3304      	adds	r3, #4
 80026b0:	8019      	strh	r1, [r3, #0]

	return CANAL_OK;
 80026b2:	2301      	movs	r3, #1
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20000364 	.word	0x20000364

080026c0 <Unmarshal_LvBatteryData>:
TeCanALRet Unmarshal_LvBatteryData(uint8_t *RxData) {
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsLvBatteryData temp;

	data = getDataWordFromByteArray(RxData);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f7ff f9d2 	bl	8001a72 <getDataWordFromByteArray>
 80026ce:	e9c7 0104 	strd	r0, r1, [r7, #16]
    
	//  Read raw bits
        temp.GlvCurrent = CANAL_GET_BITS(data,
 80026d2:	7c3b      	ldrb	r3, [r7, #16]
 80026d4:	733b      	strb	r3, [r7, #12]
            LVBATTERYDATA_GLVCURRENT_START,
            LVBATTERYDATA_GLVCURRENT_LENGTH);
            
        temp.GlvVoltage = CANAL_GET_BITS(data,
 80026d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80026da:	f04f 0200 	mov.w	r2, #0
 80026de:	f04f 0300 	mov.w	r3, #0
 80026e2:	0a02      	lsrs	r2, r0, #8
 80026e4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80026e8:	0a0b      	lsrs	r3, r1, #8
 80026ea:	b2d3      	uxtb	r3, r2
 80026ec:	737b      	strb	r3, [r7, #13]
            LVBATTERYDATA_GLVVOLTAGE_START,
            LVBATTERYDATA_GLVVOLTAGE_LENGTH);
            
	//  Apply linear conversion
	temp.GlvCurrent = (temp.GlvCurrent
 80026ee:	7b3b      	ldrb	r3, [r7, #12]
 80026f0:	733b      	strb	r3, [r7, #12]
			* LVBATTERYDATA_GLVCURRENT_FACTOR)
			+ LVBATTERYDATA_GLVCURRENT_OFFSET; 
            
	temp.GlvVoltage = (temp.GlvVoltage
 80026f2:	7b7b      	ldrb	r3, [r7, #13]
 80026f4:	737b      	strb	r3, [r7, #13]
			* LVBATTERYDATA_GLVVOLTAGE_FACTOR)
			+ LVBATTERYDATA_GLVVOLTAGE_OFFSET; 
            
	//  Writing to global struct instance
	LvBatteryData = temp;
 80026f6:	4a04      	ldr	r2, [pc, #16]	; (8002708 <Unmarshal_LvBatteryData+0x48>)
 80026f8:	89bb      	ldrh	r3, [r7, #12]
 80026fa:	8013      	strh	r3, [r2, #0]

	return CANAL_OK;
 80026fc:	2301      	movs	r3, #1
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3718      	adds	r7, #24
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	2000036c 	.word	0x2000036c

0800270c <Unmarshal_CoolingControllerAnswer>:
TeCanALRet Unmarshal_CoolingControllerAnswer(uint8_t *RxData) {
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsCoolingControllerAnswer temp;

	data = getDataWordFromByteArray(RxData);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff f9ac 	bl	8001a72 <getDataWordFromByteArray>
 800271a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    
	//  Read raw bits
        temp.CcuAnswer = CANAL_GET_BITS(data,
 800271e:	7c3b      	ldrb	r3, [r7, #16]
 8002720:	733b      	strb	r3, [r7, #12]
            COOLINGCONTROLLERANSWER_CCUANSWER_START,
            COOLINGCONTROLLERANSWER_CCUANSWER_LENGTH);
            
	//  Apply linear conversion
	temp.CcuAnswer = (temp.CcuAnswer
 8002722:	7b3b      	ldrb	r3, [r7, #12]
 8002724:	733b      	strb	r3, [r7, #12]
			* COOLINGCONTROLLERANSWER_CCUANSWER_FACTOR)
			+ COOLINGCONTROLLERANSWER_CCUANSWER_OFFSET; 
            
	//  Writing to global struct instance
	CoolingControllerAnswer = temp;
 8002726:	4a04      	ldr	r2, [pc, #16]	; (8002738 <Unmarshal_CoolingControllerAnswer+0x2c>)
 8002728:	7b3b      	ldrb	r3, [r7, #12]
 800272a:	7013      	strb	r3, [r2, #0]

	return CANAL_OK;
 800272c:	2301      	movs	r3, #1
}
 800272e:	4618      	mov	r0, r3
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000378 	.word	0x20000378

0800273c <Unmarshal_DashboardAnswer>:
TeCanALRet Unmarshal_DashboardAnswer(uint8_t *RxData) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsDashboardAnswer temp;

	data = getDataWordFromByteArray(RxData);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7ff f994 	bl	8001a72 <getDataWordFromByteArray>
 800274a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    
	//  Read raw bits
        temp.DcuAnswer = CANAL_GET_BITS(data,
 800274e:	7c3b      	ldrb	r3, [r7, #16]
 8002750:	733b      	strb	r3, [r7, #12]
            DASHBOARDANSWER_DCUANSWER_START,
            DASHBOARDANSWER_DCUANSWER_LENGTH);
            
	//  Apply linear conversion
	temp.DcuAnswer = (temp.DcuAnswer
 8002752:	7b3b      	ldrb	r3, [r7, #12]
 8002754:	733b      	strb	r3, [r7, #12]
			* DASHBOARDANSWER_DCUANSWER_FACTOR)
			+ DASHBOARDANSWER_DCUANSWER_OFFSET; 
            
	//  Writing to global struct instance
	DashboardAnswer = temp;
 8002756:	4a04      	ldr	r2, [pc, #16]	; (8002768 <Unmarshal_DashboardAnswer+0x2c>)
 8002758:	7b3b      	ldrb	r3, [r7, #12]
 800275a:	7013      	strb	r3, [r2, #0]

	return CANAL_OK;
 800275c:	2301      	movs	r3, #1
}
 800275e:	4618      	mov	r0, r3
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	2000037c 	.word	0x2000037c

0800276c <Unmarshal_PiuControllerAnswer>:
TeCanALRet Unmarshal_PiuControllerAnswer(uint8_t *RxData) {
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsPiuControllerAnswer temp;

	data = getDataWordFromByteArray(RxData);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff f97c 	bl	8001a72 <getDataWordFromByteArray>
 800277a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    
	//  Read raw bits
        temp.PiuAnswer = CANAL_GET_BITS(data,
 800277e:	7c3b      	ldrb	r3, [r7, #16]
 8002780:	733b      	strb	r3, [r7, #12]
            PIUCONTROLLERANSWER_PIUANSWER_START,
            PIUCONTROLLERANSWER_PIUANSWER_LENGTH);
            
	//  Apply linear conversion
	temp.PiuAnswer = (temp.PiuAnswer
 8002782:	7b3b      	ldrb	r3, [r7, #12]
 8002784:	733b      	strb	r3, [r7, #12]
			* PIUCONTROLLERANSWER_PIUANSWER_FACTOR)
			+ PIUCONTROLLERANSWER_PIUANSWER_OFFSET; 
            
	//  Writing to global struct instance
	PiuControllerAnswer = temp;
 8002786:	4a04      	ldr	r2, [pc, #16]	; (8002798 <Unmarshal_PiuControllerAnswer+0x2c>)
 8002788:	7b3b      	ldrb	r3, [r7, #12]
 800278a:	7013      	strb	r3, [r2, #0]

	return CANAL_OK;
 800278c:	2301      	movs	r3, #1
}
 800278e:	4618      	mov	r0, r3
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000380 	.word	0x20000380
 800279c:	00000000 	.word	0x00000000

080027a0 <Unmarshal_DashboardData>:
TeCanALRet Unmarshal_DashboardData(uint8_t *RxData) {
 80027a0:	b5b0      	push	{r4, r5, r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsDashboardData temp;

	data = getDataWordFromByteArray(RxData);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff f962 	bl	8001a72 <getDataWordFromByteArray>
 80027ae:	e9c7 0104 	strd	r0, r1, [r7, #16]
    
	//  Read raw bits
        temp.GpsVehicleSpeed = CANAL_GET_BITS(data,
 80027b2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80027b6:	f3c2 040b 	ubfx	r4, r2, #0, #12
 80027ba:	2500      	movs	r5, #0
 80027bc:	4620      	mov	r0, r4
 80027be:	4629      	mov	r1, r5
 80027c0:	f7fd fe02 	bl	80003c8 <__aeabi_ul2f>
 80027c4:	4603      	mov	r3, r0
 80027c6:	60fb      	str	r3, [r7, #12]
            DASHBOARDDATA_GPSVEHICLESPEED_START,
            DASHBOARDDATA_GPSVEHICLESPEED_LENGTH);
            
	//  Apply linear conversion
	temp.GpsVehicleSpeed = (temp.GpsVehicleSpeed
 80027c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80027cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			* DASHBOARDDATA_GPSVEHICLESPEED_FACTOR)
 80027d0:	ed9f 6b09 	vldr	d6, [pc, #36]	; 80027f8 <Unmarshal_DashboardData+0x58>
 80027d4:	ee27 7b06 	vmul.f64	d7, d7, d6
			+ DASHBOARDDATA_GPSVEHICLESPEED_OFFSET; 
 80027d8:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8002800 <Unmarshal_DashboardData+0x60>
 80027dc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80027e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	temp.GpsVehicleSpeed = (temp.GpsVehicleSpeed
 80027e4:	edc7 7a03 	vstr	s15, [r7, #12]
            
	//  Writing to global struct instance
	DashboardData = temp;
 80027e8:	4a07      	ldr	r2, [pc, #28]	; (8002808 <Unmarshal_DashboardData+0x68>)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6013      	str	r3, [r2, #0]

	return CANAL_OK;
 80027ee:	2301      	movs	r3, #1
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bdb0      	pop	{r4, r5, r7, pc}
 80027f8:	9999999a 	.word	0x9999999a
 80027fc:	3fb99999 	.word	0x3fb99999
	...
 8002808:	20000390 	.word	0x20000390

0800280c <Unmarshal_CoolingLoopsData>:
TeCanALRet Unmarshal_CoolingLoopsData(uint8_t *RxData) {
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsCoolingLoopsData temp;

	data = getDataWordFromByteArray(RxData);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7ff f92c 	bl	8001a72 <getDataWordFromByteArray>
 800281a:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
	//  Read raw bits
        temp.InverterLoopFluidTemp = CANAL_GET_BITS(data,
 800281e:	7e3b      	ldrb	r3, [r7, #24]
 8002820:	733b      	strb	r3, [r7, #12]
            COOLINGLOOPSDATA_INVERTERLOOPFLUIDTEMP_START,
            COOLINGLOOPSDATA_INVERTERLOOPFLUIDTEMP_LENGTH);
            
        temp.MotorLoopFluidTemp = CANAL_GET_BITS(data,
 8002822:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	f04f 0300 	mov.w	r3, #0
 800282e:	0a02      	lsrs	r2, r0, #8
 8002830:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002834:	0a0b      	lsrs	r3, r1, #8
 8002836:	b2d3      	uxtb	r3, r2
 8002838:	737b      	strb	r3, [r7, #13]
            COOLINGLOOPSDATA_MOTORLOOPFLUIDTEMP_START,
            COOLINGLOOPSDATA_MOTORLOOPFLUIDTEMP_LENGTH);
            
        temp.InverterLoopPressure = CANAL_GET_BITS(data,
 800283a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	0c02      	lsrs	r2, r0, #16
 8002848:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800284c:	0c0b      	lsrs	r3, r1, #16
 800284e:	b2d3      	uxtb	r3, r2
 8002850:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002854:	b2db      	uxtb	r3, r3
 8002856:	73bb      	strb	r3, [r7, #14]
            COOLINGLOOPSDATA_INVERTERLOOPPRESSURE_START,
            COOLINGLOOPSDATA_INVERTERLOOPPRESSURE_LENGTH);
            
        temp.MotorLoopPressure = CANAL_GET_BITS(data,
 8002858:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	0dc2      	lsrs	r2, r0, #23
 8002866:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800286a:	0dcb      	lsrs	r3, r1, #23
 800286c:	b2d3      	uxtb	r3, r2
 800286e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002872:	b2db      	uxtb	r3, r3
 8002874:	73fb      	strb	r3, [r7, #15]
            COOLINGLOOPSDATA_MOTORLOOPPRESSURE_START,
            COOLINGLOOPSDATA_MOTORLOOPPRESSURE_LENGTH);
            
        temp.InverterLoopTempSensorStatus = CANAL_GET_BITS(data,
 8002876:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800287a:	f04f 0200 	mov.w	r2, #0
 800287e:	f04f 0300 	mov.w	r3, #0
 8002882:	0f82      	lsrs	r2, r0, #30
 8002884:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8002888:	0f8b      	lsrs	r3, r1, #30
 800288a:	b2d3      	uxtb	r3, r2
 800288c:	f003 0307 	and.w	r3, r3, #7
 8002890:	b2db      	uxtb	r3, r3
 8002892:	743b      	strb	r3, [r7, #16]
            COOLINGLOOPSDATA_INVERTERLOOPTEMPSENSORSTATUS_START,
            COOLINGLOOPSDATA_INVERTERLOOPTEMPSENSORSTATUS_LENGTH);
            
        temp.MotorLoopTempSensorStatus = CANAL_GET_BITS(data,
 8002894:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	f04f 0300 	mov.w	r3, #0
 80028a0:	084a      	lsrs	r2, r1, #1
 80028a2:	2300      	movs	r3, #0
 80028a4:	b2d3      	uxtb	r3, r2
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	747b      	strb	r3, [r7, #17]
            COOLINGLOOPSDATA_MOTORLOOPTEMPSENSORSTATUS_START,
            COOLINGLOOPSDATA_MOTORLOOPTEMPSENSORSTATUS_LENGTH);
            
        temp.InverterLoopPressureSensorStatus = CANAL_GET_BITS(data,
 80028ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	f04f 0300 	mov.w	r3, #0
 80028ba:	090a      	lsrs	r2, r1, #4
 80028bc:	2300      	movs	r3, #0
 80028be:	b2d3      	uxtb	r3, r2
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	74bb      	strb	r3, [r7, #18]
            COOLINGLOOPSDATA_INVERTERLOOPPRESSURESENSORSTATUS_START,
            COOLINGLOOPSDATA_INVERTERLOOPPRESSURESENSORSTATUS_LENGTH);
            
        temp.MotorLoopPressureSensorStatus = CANAL_GET_BITS(data,
 80028c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	f04f 0300 	mov.w	r3, #0
 80028d4:	09ca      	lsrs	r2, r1, #7
 80028d6:	2300      	movs	r3, #0
 80028d8:	b2d3      	uxtb	r3, r2
 80028da:	f003 0307 	and.w	r3, r3, #7
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	74fb      	strb	r3, [r7, #19]
            COOLINGLOOPSDATA_MOTORLOOPPRESSURESENSORSTATUS_START,
            COOLINGLOOPSDATA_MOTORLOOPPRESSURESENSORSTATUS_LENGTH);
            
        temp.MC_CoolingLoopsData = CANAL_GET_BITS(data,
 80028e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	0a8a      	lsrs	r2, r1, #10
 80028f0:	2300      	movs	r3, #0
 80028f2:	b2d3      	uxtb	r3, r2
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	753b      	strb	r3, [r7, #20]
            COOLINGLOOPSDATA_MC_COOLINGLOOPSDATA_START,
            COOLINGLOOPSDATA_MC_COOLINGLOOPSDATA_LENGTH);
            
	//  Apply linear conversion
	temp.InverterLoopFluidTemp = (temp.InverterLoopFluidTemp
 80028fc:	7b3b      	ldrb	r3, [r7, #12]
			* COOLINGLOOPSDATA_INVERTERLOOPFLUIDTEMP_FACTOR)
			+ COOLINGLOOPSDATA_INVERTERLOOPFLUIDTEMP_OFFSET; 
 80028fe:	3b14      	subs	r3, #20
 8002900:	b2db      	uxtb	r3, r3
	temp.InverterLoopFluidTemp = (temp.InverterLoopFluidTemp
 8002902:	733b      	strb	r3, [r7, #12]
            
	temp.MotorLoopFluidTemp = (temp.MotorLoopFluidTemp
 8002904:	7b7b      	ldrb	r3, [r7, #13]
			* COOLINGLOOPSDATA_MOTORLOOPFLUIDTEMP_FACTOR)
			+ COOLINGLOOPSDATA_MOTORLOOPFLUIDTEMP_OFFSET; 
 8002906:	3b14      	subs	r3, #20
 8002908:	b2db      	uxtb	r3, r3
	temp.MotorLoopFluidTemp = (temp.MotorLoopFluidTemp
 800290a:	737b      	strb	r3, [r7, #13]
            
	temp.InverterLoopPressure = (temp.InverterLoopPressure
 800290c:	7bbb      	ldrb	r3, [r7, #14]
 800290e:	73bb      	strb	r3, [r7, #14]
			* COOLINGLOOPSDATA_INVERTERLOOPPRESSURE_FACTOR)
			+ COOLINGLOOPSDATA_INVERTERLOOPPRESSURE_OFFSET; 
            
	temp.MotorLoopPressure = (temp.MotorLoopPressure
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	73fb      	strb	r3, [r7, #15]
			* COOLINGLOOPSDATA_MOTORLOOPPRESSURE_FACTOR)
			+ COOLINGLOOPSDATA_MOTORLOOPPRESSURE_OFFSET; 
            
	temp.InverterLoopTempSensorStatus = (temp.InverterLoopTempSensorStatus
 8002914:	7c3b      	ldrb	r3, [r7, #16]
 8002916:	743b      	strb	r3, [r7, #16]
			* COOLINGLOOPSDATA_INVERTERLOOPTEMPSENSORSTATUS_FACTOR)
			+ COOLINGLOOPSDATA_INVERTERLOOPTEMPSENSORSTATUS_OFFSET; 
            
	temp.MotorLoopTempSensorStatus = (temp.MotorLoopTempSensorStatus
 8002918:	7c7b      	ldrb	r3, [r7, #17]
 800291a:	747b      	strb	r3, [r7, #17]
			* COOLINGLOOPSDATA_MOTORLOOPTEMPSENSORSTATUS_FACTOR)
			+ COOLINGLOOPSDATA_MOTORLOOPTEMPSENSORSTATUS_OFFSET; 
            
	temp.InverterLoopPressureSensorStatus = (temp.InverterLoopPressureSensorStatus
 800291c:	7cbb      	ldrb	r3, [r7, #18]
 800291e:	74bb      	strb	r3, [r7, #18]
			* COOLINGLOOPSDATA_INVERTERLOOPPRESSURESENSORSTATUS_FACTOR)
			+ COOLINGLOOPSDATA_INVERTERLOOPPRESSURESENSORSTATUS_OFFSET; 
            
	temp.MotorLoopPressureSensorStatus = (temp.MotorLoopPressureSensorStatus
 8002920:	7cfb      	ldrb	r3, [r7, #19]
 8002922:	74fb      	strb	r3, [r7, #19]
			* COOLINGLOOPSDATA_MOTORLOOPPRESSURESENSORSTATUS_FACTOR)
			+ COOLINGLOOPSDATA_MOTORLOOPPRESSURESENSORSTATUS_OFFSET; 
            
	temp.MC_CoolingLoopsData = (temp.MC_CoolingLoopsData
 8002924:	7d3b      	ldrb	r3, [r7, #20]
 8002926:	753b      	strb	r3, [r7, #20]
			* COOLINGLOOPSDATA_MC_COOLINGLOOPSDATA_FACTOR)
			+ COOLINGLOOPSDATA_MC_COOLINGLOOPSDATA_OFFSET; 
            
	//  Writing to global struct instance
	CoolingLoopsData = temp;
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <Unmarshal_CoolingLoopsData+0x134>)
 800292a:	f107 020c 	add.w	r2, r7, #12
 800292e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002930:	c303      	stmia	r3!, {r0, r1}
 8002932:	701a      	strb	r2, [r3, #0]

	return CANAL_OK;
 8002934:	2301      	movs	r3, #1
}
 8002936:	4618      	mov	r0, r3
 8002938:	3720      	adds	r7, #32
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	2000039c 	.word	0x2000039c

08002944 <Unmarshal_PedalPositions>:
TeCanALRet Unmarshal_PedalPositions(uint8_t *RxData) {
 8002944:	b5b0      	push	{r4, r5, r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
	uint64_t data;
	TsPedalPositions temp;

	data = getDataWordFromByteArray(RxData);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7ff f890 	bl	8001a72 <getDataWordFromByteArray>
 8002952:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
	//  Read raw bits
        temp.BrakePedalPosition0 = CANAL_GET_BITS(data,
 8002956:	7e3b      	ldrb	r3, [r7, #24]
 8002958:	733b      	strb	r3, [r7, #12]
            PEDALPOSITIONS_BRAKEPEDALPOSITION0_START,
            PEDALPOSITIONS_BRAKEPEDALPOSITION0_LENGTH);
            
        temp.BrakePedalPosition1 = CANAL_GET_BITS(data,
 800295a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800295e:	f04f 0200 	mov.w	r2, #0
 8002962:	f04f 0300 	mov.w	r3, #0
 8002966:	0a02      	lsrs	r2, r0, #8
 8002968:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800296c:	0a0b      	lsrs	r3, r1, #8
 800296e:	b2d3      	uxtb	r3, r2
 8002970:	737b      	strb	r3, [r7, #13]
            PEDALPOSITIONS_BRAKEPEDALPOSITION1_START,
            PEDALPOSITIONS_BRAKEPEDALPOSITION1_LENGTH);
            
        temp.AcceleratorPedalPosition1 = CANAL_GET_BITS(data,
 8002972:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	0c02      	lsrs	r2, r0, #16
 8002980:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002984:	0c0b      	lsrs	r3, r1, #16
 8002986:	b2d3      	uxtb	r3, r2
 8002988:	73bb      	strb	r3, [r7, #14]
            PEDALPOSITIONS_ACCELERATORPEDALPOSITION1_START,
            PEDALPOSITIONS_ACCELERATORPEDALPOSITION1_LENGTH);
            
        temp.AcceleratorPedalPosition0 = CANAL_GET_BITS(data,
 800298a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800298e:	f04f 0200 	mov.w	r2, #0
 8002992:	f04f 0300 	mov.w	r3, #0
 8002996:	0e02      	lsrs	r2, r0, #24
 8002998:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800299c:	0e0b      	lsrs	r3, r1, #24
 800299e:	b2d3      	uxtb	r3, r2
 80029a0:	73fb      	strb	r3, [r7, #15]
            PEDALPOSITIONS_ACCELERATORPEDALPOSITION0_START,
            PEDALPOSITIONS_ACCELERATORPEDALPOSITION0_LENGTH);
            
        temp.DriveButton = CANAL_GET_BITS(data,
 80029a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029a6:	f04f 0200 	mov.w	r2, #0
 80029aa:	f04f 0300 	mov.w	r3, #0
 80029ae:	000a      	movs	r2, r1
 80029b0:	2300      	movs	r3, #0
 80029b2:	b2d3      	uxtb	r3, r2
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	743b      	strb	r3, [r7, #16]
            PEDALPOSITIONS_DRIVEBUTTON_START,
            PEDALPOSITIONS_DRIVEBUTTON_LENGTH);
            
        temp.Bpps0Status = CANAL_GET_BITS(data,
 80029bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	088a      	lsrs	r2, r1, #2
 80029ca:	2300      	movs	r3, #0
 80029cc:	b2d3      	uxtb	r3, r2
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	747b      	strb	r3, [r7, #17]
            PEDALPOSITIONS_BPPS0STATUS_START,
            PEDALPOSITIONS_BPPS0STATUS_LENGTH);
            
        temp.Bpps1Status = CANAL_GET_BITS(data,
 80029d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	f04f 0300 	mov.w	r3, #0
 80029e2:	094a      	lsrs	r2, r1, #5
 80029e4:	2300      	movs	r3, #0
 80029e6:	b2d3      	uxtb	r3, r2
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	74bb      	strb	r3, [r7, #18]
            PEDALPOSITIONS_BPPS1STATUS_START,
            PEDALPOSITIONS_BPPS1STATUS_LENGTH);
            
        temp.Apps0Status = CANAL_GET_BITS(data,
 80029f0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	0a0a      	lsrs	r2, r1, #8
 80029fe:	2300      	movs	r3, #0
 8002a00:	b2d3      	uxtb	r3, r2
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	74fb      	strb	r3, [r7, #19]
            PEDALPOSITIONS_APPS0STATUS_START,
            PEDALPOSITIONS_APPS0STATUS_LENGTH);
            
        temp.Apps1Status = CANAL_GET_BITS(data,
 8002a0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002a0e:	f04f 0200 	mov.w	r2, #0
 8002a12:	f04f 0300 	mov.w	r3, #0
 8002a16:	0aca      	lsrs	r2, r1, #11
 8002a18:	2300      	movs	r3, #0
 8002a1a:	b2d3      	uxtb	r3, r2
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	753b      	strb	r3, [r7, #20]
            PEDALPOSITIONS_APPS1STATUS_START,
            PEDALPOSITIONS_APPS1STATUS_LENGTH);
            
        temp.BspdFault = CANAL_GET_BITS(data,
 8002a24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002a28:	f04f 0200 	mov.w	r2, #0
 8002a2c:	f04f 0300 	mov.w	r3, #0
 8002a30:	0b8a      	lsrs	r2, r1, #14
 8002a32:	2300      	movs	r3, #0
 8002a34:	f002 0401 	and.w	r4, r2, #1
 8002a38:	2500      	movs	r5, #0
 8002a3a:	ea44 0305 	orr.w	r3, r4, r5
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	bf14      	ite	ne
 8002a42:	2301      	movne	r3, #1
 8002a44:	2300      	moveq	r3, #0
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	757b      	strb	r3, [r7, #21]
            PEDALPOSITIONS_BSPDFAULT_START,
            PEDALPOSITIONS_BSPDFAULT_LENGTH);
            
        temp.MC_PedalPosition = CANAL_GET_BITS(data,
 8002a4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002a4e:	f04f 0200 	mov.w	r2, #0
 8002a52:	f04f 0300 	mov.w	r3, #0
 8002a56:	0c0a      	lsrs	r2, r1, #16
 8002a58:	2300      	movs	r3, #0
 8002a5a:	b2d3      	uxtb	r3, r2
 8002a5c:	f003 030f 	and.w	r3, r3, #15
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	75bb      	strb	r3, [r7, #22]
            PEDALPOSITIONS_MC_PEDALPOSITION_START,
            PEDALPOSITIONS_MC_PEDALPOSITION_LENGTH);
            
	//  Apply linear conversion
	temp.BrakePedalPosition0 = (temp.BrakePedalPosition0
 8002a64:	7b3b      	ldrb	r3, [r7, #12]
 8002a66:	733b      	strb	r3, [r7, #12]
			* PEDALPOSITIONS_BRAKEPEDALPOSITION0_FACTOR)
			+ PEDALPOSITIONS_BRAKEPEDALPOSITION0_OFFSET; 
            
	temp.BrakePedalPosition1 = (temp.BrakePedalPosition1
 8002a68:	7b7b      	ldrb	r3, [r7, #13]
 8002a6a:	737b      	strb	r3, [r7, #13]
			* PEDALPOSITIONS_BRAKEPEDALPOSITION1_FACTOR)
			+ PEDALPOSITIONS_BRAKEPEDALPOSITION1_OFFSET; 
            
	temp.AcceleratorPedalPosition1 = (temp.AcceleratorPedalPosition1
 8002a6c:	7bbb      	ldrb	r3, [r7, #14]
 8002a6e:	73bb      	strb	r3, [r7, #14]
			* PEDALPOSITIONS_ACCELERATORPEDALPOSITION1_FACTOR)
			+ PEDALPOSITIONS_ACCELERATORPEDALPOSITION1_OFFSET; 
            
	temp.AcceleratorPedalPosition0 = (temp.AcceleratorPedalPosition0
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
 8002a72:	73fb      	strb	r3, [r7, #15]
			* PEDALPOSITIONS_ACCELERATORPEDALPOSITION0_FACTOR)
			+ PEDALPOSITIONS_ACCELERATORPEDALPOSITION0_OFFSET; 
            
	temp.DriveButton = (temp.DriveButton
 8002a74:	7c3b      	ldrb	r3, [r7, #16]
 8002a76:	743b      	strb	r3, [r7, #16]
			* PEDALPOSITIONS_DRIVEBUTTON_FACTOR)
			+ PEDALPOSITIONS_DRIVEBUTTON_OFFSET; 
            
	temp.Bpps0Status = (temp.Bpps0Status
 8002a78:	7c7b      	ldrb	r3, [r7, #17]
 8002a7a:	747b      	strb	r3, [r7, #17]
			* PEDALPOSITIONS_BPPS0STATUS_FACTOR)
			+ PEDALPOSITIONS_BPPS0STATUS_OFFSET; 
            
	temp.Bpps1Status = (temp.Bpps1Status
 8002a7c:	7cbb      	ldrb	r3, [r7, #18]
 8002a7e:	74bb      	strb	r3, [r7, #18]
			* PEDALPOSITIONS_BPPS1STATUS_FACTOR)
			+ PEDALPOSITIONS_BPPS1STATUS_OFFSET; 
            
	temp.Apps0Status = (temp.Apps0Status
 8002a80:	7cfb      	ldrb	r3, [r7, #19]
 8002a82:	74fb      	strb	r3, [r7, #19]
			* PEDALPOSITIONS_APPS0STATUS_FACTOR)
			+ PEDALPOSITIONS_APPS0STATUS_OFFSET; 
            
	temp.Apps1Status = (temp.Apps1Status
 8002a84:	7d3b      	ldrb	r3, [r7, #20]
 8002a86:	753b      	strb	r3, [r7, #20]
			* PEDALPOSITIONS_APPS1STATUS_FACTOR)
			+ PEDALPOSITIONS_APPS1STATUS_OFFSET; 
            
	temp.BspdFault = (temp.BspdFault
 8002a88:	7d7b      	ldrb	r3, [r7, #21]
			* PEDALPOSITIONS_BSPDFAULT_FACTOR)
			+ PEDALPOSITIONS_BSPDFAULT_OFFSET; 
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	bf14      	ite	ne
 8002a8e:	2301      	movne	r3, #1
 8002a90:	2300      	moveq	r3, #0
 8002a92:	b2db      	uxtb	r3, r3
	temp.BspdFault = (temp.BspdFault
 8002a94:	757b      	strb	r3, [r7, #21]
            
	temp.MC_PedalPosition = (temp.MC_PedalPosition
 8002a96:	7dbb      	ldrb	r3, [r7, #22]
 8002a98:	75bb      	strb	r3, [r7, #22]
			* PEDALPOSITIONS_MC_PEDALPOSITION_FACTOR)
			+ PEDALPOSITIONS_MC_PEDALPOSITION_OFFSET; 
            
	//  Writing to global struct instance
	PedalPositions = temp;
 8002a9a:	4b07      	ldr	r3, [pc, #28]	; (8002ab8 <Unmarshal_PedalPositions+0x174>)
 8002a9c:	f107 020c 	add.w	r2, r7, #12
 8002aa0:	ca07      	ldmia	r2, {r0, r1, r2}
 8002aa2:	c303      	stmia	r3!, {r0, r1}
 8002aa4:	801a      	strh	r2, [r3, #0]
 8002aa6:	3302      	adds	r3, #2
 8002aa8:	0c12      	lsrs	r2, r2, #16
 8002aaa:	701a      	strb	r2, [r3, #0]

	return CANAL_OK;
 8002aac:	2301      	movs	r3, #1
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200003b0 	.word	0x200003b0

08002abc <Marshal_AMK1_SetPoints1>:

TeCanALRet Marshal_AMK1_SetPoints1(uint8_t *TxData) {
 8002abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ac0:	b0ab      	sub	sp, #172	; 0xac
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint64_t dataWord = 0;
 8002ac8:	f04f 0200 	mov.w	r2, #0
 8002acc:	f04f 0300 	mov.w	r3, #0
 8002ad0:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	TsAMK1_SetPoints1 temp;
	TeCanALRet ret;

	temp = AMK1_SetPoints1;
 8002ad4:	4b9c      	ldr	r3, [pc, #624]	; (8002d48 <Marshal_AMK1_SetPoints1+0x28c>)
 8002ad6:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8002ada:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002adc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    // Reverse linear conversion
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 8002ae0:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
			- AMK1_SETPOINTS1_AMK_BINVERTERON_OFFSET)
			/ AMK1_SETPOINTS1_AMK_BINVERTERON_FACTOR;
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	bf14      	ite	ne
 8002ae8:	2301      	movne	r3, #1
 8002aea:	2300      	moveq	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 8002aee:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
            
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 8002af2:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
			- AMK1_SETPOINTS1_AMK_BDCON_OFFSET)
			/ AMK1_SETPOINTS1_AMK_BDCON_FACTOR;
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	bf14      	ite	ne
 8002afa:	2301      	movne	r3, #1
 8002afc:	2300      	moveq	r3, #0
 8002afe:	b2db      	uxtb	r3, r3
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 8002b00:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
            
	temp.AMK_bEnable = (temp.AMK_bEnable
 8002b04:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
			- AMK1_SETPOINTS1_AMK_BENABLE_OFFSET)
			/ AMK1_SETPOINTS1_AMK_BENABLE_FACTOR;
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	bf14      	ite	ne
 8002b0c:	2301      	movne	r3, #1
 8002b0e:	2300      	moveq	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
	temp.AMK_bEnable = (temp.AMK_bEnable
 8002b12:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
            
	temp.AMK_bErrorReset = (temp.AMK_bErrorReset
 8002b16:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
			- AMK1_SETPOINTS1_AMK_BERRORRESET_OFFSET)
			/ AMK1_SETPOINTS1_AMK_BERRORRESET_FACTOR;
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bf14      	ite	ne
 8002b1e:	2301      	movne	r3, #1
 8002b20:	2300      	moveq	r3, #0
 8002b22:	b2db      	uxtb	r3, r3
	temp.AMK_bErrorReset = (temp.AMK_bErrorReset
 8002b24:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
            
	temp.AMK_TargetVelocity = (temp.AMK_TargetVelocity
			- AMK1_SETPOINTS1_AMK_TARGETVELOCITY_OFFSET)
 8002b28:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
	temp.AMK_TargetVelocity = (temp.AMK_TargetVelocity
 8002b2c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			/ AMK1_SETPOINTS1_AMK_TARGETVELOCITY_FACTOR;
            
	temp.AMK_TorqueLimitPositiv = (temp.AMK_TorqueLimitPositiv
			- AMK1_SETPOINTS1_AMK_TORQUELIMITPOSITIV_OFFSET)
 8002b30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	temp.AMK_TorqueLimitPositiv = (temp.AMK_TorqueLimitPositiv
 8002b34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			/ AMK1_SETPOINTS1_AMK_TORQUELIMITPOSITIV_FACTOR;
            
	temp.AMK_TorqueLimitNegativ = (temp.AMK_TorqueLimitNegativ
			- AMK1_SETPOINTS1_AMK_TORQUELIMITNEGATIV_OFFSET)
 8002b38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
	temp.AMK_TorqueLimitNegativ = (temp.AMK_TorqueLimitNegativ
 8002b3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			/ AMK1_SETPOINTS1_AMK_TORQUELIMITNEGATIV_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.AMK_bInverterOn, dataWord,
 8002b40:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002b44:	f422 7a80 	bic.w	sl, r2, #256	; 0x100
 8002b48:	469b      	mov	fp, r3
 8002b4a:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2200      	movs	r2, #0
 8002b52:	4698      	mov	r8, r3
 8002b54:	4691      	mov	r9, r2
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	f04f 0300 	mov.w	r3, #0
 8002b5e:	ea4f 2309 	mov.w	r3, r9, lsl #8
 8002b62:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 8002b66:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8002b6a:	ea4a 0102 	orr.w	r1, sl, r2
 8002b6e:	6339      	str	r1, [r7, #48]	; 0x30
 8002b70:	ea4b 0303 	orr.w	r3, fp, r3
 8002b74:	637b      	str	r3, [r7, #52]	; 0x34
 8002b76:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8002b7a:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_BINVERTERON_START,
			AMK1_SETPOINTS1_AMK_BINVERTERON_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_bDcOn, dataWord,
 8002b7e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002b82:	f422 7100 	bic.w	r1, r2, #512	; 0x200
 8002b86:	67b9      	str	r1, [r7, #120]	; 0x78
 8002b88:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002b8a:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2200      	movs	r2, #0
 8002b92:	461d      	mov	r5, r3
 8002b94:	4616      	mov	r6, r2
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	0273      	lsls	r3, r6, #9
 8002ba0:	ea43 53d5 	orr.w	r3, r3, r5, lsr #23
 8002ba4:	026a      	lsls	r2, r5, #9
 8002ba6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002baa:	4621      	mov	r1, r4
 8002bac:	4311      	orrs	r1, r2
 8002bae:	62b9      	str	r1, [r7, #40]	; 0x28
 8002bb0:	4629      	mov	r1, r5
 8002bb2:	4319      	orrs	r1, r3
 8002bb4:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002bb6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8002bba:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_BDCON_START,
			AMK1_SETPOINTS1_AMK_BDCON_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_bEnable, dataWord,
 8002bbe:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002bc2:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8002bc6:	6739      	str	r1, [r7, #112]	; 0x70
 8002bc8:	677b      	str	r3, [r7, #116]	; 0x74
 8002bca:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8002bd4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	f04f 0300 	mov.w	r3, #0
 8002bde:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8002be2:	4629      	mov	r1, r5
 8002be4:	028b      	lsls	r3, r1, #10
 8002be6:	4621      	mov	r1, r4
 8002be8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bec:	4621      	mov	r1, r4
 8002bee:	028a      	lsls	r2, r1, #10
 8002bf0:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	4311      	orrs	r1, r2
 8002bf8:	6239      	str	r1, [r7, #32]
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	4319      	orrs	r1, r3
 8002bfe:	6279      	str	r1, [r7, #36]	; 0x24
 8002c00:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002c04:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_BENABLE_START,
			AMK1_SETPOINTS1_AMK_BENABLE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_bErrorReset, dataWord,
 8002c08:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002c0c:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 8002c10:	6639      	str	r1, [r7, #96]	; 0x60
 8002c12:	667b      	str	r3, [r7, #100]	; 0x64
 8002c14:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c1e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8002c2c:	4629      	mov	r1, r5
 8002c2e:	02cb      	lsls	r3, r1, #11
 8002c30:	4621      	mov	r1, r4
 8002c32:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 8002c36:	4621      	mov	r1, r4
 8002c38:	02ca      	lsls	r2, r1, #11
 8002c3a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002c3e:	4621      	mov	r1, r4
 8002c40:	4311      	orrs	r1, r2
 8002c42:	61b9      	str	r1, [r7, #24]
 8002c44:	4629      	mov	r1, r5
 8002c46:	4319      	orrs	r1, r3
 8002c48:	61f9      	str	r1, [r7, #28]
 8002c4a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002c4e:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_BERRORRESET_START,
			AMK1_SETPOINTS1_AMK_BERRORRESET_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_TargetVelocity, dataWord,
 8002c52:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002c56:	b291      	uxth	r1, r2
 8002c58:	6539      	str	r1, [r7, #80]	; 0x50
 8002c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8002c5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fc11 	bl	8000488 <__aeabi_f2ulz>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	f04f 0000 	mov.w	r0, #0
 8002c6e:	f04f 0100 	mov.w	r1, #0
 8002c72:	0419      	lsls	r1, r3, #16
 8002c74:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8002c78:	0410      	lsls	r0, r2, #16
 8002c7a:	64b8      	str	r0, [r7, #72]	; 0x48
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c80:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8002c84:	4623      	mov	r3, r4
 8002c86:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	462b      	mov	r3, r5
 8002c92:	460a      	mov	r2, r1
 8002c94:	4313      	orrs	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002c9c:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_TARGETVELOCITY_START,
			AMK1_SETPOINTS1_AMK_TARGETVELOCITY_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_TorqueLimitPositiv, dataWord,
 8002ca0:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002ca4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002ca8:	0c1b      	lsrs	r3, r3, #16
 8002caa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002cae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cb2:	041b      	lsls	r3, r3, #16
 8002cb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002cb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fd fbe3 	bl	8000488 <__aeabi_f2ulz>
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	0003      	movs	r3, r0
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2100      	movs	r1, #0
 8002cd0:	6439      	str	r1, [r7, #64]	; 0x40
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	647b      	str	r3, [r7, #68]	; 0x44
 8002cd6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8002cda:	4623      	mov	r3, r4
 8002cdc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	462b      	mov	r3, r5
 8002ce8:	460a      	mov	r2, r1
 8002cea:	4313      	orrs	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002cf2:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_TORQUELIMITPOSITIV_START,
			AMK1_SETPOINTS1_AMK_TORQUELIMITPOSITIV_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_TorqueLimitNegativ, dataWord,
 8002cf6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002cfa:	63ba      	str	r2, [r7, #56]	; 0x38
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7fd fbbf 	bl	8000488 <__aeabi_f2ulz>
 8002d0a:	f04f 0200 	mov.w	r2, #0
 8002d0e:	f04f 0300 	mov.w	r3, #0
 8002d12:	0403      	lsls	r3, r0, #16
 8002d14:	2200      	movs	r2, #0
 8002d16:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8002d1a:	4621      	mov	r1, r4
 8002d1c:	4311      	orrs	r1, r2
 8002d1e:	6039      	str	r1, [r7, #0]
 8002d20:	4629      	mov	r1, r5
 8002d22:	4319      	orrs	r1, r3
 8002d24:	6079      	str	r1, [r7, #4]
 8002d26:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002d2a:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK1_SETPOINTS1_AMK_TORQUELIMITNEGATIV_START,
			AMK1_SETPOINTS1_AMK_TORQUELIMITNEGATIV_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 8002d2e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002d32:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002d36:	f7fe feda 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 8002d3a:	2301      	movs	r3, #1
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	37ac      	adds	r7, #172	; 0xac
 8002d40:	46bd      	mov	sp, r7
 8002d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d46:	bf00      	nop
 8002d48:	200002fc 	.word	0x200002fc

08002d4c <Marshal_AMK0_SetPoints1>:
TeCanALRet Marshal_AMK0_SetPoints1(uint8_t *TxData) {
 8002d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d50:	b0ab      	sub	sp, #172	; 0xac
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint64_t dataWord = 0;
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	TsAMK0_SetPoints1 temp;
	TeCanALRet ret;

	temp = AMK0_SetPoints1;
 8002d64:	4b9c      	ldr	r3, [pc, #624]	; (8002fd8 <Marshal_AMK0_SetPoints1+0x28c>)
 8002d66:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8002d6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    // Reverse linear conversion
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 8002d70:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
			- AMK0_SETPOINTS1_AMK_BINVERTERON_OFFSET)
			/ AMK0_SETPOINTS1_AMK_BINVERTERON_FACTOR;
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	bf14      	ite	ne
 8002d78:	2301      	movne	r3, #1
 8002d7a:	2300      	moveq	r3, #0
 8002d7c:	b2db      	uxtb	r3, r3
	temp.AMK_bInverterOn = (temp.AMK_bInverterOn
 8002d7e:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
            
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 8002d82:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
			- AMK0_SETPOINTS1_AMK_BDCON_OFFSET)
			/ AMK0_SETPOINTS1_AMK_BDCON_FACTOR;
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	bf14      	ite	ne
 8002d8a:	2301      	movne	r3, #1
 8002d8c:	2300      	moveq	r3, #0
 8002d8e:	b2db      	uxtb	r3, r3
	temp.AMK_bDcOn = (temp.AMK_bDcOn
 8002d90:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
            
	temp.AMK_bEnable = (temp.AMK_bEnable
 8002d94:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
			- AMK0_SETPOINTS1_AMK_BENABLE_OFFSET)
			/ AMK0_SETPOINTS1_AMK_BENABLE_FACTOR;
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	bf14      	ite	ne
 8002d9c:	2301      	movne	r3, #1
 8002d9e:	2300      	moveq	r3, #0
 8002da0:	b2db      	uxtb	r3, r3
	temp.AMK_bEnable = (temp.AMK_bEnable
 8002da2:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
            
	temp.AMK_bErrorReset = (temp.AMK_bErrorReset
 8002da6:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
			- AMK0_SETPOINTS1_AMK_BERRORRESET_OFFSET)
			/ AMK0_SETPOINTS1_AMK_BERRORRESET_FACTOR;
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	bf14      	ite	ne
 8002dae:	2301      	movne	r3, #1
 8002db0:	2300      	moveq	r3, #0
 8002db2:	b2db      	uxtb	r3, r3
	temp.AMK_bErrorReset = (temp.AMK_bErrorReset
 8002db4:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
            
	temp.AMK_TargetVelocity = (temp.AMK_TargetVelocity
			- AMK0_SETPOINTS1_AMK_TARGETVELOCITY_OFFSET)
 8002db8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
	temp.AMK_TargetVelocity = (temp.AMK_TargetVelocity
 8002dbc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			/ AMK0_SETPOINTS1_AMK_TARGETVELOCITY_FACTOR;
            
	temp.AMK_TorqueLimitPositiv = (temp.AMK_TorqueLimitPositiv
			- AMK0_SETPOINTS1_AMK_TORQUELIMITPOSITIV_OFFSET)
 8002dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	temp.AMK_TorqueLimitPositiv = (temp.AMK_TorqueLimitPositiv
 8002dc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			/ AMK0_SETPOINTS1_AMK_TORQUELIMITPOSITIV_FACTOR;
            
	temp.AMK_TorqueLimitNegativ = (temp.AMK_TorqueLimitNegativ
			- AMK0_SETPOINTS1_AMK_TORQUELIMITNEGATIV_OFFSET)
 8002dc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
	temp.AMK_TorqueLimitNegativ = (temp.AMK_TorqueLimitNegativ
 8002dcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			/ AMK0_SETPOINTS1_AMK_TORQUELIMITNEGATIV_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.AMK_bInverterOn, dataWord,
 8002dd0:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002dd4:	f422 7a80 	bic.w	sl, r2, #256	; 0x100
 8002dd8:	469b      	mov	fp, r3
 8002dda:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2200      	movs	r2, #0
 8002de2:	4698      	mov	r8, r3
 8002de4:	4691      	mov	r9, r2
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	ea4f 2309 	mov.w	r3, r9, lsl #8
 8002df2:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 8002df6:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8002dfa:	ea4a 0102 	orr.w	r1, sl, r2
 8002dfe:	6339      	str	r1, [r7, #48]	; 0x30
 8002e00:	ea4b 0303 	orr.w	r3, fp, r3
 8002e04:	637b      	str	r3, [r7, #52]	; 0x34
 8002e06:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8002e0a:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_BINVERTERON_START,
			AMK0_SETPOINTS1_AMK_BINVERTERON_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_bDcOn, dataWord,
 8002e0e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002e12:	f422 7100 	bic.w	r1, r2, #512	; 0x200
 8002e16:	67b9      	str	r1, [r7, #120]	; 0x78
 8002e18:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002e1a:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2200      	movs	r2, #0
 8002e22:	461d      	mov	r5, r3
 8002e24:	4616      	mov	r6, r2
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	0273      	lsls	r3, r6, #9
 8002e30:	ea43 53d5 	orr.w	r3, r3, r5, lsr #23
 8002e34:	026a      	lsls	r2, r5, #9
 8002e36:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	4311      	orrs	r1, r2
 8002e3e:	62b9      	str	r1, [r7, #40]	; 0x28
 8002e40:	4629      	mov	r1, r5
 8002e42:	4319      	orrs	r1, r3
 8002e44:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002e46:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8002e4a:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_BDCON_START,
			AMK0_SETPOINTS1_AMK_BDCON_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_bEnable, dataWord,
 8002e4e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002e52:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8002e56:	6739      	str	r1, [r7, #112]	; 0x70
 8002e58:	677b      	str	r3, [r7, #116]	; 0x74
 8002e5a:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2200      	movs	r2, #0
 8002e62:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e64:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	f04f 0300 	mov.w	r3, #0
 8002e6e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8002e72:	4629      	mov	r1, r5
 8002e74:	028b      	lsls	r3, r1, #10
 8002e76:	4621      	mov	r1, r4
 8002e78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e7c:	4621      	mov	r1, r4
 8002e7e:	028a      	lsls	r2, r1, #10
 8002e80:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8002e84:	4621      	mov	r1, r4
 8002e86:	4311      	orrs	r1, r2
 8002e88:	6239      	str	r1, [r7, #32]
 8002e8a:	4629      	mov	r1, r5
 8002e8c:	4319      	orrs	r1, r3
 8002e8e:	6279      	str	r1, [r7, #36]	; 0x24
 8002e90:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002e94:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_BENABLE_START,
			AMK0_SETPOINTS1_AMK_BENABLE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_bErrorReset, dataWord,
 8002e98:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002e9c:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 8002ea0:	6639      	str	r1, [r7, #96]	; 0x60
 8002ea2:	667b      	str	r3, [r7, #100]	; 0x64
 8002ea4:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2200      	movs	r2, #0
 8002eac:	65bb      	str	r3, [r7, #88]	; 0x58
 8002eae:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8002ebc:	4629      	mov	r1, r5
 8002ebe:	02cb      	lsls	r3, r1, #11
 8002ec0:	4621      	mov	r1, r4
 8002ec2:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 8002ec6:	4621      	mov	r1, r4
 8002ec8:	02ca      	lsls	r2, r1, #11
 8002eca:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002ece:	4621      	mov	r1, r4
 8002ed0:	4311      	orrs	r1, r2
 8002ed2:	61b9      	str	r1, [r7, #24]
 8002ed4:	4629      	mov	r1, r5
 8002ed6:	4319      	orrs	r1, r3
 8002ed8:	61f9      	str	r1, [r7, #28]
 8002eda:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002ede:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_BERRORRESET_START,
			AMK0_SETPOINTS1_AMK_BERRORRESET_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_TargetVelocity, dataWord,
 8002ee2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002ee6:	b291      	uxth	r1, r2
 8002ee8:	6539      	str	r1, [r7, #80]	; 0x50
 8002eea:	657b      	str	r3, [r7, #84]	; 0x54
 8002eec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fd fac9 	bl	8000488 <__aeabi_f2ulz>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	f04f 0000 	mov.w	r0, #0
 8002efe:	f04f 0100 	mov.w	r1, #0
 8002f02:	0419      	lsls	r1, r3, #16
 8002f04:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8002f08:	0410      	lsls	r0, r2, #16
 8002f0a:	64b8      	str	r0, [r7, #72]	; 0x48
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f10:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8002f14:	4623      	mov	r3, r4
 8002f16:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	462b      	mov	r3, r5
 8002f22:	460a      	mov	r2, r1
 8002f24:	4313      	orrs	r3, r2
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002f2c:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_TARGETVELOCITY_START,
			AMK0_SETPOINTS1_AMK_TARGETVELOCITY_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_TorqueLimitPositiv, dataWord,
 8002f30:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002f34:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002f38:	0c1b      	lsrs	r3, r3, #16
 8002f3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002f3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002f42:	041b      	lsls	r3, r3, #16
 8002f44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002f48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd fa9b 	bl	8000488 <__aeabi_f2ulz>
 8002f52:	f04f 0200 	mov.w	r2, #0
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	0003      	movs	r3, r0
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2100      	movs	r1, #0
 8002f60:	6439      	str	r1, [r7, #64]	; 0x40
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	647b      	str	r3, [r7, #68]	; 0x44
 8002f66:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8002f6a:	4623      	mov	r3, r4
 8002f6c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002f70:	4602      	mov	r2, r0
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	462b      	mov	r3, r5
 8002f78:	460a      	mov	r2, r1
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002f82:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_TORQUELIMITPOSITIV_START,
			AMK0_SETPOINTS1_AMK_TORQUELIMITPOSITIV_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.AMK_TorqueLimitNegativ, dataWord,
 8002f86:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002f8a:	63ba      	str	r2, [r7, #56]	; 0x38
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fd fa77 	bl	8000488 <__aeabi_f2ulz>
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	0403      	lsls	r3, r0, #16
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8002faa:	4621      	mov	r1, r4
 8002fac:	4311      	orrs	r1, r2
 8002fae:	6039      	str	r1, [r7, #0]
 8002fb0:	4629      	mov	r1, r5
 8002fb2:	4319      	orrs	r1, r3
 8002fb4:	6079      	str	r1, [r7, #4]
 8002fb6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002fba:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
            //little_endian
            AMK0_SETPOINTS1_AMK_TORQUELIMITNEGATIV_START,
			AMK0_SETPOINTS1_AMK_TORQUELIMITNEGATIV_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 8002fbe:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002fc2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002fc6:	f7fe fd92 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 8002fca:	2301      	movs	r3, #1
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	37ac      	adds	r7, #172	; 0xac
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000354 	.word	0x20000354

08002fdc <Marshal_VehicleInfo>:
TeCanALRet Marshal_VehicleInfo(uint8_t *TxData) {
 8002fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fe0:	b0a6      	sub	sp, #152	; 0x98
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	uint64_t dataWord = 0;
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	f04f 0300 	mov.w	r3, #0
 8002ff0:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	TsVehicleInfo temp;
	TeCanALRet ret;

	temp = VehicleInfo;
 8002ff4:	4a6e      	ldr	r2, [pc, #440]	; (80031b0 <Marshal_VehicleInfo+0x1d4>)
 8002ff6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002ffa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ffe:	6018      	str	r0, [r3, #0]
 8003000:	3304      	adds	r3, #4
 8003002:	7019      	strb	r1, [r3, #0]
    
    // Reverse linear conversion
	temp.MaximumPowerAvailablePercentage = (temp.MaximumPowerAvailablePercentage
 8003004:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8003008:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
			- VEHICLEINFO_MAXIMUMPOWERAVAILABLEPERCENTAGE_OFFSET)
			/ VEHICLEINFO_MAXIMUMPOWERAVAILABLEPERCENTAGE_FACTOR;
            
	temp.SocPercentage = (temp.SocPercentage
 800300c:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8003010:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
			- VEHICLEINFO_SOCPERCENTAGE_OFFSET)
			/ VEHICLEINFO_SOCPERCENTAGE_FACTOR;
            
	temp.VcuErrors = (temp.VcuErrors
 8003014:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 8003018:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
			- VEHICLEINFO_VCUERRORS_OFFSET)
			/ VEHICLEINFO_VCUERRORS_FACTOR;
            
	temp.VehicleSpeed = (temp.VehicleSpeed
 800301c:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8003020:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			- VEHICLEINFO_VEHICLESPEED_OFFSET)
			/ VEHICLEINFO_VEHICLESPEED_FACTOR;
            
	temp.VehicleStatus = (temp.VehicleStatus
 8003024:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8003028:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			- VEHICLEINFO_VEHICLESTATUS_OFFSET)
			/ VEHICLEINFO_VEHICLESTATUS_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.MaximumPowerAvailablePercentage, dataWord,
 800302c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003030:	f022 087f 	bic.w	r8, r2, #127	; 0x7f
 8003034:	4699      	mov	r9, r3
 8003036:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2200      	movs	r2, #0
 800303e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003040:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003042:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003044:	f003 047f 	and.w	r4, r3, #127	; 0x7f
 8003048:	2500      	movs	r5, #0
 800304a:	ea48 0304 	orr.w	r3, r8, r4
 800304e:	623b      	str	r3, [r7, #32]
 8003050:	ea49 0305 	orr.w	r3, r9, r5
 8003054:	627b      	str	r3, [r7, #36]	; 0x24
 8003056:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800305a:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            VEHICLEINFO_MAXIMUMPOWERAVAILABLEPERCENTAGE_START,
			VEHICLEINFO_MAXIMUMPOWERAVAILABLEPERCENTAGE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.SocPercentage, dataWord,
 800305e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003062:	f422 41fe 	bic.w	r1, r2, #32512	; 0x7f00
 8003066:	6739      	str	r1, [r7, #112]	; 0x70
 8003068:	677b      	str	r3, [r7, #116]	; 0x74
 800306a:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800306e:	b2db      	uxtb	r3, r3
 8003070:	2200      	movs	r2, #0
 8003072:	66bb      	str	r3, [r7, #104]	; 0x68
 8003074:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003076:	f04f 0200 	mov.w	r2, #0
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8003082:	4629      	mov	r1, r5
 8003084:	020b      	lsls	r3, r1, #8
 8003086:	4621      	mov	r1, r4
 8003088:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 800308c:	4621      	mov	r1, r4
 800308e:	020a      	lsls	r2, r1, #8
 8003090:	f402 4afe 	and.w	sl, r2, #32512	; 0x7f00
 8003094:	f04f 0b00 	mov.w	fp, #0
 8003098:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800309c:	460b      	mov	r3, r1
 800309e:	ea43 030a 	orr.w	r3, r3, sl
 80030a2:	61bb      	str	r3, [r7, #24]
 80030a4:	4613      	mov	r3, r2
 80030a6:	ea43 030b 	orr.w	r3, r3, fp
 80030aa:	61fb      	str	r3, [r7, #28]
 80030ac:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80030b0:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            VEHICLEINFO_SOCPERCENTAGE_START,
			VEHICLEINFO_SOCPERCENTAGE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.VcuErrors, dataWord,
 80030b4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80030b8:	f422 017f 	bic.w	r1, r2, #16711680	; 0xff0000
 80030bc:	6639      	str	r1, [r7, #96]	; 0x60
 80030be:	667b      	str	r3, [r7, #100]	; 0x64
 80030c0:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2200      	movs	r2, #0
 80030c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80030ca:	65fa      	str	r2, [r7, #92]	; 0x5c
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f04f 0300 	mov.w	r3, #0
 80030d4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80030d8:	4629      	mov	r1, r5
 80030da:	040b      	lsls	r3, r1, #16
 80030dc:	4621      	mov	r1, r4
 80030de:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 80030e2:	4621      	mov	r1, r4
 80030e4:	040a      	lsls	r2, r1, #16
 80030e6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80030ea:	4621      	mov	r1, r4
 80030ec:	4311      	orrs	r1, r2
 80030ee:	6139      	str	r1, [r7, #16]
 80030f0:	4629      	mov	r1, r5
 80030f2:	4319      	orrs	r1, r3
 80030f4:	6179      	str	r1, [r7, #20]
 80030f6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80030fa:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            VEHICLEINFO_VCUERRORS_START,
			VEHICLEINFO_VCUERRORS_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.VehicleSpeed, dataWord,
 80030fe:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003102:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
 8003106:	6539      	str	r1, [r7, #80]	; 0x50
 8003108:	657b      	str	r3, [r7, #84]	; 0x54
 800310a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2200      	movs	r2, #0
 8003112:	64bb      	str	r3, [r7, #72]	; 0x48
 8003114:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003116:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800311a:	460b      	mov	r3, r1
 800311c:	0a1b      	lsrs	r3, r3, #8
 800311e:	647b      	str	r3, [r7, #68]	; 0x44
 8003120:	460b      	mov	r3, r1
 8003122:	061b      	lsls	r3, r3, #24
 8003124:	643b      	str	r3, [r7, #64]	; 0x40
 8003126:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800312a:	4623      	mov	r3, r4
 800312c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003130:	4602      	mov	r2, r0
 8003132:	4313      	orrs	r3, r2
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	462b      	mov	r3, r5
 8003138:	460a      	mov	r2, r1
 800313a:	4313      	orrs	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003142:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            VEHICLEINFO_VEHICLESPEED_START,
			VEHICLEINFO_VEHICLESPEED_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.VehicleStatus, dataWord,
 8003146:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800314a:	63ba      	str	r2, [r7, #56]	; 0x38
 800314c:	f023 0303 	bic.w	r3, r3, #3
 8003150:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003152:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2200      	movs	r2, #0
 800315a:	633b      	str	r3, [r7, #48]	; 0x30
 800315c:	637a      	str	r2, [r7, #52]	; 0x34
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003168:	000b      	movs	r3, r1
 800316a:	2200      	movs	r2, #0
 800316c:	2100      	movs	r1, #0
 800316e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003176:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 800317a:	4623      	mov	r3, r4
 800317c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003180:	4602      	mov	r2, r0
 8003182:	4313      	orrs	r3, r2
 8003184:	603b      	str	r3, [r7, #0]
 8003186:	462b      	mov	r3, r5
 8003188:	460a      	mov	r2, r1
 800318a:	4313      	orrs	r3, r2
 800318c:	607b      	str	r3, [r7, #4]
 800318e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003192:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            VEHICLEINFO_VEHICLESTATUS_START,
			VEHICLEINFO_VEHICLESTATUS_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 8003196:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800319a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800319e:	f7fe fca6 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 80031a2:	2301      	movs	r3, #1
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3798      	adds	r7, #152	; 0x98
 80031a8:	46bd      	mov	sp, r7
 80031aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ae:	bf00      	nop
 80031b0:	20000370 	.word	0x20000370

080031b4 <Marshal_PiuControllerQuestion>:
TeCanALRet Marshal_PiuControllerQuestion(uint8_t *TxData) {
 80031b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031b8:	b086      	sub	sp, #24
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
	uint64_t dataWord = 0;
 80031be:	f04f 0000 	mov.w	r0, #0
 80031c2:	f04f 0100 	mov.w	r1, #0
 80031c6:	e9c7 0104 	strd	r0, r1, [r7, #16]
	TsPiuControllerQuestion temp;
	TeCanALRet ret;

	temp = PiuControllerQuestion;
 80031ca:	4910      	ldr	r1, [pc, #64]	; (800320c <Marshal_PiuControllerQuestion+0x58>)
 80031cc:	7809      	ldrb	r1, [r1, #0]
 80031ce:	7339      	strb	r1, [r7, #12]
    
    // Reverse linear conversion
	temp.PiuQuestion = (temp.PiuQuestion
 80031d0:	7b39      	ldrb	r1, [r7, #12]
 80031d2:	7339      	strb	r1, [r7, #12]
			- PIUCONTROLLERQUESTION_PIUQUESTION_OFFSET)
			/ PIUCONTROLLERQUESTION_PIUQUESTION_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.PiuQuestion, dataWord,
 80031d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031d8:	f020 02ff 	bic.w	r2, r0, #255	; 0xff
 80031dc:	460b      	mov	r3, r1
 80031de:	7b39      	ldrb	r1, [r7, #12]
 80031e0:	b2c9      	uxtb	r1, r1
 80031e2:	2000      	movs	r0, #0
 80031e4:	460c      	mov	r4, r1
 80031e6:	4605      	mov	r5, r0
 80031e8:	ea42 0804 	orr.w	r8, r2, r4
 80031ec:	ea43 0905 	orr.w	r9, r3, r5
 80031f0:	e9c7 8904 	strd	r8, r9, [r7, #16]
            //little_endian
            PIUCONTROLLERQUESTION_PIUQUESTION_START,
			PIUCONTROLLERQUESTION_PIUQUESTION_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031fa:	f7fe fc78 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 80031fe:	2301      	movs	r3, #1
}
 8003200:	4618      	mov	r0, r3
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800320a:	bf00      	nop
 800320c:	20000384 	.word	0x20000384

08003210 <Marshal_DashboardQuestion>:
TeCanALRet Marshal_DashboardQuestion(uint8_t *TxData) {
 8003210:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003214:	b086      	sub	sp, #24
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
	uint64_t dataWord = 0;
 800321a:	f04f 0000 	mov.w	r0, #0
 800321e:	f04f 0100 	mov.w	r1, #0
 8003222:	e9c7 0104 	strd	r0, r1, [r7, #16]
	TsDashboardQuestion temp;
	TeCanALRet ret;

	temp = DashboardQuestion;
 8003226:	4910      	ldr	r1, [pc, #64]	; (8003268 <Marshal_DashboardQuestion+0x58>)
 8003228:	7809      	ldrb	r1, [r1, #0]
 800322a:	7339      	strb	r1, [r7, #12]
    
    // Reverse linear conversion
	temp.DcuQuestion = (temp.DcuQuestion
 800322c:	7b39      	ldrb	r1, [r7, #12]
 800322e:	7339      	strb	r1, [r7, #12]
			- DASHBOARDQUESTION_DCUQUESTION_OFFSET)
			/ DASHBOARDQUESTION_DCUQUESTION_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.DcuQuestion, dataWord,
 8003230:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003234:	f020 02ff 	bic.w	r2, r0, #255	; 0xff
 8003238:	460b      	mov	r3, r1
 800323a:	7b39      	ldrb	r1, [r7, #12]
 800323c:	b2c9      	uxtb	r1, r1
 800323e:	2000      	movs	r0, #0
 8003240:	460c      	mov	r4, r1
 8003242:	4605      	mov	r5, r0
 8003244:	ea42 0804 	orr.w	r8, r2, r4
 8003248:	ea43 0905 	orr.w	r9, r3, r5
 800324c:	e9c7 8904 	strd	r8, r9, [r7, #16]
            //little_endian
            DASHBOARDQUESTION_DCUQUESTION_START,
			DASHBOARDQUESTION_DCUQUESTION_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003256:	f7fe fc4a 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 800325a:	2301      	movs	r3, #1
}
 800325c:	4618      	mov	r0, r3
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003266:	bf00      	nop
 8003268:	20000388 	.word	0x20000388

0800326c <Marshal_CoolingControllerQuestion>:
TeCanALRet Marshal_CoolingControllerQuestion(uint8_t *TxData) {
 800326c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003270:	b086      	sub	sp, #24
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
	uint64_t dataWord = 0;
 8003276:	f04f 0000 	mov.w	r0, #0
 800327a:	f04f 0100 	mov.w	r1, #0
 800327e:	e9c7 0104 	strd	r0, r1, [r7, #16]
	TsCoolingControllerQuestion temp;
	TeCanALRet ret;

	temp = CoolingControllerQuestion;
 8003282:	4910      	ldr	r1, [pc, #64]	; (80032c4 <Marshal_CoolingControllerQuestion+0x58>)
 8003284:	7809      	ldrb	r1, [r1, #0]
 8003286:	7339      	strb	r1, [r7, #12]
    
    // Reverse linear conversion
	temp.CcuQuestion = (temp.CcuQuestion
 8003288:	7b39      	ldrb	r1, [r7, #12]
 800328a:	7339      	strb	r1, [r7, #12]
			- COOLINGCONTROLLERQUESTION_CCUQUESTION_OFFSET)
			/ COOLINGCONTROLLERQUESTION_CCUQUESTION_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.CcuQuestion, dataWord,
 800328c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003290:	f020 02ff 	bic.w	r2, r0, #255	; 0xff
 8003294:	460b      	mov	r3, r1
 8003296:	7b39      	ldrb	r1, [r7, #12]
 8003298:	b2c9      	uxtb	r1, r1
 800329a:	2000      	movs	r0, #0
 800329c:	460c      	mov	r4, r1
 800329e:	4605      	mov	r5, r0
 80032a0:	ea42 0804 	orr.w	r8, r2, r4
 80032a4:	ea43 0905 	orr.w	r9, r3, r5
 80032a8:	e9c7 8904 	strd	r8, r9, [r7, #16]
            //little_endian
            COOLINGCONTROLLERQUESTION_CCUQUESTION_START,
			COOLINGCONTROLLERQUESTION_CCUQUESTION_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032b2:	f7fe fc1c 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 80032b6:	2301      	movs	r3, #1
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80032c2:	bf00      	nop
 80032c4:	2000038c 	.word	0x2000038c

080032c8 <Marshal_TemperatureInfo>:
TeCanALRet Marshal_TemperatureInfo(uint8_t *TxData) {
 80032c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032cc:	b0a0      	sub	sp, #128	; 0x80
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	66f8      	str	r0, [r7, #108]	; 0x6c
	uint64_t dataWord = 0;
 80032d2:	f04f 0200 	mov.w	r2, #0
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	TsTemperatureInfo temp;
	TeCanALRet ret;

	temp = TemperatureInfo;
 80032de:	4a68      	ldr	r2, [pc, #416]	; (8003480 <Marshal_TemperatureInfo+0x1b8>)
 80032e0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80032e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032e8:	6018      	str	r0, [r3, #0]
 80032ea:	3304      	adds	r3, #4
 80032ec:	7019      	strb	r1, [r3, #0]
    
    // Reverse linear conversion
	temp.LeftFrontMotorTemperature = (temp.LeftFrontMotorTemperature
 80032ee:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
			- TEMPERATUREINFO_LEFTFRONTMOTORTEMPERATURE_OFFSET)
			/ TEMPERATUREINFO_LEFTFRONTMOTORTEMPERATURE_FACTOR;
 80032f2:	3314      	adds	r3, #20
 80032f4:	b2db      	uxtb	r3, r3
	temp.LeftFrontMotorTemperature = (temp.LeftFrontMotorTemperature
 80032f6:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
            
	temp.LeftRearMotorTemperature = (temp.LeftRearMotorTemperature
 80032fa:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
			- TEMPERATUREINFO_LEFTREARMOTORTEMPERATURE_OFFSET)
			/ TEMPERATUREINFO_LEFTREARMOTORTEMPERATURE_FACTOR;
 80032fe:	3314      	adds	r3, #20
 8003300:	b2db      	uxtb	r3, r3
	temp.LeftRearMotorTemperature = (temp.LeftRearMotorTemperature
 8003302:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
            
	temp.RightFrontMotorTemperature = (temp.RightFrontMotorTemperature
 8003306:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
			- TEMPERATUREINFO_RIGHTFRONTMOTORTEMPERATURE_OFFSET)
			/ TEMPERATUREINFO_RIGHTFRONTMOTORTEMPERATURE_FACTOR;
 800330a:	3314      	adds	r3, #20
 800330c:	b2db      	uxtb	r3, r3
	temp.RightFrontMotorTemperature = (temp.RightFrontMotorTemperature
 800330e:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
            
	temp.RightRearMotorTemperature = (temp.RightRearMotorTemperature
 8003312:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
			- TEMPERATUREINFO_RIGHTREARMOTORTEMPERATURE_OFFSET)
			/ TEMPERATUREINFO_RIGHTREARMOTORTEMPERATURE_FACTOR;
 8003316:	3314      	adds	r3, #20
 8003318:	b2db      	uxtb	r3, r3
	temp.RightRearMotorTemperature = (temp.RightRearMotorTemperature
 800331a:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            
	temp.BatteryTemperature = (temp.BatteryTemperature
 800331e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
			- TEMPERATUREINFO_BATTERYTEMPERATURE_OFFSET)
			/ TEMPERATUREINFO_BATTERYTEMPERATURE_FACTOR;
 8003322:	3314      	adds	r3, #20
 8003324:	b2db      	uxtb	r3, r3
	temp.BatteryTemperature = (temp.BatteryTemperature
 8003326:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.LeftFrontMotorTemperature, dataWord,
 800332a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800332e:	f022 04ff 	bic.w	r4, r2, #255	; 0xff
 8003332:	461d      	mov	r5, r3
 8003334:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2200      	movs	r2, #0
 800333c:	663b      	str	r3, [r7, #96]	; 0x60
 800333e:	667a      	str	r2, [r7, #100]	; 0x64
 8003340:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003344:	460b      	mov	r3, r1
 8003346:	4323      	orrs	r3, r4
 8003348:	623b      	str	r3, [r7, #32]
 800334a:	4613      	mov	r3, r2
 800334c:	432b      	orrs	r3, r5
 800334e:	627b      	str	r3, [r7, #36]	; 0x24
 8003350:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003354:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
            //little_endian
            TEMPERATUREINFO_LEFTFRONTMOTORTEMPERATURE_START,
			TEMPERATUREINFO_LEFTFRONTMOTORTEMPERATURE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.LeftRearMotorTemperature, dataWord,
 8003358:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800335c:	f422 417f 	bic.w	r1, r2, #65280	; 0xff00
 8003360:	65b9      	str	r1, [r7, #88]	; 0x58
 8003362:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003364:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2200      	movs	r2, #0
 800336c:	4698      	mov	r8, r3
 800336e:	4691      	mov	r9, r2
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800337c:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 8003380:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8003384:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8003388:	4621      	mov	r1, r4
 800338a:	4311      	orrs	r1, r2
 800338c:	61b9      	str	r1, [r7, #24]
 800338e:	4629      	mov	r1, r5
 8003390:	4319      	orrs	r1, r3
 8003392:	61f9      	str	r1, [r7, #28]
 8003394:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003398:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
            //little_endian
            TEMPERATUREINFO_LEFTREARMOTORTEMPERATURE_START,
			TEMPERATUREINFO_LEFTREARMOTORTEMPERATURE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.RightFrontMotorTemperature, dataWord,
 800339c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80033a0:	f422 017f 	bic.w	r1, r2, #16711680	; 0xff0000
 80033a4:	6539      	str	r1, [r7, #80]	; 0x50
 80033a6:	657b      	str	r3, [r7, #84]	; 0x54
 80033a8:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2200      	movs	r2, #0
 80033b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80033b2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80033b4:	f04f 0200 	mov.w	r2, #0
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80033c0:	4629      	mov	r1, r5
 80033c2:	040b      	lsls	r3, r1, #16
 80033c4:	4621      	mov	r1, r4
 80033c6:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 80033ca:	4621      	mov	r1, r4
 80033cc:	040a      	lsls	r2, r1, #16
 80033ce:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80033d2:	4621      	mov	r1, r4
 80033d4:	4311      	orrs	r1, r2
 80033d6:	6139      	str	r1, [r7, #16]
 80033d8:	4629      	mov	r1, r5
 80033da:	4319      	orrs	r1, r3
 80033dc:	6179      	str	r1, [r7, #20]
 80033de:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80033e2:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
            //little_endian
            TEMPERATUREINFO_RIGHTFRONTMOTORTEMPERATURE_START,
			TEMPERATUREINFO_RIGHTFRONTMOTORTEMPERATURE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.RightRearMotorTemperature, dataWord,
 80033e6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80033ea:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
 80033ee:	6439      	str	r1, [r7, #64]	; 0x40
 80033f0:	647b      	str	r3, [r7, #68]	; 0x44
 80033f2:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2200      	movs	r2, #0
 80033fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80033fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033fe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8003402:	460b      	mov	r3, r1
 8003404:	ea4f 2b13 	mov.w	fp, r3, lsr #8
 8003408:	460b      	mov	r3, r1
 800340a:	ea4f 6a03 	mov.w	sl, r3, lsl #24
 800340e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003412:	460b      	mov	r3, r1
 8003414:	ea43 030a 	orr.w	r3, r3, sl
 8003418:	60bb      	str	r3, [r7, #8]
 800341a:	4613      	mov	r3, r2
 800341c:	ea43 030b 	orr.w	r3, r3, fp
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003426:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
            //little_endian
            TEMPERATUREINFO_RIGHTREARMOTORTEMPERATURE_START,
			TEMPERATUREINFO_RIGHTREARMOTORTEMPERATURE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.BatteryTemperature, dataWord,
 800342a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800342e:	633a      	str	r2, [r7, #48]	; 0x30
 8003430:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003434:	637b      	str	r3, [r7, #52]	; 0x34
 8003436:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2200      	movs	r2, #0
 800343e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003440:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	f04f 0300 	mov.w	r3, #0
 800344a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800344c:	000b      	movs	r3, r1
 800344e:	2200      	movs	r2, #0
 8003450:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003454:	4621      	mov	r1, r4
 8003456:	4311      	orrs	r1, r2
 8003458:	6039      	str	r1, [r7, #0]
 800345a:	4629      	mov	r1, r5
 800345c:	4319      	orrs	r1, r3
 800345e:	6079      	str	r1, [r7, #4]
 8003460:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003464:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
            //little_endian
            TEMPERATUREINFO_BATTERYTEMPERATURE_START,
			TEMPERATUREINFO_BATTERYTEMPERATURE_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 8003468:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800346a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800346e:	f7fe fb3e 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 8003472:	2301      	movs	r3, #1
}
 8003474:	4618      	mov	r0, r3
 8003476:	3780      	adds	r7, #128	; 0x80
 8003478:	46bd      	mov	sp, r7
 800347a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800347e:	bf00      	nop
 8003480:	20000394 	.word	0x20000394

08003484 <Marshal_CoolingLoopModes>:
TeCanALRet Marshal_CoolingLoopModes(uint8_t *TxData) {
 8003484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003488:	b0a6      	sub	sp, #152	; 0x98
 800348a:	af00      	add	r7, sp, #0
 800348c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	uint64_t dataWord = 0;
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	TsCoolingLoopModes temp;
	TeCanALRet ret;

	temp = CoolingLoopModes;
 800349c:	4a78      	ldr	r2, [pc, #480]	; (8003680 <Marshal_CoolingLoopModes+0x1fc>)
 800349e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80034a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034a6:	6018      	str	r0, [r3, #0]
 80034a8:	3304      	adds	r3, #4
 80034aa:	7019      	strb	r1, [r3, #0]
    
    // Reverse linear conversion
	temp.InverterLoopFanMode = (temp.InverterLoopFanMode
 80034ac:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 80034b0:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
			- COOLINGLOOPMODES_INVERTERLOOPFANMODE_OFFSET)
			/ COOLINGLOOPMODES_INVERTERLOOPFANMODE_FACTOR;
            
	temp.InverterLoopPumpMode = (temp.InverterLoopPumpMode
 80034b4:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 80034b8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
			- COOLINGLOOPMODES_INVERTERLOOPPUMPMODE_OFFSET)
			/ COOLINGLOOPMODES_INVERTERLOOPPUMPMODE_FACTOR;
            
	temp.SpeakerRequest = (temp.SpeakerRequest
 80034bc:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
			- COOLINGLOOPMODES_SPEAKERREQUEST_OFFSET)
			/ COOLINGLOOPMODES_SPEAKERREQUEST_FACTOR;
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf14      	ite	ne
 80034c4:	2301      	movne	r3, #1
 80034c6:	2300      	moveq	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
	temp.SpeakerRequest = (temp.SpeakerRequest
 80034ca:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
            
	temp.MotorLoopFanMode = (temp.MotorLoopFanMode
 80034ce:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80034d2:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			- COOLINGLOOPMODES_MOTORLOOPFANMODE_OFFSET)
			/ COOLINGLOOPMODES_MOTORLOOPFANMODE_FACTOR;
            
	temp.MotorLoopPumpMode = (temp.MotorLoopPumpMode
 80034d6:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80034da:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			- COOLINGLOOPMODES_MOTORLOOPPUMPMODE_OFFSET)
			/ COOLINGLOOPMODES_MOTORLOOPPUMPMODE_FACTOR;
            
    // CANAL_SET_BITS only writes to correct bits, dataWord is not being overwritten
	dataWord = CANAL_SET_BITS(temp.InverterLoopFanMode, dataWord,
 80034de:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80034e2:	f022 0807 	bic.w	r8, r2, #7
 80034e6:	4699      	mov	r9, r3
 80034e8:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2200      	movs	r2, #0
 80034f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80034f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80034f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034f6:	f003 0407 	and.w	r4, r3, #7
 80034fa:	2500      	movs	r5, #0
 80034fc:	ea48 0304 	orr.w	r3, r8, r4
 8003500:	623b      	str	r3, [r7, #32]
 8003502:	ea49 0305 	orr.w	r3, r9, r5
 8003506:	627b      	str	r3, [r7, #36]	; 0x24
 8003508:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800350c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            COOLINGLOOPMODES_INVERTERLOOPFANMODE_START,
			COOLINGLOOPMODES_INVERTERLOOPFANMODE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.InverterLoopPumpMode, dataWord,
 8003510:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003514:	f022 0138 	bic.w	r1, r2, #56	; 0x38
 8003518:	6739      	str	r1, [r7, #112]	; 0x70
 800351a:	677b      	str	r3, [r7, #116]	; 0x74
 800351c:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2200      	movs	r2, #0
 8003524:	66bb      	str	r3, [r7, #104]	; 0x68
 8003526:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003528:	f04f 0200 	mov.w	r2, #0
 800352c:	f04f 0300 	mov.w	r3, #0
 8003530:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8003534:	4629      	mov	r1, r5
 8003536:	00cb      	lsls	r3, r1, #3
 8003538:	4621      	mov	r1, r4
 800353a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800353e:	4621      	mov	r1, r4
 8003540:	00ca      	lsls	r2, r1, #3
 8003542:	f002 0a38 	and.w	sl, r2, #56	; 0x38
 8003546:	f04f 0b00 	mov.w	fp, #0
 800354a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800354e:	460b      	mov	r3, r1
 8003550:	ea43 030a 	orr.w	r3, r3, sl
 8003554:	61bb      	str	r3, [r7, #24]
 8003556:	4613      	mov	r3, r2
 8003558:	ea43 030b 	orr.w	r3, r3, fp
 800355c:	61fb      	str	r3, [r7, #28]
 800355e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003562:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            COOLINGLOOPMODES_INVERTERLOOPPUMPMODE_START,
			COOLINGLOOPMODES_INVERTERLOOPPUMPMODE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.SpeakerRequest, dataWord,
 8003566:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800356a:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800356e:	6639      	str	r1, [r7, #96]	; 0x60
 8003570:	667b      	str	r3, [r7, #100]	; 0x64
 8003572:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2200      	movs	r2, #0
 800357a:	65bb      	str	r3, [r7, #88]	; 0x58
 800357c:	65fa      	str	r2, [r7, #92]	; 0x5c
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	f04f 0300 	mov.w	r3, #0
 8003586:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800358a:	4629      	mov	r1, r5
 800358c:	018b      	lsls	r3, r1, #6
 800358e:	4621      	mov	r1, r4
 8003590:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003594:	4621      	mov	r1, r4
 8003596:	018a      	lsls	r2, r1, #6
 8003598:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800359c:	4621      	mov	r1, r4
 800359e:	4311      	orrs	r1, r2
 80035a0:	6139      	str	r1, [r7, #16]
 80035a2:	4629      	mov	r1, r5
 80035a4:	4319      	orrs	r1, r3
 80035a6:	6179      	str	r1, [r7, #20]
 80035a8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80035ac:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            COOLINGLOOPMODES_SPEAKERREQUEST_START,
			COOLINGLOOPMODES_SPEAKERREQUEST_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.MotorLoopFanMode, dataWord,
 80035b0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80035b4:	f422 61e0 	bic.w	r1, r2, #1792	; 0x700
 80035b8:	6539      	str	r1, [r7, #80]	; 0x50
 80035ba:	657b      	str	r3, [r7, #84]	; 0x54
 80035bc:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2200      	movs	r2, #0
 80035c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80035c6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80035d4:	4629      	mov	r1, r5
 80035d6:	020b      	lsls	r3, r1, #8
 80035d8:	4621      	mov	r1, r4
 80035da:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 80035de:	4621      	mov	r1, r4
 80035e0:	020a      	lsls	r2, r1, #8
 80035e2:	f402 63e0 	and.w	r3, r2, #1792	; 0x700
 80035e6:	643b      	str	r3, [r7, #64]	; 0x40
 80035e8:	2300      	movs	r3, #0
 80035ea:	647b      	str	r3, [r7, #68]	; 0x44
 80035ec:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80035f0:	4623      	mov	r3, r4
 80035f2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80035f6:	4602      	mov	r2, r0
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	462b      	mov	r3, r5
 80035fe:	460a      	mov	r2, r1
 8003600:	4313      	orrs	r3, r2
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003608:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            COOLINGLOOPMODES_MOTORLOOPFANMODE_START,
			COOLINGLOOPMODES_MOTORLOOPFANMODE_LENGTH);
            
	dataWord = CANAL_SET_BITS(temp.MotorLoopPumpMode, dataWord,
 800360c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003610:	f422 5160 	bic.w	r1, r2, #14336	; 0x3800
 8003614:	63b9      	str	r1, [r7, #56]	; 0x38
 8003616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003618:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2200      	movs	r2, #0
 8003620:	633b      	str	r3, [r7, #48]	; 0x30
 8003622:	637a      	str	r2, [r7, #52]	; 0x34
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	f04f 0300 	mov.w	r3, #0
 800362c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003630:	4629      	mov	r1, r5
 8003632:	02cb      	lsls	r3, r1, #11
 8003634:	4621      	mov	r1, r4
 8003636:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 800363a:	4621      	mov	r1, r4
 800363c:	02ca      	lsls	r2, r1, #11
 800363e:	f402 5360 	and.w	r3, r2, #14336	; 0x3800
 8003642:	62bb      	str	r3, [r7, #40]	; 0x28
 8003644:	2300      	movs	r3, #0
 8003646:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003648:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 800364c:	4623      	mov	r3, r4
 800364e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003652:	4602      	mov	r2, r0
 8003654:	4313      	orrs	r3, r2
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	462b      	mov	r3, r5
 800365a:	460a      	mov	r2, r1
 800365c:	4313      	orrs	r3, r2
 800365e:	607b      	str	r3, [r7, #4]
 8003660:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003664:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
            //little_endian
            COOLINGLOOPMODES_MOTORLOOPPUMPMODE_START,
			COOLINGLOOPMODES_MOTORLOOPPUMPMODE_LENGTH);
            
	setDataWordIntoByteArray(dataWord, TxData);
 8003668:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800366c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8003670:	f7fe fa3d 	bl	8001aee <setDataWordIntoByteArray>

	return CANAL_OK;
 8003674:	2301      	movs	r3, #1
}
 8003676:	4618      	mov	r0, r3
 8003678:	3798      	adds	r7, #152	; 0x98
 800367a:	46bd      	mov	sp, r7
 800367c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003680:	200003a8 	.word	0x200003a8

08003684 <getBinaryUnmarshaller>:

/*********************************************************
 *           FUNCTION POINTER TABLE GETTERS
 *********************************************************/

 static TeCanALRet getBinaryUnmarshaller(uint32_t *ID, BinaryUnmarshaller **pUnmarshal) {
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < NUM_RX_MESSAGES; i++) {
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	e013      	b.n	80036bc <getBinaryUnmarshaller+0x38>
		if ((*ID) == CANAL_RX_MESSAGE_TABLE[i].ID) {
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	490d      	ldr	r1, [pc, #52]	; (80036d0 <getBinaryUnmarshaller+0x4c>)
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	f831 2032 	ldrh.w	r2, [r1, r2, lsl #3]
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d108      	bne.n	80036b6 <getBinaryUnmarshaller+0x32>
			*pUnmarshal = CANAL_RX_MESSAGE_TABLE[i].Unmarshal;
 80036a4:	4a0a      	ldr	r2, [pc, #40]	; (80036d0 <getBinaryUnmarshaller+0x4c>)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4413      	add	r3, r2
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	601a      	str	r2, [r3, #0]

			return CANAL_OK;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e006      	b.n	80036c4 <getBinaryUnmarshaller+0x40>
	for (int i = 0; i < NUM_RX_MESSAGES; i++) {
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	3301      	adds	r3, #1
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2b0b      	cmp	r3, #11
 80036c0:	dde8      	ble.n	8003694 <getBinaryUnmarshaller+0x10>
		}
	}

	return CANAL_UNSUPPORTED_RX_MESSAGE;
 80036c2:	2308      	movs	r3, #8
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	0800a030 	.word	0x0800a030

080036d4 <getBinaryMarshaller>:

static TeCanALRet getBinaryMarshaller(TeMessageID *ID, BinaryMarshaller **pMarshal) {
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < NUM_TX_MESSAGES; i++) {
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	e01b      	b.n	800371c <getBinaryMarshaller+0x48>
		if ((*ID) == CANAL_TX_MESSAGE_TABLE[i].ID) {
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	8819      	ldrh	r1, [r3, #0]
 80036e8:	4811      	ldr	r0, [pc, #68]	; (8003730 <getBinaryMarshaller+0x5c>)
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	4613      	mov	r3, r2
 80036ee:	005b      	lsls	r3, r3, #1
 80036f0:	4413      	add	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4403      	add	r3, r0
 80036f6:	881b      	ldrh	r3, [r3, #0]
 80036f8:	4299      	cmp	r1, r3
 80036fa:	d10c      	bne.n	8003716 <getBinaryMarshaller+0x42>
			*pMarshal = CANAL_TX_MESSAGE_TABLE[i].Marshal;
 80036fc:	490c      	ldr	r1, [pc, #48]	; (8003730 <getBinaryMarshaller+0x5c>)
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	4613      	mov	r3, r2
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	4413      	add	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	3304      	adds	r3, #4
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	601a      	str	r2, [r3, #0]

			return CANAL_OK;
 8003712:	2301      	movs	r3, #1
 8003714:	e006      	b.n	8003724 <getBinaryMarshaller+0x50>
	for (int i = 0; i < NUM_TX_MESSAGES; i++) {
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	3301      	adds	r3, #1
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b07      	cmp	r3, #7
 8003720:	dde0      	ble.n	80036e4 <getBinaryMarshaller+0x10>
		}
	}

	return CANAL_UNSUPPORTED_TX_MESSAGE;
 8003722:	2309      	movs	r3, #9
}
 8003724:	4618      	mov	r0, r3
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	0800a090 	.word	0x0800a090

08003734 <Print_AMK1_SetPoints1>:

/*********************************************************
 *             PUBLIC FUNCTION DEFINITIONS
 *********************************************************/
 
void Print_AMK1_SetPoints1() {
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 800373a:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <Print_AMK1_SetPoints1+0x34>)
 800373c:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AMK1_SetPoints1");
    CANAL_PRINT("%sAMK_bInverterOn: %u", sep, AMK1_SetPoints1.AMK_bInverterOn);
 800373e:	4b0b      	ldr	r3, [pc, #44]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 8003740:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sAMK_bDcOn: %u", sep, AMK1_SetPoints1.AMK_bDcOn);
 8003742:	4b0a      	ldr	r3, [pc, #40]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 8003744:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sAMK_bEnable: %u", sep, AMK1_SetPoints1.AMK_bEnable);
 8003746:	4b09      	ldr	r3, [pc, #36]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 8003748:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sAMK_bErrorReset: %u", sep, AMK1_SetPoints1.AMK_bErrorReset);
 800374a:	4b08      	ldr	r3, [pc, #32]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 800374c:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sAMK_TargetVelocity: %f", sep, AMK1_SetPoints1.AMK_TargetVelocity);
 800374e:	4b07      	ldr	r3, [pc, #28]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 8003750:	685b      	ldr	r3, [r3, #4]
    CANAL_PRINT("%sAMK_TorqueLimitPositiv: %f", sep, AMK1_SetPoints1.AMK_TorqueLimitPositiv);
 8003752:	4b06      	ldr	r3, [pc, #24]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 8003754:	689b      	ldr	r3, [r3, #8]
    CANAL_PRINT("%sAMK_TorqueLimitNegativ: %f", sep, AMK1_SetPoints1.AMK_TorqueLimitNegativ);
 8003756:	4b05      	ldr	r3, [pc, #20]	; (800376c <Print_AMK1_SetPoints1+0x38>)
 8003758:	68db      	ldr	r3, [r3, #12]
    CANAL_PRINT("\n\r");
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	08009fa0 	.word	0x08009fa0
 800376c:	200002fc 	.word	0x200002fc

08003770 <Print_AMK1_ActualValues2>:
void Print_AMK1_ActualValues2() {
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003776:	4b08      	ldr	r3, [pc, #32]	; (8003798 <Print_AMK1_ActualValues2+0x28>)
 8003778:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AMK1_ActualValues2");
    CANAL_PRINT("%sAMK_TempMotor: %f", sep, AMK1_ActualValues2.AMK_TempMotor);
 800377a:	4b08      	ldr	r3, [pc, #32]	; (800379c <Print_AMK1_ActualValues2+0x2c>)
 800377c:	681b      	ldr	r3, [r3, #0]
    CANAL_PRINT("%sAMK_TempInverter: %f", sep, AMK1_ActualValues2.AMK_TempInverter);
 800377e:	4b07      	ldr	r3, [pc, #28]	; (800379c <Print_AMK1_ActualValues2+0x2c>)
 8003780:	685b      	ldr	r3, [r3, #4]
    CANAL_PRINT("%sAMK_ErrorInfo: %u", sep, AMK1_ActualValues2.AMK_ErrorInfo);
 8003782:	4b06      	ldr	r3, [pc, #24]	; (800379c <Print_AMK1_ActualValues2+0x2c>)
 8003784:	891b      	ldrh	r3, [r3, #8]
    CANAL_PRINT("%sAMK_TempIGBT: %f", sep, AMK1_ActualValues2.AMK_TempIGBT);
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <Print_AMK1_ActualValues2+0x2c>)
 8003788:	68db      	ldr	r3, [r3, #12]
    CANAL_PRINT("\n\r");
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	08009fa0 	.word	0x08009fa0
 800379c:	2000030c 	.word	0x2000030c

080037a0 <Print_AMK1_ActualValues1>:
void Print_AMK1_ActualValues1() {
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80037a6:	4b0f      	ldr	r3, [pc, #60]	; (80037e4 <Print_AMK1_ActualValues1+0x44>)
 80037a8:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AMK1_ActualValues1");
    CANAL_PRINT("%sAMK_bSystemReady: %u", sep, AMK1_ActualValues1.AMK_bSystemReady);
 80037aa:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sAMK_bError: %u", sep, AMK1_ActualValues1.AMK_bError);
 80037ae:	4b0e      	ldr	r3, [pc, #56]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037b0:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sAMK_bWarn: %u", sep, AMK1_ActualValues1.AMK_bWarn);
 80037b2:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037b4:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sAMK_bQuitDcOn: %u", sep, AMK1_ActualValues1.AMK_bQuitDcOn);
 80037b6:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037b8:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sAMK_bDcOn: %u", sep, AMK1_ActualValues1.AMK_bDcOn);
 80037ba:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037bc:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("%sAMK_bQuitInverterOn: %u", sep, AMK1_ActualValues1.AMK_bQuitInverterOn);
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037c0:	795b      	ldrb	r3, [r3, #5]
    CANAL_PRINT("%sAMK_bInverterOn: %u", sep, AMK1_ActualValues1.AMK_bInverterOn);
 80037c2:	4b09      	ldr	r3, [pc, #36]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037c4:	799b      	ldrb	r3, [r3, #6]
    CANAL_PRINT("%sAMK_bDerating: %u", sep, AMK1_ActualValues1.AMK_bDerating);
 80037c6:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037c8:	79db      	ldrb	r3, [r3, #7]
    CANAL_PRINT("%sAMK_ActualVelocity: %f", sep, AMK1_ActualValues1.AMK_ActualVelocity);
 80037ca:	4b07      	ldr	r3, [pc, #28]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037cc:	689b      	ldr	r3, [r3, #8]
    CANAL_PRINT("%sAMK_TorqueCurrent: %f", sep, AMK1_ActualValues1.AMK_TorqueCurrent);
 80037ce:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037d0:	68db      	ldr	r3, [r3, #12]
    CANAL_PRINT("%sAMK_MagnetizingCurrent: %f", sep, AMK1_ActualValues1.AMK_MagnetizingCurrent);
 80037d2:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <Print_AMK1_ActualValues1+0x48>)
 80037d4:	691b      	ldr	r3, [r3, #16]
    CANAL_PRINT("\n\r");
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	08009fa0 	.word	0x08009fa0
 80037e8:	2000031c 	.word	0x2000031c

080037ec <Print_AMK0_ActualValues1>:
void Print_AMK0_ActualValues1() {
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80037f2:	4b0f      	ldr	r3, [pc, #60]	; (8003830 <Print_AMK0_ActualValues1+0x44>)
 80037f4:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AMK0_ActualValues1");
    CANAL_PRINT("%sAMK_bSystemReady: %u", sep, AMK0_ActualValues1.AMK_bSystemReady);
 80037f6:	4b0f      	ldr	r3, [pc, #60]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 80037f8:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sAMK_bError: %u", sep, AMK0_ActualValues1.AMK_bError);
 80037fa:	4b0e      	ldr	r3, [pc, #56]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 80037fc:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sAMK_bWarn: %u", sep, AMK0_ActualValues1.AMK_bWarn);
 80037fe:	4b0d      	ldr	r3, [pc, #52]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003800:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sAMK_bQuitDcOn: %u", sep, AMK0_ActualValues1.AMK_bQuitDcOn);
 8003802:	4b0c      	ldr	r3, [pc, #48]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003804:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sAMK_bDcOn: %u", sep, AMK0_ActualValues1.AMK_bDcOn);
 8003806:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003808:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("%sAMK_bQuitInverterOn: %u", sep, AMK0_ActualValues1.AMK_bQuitInverterOn);
 800380a:	4b0a      	ldr	r3, [pc, #40]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 800380c:	795b      	ldrb	r3, [r3, #5]
    CANAL_PRINT("%sAMK_bInverterOn: %u", sep, AMK0_ActualValues1.AMK_bInverterOn);
 800380e:	4b09      	ldr	r3, [pc, #36]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003810:	799b      	ldrb	r3, [r3, #6]
    CANAL_PRINT("%sAMK_bDerating: %u", sep, AMK0_ActualValues1.AMK_bDerating);
 8003812:	4b08      	ldr	r3, [pc, #32]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003814:	79db      	ldrb	r3, [r3, #7]
    CANAL_PRINT("%sAMK_ActualVelocity: %f", sep, AMK0_ActualValues1.AMK_ActualVelocity);
 8003816:	4b07      	ldr	r3, [pc, #28]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003818:	689b      	ldr	r3, [r3, #8]
    CANAL_PRINT("%sAMK_TorqueCurrent: %f", sep, AMK0_ActualValues1.AMK_TorqueCurrent);
 800381a:	4b06      	ldr	r3, [pc, #24]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 800381c:	68db      	ldr	r3, [r3, #12]
    CANAL_PRINT("%sAMK_MagnetizingCurrent: %f", sep, AMK0_ActualValues1.AMK_MagnetizingCurrent);
 800381e:	4b05      	ldr	r3, [pc, #20]	; (8003834 <Print_AMK0_ActualValues1+0x48>)
 8003820:	691b      	ldr	r3, [r3, #16]
    CANAL_PRINT("\n\r");
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	08009fa0 	.word	0x08009fa0
 8003834:	20000330 	.word	0x20000330

08003838 <Print_AMK0_ActualValues2>:
void Print_AMK0_ActualValues2() {
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 800383e:	4b08      	ldr	r3, [pc, #32]	; (8003860 <Print_AMK0_ActualValues2+0x28>)
 8003840:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AMK0_ActualValues2");
    CANAL_PRINT("%sAMK_TempMotor: %f", sep, AMK0_ActualValues2.AMK_TempMotor);
 8003842:	4b08      	ldr	r3, [pc, #32]	; (8003864 <Print_AMK0_ActualValues2+0x2c>)
 8003844:	681b      	ldr	r3, [r3, #0]
    CANAL_PRINT("%sAMK_TempInverter: %f", sep, AMK0_ActualValues2.AMK_TempInverter);
 8003846:	4b07      	ldr	r3, [pc, #28]	; (8003864 <Print_AMK0_ActualValues2+0x2c>)
 8003848:	685b      	ldr	r3, [r3, #4]
    CANAL_PRINT("%sAMK_ErrorInfo: %u", sep, AMK0_ActualValues2.AMK_ErrorInfo);
 800384a:	4b06      	ldr	r3, [pc, #24]	; (8003864 <Print_AMK0_ActualValues2+0x2c>)
 800384c:	891b      	ldrh	r3, [r3, #8]
    CANAL_PRINT("%sAMK_TempIGBT: %f", sep, AMK0_ActualValues2.AMK_TempIGBT);
 800384e:	4b05      	ldr	r3, [pc, #20]	; (8003864 <Print_AMK0_ActualValues2+0x2c>)
 8003850:	68db      	ldr	r3, [r3, #12]
    CANAL_PRINT("\n\r");
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	08009fa0 	.word	0x08009fa0
 8003864:	20000344 	.word	0x20000344

08003868 <Print_AMK0_SetPoints1>:
void Print_AMK0_SetPoints1() {
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 800386e:	4b0b      	ldr	r3, [pc, #44]	; (800389c <Print_AMK0_SetPoints1+0x34>)
 8003870:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AMK0_SetPoints1");
    CANAL_PRINT("%sAMK_bInverterOn: %u", sep, AMK0_SetPoints1.AMK_bInverterOn);
 8003872:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 8003874:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sAMK_bDcOn: %u", sep, AMK0_SetPoints1.AMK_bDcOn);
 8003876:	4b0a      	ldr	r3, [pc, #40]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 8003878:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sAMK_bEnable: %u", sep, AMK0_SetPoints1.AMK_bEnable);
 800387a:	4b09      	ldr	r3, [pc, #36]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 800387c:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sAMK_bErrorReset: %u", sep, AMK0_SetPoints1.AMK_bErrorReset);
 800387e:	4b08      	ldr	r3, [pc, #32]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 8003880:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sAMK_TargetVelocity: %f", sep, AMK0_SetPoints1.AMK_TargetVelocity);
 8003882:	4b07      	ldr	r3, [pc, #28]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 8003884:	685b      	ldr	r3, [r3, #4]
    CANAL_PRINT("%sAMK_TorqueLimitPositiv: %f", sep, AMK0_SetPoints1.AMK_TorqueLimitPositiv);
 8003886:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 8003888:	689b      	ldr	r3, [r3, #8]
    CANAL_PRINT("%sAMK_TorqueLimitNegativ: %f", sep, AMK0_SetPoints1.AMK_TorqueLimitNegativ);
 800388a:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <Print_AMK0_SetPoints1+0x38>)
 800388c:	68db      	ldr	r3, [r3, #12]
    CANAL_PRINT("\n\r");
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	08009fa0 	.word	0x08009fa0
 80038a0:	20000354 	.word	0x20000354

080038a4 <Print_AccelerometerData>:
void Print_AccelerometerData() {
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80038aa:	4b07      	ldr	r3, [pc, #28]	; (80038c8 <Print_AccelerometerData+0x24>)
 80038ac:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: AccelerometerData");
    CANAL_PRINT("%sAccelLateral: %d", sep, AccelerometerData.AccelLateral);
 80038ae:	4b07      	ldr	r3, [pc, #28]	; (80038cc <Print_AccelerometerData+0x28>)
 80038b0:	881b      	ldrh	r3, [r3, #0]
    CANAL_PRINT("%sAccelLongitudinal: %d", sep, AccelerometerData.AccelLongitudinal);
 80038b2:	4b06      	ldr	r3, [pc, #24]	; (80038cc <Print_AccelerometerData+0x28>)
 80038b4:	885b      	ldrh	r3, [r3, #2]
    CANAL_PRINT("%sYawRate: %d", sep, AccelerometerData.YawRate);
 80038b6:	4b05      	ldr	r3, [pc, #20]	; (80038cc <Print_AccelerometerData+0x28>)
 80038b8:	889b      	ldrh	r3, [r3, #4]
    CANAL_PRINT("\n\r");
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	08009fa0 	.word	0x08009fa0
 80038cc:	20000364 	.word	0x20000364

080038d0 <Print_LvBatteryData>:
void Print_LvBatteryData() {
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80038d6:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <Print_LvBatteryData+0x20>)
 80038d8:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: LvBatteryData");
    CANAL_PRINT("%sGlvCurrent: %u", sep, LvBatteryData.GlvCurrent);
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <Print_LvBatteryData+0x24>)
 80038dc:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sGlvVoltage: %u", sep, LvBatteryData.GlvVoltage);
 80038de:	4b05      	ldr	r3, [pc, #20]	; (80038f4 <Print_LvBatteryData+0x24>)
 80038e0:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("\n\r");
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	08009fa0 	.word	0x08009fa0
 80038f4:	2000036c 	.word	0x2000036c

080038f8 <Print_VehicleInfo>:
void Print_VehicleInfo() {
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80038fe:	4b09      	ldr	r3, [pc, #36]	; (8003924 <Print_VehicleInfo+0x2c>)
 8003900:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: VehicleInfo");
    CANAL_PRINT("%sMaximumPowerAvailablePercentage: %u", sep, VehicleInfo.MaximumPowerAvailablePercentage);
 8003902:	4b09      	ldr	r3, [pc, #36]	; (8003928 <Print_VehicleInfo+0x30>)
 8003904:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sSocPercentage: %u", sep, VehicleInfo.SocPercentage);
 8003906:	4b08      	ldr	r3, [pc, #32]	; (8003928 <Print_VehicleInfo+0x30>)
 8003908:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sVcuErrors: %u", sep, VehicleInfo.VcuErrors);
 800390a:	4b07      	ldr	r3, [pc, #28]	; (8003928 <Print_VehicleInfo+0x30>)
 800390c:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sVehicleSpeed: %u", sep, VehicleInfo.VehicleSpeed);
 800390e:	4b06      	ldr	r3, [pc, #24]	; (8003928 <Print_VehicleInfo+0x30>)
 8003910:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sVehicleStatus: %u", sep, VehicleInfo.VehicleStatus);
 8003912:	4b05      	ldr	r3, [pc, #20]	; (8003928 <Print_VehicleInfo+0x30>)
 8003914:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("\n\r");
}
 8003916:	bf00      	nop
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	08009fa0 	.word	0x08009fa0
 8003928:	20000370 	.word	0x20000370

0800392c <Print_CoolingControllerAnswer>:
void Print_CoolingControllerAnswer() {
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003932:	4b05      	ldr	r3, [pc, #20]	; (8003948 <Print_CoolingControllerAnswer+0x1c>)
 8003934:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: CoolingControllerAnswer");
    CANAL_PRINT("%sCcuAnswer: %u", sep, CoolingControllerAnswer.CcuAnswer);
 8003936:	4b05      	ldr	r3, [pc, #20]	; (800394c <Print_CoolingControllerAnswer+0x20>)
 8003938:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	08009fa0 	.word	0x08009fa0
 800394c:	20000378 	.word	0x20000378

08003950 <Print_DashboardAnswer>:
void Print_DashboardAnswer() {
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003956:	4b05      	ldr	r3, [pc, #20]	; (800396c <Print_DashboardAnswer+0x1c>)
 8003958:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: DashboardAnswer");
    CANAL_PRINT("%sDcuAnswer: %u", sep, DashboardAnswer.DcuAnswer);
 800395a:	4b05      	ldr	r3, [pc, #20]	; (8003970 <Print_DashboardAnswer+0x20>)
 800395c:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	08009fa0 	.word	0x08009fa0
 8003970:	2000037c 	.word	0x2000037c

08003974 <Print_PiuControllerAnswer>:
void Print_PiuControllerAnswer() {
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 800397a:	4b05      	ldr	r3, [pc, #20]	; (8003990 <Print_PiuControllerAnswer+0x1c>)
 800397c:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: PiuControllerAnswer");
    CANAL_PRINT("%sPiuAnswer: %u", sep, PiuControllerAnswer.PiuAnswer);
 800397e:	4b05      	ldr	r3, [pc, #20]	; (8003994 <Print_PiuControllerAnswer+0x20>)
 8003980:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	08009fa0 	.word	0x08009fa0
 8003994:	20000380 	.word	0x20000380

08003998 <Print_PiuControllerQuestion>:
void Print_PiuControllerQuestion() {
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <Print_PiuControllerQuestion+0x1c>)
 80039a0:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: PiuControllerQuestion");
    CANAL_PRINT("%sPiuQuestion: %u", sep, PiuControllerQuestion.PiuQuestion);
 80039a2:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <Print_PiuControllerQuestion+0x20>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	08009fa0 	.word	0x08009fa0
 80039b8:	20000384 	.word	0x20000384

080039bc <Print_DashboardQuestion>:
void Print_DashboardQuestion() {
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80039c2:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <Print_DashboardQuestion+0x1c>)
 80039c4:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: DashboardQuestion");
    CANAL_PRINT("%sDcuQuestion: %u", sep, DashboardQuestion.DcuQuestion);
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <Print_DashboardQuestion+0x20>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	08009fa0 	.word	0x08009fa0
 80039dc:	20000388 	.word	0x20000388

080039e0 <Print_CoolingControllerQuestion>:
void Print_CoolingControllerQuestion() {
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 80039e6:	4b05      	ldr	r3, [pc, #20]	; (80039fc <Print_CoolingControllerQuestion+0x1c>)
 80039e8:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: CoolingControllerQuestion");
    CANAL_PRINT("%sCcuQuestion: %u", sep, CoolingControllerQuestion.CcuQuestion);
 80039ea:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <Print_CoolingControllerQuestion+0x20>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	08009fa0 	.word	0x08009fa0
 8003a00:	2000038c 	.word	0x2000038c

08003a04 <Print_DashboardData>:
void Print_DashboardData() {
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003a0a:	4b05      	ldr	r3, [pc, #20]	; (8003a20 <Print_DashboardData+0x1c>)
 8003a0c:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: DashboardData");
    CANAL_PRINT("%sGpsVehicleSpeed: %f", sep, DashboardData.GpsVehicleSpeed);
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <Print_DashboardData+0x20>)
 8003a10:	681b      	ldr	r3, [r3, #0]
    CANAL_PRINT("\n\r");
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	08009fa0 	.word	0x08009fa0
 8003a24:	20000390 	.word	0x20000390

08003a28 <Print_TemperatureInfo>:
void Print_TemperatureInfo() {
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003a2e:	4b09      	ldr	r3, [pc, #36]	; (8003a54 <Print_TemperatureInfo+0x2c>)
 8003a30:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: TemperatureInfo");
    CANAL_PRINT("%sLeftFrontMotorTemperature: %u", sep, TemperatureInfo.LeftFrontMotorTemperature);
 8003a32:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <Print_TemperatureInfo+0x30>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sLeftRearMotorTemperature: %u", sep, TemperatureInfo.LeftRearMotorTemperature);
 8003a36:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <Print_TemperatureInfo+0x30>)
 8003a38:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sRightFrontMotorTemperature: %u", sep, TemperatureInfo.RightFrontMotorTemperature);
 8003a3a:	4b07      	ldr	r3, [pc, #28]	; (8003a58 <Print_TemperatureInfo+0x30>)
 8003a3c:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sRightRearMotorTemperature: %u", sep, TemperatureInfo.RightRearMotorTemperature);
 8003a3e:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <Print_TemperatureInfo+0x30>)
 8003a40:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sBatteryTemperature: %u", sep, TemperatureInfo.BatteryTemperature);
 8003a42:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <Print_TemperatureInfo+0x30>)
 8003a44:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("\n\r");
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	08009fa0 	.word	0x08009fa0
 8003a58:	20000394 	.word	0x20000394

08003a5c <Print_CoolingLoopsData>:
void Print_CoolingLoopsData() {
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003a62:	4b0d      	ldr	r3, [pc, #52]	; (8003a98 <Print_CoolingLoopsData+0x3c>)
 8003a64:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: CoolingLoopsData");
    CANAL_PRINT("%sInverterLoopFluidTemp: %u", sep, CoolingLoopsData.InverterLoopFluidTemp);
 8003a66:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sMotorLoopFluidTemp: %u", sep, CoolingLoopsData.MotorLoopFluidTemp);
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a6c:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sInverterLoopPressure: %u", sep, CoolingLoopsData.InverterLoopPressure);
 8003a6e:	4b0b      	ldr	r3, [pc, #44]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a70:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sMotorLoopPressure: %u", sep, CoolingLoopsData.MotorLoopPressure);
 8003a72:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a74:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sInverterLoopTempSensorStatus: %u", sep, CoolingLoopsData.InverterLoopTempSensorStatus);
 8003a76:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a78:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("%sMotorLoopTempSensorStatus: %u", sep, CoolingLoopsData.MotorLoopTempSensorStatus);
 8003a7a:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a7c:	795b      	ldrb	r3, [r3, #5]
    CANAL_PRINT("%sInverterLoopPressureSensorStatus: %u", sep, CoolingLoopsData.InverterLoopPressureSensorStatus);
 8003a7e:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a80:	799b      	ldrb	r3, [r3, #6]
    CANAL_PRINT("%sMotorLoopPressureSensorStatus: %u", sep, CoolingLoopsData.MotorLoopPressureSensorStatus);
 8003a82:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a84:	79db      	ldrb	r3, [r3, #7]
    CANAL_PRINT("%sMC_CoolingLoopsData: %u", sep, CoolingLoopsData.MC_CoolingLoopsData);
 8003a86:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <Print_CoolingLoopsData+0x40>)
 8003a88:	7a1b      	ldrb	r3, [r3, #8]
    CANAL_PRINT("\n\r");
}
 8003a8a:	bf00      	nop
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	08009fa0 	.word	0x08009fa0
 8003a9c:	2000039c 	.word	0x2000039c

08003aa0 <Print_CoolingLoopModes>:
void Print_CoolingLoopModes() {
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003aa6:	4b09      	ldr	r3, [pc, #36]	; (8003acc <Print_CoolingLoopModes+0x2c>)
 8003aa8:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: CoolingLoopModes");
    CANAL_PRINT("%sInverterLoopFanMode: %u", sep, CoolingLoopModes.InverterLoopFanMode);
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <Print_CoolingLoopModes+0x30>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sInverterLoopPumpMode: %u", sep, CoolingLoopModes.InverterLoopPumpMode);
 8003aae:	4b08      	ldr	r3, [pc, #32]	; (8003ad0 <Print_CoolingLoopModes+0x30>)
 8003ab0:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sSpeakerRequest: %u", sep, CoolingLoopModes.SpeakerRequest);
 8003ab2:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <Print_CoolingLoopModes+0x30>)
 8003ab4:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sMotorLoopFanMode: %u", sep, CoolingLoopModes.MotorLoopFanMode);
 8003ab6:	4b06      	ldr	r3, [pc, #24]	; (8003ad0 <Print_CoolingLoopModes+0x30>)
 8003ab8:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sMotorLoopPumpMode: %u", sep, CoolingLoopModes.MotorLoopPumpMode);
 8003aba:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <Print_CoolingLoopModes+0x30>)
 8003abc:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("\n\r");
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	08009fa0 	.word	0x08009fa0
 8003ad0:	200003a8 	.word	0x200003a8

08003ad4 <Print_PedalPositions>:
void Print_PedalPositions() {
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
	char* sep ="\n\r\t";
 8003ada:	4b0f      	ldr	r3, [pc, #60]	; (8003b18 <Print_PedalPositions+0x44>)
 8003adc:	607b      	str	r3, [r7, #4]

	CANAL_PRINT("MESSAGE: PedalPositions");
    CANAL_PRINT("%sBrakePedalPosition0: %u", sep, PedalPositions.BrakePedalPosition0);
 8003ade:	4b0f      	ldr	r3, [pc, #60]	; (8003b1c <Print_PedalPositions+0x48>)
 8003ae0:	781b      	ldrb	r3, [r3, #0]
    CANAL_PRINT("%sBrakePedalPosition1: %u", sep, PedalPositions.BrakePedalPosition1);
 8003ae2:	4b0e      	ldr	r3, [pc, #56]	; (8003b1c <Print_PedalPositions+0x48>)
 8003ae4:	785b      	ldrb	r3, [r3, #1]
    CANAL_PRINT("%sAcceleratorPedalPosition1: %u", sep, PedalPositions.AcceleratorPedalPosition1);
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <Print_PedalPositions+0x48>)
 8003ae8:	789b      	ldrb	r3, [r3, #2]
    CANAL_PRINT("%sAcceleratorPedalPosition0: %u", sep, PedalPositions.AcceleratorPedalPosition0);
 8003aea:	4b0c      	ldr	r3, [pc, #48]	; (8003b1c <Print_PedalPositions+0x48>)
 8003aec:	78db      	ldrb	r3, [r3, #3]
    CANAL_PRINT("%sDriveButton: %u", sep, PedalPositions.DriveButton);
 8003aee:	4b0b      	ldr	r3, [pc, #44]	; (8003b1c <Print_PedalPositions+0x48>)
 8003af0:	791b      	ldrb	r3, [r3, #4]
    CANAL_PRINT("%sBpps0Status: %u", sep, PedalPositions.Bpps0Status);
 8003af2:	4b0a      	ldr	r3, [pc, #40]	; (8003b1c <Print_PedalPositions+0x48>)
 8003af4:	795b      	ldrb	r3, [r3, #5]
    CANAL_PRINT("%sBpps1Status: %u", sep, PedalPositions.Bpps1Status);
 8003af6:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <Print_PedalPositions+0x48>)
 8003af8:	799b      	ldrb	r3, [r3, #6]
    CANAL_PRINT("%sApps0Status: %u", sep, PedalPositions.Apps0Status);
 8003afa:	4b08      	ldr	r3, [pc, #32]	; (8003b1c <Print_PedalPositions+0x48>)
 8003afc:	79db      	ldrb	r3, [r3, #7]
    CANAL_PRINT("%sApps1Status: %u", sep, PedalPositions.Apps1Status);
 8003afe:	4b07      	ldr	r3, [pc, #28]	; (8003b1c <Print_PedalPositions+0x48>)
 8003b00:	7a1b      	ldrb	r3, [r3, #8]
    CANAL_PRINT("%sBspdFault: %u", sep, PedalPositions.BspdFault);
 8003b02:	4b06      	ldr	r3, [pc, #24]	; (8003b1c <Print_PedalPositions+0x48>)
 8003b04:	7a5b      	ldrb	r3, [r3, #9]
    CANAL_PRINT("%sMC_PedalPosition: %u", sep, PedalPositions.MC_PedalPosition);
 8003b06:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <Print_PedalPositions+0x48>)
 8003b08:	7a9b      	ldrb	r3, [r3, #10]
    CANAL_PRINT("\n\r");
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	08009fa0 	.word	0x08009fa0
 8003b1c:	200003b0 	.word	0x200003b0

08003b20 <Print_Message>:

TeCanALRet Print_Message(uint32_t *ID) {
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
	CanALPrinter* print;

	for (int i = 0; i < TOTAL_MESSAGES; i++) {
 8003b28:	2300      	movs	r3, #0
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	e014      	b.n	8003b58 <Print_Message+0x38>
		if ((*ID) == CANAL_PRINTER_TABLE[i].ID) {
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	490d      	ldr	r1, [pc, #52]	; (8003b68 <Print_Message+0x48>)
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	f831 2032 	ldrh.w	r2, [r1, r2, lsl #3]
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d109      	bne.n	8003b52 <Print_Message+0x32>
			print = CANAL_PRINTER_TABLE[i].printer;
 8003b3e:	4a0a      	ldr	r2, [pc, #40]	; (8003b68 <Print_Message+0x48>)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	4413      	add	r3, r2
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	60bb      	str	r3, [r7, #8]

			(*print)();
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	4798      	blx	r3

			return CANAL_OK;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e006      	b.n	8003b60 <Print_Message+0x40>
	for (int i = 0; i < TOTAL_MESSAGES; i++) {
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	3301      	adds	r3, #1
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b13      	cmp	r3, #19
 8003b5c:	dde7      	ble.n	8003b2e <Print_Message+0xe>
		}
	}

	return CANAL_UNSUPPORTED_TX_MESSAGE;
 8003b5e:	2309      	movs	r3, #9
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	0800a0f0 	.word	0x0800a0f0

08003b6c <GetTxDataLength>:

TeCanALRet GetTxDataLength(TeMessageID *ID, uint32_t *dlc) {
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < NUM_TX_MESSAGES; i++) {
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	e01b      	b.n	8003bb4 <GetTxDataLength+0x48>
			if ((*ID) == CANAL_TX_MESSAGE_TABLE[i].ID) {
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	8819      	ldrh	r1, [r3, #0]
 8003b80:	4811      	ldr	r0, [pc, #68]	; (8003bc8 <GetTxDataLength+0x5c>)
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	4613      	mov	r3, r2
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	4413      	add	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4403      	add	r3, r0
 8003b8e:	881b      	ldrh	r3, [r3, #0]
 8003b90:	4299      	cmp	r1, r3
 8003b92:	d10c      	bne.n	8003bae <GetTxDataLength+0x42>
				*dlc = CANAL_TX_MESSAGE_TABLE[i].dlc;
 8003b94:	490c      	ldr	r1, [pc, #48]	; (8003bc8 <GetTxDataLength+0x5c>)
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	4413      	add	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	3308      	adds	r3, #8
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	601a      	str	r2, [r3, #0]

				return CANAL_OK;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e006      	b.n	8003bbc <GetTxDataLength+0x50>
	for (int i = 0; i < NUM_TX_MESSAGES; i++) {
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2b07      	cmp	r3, #7
 8003bb8:	dde0      	ble.n	8003b7c <GetTxDataLength+0x10>
			}
		}

    return CANAL_UNSUPPORTED_TX_MESSAGE;
 8003bba:	2309      	movs	r3, #9
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	0800a090 	.word	0x0800a090

08003bcc <UnmarshalBinary>:

// UnmarshalBinary acts as a generic binary unmarshaller
TeCanALRet UnmarshalBinary(uint32_t *ID, uint8_t* rawData) {
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
	BinaryUnmarshaller* unmarshal;
	TeCanALRet ret;
 
	if ((ret = getBinaryUnmarshaller(ID, &unmarshal)) != CANAL_OK)
 8003bd6:	f107 0308 	add.w	r3, r7, #8
 8003bda:	4619      	mov	r1, r3
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f7ff fd51 	bl	8003684 <getBinaryUnmarshaller>
 8003be2:	4603      	mov	r3, r0
 8003be4:	73fb      	strb	r3, [r7, #15]
 8003be6:	7bfb      	ldrb	r3, [r7, #15]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d001      	beq.n	8003bf0 <UnmarshalBinary+0x24>
		return ret;
 8003bec:	7bfb      	ldrb	r3, [r7, #15]
 8003bee:	e003      	b.n	8003bf8 <UnmarshalBinary+0x2c>
 
	return (*unmarshal)(rawData);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	6838      	ldr	r0, [r7, #0]
 8003bf4:	4798      	blx	r3
 8003bf6:	4603      	mov	r3, r0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <MarshalBinary>:

// MarshalBinary acts as a generic binary marshaller
TeCanALRet MarshalBinary(TeMessageID *ID, uint8_t* txData) {
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
	BinaryMarshaller* marshal;
	TeCanALRet ret;
 
	if ((ret = getBinaryMarshaller(ID, &marshal)) != CANAL_OK) return ret;
 8003c0a:	f107 0308 	add.w	r3, r7, #8
 8003c0e:	4619      	mov	r1, r3
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f7ff fd5f 	bl	80036d4 <getBinaryMarshaller>
 8003c16:	4603      	mov	r3, r0
 8003c18:	73fb      	strb	r3, [r7, #15]
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d001      	beq.n	8003c24 <MarshalBinary+0x24>
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	e003      	b.n	8003c2c <MarshalBinary+0x2c>
 
	return (*marshal)(txData);
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	6838      	ldr	r0, [r7, #0]
 8003c28:	4798      	blx	r3
 8003c2a:	4603      	mov	r3, r0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c38:	f001 fad3 	bl	80051e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c3c:	f000 f82c 	bl	8003c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c40:	f000 fa1a 	bl	8004078 <MX_GPIO_Init>
  MX_CAN1_Init();
 8003c44:	f000 f8d6 	bl	8003df4 <MX_CAN1_Init>
  MX_CAN2_Init();
 8003c48:	f000 f90c 	bl	8003e64 <MX_CAN2_Init>
  MX_CAN3_Init();
 8003c4c:	f000 f940 	bl	8003ed0 <MX_CAN3_Init>
  MX_ADC1_Init();
 8003c50:	f000 f87e 	bl	8003d50 <MX_ADC1_Init>
  MX_SPI4_Init();
 8003c54:	f000 f972 	bl	8003f3c <MX_SPI4_Init>
  MX_USART2_UART_Init();
 8003c58:	f000 f9ae 	bl	8003fb8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003c5c:	f000 f9dc 	bl	8004018 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Printf_Init(&debug_uart);
 8003c60:	4808      	ldr	r0, [pc, #32]	; (8003c84 <main+0x50>)
 8003c62:	f000 fc8d 	bl	8004580 <Printf_Init>
  CanAL_Init(&pt1_can);
 8003c66:	4808      	ldr	r0, [pc, #32]	; (8003c88 <main+0x54>)
 8003c68:	f7fd fdfa 	bl	8001860 <CanAL_Init>
  CanAL_Init(&veh_can);
 8003c6c:	4807      	ldr	r0, [pc, #28]	; (8003c8c <main+0x58>)
 8003c6e:	f7fd fdf7 	bl	8001860 <CanAL_Init>
  ADC_Init(&adc1);
 8003c72:	4807      	ldr	r0, [pc, #28]	; (8003c90 <main+0x5c>)
 8003c74:	f7fd fb84 	bl	8001380 <ADC_Init>
  InverterStartupControl_initialize();
 8003c78:	f7fd fa36 	bl	80010e8 <InverterStartupControl_initialize>

  RtScheduler_startRunning(tasks);
 8003c7c:	4805      	ldr	r0, [pc, #20]	; (8003c94 <main+0x60>)
 8003c7e:	f000 fd37 	bl	80046f0 <RtScheduler_startRunning>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003c82:	e7fe      	b.n	8003c82 <main+0x4e>
 8003c84:	200000ac 	.word	0x200000ac
 8003c88:	20000094 	.word	0x20000094
 8003c8c:	200000a0 	.word	0x200000a0
 8003c90:	20000088 	.word	0x20000088
 8003c94:	200000bc 	.word	0x200000bc

08003c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b094      	sub	sp, #80	; 0x50
 8003c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c9e:	f107 031c 	add.w	r3, r7, #28
 8003ca2:	2234      	movs	r2, #52	; 0x34
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f005 fd0a 	bl	80096c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cac:	f107 0308 	add.w	r3, r7, #8
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	605a      	str	r2, [r3, #4]
 8003cb6:	609a      	str	r2, [r3, #8]
 8003cb8:	60da      	str	r2, [r3, #12]
 8003cba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cbc:	4b22      	ldr	r3, [pc, #136]	; (8003d48 <SystemClock_Config+0xb0>)
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc0:	4a21      	ldr	r2, [pc, #132]	; (8003d48 <SystemClock_Config+0xb0>)
 8003cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc6:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc8:	4b1f      	ldr	r3, [pc, #124]	; (8003d48 <SystemClock_Config+0xb0>)
 8003cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd0:	607b      	str	r3, [r7, #4]
 8003cd2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003cd4:	4b1d      	ldr	r3, [pc, #116]	; (8003d4c <SystemClock_Config+0xb4>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003cdc:	4a1b      	ldr	r2, [pc, #108]	; (8003d4c <SystemClock_Config+0xb4>)
 8003cde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ce2:	6013      	str	r3, [r2, #0]
 8003ce4:	4b19      	ldr	r3, [pc, #100]	; (8003d4c <SystemClock_Config+0xb4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003cec:	603b      	str	r3, [r7, #0]
 8003cee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003cf8:	2310      	movs	r3, #16
 8003cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d00:	f107 031c 	add.w	r3, r7, #28
 8003d04:	4618      	mov	r0, r3
 8003d06:	f003 f8c5 	bl	8006e94 <HAL_RCC_OscConfig>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8003d10:	f000 fc2a 	bl	8004568 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d14:	230f      	movs	r3, #15
 8003d16:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003d20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d24:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d26:	2300      	movs	r3, #0
 8003d28:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003d2a:	f107 0308 	add.w	r3, r7, #8
 8003d2e:	2100      	movs	r1, #0
 8003d30:	4618      	mov	r0, r3
 8003d32:	f003 fb5d 	bl	80073f0 <HAL_RCC_ClockConfig>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8003d3c:	f000 fc14 	bl	8004568 <Error_Handler>
  }
}
 8003d40:	bf00      	nop
 8003d42:	3750      	adds	r7, #80	; 0x50
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	40007000 	.word	0x40007000

08003d50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003d56:	463b      	mov	r3, r7
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003d62:	4b21      	ldr	r3, [pc, #132]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d64:	4a21      	ldr	r2, [pc, #132]	; (8003dec <MX_ADC1_Init+0x9c>)
 8003d66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003d68:	4b1f      	ldr	r3, [pc, #124]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003d6e:	4b1e      	ldr	r3, [pc, #120]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003d74:	4b1c      	ldr	r3, [pc, #112]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003d7a:	4b1b      	ldr	r3, [pc, #108]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d80:	4b19      	ldr	r3, [pc, #100]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d88:	4b17      	ldr	r3, [pc, #92]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d8e:	4b16      	ldr	r3, [pc, #88]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d90:	4a17      	ldr	r2, [pc, #92]	; (8003df0 <MX_ADC1_Init+0xa0>)
 8003d92:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d94:	4b14      	ldr	r3, [pc, #80]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003d9a:	4b13      	ldr	r3, [pc, #76]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003da0:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003da8:	4b0f      	ldr	r3, [pc, #60]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003dae:	480e      	ldr	r0, [pc, #56]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003db0:	f001 fa74 	bl	800529c <HAL_ADC_Init>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8003dba:	f000 fbd5 	bl	8004568 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003dbe:	230a      	movs	r3, #10
 8003dc0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003dca:	463b      	mov	r3, r7
 8003dcc:	4619      	mov	r1, r3
 8003dce:	4806      	ldr	r0, [pc, #24]	; (8003de8 <MX_ADC1_Init+0x98>)
 8003dd0:	f001 fc42 	bl	8005658 <HAL_ADC_ConfigChannel>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003dda:	f000 fbc5 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	200003bc 	.word	0x200003bc
 8003dec:	40012000 	.word	0x40012000
 8003df0:	0f000001 	.word	0x0f000001

08003df4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003df8:	4b18      	ldr	r3, [pc, #96]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003dfa:	4a19      	ldr	r2, [pc, #100]	; (8003e60 <MX_CAN1_Init+0x6c>)
 8003dfc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8003dfe:	4b17      	ldr	r3, [pc, #92]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e00:	2201      	movs	r2, #1
 8003e02:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_SILENT_LOOPBACK;
 8003e04:	4b15      	ldr	r3, [pc, #84]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e06:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8003e0a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003e0c:	4b13      	ldr	r3, [pc, #76]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003e12:	4b12      	ldr	r3, [pc, #72]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e14:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8003e18:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003e1a:	4b10      	ldr	r3, [pc, #64]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e1c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003e20:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003e22:	4b0e      	ldr	r3, [pc, #56]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003e28:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003e2e:	4b0b      	ldr	r3, [pc, #44]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8003e34:	4b09      	ldr	r3, [pc, #36]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003e3a:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003e40:	4b06      	ldr	r3, [pc, #24]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003e46:	4805      	ldr	r0, [pc, #20]	; (8003e5c <MX_CAN1_Init+0x68>)
 8003e48:	f001 fe56 	bl	8005af8 <HAL_CAN_Init>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8003e52:	f000 fb89 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003e56:	bf00      	nop
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	2000042c 	.word	0x2000042c
 8003e60:	40006400 	.word	0x40006400

08003e64 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8003e68:	4b17      	ldr	r3, [pc, #92]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e6a:	4a18      	ldr	r2, [pc, #96]	; (8003ecc <MX_CAN2_Init+0x68>)
 8003e6c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 1;
 8003e6e:	4b16      	ldr	r3, [pc, #88]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8003e74:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003e7a:	4b13      	ldr	r3, [pc, #76]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003e80:	4b11      	ldr	r3, [pc, #68]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e82:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8003e86:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003e88:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e8a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003e8e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8003e90:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8003e96:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8003e9c:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8003ea2:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003ea8:	4b07      	ldr	r3, [pc, #28]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8003eae:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8003eb4:	4804      	ldr	r0, [pc, #16]	; (8003ec8 <MX_CAN2_Init+0x64>)
 8003eb6:	f001 fe1f 	bl	8005af8 <HAL_CAN_Init>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8003ec0:	f000 fb52 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8003ec4:	bf00      	nop
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	20000454 	.word	0x20000454
 8003ecc:	40006800 	.word	0x40006800

08003ed0 <MX_CAN3_Init>:
  * @brief CAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN3_Init(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8003ed4:	4b17      	ldr	r3, [pc, #92]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003ed6:	4a18      	ldr	r2, [pc, #96]	; (8003f38 <MX_CAN3_Init+0x68>)
 8003ed8:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 1;
 8003eda:	4b16      	ldr	r3, [pc, #88]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003edc:	2201      	movs	r2, #1
 8003ede:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8003ee0:	4b14      	ldr	r3, [pc, #80]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003ee6:	4b13      	ldr	r3, [pc, #76]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003eec:	4b11      	ldr	r3, [pc, #68]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003eee:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8003ef2:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003ef4:	4b0f      	ldr	r3, [pc, #60]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003ef6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003efa:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8003efc:	4b0d      	ldr	r3, [pc, #52]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = ENABLE;
 8003f02:	4b0c      	ldr	r3, [pc, #48]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003f04:	2201      	movs	r2, #1
 8003f06:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8003f08:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8003f0e:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8003f14:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8003f1a:	4b06      	ldr	r3, [pc, #24]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8003f20:	4804      	ldr	r0, [pc, #16]	; (8003f34 <MX_CAN3_Init+0x64>)
 8003f22:	f001 fde9 	bl	8005af8 <HAL_CAN_Init>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8003f2c:	f000 fb1c 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 8003f30:	bf00      	nop
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	2000047c 	.word	0x2000047c
 8003f38:	40003400 	.word	0x40003400

08003f3c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8003f40:	4b1b      	ldr	r3, [pc, #108]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f42:	4a1c      	ldr	r2, [pc, #112]	; (8003fb4 <MX_SPI4_Init+0x78>)
 8003f44:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003f46:	4b1a      	ldr	r3, [pc, #104]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003f4c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003f4e:	4b18      	ldr	r3, [pc, #96]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8003f54:	4b16      	ldr	r3, [pc, #88]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f56:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003f5a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f5c:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f62:	4b13      	ldr	r3, [pc, #76]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003f68:	4b11      	ldr	r3, [pc, #68]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f6e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f70:	4b0f      	ldr	r3, [pc, #60]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f76:	4b0e      	ldr	r3, [pc, #56]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f7c:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f82:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8003f88:	4b09      	ldr	r3, [pc, #36]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f8a:	2207      	movs	r2, #7
 8003f8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003f8e:	4b08      	ldr	r3, [pc, #32]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003f94:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f96:	2208      	movs	r2, #8
 8003f98:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003f9a:	4805      	ldr	r0, [pc, #20]	; (8003fb0 <MX_SPI4_Init+0x74>)
 8003f9c:	f004 f836 	bl	800800c <HAL_SPI_Init>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8003fa6:	f000 fadf 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003faa:	bf00      	nop
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	200004a4 	.word	0x200004a4
 8003fb4:	40013400 	.word	0x40013400

08003fb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003fbc:	4b14      	ldr	r3, [pc, #80]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fbe:	4a15      	ldr	r2, [pc, #84]	; (8004014 <MX_USART2_UART_Init+0x5c>)
 8003fc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003fc2:	4b13      	ldr	r3, [pc, #76]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003fc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fca:	4b11      	ldr	r3, [pc, #68]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003fd0:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003fd6:	4b0e      	ldr	r3, [pc, #56]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fde:	220c      	movs	r2, #12
 8003fe0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fe2:	4b0b      	ldr	r3, [pc, #44]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fe8:	4b09      	ldr	r3, [pc, #36]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003fee:	4b08      	ldr	r3, [pc, #32]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ff4:	4b06      	ldr	r3, [pc, #24]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003ffa:	4805      	ldr	r0, [pc, #20]	; (8004010 <MX_USART2_UART_Init+0x58>)
 8003ffc:	f004 f9d1 	bl	80083a2 <HAL_UART_Init>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004006:	f000 faaf 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20000508 	.word	0x20000508
 8004014:	40004400 	.word	0x40004400

08004018 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800401c:	4b14      	ldr	r3, [pc, #80]	; (8004070 <MX_USART3_UART_Init+0x58>)
 800401e:	4a15      	ldr	r2, [pc, #84]	; (8004074 <MX_USART3_UART_Init+0x5c>)
 8004020:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004022:	4b13      	ldr	r3, [pc, #76]	; (8004070 <MX_USART3_UART_Init+0x58>)
 8004024:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004028:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800402a:	4b11      	ldr	r3, [pc, #68]	; (8004070 <MX_USART3_UART_Init+0x58>)
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004030:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <MX_USART3_UART_Init+0x58>)
 8004032:	2200      	movs	r2, #0
 8004034:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004036:	4b0e      	ldr	r3, [pc, #56]	; (8004070 <MX_USART3_UART_Init+0x58>)
 8004038:	2200      	movs	r2, #0
 800403a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800403c:	4b0c      	ldr	r3, [pc, #48]	; (8004070 <MX_USART3_UART_Init+0x58>)
 800403e:	220c      	movs	r2, #12
 8004040:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004042:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <MX_USART3_UART_Init+0x58>)
 8004044:	2200      	movs	r2, #0
 8004046:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004048:	4b09      	ldr	r3, [pc, #36]	; (8004070 <MX_USART3_UART_Init+0x58>)
 800404a:	2200      	movs	r2, #0
 800404c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800404e:	4b08      	ldr	r3, [pc, #32]	; (8004070 <MX_USART3_UART_Init+0x58>)
 8004050:	2200      	movs	r2, #0
 8004052:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004054:	4b06      	ldr	r3, [pc, #24]	; (8004070 <MX_USART3_UART_Init+0x58>)
 8004056:	2200      	movs	r2, #0
 8004058:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800405a:	4805      	ldr	r0, [pc, #20]	; (8004070 <MX_USART3_UART_Init+0x58>)
 800405c:	f004 f9a1 	bl	80083a2 <HAL_UART_Init>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8004066:	f000 fa7f 	bl	8004568 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800406a:	bf00      	nop
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000590 	.word	0x20000590
 8004074:	40004800 	.word	0x40004800

08004078 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b08c      	sub	sp, #48	; 0x30
 800407c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800407e:	f107 031c 	add.w	r3, r7, #28
 8004082:	2200      	movs	r2, #0
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	605a      	str	r2, [r3, #4]
 8004088:	609a      	str	r2, [r3, #8]
 800408a:	60da      	str	r2, [r3, #12]
 800408c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800408e:	4b48      	ldr	r3, [pc, #288]	; (80041b0 <MX_GPIO_Init+0x138>)
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	4a47      	ldr	r2, [pc, #284]	; (80041b0 <MX_GPIO_Init+0x138>)
 8004094:	f043 0310 	orr.w	r3, r3, #16
 8004098:	6313      	str	r3, [r2, #48]	; 0x30
 800409a:	4b45      	ldr	r3, [pc, #276]	; (80041b0 <MX_GPIO_Init+0x138>)
 800409c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	61bb      	str	r3, [r7, #24]
 80040a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040a6:	4b42      	ldr	r3, [pc, #264]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040aa:	4a41      	ldr	r2, [pc, #260]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040ac:	f043 0304 	orr.w	r3, r3, #4
 80040b0:	6313      	str	r3, [r2, #48]	; 0x30
 80040b2:	4b3f      	ldr	r3, [pc, #252]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b6:	f003 0304 	and.w	r3, r3, #4
 80040ba:	617b      	str	r3, [r7, #20]
 80040bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040be:	4b3c      	ldr	r3, [pc, #240]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	4a3b      	ldr	r2, [pc, #236]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	6313      	str	r3, [r2, #48]	; 0x30
 80040ca:	4b39      	ldr	r3, [pc, #228]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	613b      	str	r3, [r7, #16]
 80040d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80040d6:	4b36      	ldr	r3, [pc, #216]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	4a35      	ldr	r2, [pc, #212]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e0:	6313      	str	r3, [r2, #48]	; 0x30
 80040e2:	4b33      	ldr	r3, [pc, #204]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ea:	60fb      	str	r3, [r7, #12]
 80040ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80040ee:	4b30      	ldr	r3, [pc, #192]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	4a2f      	ldr	r2, [pc, #188]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040f4:	f043 0308 	orr.w	r3, r3, #8
 80040f8:	6313      	str	r3, [r2, #48]	; 0x30
 80040fa:	4b2d      	ldr	r3, [pc, #180]	; (80041b0 <MX_GPIO_Init+0x138>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	60bb      	str	r3, [r7, #8]
 8004104:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004106:	4b2a      	ldr	r3, [pc, #168]	; (80041b0 <MX_GPIO_Init+0x138>)
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	4a29      	ldr	r2, [pc, #164]	; (80041b0 <MX_GPIO_Init+0x138>)
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	6313      	str	r3, [r2, #48]	; 0x30
 8004112:	4b27      	ldr	r3, [pc, #156]	; (80041b0 <MX_GPIO_Init+0x138>)
 8004114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	607b      	str	r3, [r7, #4]
 800411c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_SPI_CS_GPIO_Port, IMU_SPI_CS_Pin, GPIO_PIN_RESET);
 800411e:	2200      	movs	r2, #0
 8004120:	2110      	movs	r1, #16
 8004122:	4824      	ldr	r0, [pc, #144]	; (80041b4 <MX_GPIO_Init+0x13c>)
 8004124:	f002 fe9c 	bl	8006e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|START_BUTTON_LED_EN_Pin, GPIO_PIN_RESET);
 8004128:	2200      	movs	r2, #0
 800412a:	2128      	movs	r1, #40	; 0x28
 800412c:	4822      	ldr	r0, [pc, #136]	; (80041b8 <MX_GPIO_Init+0x140>)
 800412e:	f002 fe97 	bl	8006e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BRAKE_LIGHT_EN_Pin|RTDS_EN_Pin, GPIO_PIN_RESET);
 8004132:	2200      	movs	r2, #0
 8004134:	2109      	movs	r1, #9
 8004136:	4821      	ldr	r0, [pc, #132]	; (80041bc <MX_GPIO_Init+0x144>)
 8004138:	f002 fe92 	bl	8006e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_SPI_CS_Pin */
  GPIO_InitStruct.Pin = IMU_SPI_CS_Pin;
 800413c:	2310      	movs	r3, #16
 800413e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004140:	2301      	movs	r3, #1
 8004142:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004144:	2300      	movs	r3, #0
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004148:	2300      	movs	r3, #0
 800414a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(IMU_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800414c:	f107 031c 	add.w	r3, r7, #28
 8004150:	4619      	mov	r1, r3
 8004152:	4818      	ldr	r0, [pc, #96]	; (80041b4 <MX_GPIO_Init+0x13c>)
 8004154:	f002 fcd8 	bl	8006b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : DEBUG_LED_Pin START_BUTTON_LED_EN_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|START_BUTTON_LED_EN_Pin;
 8004158:	2328      	movs	r3, #40	; 0x28
 800415a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800415c:	2301      	movs	r3, #1
 800415e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004160:	2300      	movs	r3, #0
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004164:	2300      	movs	r3, #0
 8004166:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004168:	f107 031c 	add.w	r3, r7, #28
 800416c:	4619      	mov	r1, r3
 800416e:	4812      	ldr	r0, [pc, #72]	; (80041b8 <MX_GPIO_Init+0x140>)
 8004170:	f002 fcca 	bl	8006b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRAKE_LIGHT_EN_Pin RTDS_EN_Pin */
  GPIO_InitStruct.Pin = BRAKE_LIGHT_EN_Pin|RTDS_EN_Pin;
 8004174:	2309      	movs	r3, #9
 8004176:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004178:	2301      	movs	r3, #1
 800417a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800417c:	2300      	movs	r3, #0
 800417e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004180:	2300      	movs	r3, #0
 8004182:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004184:	f107 031c 	add.w	r3, r7, #28
 8004188:	4619      	mov	r1, r3
 800418a:	480c      	ldr	r0, [pc, #48]	; (80041bc <MX_GPIO_Init+0x144>)
 800418c:	f002 fcbc 	bl	8006b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_N_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_N_Pin;
 8004190:	2340      	movs	r3, #64	; 0x40
 8004192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004194:	2300      	movs	r3, #0
 8004196:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004198:	2300      	movs	r3, #0
 800419a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(START_BUTTON_N_GPIO_Port, &GPIO_InitStruct);
 800419c:	f107 031c 	add.w	r3, r7, #28
 80041a0:	4619      	mov	r1, r3
 80041a2:	4806      	ldr	r0, [pc, #24]	; (80041bc <MX_GPIO_Init+0x144>)
 80041a4:	f002 fcb0 	bl	8006b08 <HAL_GPIO_Init>

}
 80041a8:	bf00      	nop
 80041aa:	3730      	adds	r7, #48	; 0x30
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40023800 	.word	0x40023800
 80041b4:	40021000 	.word	0x40021000
 80041b8:	40020000 	.word	0x40020000
 80041bc:	40021800 	.word	0x40021800

080041c0 <setControlSystemInputs>:

/* USER CODE BEGIN 4 */

// Step functions
void setControlSystemInputs(void *args) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  ADC_Scan(&adc1);
 80041c8:	4896      	ldr	r0, [pc, #600]	; (8004424 <setControlSystemInputs+0x264>)
 80041ca:	f7fd f95b 	bl	8001484 <ADC_Scan>
  InverterStartupControl_U.APPS = (float)Get_Single_Chan_Average(&adc1, APPS1_ADC_CHANNEL) / MAX_ADC_VALUE;
 80041ce:	210a      	movs	r1, #10
 80041d0:	4894      	ldr	r0, [pc, #592]	; (8004424 <setControlSystemInputs+0x264>)
 80041d2:	f7fd f9f3 	bl	80015bc <Get_Single_Chan_Average>
 80041d6:	4603      	mov	r3, r0
 80041d8:	ee07 3a90 	vmov	s15, r3
 80041dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041e0:	eddf 6a91 	vldr	s13, [pc, #580]	; 8004428 <setControlSystemInputs+0x268>
 80041e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041e8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041ec:	4b8f      	ldr	r3, [pc, #572]	; (800442c <setControlSystemInputs+0x26c>)
 80041ee:	ed83 7b00 	vstr	d7, [r3]
  InverterStartupControl_U.AMK_ActualVelocity_R = AMK1_ActualValues1.AMK_ActualVelocity;         
 80041f2:	4b8f      	ldr	r3, [pc, #572]	; (8004430 <setControlSystemInputs+0x270>)
 80041f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80041f8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041fc:	4b8b      	ldr	r3, [pc, #556]	; (800442c <setControlSystemInputs+0x26c>)
 80041fe:	ed83 7b02 	vstr	d7, [r3, #8]
  InverterStartupControl_U.AMK_MagnetizingCurrent_R = AMK1_ActualValues1.AMK_MagnetizingCurrent;
 8004202:	4b8b      	ldr	r3, [pc, #556]	; (8004430 <setControlSystemInputs+0x270>)
 8004204:	edd3 7a04 	vldr	s15, [r3, #16]
 8004208:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800420c:	4b87      	ldr	r3, [pc, #540]	; (800442c <setControlSystemInputs+0x26c>)
 800420e:	ed83 7b04 	vstr	d7, [r3, #16]
  InverterStartupControl_U.AMK_TorqueCurrent_R = AMK1_ActualValues1.AMK_TorqueCurrent;          
 8004212:	4b87      	ldr	r3, [pc, #540]	; (8004430 <setControlSystemInputs+0x270>)
 8004214:	edd3 7a03 	vldr	s15, [r3, #12]
 8004218:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800421c:	4b83      	ldr	r3, [pc, #524]	; (800442c <setControlSystemInputs+0x26c>)
 800421e:	ed83 7b06 	vstr	d7, [r3, #24]
  InverterStartupControl_U.AMK_bDcOn_R = AMK1_ActualValues1.AMK_bDcOn;                  
 8004222:	4b83      	ldr	r3, [pc, #524]	; (8004430 <setControlSystemInputs+0x270>)
 8004224:	791b      	ldrb	r3, [r3, #4]
 8004226:	b2db      	uxtb	r3, r3
 8004228:	ee07 3a90 	vmov	s15, r3
 800422c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004230:	4b7e      	ldr	r3, [pc, #504]	; (800442c <setControlSystemInputs+0x26c>)
 8004232:	ed83 7b08 	vstr	d7, [r3, #32]
  InverterStartupControl_U.AMK_bDerating_R = AMK1_ActualValues1.AMK_bDerating;              
 8004236:	4b7e      	ldr	r3, [pc, #504]	; (8004430 <setControlSystemInputs+0x270>)
 8004238:	79db      	ldrb	r3, [r3, #7]
 800423a:	b2db      	uxtb	r3, r3
 800423c:	ee07 3a90 	vmov	s15, r3
 8004240:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004244:	4b79      	ldr	r3, [pc, #484]	; (800442c <setControlSystemInputs+0x26c>)
 8004246:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
  InverterStartupControl_U.AMK_bError_R = AMK1_ActualValues1.AMK_bError;                 
 800424a:	4b79      	ldr	r3, [pc, #484]	; (8004430 <setControlSystemInputs+0x270>)
 800424c:	785b      	ldrb	r3, [r3, #1]
 800424e:	b2db      	uxtb	r3, r3
 8004250:	ee07 3a90 	vmov	s15, r3
 8004254:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004258:	4b74      	ldr	r3, [pc, #464]	; (800442c <setControlSystemInputs+0x26c>)
 800425a:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
  InverterStartupControl_U.AMK_bInverterOn_R = AMK1_ActualValues1.AMK_bInverterOn;            
 800425e:	4b74      	ldr	r3, [pc, #464]	; (8004430 <setControlSystemInputs+0x270>)
 8004260:	799b      	ldrb	r3, [r3, #6]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	ee07 3a90 	vmov	s15, r3
 8004268:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800426c:	4b6f      	ldr	r3, [pc, #444]	; (800442c <setControlSystemInputs+0x26c>)
 800426e:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
  InverterStartupControl_U.AMK_bQuitDcOn_R = AMK1_ActualValues1.AMK_bQuitDcOn;              
 8004272:	4b6f      	ldr	r3, [pc, #444]	; (8004430 <setControlSystemInputs+0x270>)
 8004274:	78db      	ldrb	r3, [r3, #3]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	ee07 3a90 	vmov	s15, r3
 800427c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004280:	4b6a      	ldr	r3, [pc, #424]	; (800442c <setControlSystemInputs+0x26c>)
 8004282:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
  InverterStartupControl_U.AMK_bQuitInverterOn_R = AMK1_ActualValues1.AMK_bQuitInverterOn;        
 8004286:	4b6a      	ldr	r3, [pc, #424]	; (8004430 <setControlSystemInputs+0x270>)
 8004288:	795b      	ldrb	r3, [r3, #5]
 800428a:	b2db      	uxtb	r3, r3
 800428c:	ee07 3a90 	vmov	s15, r3
 8004290:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004294:	4b65      	ldr	r3, [pc, #404]	; (800442c <setControlSystemInputs+0x26c>)
 8004296:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
  InverterStartupControl_U.AMK_bSystemReady_R = AMK1_ActualValues1.AMK_bSystemReady;           
 800429a:	4b65      	ldr	r3, [pc, #404]	; (8004430 <setControlSystemInputs+0x270>)
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	ee07 3a90 	vmov	s15, r3
 80042a4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80042a8:	4b60      	ldr	r3, [pc, #384]	; (800442c <setControlSystemInputs+0x26c>)
 80042aa:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
  InverterStartupControl_U.AMK_bWarn_R = AMK1_ActualValues1.AMK_bWarn;                  
 80042ae:	4b60      	ldr	r3, [pc, #384]	; (8004430 <setControlSystemInputs+0x270>)
 80042b0:	789b      	ldrb	r3, [r3, #2]
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	ee07 3a90 	vmov	s15, r3
 80042b8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80042bc:	4b5b      	ldr	r3, [pc, #364]	; (800442c <setControlSystemInputs+0x26c>)
 80042be:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
  InverterStartupControl_U.AMK_ErrorInfo_R = AMK1_ActualValues2.AMK_ErrorInfo;              
 80042c2:	4b5c      	ldr	r3, [pc, #368]	; (8004434 <setControlSystemInputs+0x274>)
 80042c4:	891b      	ldrh	r3, [r3, #8]
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	ee07 3a90 	vmov	s15, r3
 80042cc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80042d0:	4b56      	ldr	r3, [pc, #344]	; (800442c <setControlSystemInputs+0x26c>)
 80042d2:	ed83 7b18 	vstr	d7, [r3, #96]	; 0x60
  InverterStartupControl_U.AMK_TempIGBT_R = AMK1_ActualValues2.AMK_TempIGBT;               
 80042d6:	4b57      	ldr	r3, [pc, #348]	; (8004434 <setControlSystemInputs+0x274>)
 80042d8:	edd3 7a03 	vldr	s15, [r3, #12]
 80042dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80042e0:	4b52      	ldr	r3, [pc, #328]	; (800442c <setControlSystemInputs+0x26c>)
 80042e2:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
  InverterStartupControl_U.AMK_TempInverter_R = AMK1_ActualValues2.AMK_TempInverter;           
 80042e6:	4b53      	ldr	r3, [pc, #332]	; (8004434 <setControlSystemInputs+0x274>)
 80042e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80042ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80042f0:	4b4e      	ldr	r3, [pc, #312]	; (800442c <setControlSystemInputs+0x26c>)
 80042f2:	ed83 7b1c 	vstr	d7, [r3, #112]	; 0x70
  InverterStartupControl_U.AMK_TempMotor_R = AMK1_ActualValues2.AMK_TempMotor;              
 80042f6:	4b4f      	ldr	r3, [pc, #316]	; (8004434 <setControlSystemInputs+0x274>)
 80042f8:	edd3 7a00 	vldr	s15, [r3]
 80042fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004300:	4b4a      	ldr	r3, [pc, #296]	; (800442c <setControlSystemInputs+0x26c>)
 8004302:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
  InverterStartupControl_U.AMK_ActualVelocity_L = AMK0_ActualValues1.AMK_ActualVelocity;         
 8004306:	4b4c      	ldr	r3, [pc, #304]	; (8004438 <setControlSystemInputs+0x278>)
 8004308:	edd3 7a02 	vldr	s15, [r3, #8]
 800430c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004310:	4b46      	ldr	r3, [pc, #280]	; (800442c <setControlSystemInputs+0x26c>)
 8004312:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
  InverterStartupControl_U.AMK_MagnetizingCurrent_L = AMK0_ActualValues1.AMK_MagnetizingCurrent;     
 8004316:	4b48      	ldr	r3, [pc, #288]	; (8004438 <setControlSystemInputs+0x278>)
 8004318:	edd3 7a04 	vldr	s15, [r3, #16]
 800431c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004320:	4b42      	ldr	r3, [pc, #264]	; (800442c <setControlSystemInputs+0x26c>)
 8004322:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
  InverterStartupControl_U.AMK_TorqueCurrent_L = AMK0_ActualValues1.AMK_TorqueCurrent;          
 8004326:	4b44      	ldr	r3, [pc, #272]	; (8004438 <setControlSystemInputs+0x278>)
 8004328:	edd3 7a03 	vldr	s15, [r3, #12]
 800432c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004330:	4b3e      	ldr	r3, [pc, #248]	; (800442c <setControlSystemInputs+0x26c>)
 8004332:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
  InverterStartupControl_U.AMK_bDcOn_L = AMK0_ActualValues1.AMK_bDcOn;                  
 8004336:	4b40      	ldr	r3, [pc, #256]	; (8004438 <setControlSystemInputs+0x278>)
 8004338:	791b      	ldrb	r3, [r3, #4]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	ee07 3a90 	vmov	s15, r3
 8004340:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004344:	4b39      	ldr	r3, [pc, #228]	; (800442c <setControlSystemInputs+0x26c>)
 8004346:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
  InverterStartupControl_U.AMK_bDerating_L = AMK0_ActualValues1.AMK_bDerating;              
 800434a:	4b3b      	ldr	r3, [pc, #236]	; (8004438 <setControlSystemInputs+0x278>)
 800434c:	79db      	ldrb	r3, [r3, #7]
 800434e:	b2db      	uxtb	r3, r3
 8004350:	ee07 3a90 	vmov	s15, r3
 8004354:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004358:	4b34      	ldr	r3, [pc, #208]	; (800442c <setControlSystemInputs+0x26c>)
 800435a:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
  InverterStartupControl_U.AMK_bError_L = AMK0_ActualValues1.AMK_bError;                 
 800435e:	4b36      	ldr	r3, [pc, #216]	; (8004438 <setControlSystemInputs+0x278>)
 8004360:	785b      	ldrb	r3, [r3, #1]
 8004362:	b2db      	uxtb	r3, r3
 8004364:	ee07 3a90 	vmov	s15, r3
 8004368:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800436c:	4b2f      	ldr	r3, [pc, #188]	; (800442c <setControlSystemInputs+0x26c>)
 800436e:	ed83 7b2a 	vstr	d7, [r3, #168]	; 0xa8
  InverterStartupControl_U.AMK_bInverterOn_L = AMK0_ActualValues1.AMK_bInverterOn;            
 8004372:	4b31      	ldr	r3, [pc, #196]	; (8004438 <setControlSystemInputs+0x278>)
 8004374:	799b      	ldrb	r3, [r3, #6]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	ee07 3a90 	vmov	s15, r3
 800437c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004380:	4b2a      	ldr	r3, [pc, #168]	; (800442c <setControlSystemInputs+0x26c>)
 8004382:	ed83 7b2c 	vstr	d7, [r3, #176]	; 0xb0
  InverterStartupControl_U.AMK_bQuitDcOn_L = AMK0_ActualValues1.AMK_bQuitDcOn;              
 8004386:	4b2c      	ldr	r3, [pc, #176]	; (8004438 <setControlSystemInputs+0x278>)
 8004388:	78db      	ldrb	r3, [r3, #3]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	ee07 3a90 	vmov	s15, r3
 8004390:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004394:	4b25      	ldr	r3, [pc, #148]	; (800442c <setControlSystemInputs+0x26c>)
 8004396:	ed83 7b2e 	vstr	d7, [r3, #184]	; 0xb8
  InverterStartupControl_U.AMK_bQuitInverterOn_L = AMK0_ActualValues1.AMK_bQuitInverterOn;        
 800439a:	4b27      	ldr	r3, [pc, #156]	; (8004438 <setControlSystemInputs+0x278>)
 800439c:	795b      	ldrb	r3, [r3, #5]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	ee07 3a90 	vmov	s15, r3
 80043a4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80043a8:	4b20      	ldr	r3, [pc, #128]	; (800442c <setControlSystemInputs+0x26c>)
 80043aa:	ed83 7b30 	vstr	d7, [r3, #192]	; 0xc0
  InverterStartupControl_U.AMK_bSystemReady_L = AMK0_ActualValues1.AMK_bSystemReady;           
 80043ae:	4b22      	ldr	r3, [pc, #136]	; (8004438 <setControlSystemInputs+0x278>)
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	ee07 3a90 	vmov	s15, r3
 80043b8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80043bc:	4b1b      	ldr	r3, [pc, #108]	; (800442c <setControlSystemInputs+0x26c>)
 80043be:	ed83 7b32 	vstr	d7, [r3, #200]	; 0xc8
  InverterStartupControl_U.AMK_bWarn_L = AMK0_ActualValues1.AMK_bWarn;                  
 80043c2:	4b1d      	ldr	r3, [pc, #116]	; (8004438 <setControlSystemInputs+0x278>)
 80043c4:	789b      	ldrb	r3, [r3, #2]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	ee07 3a90 	vmov	s15, r3
 80043cc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80043d0:	4b16      	ldr	r3, [pc, #88]	; (800442c <setControlSystemInputs+0x26c>)
 80043d2:	ed83 7b34 	vstr	d7, [r3, #208]	; 0xd0
  InverterStartupControl_U.AMK_ErrorInfo_L = AMK0_ActualValues2.AMK_ErrorInfo;              
 80043d6:	4b19      	ldr	r3, [pc, #100]	; (800443c <setControlSystemInputs+0x27c>)
 80043d8:	891b      	ldrh	r3, [r3, #8]
 80043da:	b29b      	uxth	r3, r3
 80043dc:	ee07 3a90 	vmov	s15, r3
 80043e0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80043e4:	4b11      	ldr	r3, [pc, #68]	; (800442c <setControlSystemInputs+0x26c>)
 80043e6:	ed83 7b36 	vstr	d7, [r3, #216]	; 0xd8
  InverterStartupControl_U.AMK_TempIGBT_L = AMK0_ActualValues2.AMK_TempIGBT;               
 80043ea:	4b14      	ldr	r3, [pc, #80]	; (800443c <setControlSystemInputs+0x27c>)
 80043ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80043f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80043f4:	4b0d      	ldr	r3, [pc, #52]	; (800442c <setControlSystemInputs+0x26c>)
 80043f6:	ed83 7b38 	vstr	d7, [r3, #224]	; 0xe0
  InverterStartupControl_U.AMK_TempInverter_L = AMK0_ActualValues2.AMK_TempInverter;           
 80043fa:	4b10      	ldr	r3, [pc, #64]	; (800443c <setControlSystemInputs+0x27c>)
 80043fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8004400:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004404:	4b09      	ldr	r3, [pc, #36]	; (800442c <setControlSystemInputs+0x26c>)
 8004406:	ed83 7b3a 	vstr	d7, [r3, #232]	; 0xe8
  InverterStartupControl_U.AMK_TempMotor_L = AMK0_ActualValues2.AMK_TempMotor;              
 800440a:	4b0c      	ldr	r3, [pc, #48]	; (800443c <setControlSystemInputs+0x27c>)
 800440c:	edd3 7a00 	vldr	s15, [r3]
 8004410:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <setControlSystemInputs+0x26c>)
 8004416:	ed83 7b3c 	vstr	d7, [r3, #240]	; 0xf0
}
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	20000088 	.word	0x20000088
 8004428:	45800000 	.word	0x45800000
 800442c:	200001e0 	.word	0x200001e0
 8004430:	2000031c 	.word	0x2000031c
 8004434:	2000030c 	.word	0x2000030c
 8004438:	20000330 	.word	0x20000330
 800443c:	20000344 	.word	0x20000344

08004440 <getControlSystemOutputs>:

void getControlSystemOutputs(void *args) {
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  AMK1_SetPoints1.AMK_bInverterOn= InverterStartupControl_Y.AMK_bInverterOn_R;
 8004448:	4b32      	ldr	r3, [pc, #200]	; (8004514 <getControlSystemOutputs+0xd4>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	bf14      	ite	ne
 8004450:	2301      	movne	r3, #1
 8004452:	2300      	moveq	r3, #0
 8004454:	b2da      	uxtb	r2, r3
 8004456:	4b30      	ldr	r3, [pc, #192]	; (8004518 <getControlSystemOutputs+0xd8>)
 8004458:	701a      	strb	r2, [r3, #0]
  AMK1_SetPoints1.AMK_bDcOn= InverterStartupControl_Y.AMK_bDcOn_R;
 800445a:	4b2e      	ldr	r3, [pc, #184]	; (8004514 <getControlSystemOutputs+0xd4>)
 800445c:	785b      	ldrb	r3, [r3, #1]
 800445e:	2b00      	cmp	r3, #0
 8004460:	bf14      	ite	ne
 8004462:	2301      	movne	r3, #1
 8004464:	2300      	moveq	r3, #0
 8004466:	b2da      	uxtb	r2, r3
 8004468:	4b2b      	ldr	r3, [pc, #172]	; (8004518 <getControlSystemOutputs+0xd8>)
 800446a:	705a      	strb	r2, [r3, #1]
  AMK1_SetPoints1.AMK_bEnable= InverterStartupControl_Y.AMK_bEnable_R;
 800446c:	4b29      	ldr	r3, [pc, #164]	; (8004514 <getControlSystemOutputs+0xd4>)
 800446e:	789b      	ldrb	r3, [r3, #2]
 8004470:	2b00      	cmp	r3, #0
 8004472:	bf14      	ite	ne
 8004474:	2301      	movne	r3, #1
 8004476:	2300      	moveq	r3, #0
 8004478:	b2da      	uxtb	r2, r3
 800447a:	4b27      	ldr	r3, [pc, #156]	; (8004518 <getControlSystemOutputs+0xd8>)
 800447c:	709a      	strb	r2, [r3, #2]
  AMK1_SetPoints1.AMK_bErrorReset= InverterStartupControl_Y.AMK_bErrorReset_R;
 800447e:	4b25      	ldr	r3, [pc, #148]	; (8004514 <getControlSystemOutputs+0xd4>)
 8004480:	78db      	ldrb	r3, [r3, #3]
 8004482:	2b00      	cmp	r3, #0
 8004484:	bf14      	ite	ne
 8004486:	2301      	movne	r3, #1
 8004488:	2300      	moveq	r3, #0
 800448a:	b2da      	uxtb	r2, r3
 800448c:	4b22      	ldr	r3, [pc, #136]	; (8004518 <getControlSystemOutputs+0xd8>)
 800448e:	70da      	strb	r2, [r3, #3]
  AMK1_SetPoints1.AMK_TargetVelocity= InverterStartupControl_Y.AMK_TargetVelocity_R;
 8004490:	4b20      	ldr	r3, [pc, #128]	; (8004514 <getControlSystemOutputs+0xd4>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	4a20      	ldr	r2, [pc, #128]	; (8004518 <getControlSystemOutputs+0xd8>)
 8004496:	6053      	str	r3, [r2, #4]
  AMK1_SetPoints1.AMK_TorqueLimitPositiv= InverterStartupControl_Y.AMK_TorqueLimitPositiv_R;
 8004498:	4b1e      	ldr	r3, [pc, #120]	; (8004514 <getControlSystemOutputs+0xd4>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4a1e      	ldr	r2, [pc, #120]	; (8004518 <getControlSystemOutputs+0xd8>)
 800449e:	6093      	str	r3, [r2, #8]
  AMK1_SetPoints1.AMK_TorqueLimitNegativ= InverterStartupControl_Y.AMK_TorqueLimitNegativ_R;
 80044a0:	4b1c      	ldr	r3, [pc, #112]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4a1c      	ldr	r2, [pc, #112]	; (8004518 <getControlSystemOutputs+0xd8>)
 80044a6:	60d3      	str	r3, [r2, #12]
  AMK0_SetPoints1.AMK_bInverterOn= InverterStartupControl_Y.AMK_bInverterOn_L;
 80044a8:	4b1a      	ldr	r3, [pc, #104]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044aa:	7c1b      	ldrb	r3, [r3, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	bf14      	ite	ne
 80044b0:	2301      	movne	r3, #1
 80044b2:	2300      	moveq	r3, #0
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	4b19      	ldr	r3, [pc, #100]	; (800451c <getControlSystemOutputs+0xdc>)
 80044b8:	701a      	strb	r2, [r3, #0]
  AMK0_SetPoints1.AMK_bDcOn= InverterStartupControl_Y.AMK_bDcOn_L;
 80044ba:	4b16      	ldr	r3, [pc, #88]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044bc:	7c5b      	ldrb	r3, [r3, #17]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	bf14      	ite	ne
 80044c2:	2301      	movne	r3, #1
 80044c4:	2300      	moveq	r3, #0
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	4b14      	ldr	r3, [pc, #80]	; (800451c <getControlSystemOutputs+0xdc>)
 80044ca:	705a      	strb	r2, [r3, #1]
  AMK0_SetPoints1.AMK_bEnable= InverterStartupControl_Y.AMK_bEnable_L;
 80044cc:	4b11      	ldr	r3, [pc, #68]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044ce:	7c9b      	ldrb	r3, [r3, #18]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	bf14      	ite	ne
 80044d4:	2301      	movne	r3, #1
 80044d6:	2300      	moveq	r3, #0
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	4b10      	ldr	r3, [pc, #64]	; (800451c <getControlSystemOutputs+0xdc>)
 80044dc:	709a      	strb	r2, [r3, #2]
  AMK0_SetPoints1.AMK_bErrorReset= InverterStartupControl_Y.AMK_bErrorReset_L;
 80044de:	4b0d      	ldr	r3, [pc, #52]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044e0:	7cdb      	ldrb	r3, [r3, #19]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	bf14      	ite	ne
 80044e6:	2301      	movne	r3, #1
 80044e8:	2300      	moveq	r3, #0
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	4b0b      	ldr	r3, [pc, #44]	; (800451c <getControlSystemOutputs+0xdc>)
 80044ee:	70da      	strb	r2, [r3, #3]
  AMK0_SetPoints1.AMK_TargetVelocity= InverterStartupControl_Y.AMK_TargetVelocity_L;
 80044f0:	4b08      	ldr	r3, [pc, #32]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	4a09      	ldr	r2, [pc, #36]	; (800451c <getControlSystemOutputs+0xdc>)
 80044f6:	6053      	str	r3, [r2, #4]
  AMK0_SetPoints1.AMK_TorqueLimitPositiv= InverterStartupControl_Y.AMK_TorqueLimitPositiv_L;
 80044f8:	4b06      	ldr	r3, [pc, #24]	; (8004514 <getControlSystemOutputs+0xd4>)
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	4a07      	ldr	r2, [pc, #28]	; (800451c <getControlSystemOutputs+0xdc>)
 80044fe:	6093      	str	r3, [r2, #8]
  AMK0_SetPoints1.AMK_TorqueLimitNegativ= InverterStartupControl_Y.AMK_TorqueLimitNegativ_L;
 8004500:	4b04      	ldr	r3, [pc, #16]	; (8004514 <getControlSystemOutputs+0xd4>)
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	4a05      	ldr	r2, [pc, #20]	; (800451c <getControlSystemOutputs+0xdc>)
 8004506:	60d3      	str	r3, [r2, #12]
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	200002d8 	.word	0x200002d8
 8004518:	200002fc 	.word	0x200002fc
 800451c:	20000354 	.word	0x20000354

08004520 <transmitToAMKMotors>:

void transmitToAMKMotors(void* args) {
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
	CANAL_PRINT("TRANSMITTING\n\r");
	CanAL_Transmit(&pt1_can, AMK0_SETPOINTS1_CANAL_ID);
 8004528:	f240 1185 	movw	r1, #389	; 0x185
 800452c:	4805      	ldr	r0, [pc, #20]	; (8004544 <transmitToAMKMotors+0x24>)
 800452e:	f7fd fa59 	bl	80019e4 <CanAL_Transmit>
	CanAL_Transmit(&pt1_can, AMK1_SETPOINTS1_CANAL_ID);
 8004532:	f44f 71c3 	mov.w	r1, #390	; 0x186
 8004536:	4803      	ldr	r0, [pc, #12]	; (8004544 <transmitToAMKMotors+0x24>)
 8004538:	f7fd fa54 	bl	80019e4 <CanAL_Transmit>
}
 800453c:	bf00      	nop
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	20000094 	.word	0x20000094

08004548 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
	TeCanALRet ret = CanAL_Receive(&pt1_can);
 8004550:	4804      	ldr	r0, [pc, #16]	; (8004564 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 8004552:	f7fd f9f8 	bl	8001946 <CanAL_Receive>
 8004556:	4603      	mov	r3, r0
 8004558:	73fb      	strb	r3, [r7, #15]
	if (ret != CANAL_OK) {
		CANAL_PRINT("Could not recognize message\n\r");
	}
}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000094 	.word	0x20000094

08004568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800456c:	b672      	cpsid	i
}
 800456e:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  CANAL_PRINT("oh no! error handler\n\r");
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, true);
 8004570:	2201      	movs	r2, #1
 8004572:	2108      	movs	r1, #8
 8004574:	4801      	ldr	r0, [pc, #4]	; (800457c <Error_Handler+0x14>)
 8004576:	f002 fc73 	bl	8006e60 <HAL_GPIO_WritePin>
	  CANAL_PRINT("oh no! error handler\n\r");
 800457a:	e7f9      	b.n	8004570 <Error_Handler+0x8>
 800457c:	40020000 	.word	0x40020000

08004580 <Printf_Init>:

// Must be global
UART_st* Printer;


UART_Return_et Printf_Init(UART_st* uart) {
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]

  UART_Return_et response;

  // Set global to selected UART
  Printer = uart;
 8004588:	4a0c      	ldr	r2, [pc, #48]	; (80045bc <Printf_Init+0x3c>)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6013      	str	r3, [r2, #0]
  response = UART_Init(uart);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 fd7d 	bl	800508e <UART_Init>
 8004594:	4603      	mov	r3, r0
 8004596:	73fb      	strb	r3, [r7, #15]

  if (response != UART_OK) {
 8004598:	7bfb      	ldrb	r3, [r7, #15]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d001      	beq.n	80045a2 <Printf_Init+0x22>
      return response;
 800459e:	7bfb      	ldrb	r3, [r7, #15]
 80045a0:	e008      	b.n	80045b4 <Printf_Init+0x34>
  }

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */

  setvbuf(stdout, NULL, _IONBF, 0);
 80045a2:	4b07      	ldr	r3, [pc, #28]	; (80045c0 <Printf_Init+0x40>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	6898      	ldr	r0, [r3, #8]
 80045a8:	2300      	movs	r3, #0
 80045aa:	2202      	movs	r2, #2
 80045ac:	2100      	movs	r1, #0
 80045ae:	f005 f88f 	bl	80096d0 <setvbuf>

  return UART_OK;
 80045b2:	2301      	movs	r3, #1
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20000618 	.word	0x20000618
 80045c0:	200000f0 	.word	0x200000f0

080045c4 <_write>:

  errno = EBADF;
  return 0;
}

int _write(int fd, char* ptr, int len) {
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d002      	beq.n	80045dc <_write+0x18>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d110      	bne.n	80045fe <_write+0x3a>
    response = UART_Transmit(Printer, (uint8_t*) ptr, len);
 80045dc:	4b0d      	ldr	r3, [pc, #52]	; (8004614 <_write+0x50>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	68b9      	ldr	r1, [r7, #8]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 fd99 	bl	800511e <UART_Transmit>
 80045ec:	4603      	mov	r3, r0
 80045ee:	75fb      	strb	r3, [r7, #23]

    if (response == UART_OK)
 80045f0:	7dfb      	ldrb	r3, [r7, #23]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d101      	bne.n	80045fa <_write+0x36>
      return len;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	e008      	b.n	800460c <_write+0x48>
    else
      return EIO;
 80045fa:	2305      	movs	r3, #5
 80045fc:	e006      	b.n	800460c <_write+0x48>
  }

  errno = EBADF;
 80045fe:	f005 f835 	bl	800966c <__errno>
 8004602:	4603      	mov	r3, r0
 8004604:	2209      	movs	r2, #9
 8004606:	601a      	str	r2, [r3, #0]
  return -1;
 8004608:	f04f 33ff 	mov.w	r3, #4294967295
}
 800460c:	4618      	mov	r0, r3
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	20000618 	.word	0x20000618

08004618 <_close>:


int _close(int fd) {
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	db04      	blt.n	8004630 <_close+0x18>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b02      	cmp	r3, #2
 800462a:	dc01      	bgt.n	8004630 <_close+0x18>
    return 0;
 800462c:	2300      	movs	r3, #0
 800462e:	e006      	b.n	800463e <_close+0x26>

  errno = EBADF;
 8004630:	f005 f81c 	bl	800966c <__errno>
 8004634:	4603      	mov	r3, r0
 8004636:	2209      	movs	r2, #9
 8004638:	601a      	str	r2, [r3, #0]
  return -1;
 800463a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8004646:	b580      	push	{r7, lr}
 8004648:	b084      	sub	sp, #16
 800464a:	af00      	add	r7, sp, #0
 800464c:	60f8      	str	r0, [r7, #12]
 800464e:	60b9      	str	r1, [r7, #8]
 8004650:	607a      	str	r2, [r7, #4]

  (void) fd;
  (void) ptr;
  (void) dir;
  errno = EBADF;
 8004652:	f005 f80b 	bl	800966c <__errno>
 8004656:	4603      	mov	r3, r0
 8004658:	2209      	movs	r2, #9
 800465a:	601a      	str	r2, [r3, #0]
  return -1;
 800465c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <_read>:

int _read(int fd, char* ptr, int len) {
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDIN_FILENO) {
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d110      	bne.n	800469c <_read+0x34>
    response = UART_Receive(Printer, (uint8_t*) ptr, len);
 800467a:	4b0e      	ldr	r3, [pc, #56]	; (80046b4 <_read+0x4c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	b2d2      	uxtb	r2, r2
 8004682:	68b9      	ldr	r1, [r7, #8]
 8004684:	4618      	mov	r0, r3
 8004686:	f000 fd66 	bl	8005156 <UART_Receive>
 800468a:	4603      	mov	r3, r0
 800468c:	75fb      	strb	r3, [r7, #23]
    if (response == UART_OK)
 800468e:	7dfb      	ldrb	r3, [r7, #23]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d101      	bne.n	8004698 <_read+0x30>
      return 1;
 8004694:	2301      	movs	r3, #1
 8004696:	e008      	b.n	80046aa <_read+0x42>
    else
      return EIO;
 8004698:	2305      	movs	r3, #5
 800469a:	e006      	b.n	80046aa <_read+0x42>
  }

  errno = EBADF;
 800469c:	f004 ffe6 	bl	800966c <__errno>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2209      	movs	r2, #9
 80046a4:	601a      	str	r2, [r3, #0]
  return -1;
 80046a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	20000618 	.word	0x20000618

080046b8 <_fstat>:


int _fstat(int fd, struct stat* st) {
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	db08      	blt.n	80046da <_fstat+0x22>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	dc05      	bgt.n	80046da <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046d4:	605a      	str	r2, [r3, #4]
    return 0;
 80046d6:	2300      	movs	r3, #0
 80046d8:	e005      	b.n	80046e6 <_fstat+0x2e>
  }

  errno = EBADF;
 80046da:	f004 ffc7 	bl	800966c <__errno>
 80046de:	4603      	mov	r3, r0
 80046e0:	2209      	movs	r2, #9
 80046e2:	601a      	str	r2, [r3, #0]
  return 0;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <RtScheduler_startRunning>:
static uint64_t RtScheduler_GetTimeMs(void);
static uint64_t RtScheduler_GetTicks(void);
static void RtScheduler_Tick(void);
static uint64_t convertToMs(uint32_t);

int RtScheduler_startRunning(RtScheduler_tasks RtScheduler_tasks) {
 80046f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046f4:	b084      	sub	sp, #16
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
	uint8_t tickRate = 0;
 80046fa:	2300      	movs	r3, #0
 80046fc:	73bb      	strb	r3, [r7, #14]
	static uint64_t RtScheduler_currFrcTime = 0;
	static uint64_t RtScheduler_prevTicks = 0;

	while(1) {
		// Free running counter is represented in milliseconds since HAL was initialized
		RtScheduler_currFrcTime = HAL_GetTick();
 80046fe:	f000 fdc1 	bl	8005284 <HAL_GetTick>
 8004702:	4603      	mov	r3, r0
 8004704:	2200      	movs	r2, #0
 8004706:	4698      	mov	r8, r3
 8004708:	4691      	mov	r9, r2
 800470a:	4b42      	ldr	r3, [pc, #264]	; (8004814 <RtScheduler_startRunning+0x124>)
 800470c:	e9c3 8900 	strd	r8, r9, [r3]
		if ((RtScheduler_currFrcTime - RtScheduler_prevFrcTime) >= RTSCHEDULER_SYSTICK_RATE_MS) {
 8004710:	4b40      	ldr	r3, [pc, #256]	; (8004814 <RtScheduler_startRunning+0x124>)
 8004712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004716:	4b40      	ldr	r3, [pc, #256]	; (8004818 <RtScheduler_startRunning+0x128>)
 8004718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471c:	1a84      	subs	r4, r0, r2
 800471e:	eb61 0503 	sbc.w	r5, r1, r3
 8004722:	2c05      	cmp	r4, #5
 8004724:	f175 0300 	sbcs.w	r3, r5, #0
 8004728:	d311      	bcc.n	800474e <RtScheduler_startRunning+0x5e>
			// Tick the scheduler per the set scheduler systick rate
			RtScheduler_Tick();
 800472a:	f000 f895 	bl	8004858 <RtScheduler_Tick>
			RtScheduler_prevFrcTime = RtScheduler_currFrcTime;
 800472e:	4b39      	ldr	r3, [pc, #228]	; (8004814 <RtScheduler_startRunning+0x124>)
 8004730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004734:	4938      	ldr	r1, [pc, #224]	; (8004818 <RtScheduler_startRunning+0x128>)
 8004736:	e9c1 2300 	strd	r2, r3, [r1]
			RtScheduler_prevTicks = RtScheduler_GetTicks();
 800473a:	f000 f89f 	bl	800487c <RtScheduler_GetTicks>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4936      	ldr	r1, [pc, #216]	; (800481c <RtScheduler_startRunning+0x12c>)
 8004744:	e9c1 2300 	strd	r2, r3, [r1]
 8004748:	4b35      	ldr	r3, [pc, #212]	; (8004820 <RtScheduler_startRunning+0x130>)
 800474a:	2200      	movs	r2, #0
 800474c:	701a      	strb	r2, [r3, #0]
			memset(&RtScheduler_taskExecutedThisTick[0], false, sizeof(bool) * N_RATES);
		}

		for (uint8_t taskRate = eTASK1_5MS; taskRate < N_RATES; taskRate++) {
 800474e:	2300      	movs	r3, #0
 8004750:	73fb      	strb	r3, [r7, #15]
 8004752:	e05a      	b.n	800480a <RtScheduler_startRunning+0x11a>
			if (RtScheduler_taskMarkedForExecution[taskRate]) {
 8004754:	7bfb      	ldrb	r3, [r7, #15]
 8004756:	4a33      	ldr	r2, [pc, #204]	; (8004824 <RtScheduler_startRunning+0x134>)
 8004758:	5cd3      	ldrb	r3, [r2, r3]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d033      	beq.n	80047c6 <RtScheduler_startRunning+0xd6>
				// Execute your registered task for the pool
				taskCounter = RtScheduler_taskCounter[taskRate];
 800475e:	7bfb      	ldrb	r3, [r7, #15]
 8004760:	4a31      	ldr	r2, [pc, #196]	; (8004828 <RtScheduler_startRunning+0x138>)
 8004762:	5cd2      	ldrb	r2, [r2, r3]
 8004764:	4b31      	ldr	r3, [pc, #196]	; (800482c <RtScheduler_startRunning+0x13c>)
 8004766:	701a      	strb	r2, [r3, #0]
				RtScheduler_tasks[taskRate][taskCounter]((void*)NULL);
 8004768:	7bfa      	ldrb	r2, [r7, #15]
 800476a:	4613      	mov	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	4413      	add	r3, r2
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	461a      	mov	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4413      	add	r3, r2
 8004778:	4a2c      	ldr	r2, [pc, #176]	; (800482c <RtScheduler_startRunning+0x13c>)
 800477a:	7812      	ldrb	r2, [r2, #0]
 800477c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004780:	2000      	movs	r0, #0
 8004782:	4798      	blx	r3

				// Calculate number of tasks per rate remaining, mark task rate buckets as complete
				taskCounter++;
 8004784:	4b29      	ldr	r3, [pc, #164]	; (800482c <RtScheduler_startRunning+0x13c>)
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	3301      	adds	r3, #1
 800478a:	b2da      	uxtb	r2, r3
 800478c:	4b27      	ldr	r3, [pc, #156]	; (800482c <RtScheduler_startRunning+0x13c>)
 800478e:	701a      	strb	r2, [r3, #0]
				RtScheduler_taskCounter[taskRate] = taskCounter;
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	4a26      	ldr	r2, [pc, #152]	; (800482c <RtScheduler_startRunning+0x13c>)
 8004794:	7811      	ldrb	r1, [r2, #0]
 8004796:	4a24      	ldr	r2, [pc, #144]	; (8004828 <RtScheduler_startRunning+0x138>)
 8004798:	54d1      	strb	r1, [r2, r3]
				if (taskCounter >= RtScheduler_nTasksPerRate[taskRate]) {
 800479a:	2204      	movs	r2, #4
 800479c:	4b23      	ldr	r3, [pc, #140]	; (800482c <RtScheduler_startRunning+0x13c>)
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d82f      	bhi.n	8004804 <RtScheduler_startRunning+0x114>
					RtScheduler_taskMarkedForExecution[taskRate] = false;
 80047a4:	7bfb      	ldrb	r3, [r7, #15]
 80047a6:	4a1f      	ldr	r2, [pc, #124]	; (8004824 <RtScheduler_startRunning+0x134>)
 80047a8:	2100      	movs	r1, #0
 80047aa:	54d1      	strb	r1, [r2, r3]
					RtScheduler_taskExecutedThisTick[taskRate] = true;
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	4a1c      	ldr	r2, [pc, #112]	; (8004820 <RtScheduler_startRunning+0x130>)
 80047b0:	2101      	movs	r1, #1
 80047b2:	54d1      	strb	r1, [r2, r3]
					taskCounter = 0;
 80047b4:	4b1d      	ldr	r3, [pc, #116]	; (800482c <RtScheduler_startRunning+0x13c>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	701a      	strb	r2, [r3, #0]
					RtScheduler_taskCounter[taskRate] = taskCounter;
 80047ba:	7bfb      	ldrb	r3, [r7, #15]
 80047bc:	4a1b      	ldr	r2, [pc, #108]	; (800482c <RtScheduler_startRunning+0x13c>)
 80047be:	7811      	ldrb	r1, [r2, #0]
 80047c0:	4a19      	ldr	r2, [pc, #100]	; (8004828 <RtScheduler_startRunning+0x138>)
 80047c2:	54d1      	strb	r1, [r2, r3]
 80047c4:	e01e      	b.n	8004804 <RtScheduler_startRunning+0x114>
				}
			} else { // TODO: This is executing multiple times between the 5ms increments
				// Prevent all tasks from running at t = 0ms and from running multiples times between scheduler ticks
				if (RtScheduler_prevTicks > 0) {
 80047c6:	4b15      	ldr	r3, [pc, #84]	; (800481c <RtScheduler_startRunning+0x12c>)
 80047c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	d019      	beq.n	8004804 <RtScheduler_startRunning+0x114>
					tickRate = RtScheduler_rateMs[taskRate];
 80047d0:	2305      	movs	r3, #5
 80047d2:	73bb      	strb	r3, [r7, #14]
					// Schedule pool for execution if rate has fallen on a harmonic of the task period
					if ((0 == (RtScheduler_GetTimeMs() % RtScheduler_rateMs[taskRate])) &&
 80047d4:	f000 f860 	bl	8004898 <RtScheduler_GetTimeMs>
 80047d8:	2205      	movs	r2, #5
 80047da:	2300      	movs	r3, #0
 80047dc:	4692      	mov	sl, r2
 80047de:	469b      	mov	fp, r3
 80047e0:	4652      	mov	r2, sl
 80047e2:	465b      	mov	r3, fp
 80047e4:	f7fb fe36 	bl	8000454 <__aeabi_uldivmod>
 80047e8:	4313      	orrs	r3, r2
 80047ea:	d10b      	bne.n	8004804 <RtScheduler_startRunning+0x114>
							(RtScheduler_taskExecutedThisTick[taskRate] == false)) {
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
 80047ee:	4a0c      	ldr	r2, [pc, #48]	; (8004820 <RtScheduler_startRunning+0x130>)
 80047f0:	5cd3      	ldrb	r3, [r2, r3]
 80047f2:	f083 0301 	eor.w	r3, r3, #1
 80047f6:	b2db      	uxtb	r3, r3
					if ((0 == (RtScheduler_GetTimeMs() % RtScheduler_rateMs[taskRate])) &&
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d003      	beq.n	8004804 <RtScheduler_startRunning+0x114>
					  RtScheduler_taskMarkedForExecution[taskRate] = true;
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	4a09      	ldr	r2, [pc, #36]	; (8004824 <RtScheduler_startRunning+0x134>)
 8004800:	2101      	movs	r1, #1
 8004802:	54d1      	strb	r1, [r2, r3]
		for (uint8_t taskRate = eTASK1_5MS; taskRate < N_RATES; taskRate++) {
 8004804:	7bfb      	ldrb	r3, [r7, #15]
 8004806:	3301      	adds	r3, #1
 8004808:	73fb      	strb	r3, [r7, #15]
 800480a:	7bfb      	ldrb	r3, [r7, #15]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0a1      	beq.n	8004754 <RtScheduler_startRunning+0x64>
		RtScheduler_currFrcTime = HAL_GetTick();
 8004810:	e775      	b.n	80046fe <RtScheduler_startRunning+0xe>
 8004812:	bf00      	nop
 8004814:	20000638 	.word	0x20000638
 8004818:	20000640 	.word	0x20000640
 800481c:	20000648 	.word	0x20000648
 8004820:	20000630 	.word	0x20000630
 8004824:	2000062c 	.word	0x2000062c
 8004828:	20000628 	.word	0x20000628
 800482c:	20000650 	.word	0x20000650

08004830 <convertToMs>:
	}

	return RTSCHEDULER_RUN_SUCCESS;
}

uint64_t convertToMs(uint32_t sysTicks) {
 8004830:	b4b0      	push	{r4, r5, r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
	if ((sysTicks * RTSCHEDULER_SYSTICK_RATE_MS) > UINT64_MAX) {
		return UINT64_MAX;
	}

	return sysTicks * RTSCHEDULER_SYSTICK_RATE_MS;
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	4413      	add	r3, r2
 8004840:	2200      	movs	r2, #0
 8004842:	461c      	mov	r4, r3
 8004844:	4615      	mov	r5, r2
}
 8004846:	4622      	mov	r2, r4
 8004848:	462b      	mov	r3, r5
 800484a:	4610      	mov	r0, r2
 800484c:	4619      	mov	r1, r3
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bcb0      	pop	{r4, r5, r7}
 8004854:	4770      	bx	lr
	...

08004858 <RtScheduler_Tick>:

void RtScheduler_Tick(void) {
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
   ++RtScheduler_systick;
 800485c:	4b06      	ldr	r3, [pc, #24]	; (8004878 <RtScheduler_Tick+0x20>)
 800485e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004862:	1c50      	adds	r0, r2, #1
 8004864:	f143 0100 	adc.w	r1, r3, #0
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <RtScheduler_Tick+0x20>)
 800486a:	e9c3 0100 	strd	r0, r1, [r3]
}
 800486e:	bf00      	nop
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	20000620 	.word	0x20000620

0800487c <RtScheduler_GetTicks>:

uint64_t RtScheduler_GetTicks(void) {
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
	return RtScheduler_systick;
 8004880:	4b04      	ldr	r3, [pc, #16]	; (8004894 <RtScheduler_GetTicks+0x18>)
 8004882:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8004886:	4610      	mov	r0, r2
 8004888:	4619      	mov	r1, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	20000620 	.word	0x20000620

08004898 <RtScheduler_GetTimeMs>:

uint64_t RtScheduler_GetTimeMs(void) {
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
	return convertToMs(RtScheduler_systick);
 800489c:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <RtScheduler_GetTimeMs+0x1c>)
 800489e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a2:	4613      	mov	r3, r2
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7ff ffc3 	bl	8004830 <convertToMs>
 80048aa:	4602      	mov	r2, r0
 80048ac:	460b      	mov	r3, r1
}
 80048ae:	4610      	mov	r0, r2
 80048b0:	4619      	mov	r1, r3
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20000620 	.word	0x20000620

080048b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80048be:	4b0f      	ldr	r3, [pc, #60]	; (80048fc <HAL_MspInit+0x44>)
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	4a0e      	ldr	r2, [pc, #56]	; (80048fc <HAL_MspInit+0x44>)
 80048c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c8:	6413      	str	r3, [r2, #64]	; 0x40
 80048ca:	4b0c      	ldr	r3, [pc, #48]	; (80048fc <HAL_MspInit+0x44>)
 80048cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d2:	607b      	str	r3, [r7, #4]
 80048d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d6:	4b09      	ldr	r3, [pc, #36]	; (80048fc <HAL_MspInit+0x44>)
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	4a08      	ldr	r2, [pc, #32]	; (80048fc <HAL_MspInit+0x44>)
 80048dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048e0:	6453      	str	r3, [r2, #68]	; 0x44
 80048e2:	4b06      	ldr	r3, [pc, #24]	; (80048fc <HAL_MspInit+0x44>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ea:	603b      	str	r3, [r7, #0]
 80048ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	40023800 	.word	0x40023800

08004900 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08a      	sub	sp, #40	; 0x28
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004908:	f107 0314 	add.w	r3, r7, #20
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	605a      	str	r2, [r3, #4]
 8004912:	609a      	str	r2, [r3, #8]
 8004914:	60da      	str	r2, [r3, #12]
 8004916:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a15      	ldr	r2, [pc, #84]	; (8004974 <HAL_ADC_MspInit+0x74>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d123      	bne.n	800496a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004922:	4b15      	ldr	r3, [pc, #84]	; (8004978 <HAL_ADC_MspInit+0x78>)
 8004924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004926:	4a14      	ldr	r2, [pc, #80]	; (8004978 <HAL_ADC_MspInit+0x78>)
 8004928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800492c:	6453      	str	r3, [r2, #68]	; 0x44
 800492e:	4b12      	ldr	r3, [pc, #72]	; (8004978 <HAL_ADC_MspInit+0x78>)
 8004930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004936:	613b      	str	r3, [r7, #16]
 8004938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800493a:	4b0f      	ldr	r3, [pc, #60]	; (8004978 <HAL_ADC_MspInit+0x78>)
 800493c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493e:	4a0e      	ldr	r2, [pc, #56]	; (8004978 <HAL_ADC_MspInit+0x78>)
 8004940:	f043 0304 	orr.w	r3, r3, #4
 8004944:	6313      	str	r3, [r2, #48]	; 0x30
 8004946:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <HAL_ADC_MspInit+0x78>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = APPS1_Pin|APPS2_Pin|STEERING_ANGLE_SENSOR_Pin|BPPS_BUFFERED_Pin;
 8004952:	230f      	movs	r3, #15
 8004954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004956:	2303      	movs	r3, #3
 8004958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495a:	2300      	movs	r3, #0
 800495c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800495e:	f107 0314 	add.w	r3, r7, #20
 8004962:	4619      	mov	r1, r3
 8004964:	4805      	ldr	r0, [pc, #20]	; (800497c <HAL_ADC_MspInit+0x7c>)
 8004966:	f002 f8cf 	bl	8006b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800496a:	bf00      	nop
 800496c:	3728      	adds	r7, #40	; 0x28
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40012000 	.word	0x40012000
 8004978:	40023800 	.word	0x40023800
 800497c:	40020800 	.word	0x40020800

08004980 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b08e      	sub	sp, #56	; 0x38
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800498c:	2200      	movs	r2, #0
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	605a      	str	r2, [r3, #4]
 8004992:	609a      	str	r2, [r3, #8]
 8004994:	60da      	str	r2, [r3, #12]
 8004996:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a61      	ldr	r2, [pc, #388]	; (8004b24 <HAL_CAN_MspInit+0x1a4>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d13a      	bne.n	8004a18 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80049a2:	4b61      	ldr	r3, [pc, #388]	; (8004b28 <HAL_CAN_MspInit+0x1a8>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3301      	adds	r3, #1
 80049a8:	4a5f      	ldr	r2, [pc, #380]	; (8004b28 <HAL_CAN_MspInit+0x1a8>)
 80049aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80049ac:	4b5e      	ldr	r3, [pc, #376]	; (8004b28 <HAL_CAN_MspInit+0x1a8>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d10b      	bne.n	80049cc <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80049b4:	4b5d      	ldr	r3, [pc, #372]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	4a5c      	ldr	r2, [pc, #368]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 80049ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049be:	6413      	str	r3, [r2, #64]	; 0x40
 80049c0:	4b5a      	ldr	r3, [pc, #360]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 80049c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049c8:	623b      	str	r3, [r7, #32]
 80049ca:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049cc:	4b57      	ldr	r3, [pc, #348]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 80049ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d0:	4a56      	ldr	r2, [pc, #344]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 80049d2:	f043 0301 	orr.w	r3, r3, #1
 80049d6:	6313      	str	r3, [r2, #48]	; 0x30
 80049d8:	4b54      	ldr	r3, [pc, #336]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 80049da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	61fb      	str	r3, [r7, #28]
 80049e2:	69fb      	ldr	r3, [r7, #28]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = PT2_CAN_RX_Pin|PT1_CAN_TX_Pin;
 80049e4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80049e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ea:	2302      	movs	r3, #2
 80049ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ee:	2300      	movs	r3, #0
 80049f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049f2:	2303      	movs	r3, #3
 80049f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80049f6:	2309      	movs	r3, #9
 80049f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049fe:	4619      	mov	r1, r3
 8004a00:	484b      	ldr	r0, [pc, #300]	; (8004b30 <HAL_CAN_MspInit+0x1b0>)
 8004a02:	f002 f881 	bl	8006b08 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004a06:	2200      	movs	r2, #0
 8004a08:	2100      	movs	r1, #0
 8004a0a:	2014      	movs	r0, #20
 8004a0c:	f001 ffb3 	bl	8006976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004a10:	2014      	movs	r0, #20
 8004a12:	f001 ffcc 	bl	80069ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }

}
 8004a16:	e080      	b.n	8004b1a <HAL_CAN_MspInit+0x19a>
  else if(hcan->Instance==CAN2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a45      	ldr	r2, [pc, #276]	; (8004b34 <HAL_CAN_MspInit+0x1b4>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d145      	bne.n	8004aae <HAL_CAN_MspInit+0x12e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004a22:	4b42      	ldr	r3, [pc, #264]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a26:	4a41      	ldr	r2, [pc, #260]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a2e:	4b3f      	ldr	r3, [pc, #252]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a36:	61bb      	str	r3, [r7, #24]
 8004a38:	69bb      	ldr	r3, [r7, #24]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004a3a:	4b3b      	ldr	r3, [pc, #236]	; (8004b28 <HAL_CAN_MspInit+0x1a8>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3301      	adds	r3, #1
 8004a40:	4a39      	ldr	r2, [pc, #228]	; (8004b28 <HAL_CAN_MspInit+0x1a8>)
 8004a42:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004a44:	4b38      	ldr	r3, [pc, #224]	; (8004b28 <HAL_CAN_MspInit+0x1a8>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d10b      	bne.n	8004a64 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004a4c:	4b37      	ldr	r3, [pc, #220]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	4a36      	ldr	r2, [pc, #216]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a56:	6413      	str	r3, [r2, #64]	; 0x40
 8004a58:	4b34      	ldr	r3, [pc, #208]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a60:	617b      	str	r3, [r7, #20]
 8004a62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a64:	4b31      	ldr	r3, [pc, #196]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a68:	4a30      	ldr	r2, [pc, #192]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a6a:	f043 0302 	orr.w	r3, r3, #2
 8004a6e:	6313      	str	r3, [r2, #48]	; 0x30
 8004a70:	4b2e      	ldr	r3, [pc, #184]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	613b      	str	r3, [r7, #16]
 8004a7a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PT1_CAN_RX_Pin|PT2_CAN_TX_Pin;
 8004a7c:	2360      	movs	r3, #96	; 0x60
 8004a7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a80:	2302      	movs	r3, #2
 8004a82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a84:	2300      	movs	r3, #0
 8004a86:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004a8c:	2309      	movs	r3, #9
 8004a8e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a94:	4619      	mov	r1, r3
 8004a96:	4828      	ldr	r0, [pc, #160]	; (8004b38 <HAL_CAN_MspInit+0x1b8>)
 8004a98:	f002 f836 	bl	8006b08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	2040      	movs	r0, #64	; 0x40
 8004aa2:	f001 ff68 	bl	8006976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004aa6:	2040      	movs	r0, #64	; 0x40
 8004aa8:	f001 ff81 	bl	80069ae <HAL_NVIC_EnableIRQ>
}
 8004aac:	e035      	b.n	8004b1a <HAL_CAN_MspInit+0x19a>
  else if(hcan->Instance==CAN3)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a22      	ldr	r2, [pc, #136]	; (8004b3c <HAL_CAN_MspInit+0x1bc>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d130      	bne.n	8004b1a <HAL_CAN_MspInit+0x19a>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8004ab8:	4b1c      	ldr	r3, [pc, #112]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	4a1b      	ldr	r2, [pc, #108]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004abe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004ac2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ac4:	4b19      	ldr	r3, [pc, #100]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004acc:	60fb      	str	r3, [r7, #12]
 8004ace:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ad0:	4b16      	ldr	r3, [pc, #88]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad4:	4a15      	ldr	r2, [pc, #84]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6313      	str	r3, [r2, #48]	; 0x30
 8004adc:	4b13      	ldr	r3, [pc, #76]	; (8004b2c <HAL_CAN_MspInit+0x1ac>)
 8004ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae0:	f003 0301 	and.w	r3, r3, #1
 8004ae4:	60bb      	str	r3, [r7, #8]
 8004ae6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VEH_CAN_RX_Pin|VEH_CAN_TX_Pin;
 8004ae8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004aec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aee:	2302      	movs	r3, #2
 8004af0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004af6:	2303      	movs	r3, #3
 8004af8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8004afa:	230b      	movs	r3, #11
 8004afc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004afe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b02:	4619      	mov	r1, r3
 8004b04:	480a      	ldr	r0, [pc, #40]	; (8004b30 <HAL_CAN_MspInit+0x1b0>)
 8004b06:	f001 ffff 	bl	8006b08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	2069      	movs	r0, #105	; 0x69
 8004b10:	f001 ff31 	bl	8006976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 8004b14:	2069      	movs	r0, #105	; 0x69
 8004b16:	f001 ff4a 	bl	80069ae <HAL_NVIC_EnableIRQ>
}
 8004b1a:	bf00      	nop
 8004b1c:	3738      	adds	r7, #56	; 0x38
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40006400 	.word	0x40006400
 8004b28:	20000654 	.word	0x20000654
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	40020000 	.word	0x40020000
 8004b34:	40006800 	.word	0x40006800
 8004b38:	40020400 	.word	0x40020400
 8004b3c:	40003400 	.word	0x40003400

08004b40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	; 0x28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b48:	f107 0314 	add.w	r3, r7, #20
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	605a      	str	r2, [r3, #4]
 8004b52:	609a      	str	r2, [r3, #8]
 8004b54:	60da      	str	r2, [r3, #12]
 8004b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a1b      	ldr	r2, [pc, #108]	; (8004bcc <HAL_SPI_MspInit+0x8c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d12f      	bne.n	8004bc2 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8004b62:	4b1b      	ldr	r3, [pc, #108]	; (8004bd0 <HAL_SPI_MspInit+0x90>)
 8004b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b66:	4a1a      	ldr	r2, [pc, #104]	; (8004bd0 <HAL_SPI_MspInit+0x90>)
 8004b68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b6e:	4b18      	ldr	r3, [pc, #96]	; (8004bd0 <HAL_SPI_MspInit+0x90>)
 8004b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004b7a:	4b15      	ldr	r3, [pc, #84]	; (8004bd0 <HAL_SPI_MspInit+0x90>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7e:	4a14      	ldr	r2, [pc, #80]	; (8004bd0 <HAL_SPI_MspInit+0x90>)
 8004b80:	f043 0310 	orr.w	r3, r3, #16
 8004b84:	6313      	str	r3, [r2, #48]	; 0x30
 8004b86:	4b12      	ldr	r3, [pc, #72]	; (8004bd0 <HAL_SPI_MspInit+0x90>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8a:	f003 0310 	and.w	r3, r3, #16
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SPI_CLK_Pin|IMU_SPI_MISO_Pin|IMU_SPI_MOSI_Pin;
 8004b92:	2364      	movs	r3, #100	; 0x64
 8004b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b96:	2302      	movs	r3, #2
 8004b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004ba2:	2305      	movs	r3, #5
 8004ba4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004ba6:	f107 0314 	add.w	r3, r7, #20
 8004baa:	4619      	mov	r1, r3
 8004bac:	4809      	ldr	r0, [pc, #36]	; (8004bd4 <HAL_SPI_MspInit+0x94>)
 8004bae:	f001 ffab 	bl	8006b08 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	2054      	movs	r0, #84	; 0x54
 8004bb8:	f001 fedd 	bl	8006976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8004bbc:	2054      	movs	r0, #84	; 0x54
 8004bbe:	f001 fef6 	bl	80069ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8004bc2:	bf00      	nop
 8004bc4:	3728      	adds	r7, #40	; 0x28
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	40013400 	.word	0x40013400
 8004bd0:	40023800 	.word	0x40023800
 8004bd4:	40021000 	.word	0x40021000

08004bd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b0b0      	sub	sp, #192	; 0xc0
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004be4:	2200      	movs	r2, #0
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	605a      	str	r2, [r3, #4]
 8004bea:	609a      	str	r2, [r3, #8]
 8004bec:	60da      	str	r2, [r3, #12]
 8004bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004bf0:	f107 031c 	add.w	r3, r7, #28
 8004bf4:	2290      	movs	r2, #144	; 0x90
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f004 fd61 	bl	80096c0 <memset>
  if(huart->Instance==USART2)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a46      	ldr	r2, [pc, #280]	; (8004d1c <HAL_UART_MspInit+0x144>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d143      	bne.n	8004c90 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004c08:	2380      	movs	r3, #128	; 0x80
 8004c0a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c10:	f107 031c 	add.w	r3, r7, #28
 8004c14:	4618      	mov	r0, r3
 8004c16:	f002 fdd1 	bl	80077bc <HAL_RCCEx_PeriphCLKConfig>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004c20:	f7ff fca2 	bl	8004568 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c24:	4b3e      	ldr	r3, [pc, #248]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	4a3d      	ldr	r2, [pc, #244]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004c2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c2e:	6413      	str	r3, [r2, #64]	; 0x40
 8004c30:	4b3b      	ldr	r3, [pc, #236]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c38:	61bb      	str	r3, [r7, #24]
 8004c3a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c3c:	4b38      	ldr	r3, [pc, #224]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c40:	4a37      	ldr	r2, [pc, #220]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004c42:	f043 0308 	orr.w	r3, r3, #8
 8004c46:	6313      	str	r3, [r2, #48]	; 0x30
 8004c48:	4b35      	ldr	r3, [pc, #212]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4c:	f003 0308 	and.w	r3, r3, #8
 8004c50:	617b      	str	r3, [r7, #20]
 8004c52:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPS_UART_TX_Pin|GPS_UART_RX_Pin;
 8004c54:	2360      	movs	r3, #96	; 0x60
 8004c56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c66:	2303      	movs	r3, #3
 8004c68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c6c:	2307      	movs	r3, #7
 8004c6e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c72:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004c76:	4619      	mov	r1, r3
 8004c78:	482a      	ldr	r0, [pc, #168]	; (8004d24 <HAL_UART_MspInit+0x14c>)
 8004c7a:	f001 ff45 	bl	8006b08 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2100      	movs	r1, #0
 8004c82:	2026      	movs	r0, #38	; 0x26
 8004c84:	f001 fe77 	bl	8006976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c88:	2026      	movs	r0, #38	; 0x26
 8004c8a:	f001 fe90 	bl	80069ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004c8e:	e041      	b.n	8004d14 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a24      	ldr	r2, [pc, #144]	; (8004d28 <HAL_UART_MspInit+0x150>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d13c      	bne.n	8004d14 <HAL_UART_MspInit+0x13c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c9e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ca4:	f107 031c 	add.w	r3, r7, #28
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f002 fd87 	bl	80077bc <HAL_RCCEx_PeriphCLKConfig>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8004cb4:	f7ff fc58 	bl	8004568 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cb8:	4b19      	ldr	r3, [pc, #100]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbc:	4a18      	ldr	r2, [pc, #96]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004cbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cc2:	6413      	str	r3, [r2, #64]	; 0x40
 8004cc4:	4b16      	ldr	r3, [pc, #88]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004cd0:	4b13      	ldr	r3, [pc, #76]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd4:	4a12      	ldr	r2, [pc, #72]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004cd6:	f043 0308 	orr.w	r3, r3, #8
 8004cda:	6313      	str	r3, [r2, #48]	; 0x30
 8004cdc:	4b10      	ldr	r3, [pc, #64]	; (8004d20 <HAL_UART_MspInit+0x148>)
 8004cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce0:	f003 0308 	and.w	r3, r3, #8
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DEBUG_UART_TX_Pin|DEBUG_UART_RX_Pin;
 8004ce8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004cec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d02:	2307      	movs	r3, #7
 8004d04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004d08:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4805      	ldr	r0, [pc, #20]	; (8004d24 <HAL_UART_MspInit+0x14c>)
 8004d10:	f001 fefa 	bl	8006b08 <HAL_GPIO_Init>
}
 8004d14:	bf00      	nop
 8004d16:	37c0      	adds	r7, #192	; 0xc0
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40004400 	.word	0x40004400
 8004d20:	40023800 	.word	0x40023800
 8004d24:	40020c00 	.word	0x40020c00
 8004d28:	40004800 	.word	0x40004800

08004d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d30:	e7fe      	b.n	8004d30 <NMI_Handler+0x4>

08004d32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d32:	b480      	push	{r7}
 8004d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d36:	e7fe      	b.n	8004d36 <HardFault_Handler+0x4>

08004d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d3c:	e7fe      	b.n	8004d3c <MemManage_Handler+0x4>

08004d3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d42:	e7fe      	b.n	8004d42 <BusFault_Handler+0x4>

08004d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d48:	e7fe      	b.n	8004d48 <UsageFault_Handler+0x4>

08004d4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d5c:	bf00      	nop
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d66:	b480      	push	{r7}
 8004d68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d6a:	bf00      	nop
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d78:	f000 fa70 	bl	800525c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d7c:	bf00      	nop
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d84:	4802      	ldr	r0, [pc, #8]	; (8004d90 <CAN1_RX0_IRQHandler+0x10>)
 8004d86:	f001 faeb 	bl	8006360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004d8a:	bf00      	nop
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	2000042c 	.word	0x2000042c

08004d94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004d98:	4802      	ldr	r0, [pc, #8]	; (8004da4 <USART2_IRQHandler+0x10>)
 8004d9a:	f003 fc97 	bl	80086cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004d9e:	bf00      	nop
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	20000508 	.word	0x20000508

08004da8 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004dac:	4802      	ldr	r0, [pc, #8]	; (8004db8 <CAN2_RX0_IRQHandler+0x10>)
 8004dae:	f001 fad7 	bl	8006360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004db2:	bf00      	nop
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20000454 	.word	0x20000454

08004dbc <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8004dc0:	4802      	ldr	r0, [pc, #8]	; (8004dcc <SPI4_IRQHandler+0x10>)
 8004dc2:	f003 f9cf 	bl	8008164 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8004dc6:	bf00      	nop
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	200004a4 	.word	0x200004a4

08004dd0 <CAN3_RX0_IRQHandler>:

/**
  * @brief This function handles CAN3 RX0 interrupt.
  */
void CAN3_RX0_IRQHandler(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX0_IRQn 0 */

  /* USER CODE END CAN3_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8004dd4:	4802      	ldr	r0, [pc, #8]	; (8004de0 <CAN3_RX0_IRQHandler+0x10>)
 8004dd6:	f001 fac3 	bl	8006360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX0_IRQn 1 */

  /* USER CODE END CAN3_RX0_IRQn 1 */
}
 8004dda:	bf00      	nop
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	2000047c 	.word	0x2000047c

08004de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004dec:	4a14      	ldr	r2, [pc, #80]	; (8004e40 <_sbrk+0x5c>)
 8004dee:	4b15      	ldr	r3, [pc, #84]	; (8004e44 <_sbrk+0x60>)
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004df8:	4b13      	ldr	r3, [pc, #76]	; (8004e48 <_sbrk+0x64>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d102      	bne.n	8004e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e00:	4b11      	ldr	r3, [pc, #68]	; (8004e48 <_sbrk+0x64>)
 8004e02:	4a12      	ldr	r2, [pc, #72]	; (8004e4c <_sbrk+0x68>)
 8004e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e06:	4b10      	ldr	r3, [pc, #64]	; (8004e48 <_sbrk+0x64>)
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d207      	bcs.n	8004e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e14:	f004 fc2a 	bl	800966c <__errno>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	220c      	movs	r2, #12
 8004e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e22:	e009      	b.n	8004e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e24:	4b08      	ldr	r3, [pc, #32]	; (8004e48 <_sbrk+0x64>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e2a:	4b07      	ldr	r3, [pc, #28]	; (8004e48 <_sbrk+0x64>)
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4413      	add	r3, r2
 8004e32:	4a05      	ldr	r2, [pc, #20]	; (8004e48 <_sbrk+0x64>)
 8004e34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e36:	68fb      	ldr	r3, [r7, #12]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	20080000 	.word	0x20080000
 8004e44:	00000400 	.word	0x00000400
 8004e48:	20000658 	.word	0x20000658
 8004e4c:	20000670 	.word	0x20000670

08004e50 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e54:	4b06      	ldr	r3, [pc, #24]	; (8004e70 <SystemInit+0x20>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e5a:	4a05      	ldr	r2, [pc, #20]	; (8004e70 <SystemInit+0x20>)
 8004e5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e64:	bf00      	nop
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	e000ed00 	.word	0xe000ed00

08004e74 <UART_Select>:

/*------------- PRIVATE FUNCTION DEFINITIONS ------------ */

// UART_Select configures the corresponding UART number from a UART_st
static UART_Return_et UART_Select(UART_st* uart)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
	// Switch case for selection of 8 UARTS
	switch(uart->uart_num)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	791b      	ldrb	r3, [r3, #4]
 8004e80:	3b01      	subs	r3, #1
 8004e82:	2b07      	cmp	r3, #7
 8004e84:	d83a      	bhi.n	8004efc <UART_Select+0x88>
 8004e86:	a201      	add	r2, pc, #4	; (adr r2, 8004e8c <UART_Select+0x18>)
 8004e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8c:	08004ead 	.word	0x08004ead
 8004e90:	08004eb7 	.word	0x08004eb7
 8004e94:	08004ec1 	.word	0x08004ec1
 8004e98:	08004ecb 	.word	0x08004ecb
 8004e9c:	08004ed5 	.word	0x08004ed5
 8004ea0:	08004edf 	.word	0x08004edf
 8004ea4:	08004ee9 	.word	0x08004ee9
 8004ea8:	08004ef3 	.word	0x08004ef3
	{
		case 1:
			uart->huart -> Instance = USART1;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a17      	ldr	r2, [pc, #92]	; (8004f10 <UART_Select+0x9c>)
 8004eb2:	601a      	str	r2, [r3, #0]
			break;
 8004eb4:	e024      	b.n	8004f00 <UART_Select+0x8c>
		case 2:
			uart->huart -> Instance = USART2;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a16      	ldr	r2, [pc, #88]	; (8004f14 <UART_Select+0xa0>)
 8004ebc:	601a      	str	r2, [r3, #0]
			break;
 8004ebe:	e01f      	b.n	8004f00 <UART_Select+0x8c>
		case 3:
			uart->huart -> Instance = USART3;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a14      	ldr	r2, [pc, #80]	; (8004f18 <UART_Select+0xa4>)
 8004ec6:	601a      	str	r2, [r3, #0]
			break;
 8004ec8:	e01a      	b.n	8004f00 <UART_Select+0x8c>
		case 4:
			uart->huart -> Instance = UART4;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a13      	ldr	r2, [pc, #76]	; (8004f1c <UART_Select+0xa8>)
 8004ed0:	601a      	str	r2, [r3, #0]
			break;
 8004ed2:	e015      	b.n	8004f00 <UART_Select+0x8c>
		case 5:
			uart->huart -> Instance = UART5;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a11      	ldr	r2, [pc, #68]	; (8004f20 <UART_Select+0xac>)
 8004eda:	601a      	str	r2, [r3, #0]
			break;
 8004edc:	e010      	b.n	8004f00 <UART_Select+0x8c>
		case 6:
			uart->huart -> Instance = USART6;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a10      	ldr	r2, [pc, #64]	; (8004f24 <UART_Select+0xb0>)
 8004ee4:	601a      	str	r2, [r3, #0]
			break;
 8004ee6:	e00b      	b.n	8004f00 <UART_Select+0x8c>
		case 7:
			uart->huart -> Instance = UART7;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a0e      	ldr	r2, [pc, #56]	; (8004f28 <UART_Select+0xb4>)
 8004eee:	601a      	str	r2, [r3, #0]
			break;
 8004ef0:	e006      	b.n	8004f00 <UART_Select+0x8c>
		case 8:
			uart->huart -> Instance = UART8;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a0d      	ldr	r2, [pc, #52]	; (8004f2c <UART_Select+0xb8>)
 8004ef8:	601a      	str	r2, [r3, #0]
			break;
 8004efa:	e001      	b.n	8004f00 <UART_Select+0x8c>
		default:
			return INVALID_UART_NUM;
 8004efc:	2305      	movs	r3, #5
 8004efe:	e000      	b.n	8004f02 <UART_Select+0x8e>
	}

	return UART_OK;
 8004f00:	2301      	movs	r3, #1
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40011000 	.word	0x40011000
 8004f14:	40004400 	.word	0x40004400
 8004f18:	40004800 	.word	0x40004800
 8004f1c:	40004c00 	.word	0x40004c00
 8004f20:	40005000 	.word	0x40005000
 8004f24:	40011400 	.word	0x40011400
 8004f28:	40007800 	.word	0x40007800
 8004f2c:	40007c00 	.word	0x40007c00

08004f30 <UART_Baud_Rate_Select>:

// UART_Baud_Rate_Select configures the baud rate from the one specified in baudrate
static UART_Return_et UART_Baud_Rate_Select(UART_st* uart)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
	// Baud rate must be between 123 Bits/s and 500 KBits/s, stated in .ioc requirements
	if(uart->baudrate < MIN_UART_BAUDRATE || uart->baudrate > MAX_UART_BAUDRATE){
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	2b7a      	cmp	r3, #122	; 0x7a
 8004f3e:	d904      	bls.n	8004f4a <UART_Baud_Rate_Select+0x1a>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	4a08      	ldr	r2, [pc, #32]	; (8004f68 <UART_Baud_Rate_Select+0x38>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <UART_Baud_Rate_Select+0x1e>
		return BAUDRATE_OUT_OF_BOUNDS;
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	e005      	b.n	8004f5a <UART_Baud_Rate_Select+0x2a>
	}

	uart->huart->Init.BaudRate = uart->baudrate;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6892      	ldr	r2, [r2, #8]
 8004f56:	605a      	str	r2, [r3, #4]

	return UART_OK;
 8004f58:	2301      	movs	r3, #1
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	370c      	adds	r7, #12
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	0007a120 	.word	0x0007a120

08004f6c <UART_Datasize_Select>:

// UART_Datasize_Select configures the data size from a UART_Datasize_et
static UART_Return_et UART_Datasize_Select(UART_st* uart)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
	switch(uart->datasize)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	7b1b      	ldrb	r3, [r3, #12]
 8004f78:	2b09      	cmp	r3, #9
 8004f7a:	d011      	beq.n	8004fa0 <UART_Datasize_Select+0x34>
 8004f7c:	2b09      	cmp	r3, #9
 8004f7e:	dc15      	bgt.n	8004fac <UART_Datasize_Select+0x40>
 8004f80:	2b07      	cmp	r3, #7
 8004f82:	d002      	beq.n	8004f8a <UART_Datasize_Select+0x1e>
 8004f84:	2b08      	cmp	r3, #8
 8004f86:	d006      	beq.n	8004f96 <UART_Datasize_Select+0x2a>
 8004f88:	e010      	b.n	8004fac <UART_Datasize_Select+0x40>
	{
		case UART_Datasize_7:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_7B;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f92:	609a      	str	r2, [r3, #8]
			break;
 8004f94:	e00c      	b.n	8004fb0 <UART_Datasize_Select+0x44>
		case UART_Datasize_8:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_8B;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	609a      	str	r2, [r3, #8]
			break;
 8004f9e:	e007      	b.n	8004fb0 <UART_Datasize_Select+0x44>
		case UART_Datasize_9:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_9B;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fa8:	609a      	str	r2, [r3, #8]
			break;
 8004faa:	e001      	b.n	8004fb0 <UART_Datasize_Select+0x44>
		default:
			return INVALID_DATASIZE;
 8004fac:	2306      	movs	r3, #6
 8004fae:	e000      	b.n	8004fb2 <UART_Datasize_Select+0x46>
	}

	return UART_OK;
 8004fb0:	2301      	movs	r3, #1
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <UART_Mode_Select>:

// UART_Mode_Select configures the mode based on a UART_Mode_et
static UART_Return_et UART_Mode_Select(UART_st* uart)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
	switch(uart->mode)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	7b5b      	ldrb	r3, [r3, #13]
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d010      	beq.n	8004ff0 <UART_Mode_Select+0x32>
 8004fce:	2b03      	cmp	r3, #3
 8004fd0:	dc13      	bgt.n	8004ffa <UART_Mode_Select+0x3c>
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d002      	beq.n	8004fdc <UART_Mode_Select+0x1e>
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d005      	beq.n	8004fe6 <UART_Mode_Select+0x28>
 8004fda:	e00e      	b.n	8004ffa <UART_Mode_Select+0x3c>
	{
		case UART_RX:
			uart->huart -> Init.Mode = UART_MODE_RX;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2204      	movs	r2, #4
 8004fe2:	615a      	str	r2, [r3, #20]
			break;
 8004fe4:	e00b      	b.n	8004ffe <UART_Mode_Select+0x40>
		case UART_TX:
			uart->huart -> Init.Mode = UART_MODE_TX;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2208      	movs	r2, #8
 8004fec:	615a      	str	r2, [r3, #20]
			break;
 8004fee:	e006      	b.n	8004ffe <UART_Mode_Select+0x40>
		case UART_TX_RX:
			uart->huart -> Init.Mode = UART_MODE_TX_RX;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	220c      	movs	r2, #12
 8004ff6:	615a      	str	r2, [r3, #20]
			break;
 8004ff8:	e001      	b.n	8004ffe <UART_Mode_Select+0x40>
		default:
			return INVALID_MODE;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e000      	b.n	8005000 <UART_Mode_Select+0x42>
	}

	return UART_OK;
 8004ffe:	2301      	movs	r3, #1
}
 8005000:	4618      	mov	r0, r3
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <UART_MSB_Select>:

// UART_MSB_Select configures the bit position based on a UART_Bit_Position_et
static UART_Return_et UART_MSB_Select(UART_st* uart)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
	switch(uart->bit_position){
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	7b9b      	ldrb	r3, [r3, #14]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d002      	beq.n	8005022 <UART_MSB_Select+0x16>
 800501c:	2b02      	cmp	r3, #2
 800501e:	d005      	beq.n	800502c <UART_MSB_Select+0x20>
 8005020:	e00e      	b.n	8005040 <UART_MSB_Select+0x34>
		case LSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2200      	movs	r2, #0
 8005028:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 800502a:	e00b      	b.n	8005044 <UART_MSB_Select+0x38>
		case MSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2280      	movs	r2, #128	; 0x80
 8005032:	625a      	str	r2, [r3, #36]	; 0x24
			uart->huart -> AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800503c:	649a      	str	r2, [r3, #72]	; 0x48
			break;
 800503e:	e001      	b.n	8005044 <UART_MSB_Select+0x38>
		default:
			return INVALID_BIT_POSITION;
 8005040:	2304      	movs	r3, #4
 8005042:	e000      	b.n	8005046 <UART_MSB_Select+0x3a>
	}

	return UART_OK;
 8005044:	2301      	movs	r3, #1
}
 8005046:	4618      	mov	r0, r3
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <UART_Default_Configs>:

// Current configurations that are not being modified
static void UART_Default_Configs(UART_st* uart)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
	uart->huart -> Init.StopBits = UART_STOPBITS_1;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2200      	movs	r2, #0
 8005060:	60da      	str	r2, [r3, #12]
	uart->huart -> Init.Parity = UART_PARITY_NONE;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
	uart->huart -> Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2200      	movs	r2, #0
 8005070:	619a      	str	r2, [r3, #24]
	uart->huart -> Init.OverSampling = UART_OVERSAMPLING_16;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2200      	movs	r2, #0
 8005078:	61da      	str	r2, [r3, #28]
	uart->huart -> Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2200      	movs	r2, #0
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <UART_Init>:

/*------------- PUBLIC FUNCTION DEFINITIONS ------------- */

UART_Return_et UART_Init(UART_st* uart)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
	UART_Return_et response;

	response = UART_Select(uart);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7ff feec 	bl	8004e74 <UART_Select>
 800509c:	4603      	mov	r3, r0
 800509e:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d001      	beq.n	80050aa <UART_Init+0x1c>
		return response;
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
 80050a8:	e035      	b.n	8005116 <UART_Init+0x88>
	}

	response = UART_Baud_Rate_Select(uart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7ff ff40 	bl	8004f30 <UART_Baud_Rate_Select>
 80050b0:	4603      	mov	r3, r0
 80050b2:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d001      	beq.n	80050be <UART_Init+0x30>
		return response;
 80050ba:	7bfb      	ldrb	r3, [r7, #15]
 80050bc:	e02b      	b.n	8005116 <UART_Init+0x88>
	}

	response = UART_Datasize_Select(uart);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7ff ff54 	bl	8004f6c <UART_Datasize_Select>
 80050c4:	4603      	mov	r3, r0
 80050c6:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d001      	beq.n	80050d2 <UART_Init+0x44>
		return response;
 80050ce:	7bfb      	ldrb	r3, [r7, #15]
 80050d0:	e021      	b.n	8005116 <UART_Init+0x88>
	}

	response = UART_Mode_Select(uart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f7ff ff73 	bl	8004fbe <UART_Mode_Select>
 80050d8:	4603      	mov	r3, r0
 80050da:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80050dc:	7bfb      	ldrb	r3, [r7, #15]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d001      	beq.n	80050e6 <UART_Init+0x58>
		return response;
 80050e2:	7bfb      	ldrb	r3, [r7, #15]
 80050e4:	e017      	b.n	8005116 <UART_Init+0x88>
	}

	response = UART_MSB_Select(uart);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7ff ff90 	bl	800500c <UART_MSB_Select>
 80050ec:	4603      	mov	r3, r0
 80050ee:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d001      	beq.n	80050fa <UART_Init+0x6c>
		return response;
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
 80050f8:	e00d      	b.n	8005116 <UART_Init+0x88>
	}

	UART_Default_Configs(uart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7ff ffa9 	bl	8005052 <UART_Default_Configs>

	if (HAL_UART_Init(uart->huart) != HAL_OK) { Error_Handler(); }
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4618      	mov	r0, r3
 8005106:	f003 f94c 	bl	80083a2 <HAL_UART_Init>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <UART_Init+0x86>
 8005110:	f7ff fa2a 	bl	8004568 <Error_Handler>

	return UART_OK;
 8005114:	2301      	movs	r3, #1
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <UART_Transmit>:

// Uses the HAL UART Transmit to transmit a buffer's contents over the channel specified in the uart struct
UART_Return_et UART_Transmit(UART_st* uart, uint8_t tx_buf[], uint8_t buf_len)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b086      	sub	sp, #24
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	4613      	mov	r3, r2
 800512a:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef tx_response;

	tx_response = HAL_UART_Transmit(uart->huart, tx_buf, buf_len, TIMEOUT);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	79fb      	ldrb	r3, [r7, #7]
 8005132:	b29a      	uxth	r2, r3
 8005134:	f241 3388 	movw	r3, #5000	; 0x1388
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	f003 f980 	bl	800843e <HAL_UART_Transmit>
 800513e:	4603      	mov	r3, r0
 8005140:	75fb      	strb	r3, [r7, #23]
	if (tx_response != HAL_OK) {
 8005142:	7dfb      	ldrb	r3, [r7, #23]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <UART_Transmit+0x2e>
		return TRANSMIT_FAILED;
 8005148:	2307      	movs	r3, #7
 800514a:	e000      	b.n	800514e <UART_Transmit+0x30>
	}

	return UART_OK;
 800514c:	2301      	movs	r3, #1
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}

08005156 <UART_Receive>:

// TODO: check the rx_buf dataframe being sent (casting currently)
UART_Return_et UART_Receive(UART_st* uart, uint8_t rx_buf[], uint8_t buf_len)
{
 8005156:	b580      	push	{r7, lr}
 8005158:	b086      	sub	sp, #24
 800515a:	af00      	add	r7, sp, #0
 800515c:	60f8      	str	r0, [r7, #12]
 800515e:	60b9      	str	r1, [r7, #8]
 8005160:	4613      	mov	r3, r2
 8005162:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef rx_response;

	rx_response = HAL_UART_Receive(uart->huart, rx_buf, buf_len, TIMEOUT);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6818      	ldr	r0, [r3, #0]
 8005168:	79fb      	ldrb	r3, [r7, #7]
 800516a:	b29a      	uxth	r2, r3
 800516c:	f241 3388 	movw	r3, #5000	; 0x1388
 8005170:	68b9      	ldr	r1, [r7, #8]
 8005172:	f003 f9e7 	bl	8008544 <HAL_UART_Receive>
 8005176:	4603      	mov	r3, r0
 8005178:	75fb      	strb	r3, [r7, #23]
	if (rx_response != HAL_OK) {
 800517a:	7dfb      	ldrb	r3, [r7, #23]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <UART_Receive+0x2e>
		return RECEIVE_FAILED;
 8005180:	2308      	movs	r3, #8
 8005182:	e000      	b.n	8005186 <UART_Receive+0x30>
	}

	return UART_OK;
 8005184:	2301      	movs	r3, #1
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005190:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005194:	480d      	ldr	r0, [pc, #52]	; (80051cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005196:	490e      	ldr	r1, [pc, #56]	; (80051d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005198:	4a0e      	ldr	r2, [pc, #56]	; (80051d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800519a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800519c:	e002      	b.n	80051a4 <LoopCopyDataInit>

0800519e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800519e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051a2:	3304      	adds	r3, #4

080051a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051a8:	d3f9      	bcc.n	800519e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051aa:	4a0b      	ldr	r2, [pc, #44]	; (80051d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80051ac:	4c0b      	ldr	r4, [pc, #44]	; (80051dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80051ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051b0:	e001      	b.n	80051b6 <LoopFillZerobss>

080051b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051b4:	3204      	adds	r2, #4

080051b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051b8:	d3fb      	bcc.n	80051b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80051ba:	f7ff fe49 	bl	8004e50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051be:	f004 fa5b 	bl	8009678 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051c2:	f7fe fd37 	bl	8003c34 <main>
  bx  lr    
 80051c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80051c8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80051cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051d0:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 80051d4:	0800a21c 	.word	0x0800a21c
  ldr r2, =_sbss
 80051d8:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 80051dc:	20000670 	.word	0x20000670

080051e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80051e0:	e7fe      	b.n	80051e0 <ADC_IRQHandler>

080051e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051e6:	2003      	movs	r0, #3
 80051e8:	f001 fbba 	bl	8006960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80051ec:	200f      	movs	r0, #15
 80051ee:	f000 f805 	bl	80051fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80051f2:	f7ff fb61 	bl	80048b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	bd80      	pop	{r7, pc}

080051fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005204:	4b12      	ldr	r3, [pc, #72]	; (8005250 <HAL_InitTick+0x54>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4b12      	ldr	r3, [pc, #72]	; (8005254 <HAL_InitTick+0x58>)
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	4619      	mov	r1, r3
 800520e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005212:	fbb3 f3f1 	udiv	r3, r3, r1
 8005216:	fbb2 f3f3 	udiv	r3, r2, r3
 800521a:	4618      	mov	r0, r3
 800521c:	f001 fbd5 	bl	80069ca <HAL_SYSTICK_Config>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e00e      	b.n	8005248 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b0f      	cmp	r3, #15
 800522e:	d80a      	bhi.n	8005246 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005230:	2200      	movs	r2, #0
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	f04f 30ff 	mov.w	r0, #4294967295
 8005238:	f001 fb9d 	bl	8006976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800523c:	4a06      	ldr	r2, [pc, #24]	; (8005258 <HAL_InitTick+0x5c>)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	e000      	b.n	8005248 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
}
 8005248:	4618      	mov	r0, r3
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	200000e4 	.word	0x200000e4
 8005254:	200000ec 	.word	0x200000ec
 8005258:	200000e8 	.word	0x200000e8

0800525c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005260:	4b06      	ldr	r3, [pc, #24]	; (800527c <HAL_IncTick+0x20>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	4b06      	ldr	r3, [pc, #24]	; (8005280 <HAL_IncTick+0x24>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4413      	add	r3, r2
 800526c:	4a04      	ldr	r2, [pc, #16]	; (8005280 <HAL_IncTick+0x24>)
 800526e:	6013      	str	r3, [r2, #0]
}
 8005270:	bf00      	nop
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	200000ec 	.word	0x200000ec
 8005280:	2000065c 	.word	0x2000065c

08005284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005284:	b480      	push	{r7}
 8005286:	af00      	add	r7, sp, #0
  return uwTick;
 8005288:	4b03      	ldr	r3, [pc, #12]	; (8005298 <HAL_GetTick+0x14>)
 800528a:	681b      	ldr	r3, [r3, #0]
}
 800528c:	4618      	mov	r0, r3
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	2000065c 	.word	0x2000065c

0800529c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052a4:	2300      	movs	r3, #0
 80052a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e031      	b.n	8005316 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d109      	bne.n	80052ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7ff fb20 	bl	8004900 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	f003 0310 	and.w	r3, r3, #16
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d116      	bne.n	8005308 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052de:	4b10      	ldr	r3, [pc, #64]	; (8005320 <HAL_ADC_Init+0x84>)
 80052e0:	4013      	ands	r3, r2
 80052e2:	f043 0202 	orr.w	r2, r3, #2
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fb0a 	bl	8005904 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f023 0303 	bic.w	r3, r3, #3
 80052fe:	f043 0201 	orr.w	r2, r3, #1
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	641a      	str	r2, [r3, #64]	; 0x40
 8005306:	e001      	b.n	800530c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005314:	7bfb      	ldrb	r3, [r7, #15]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	ffffeefd 	.word	0xffffeefd

08005324 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 800532c:	2300      	movs	r3, #0
 800532e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005336:	2b01      	cmp	r3, #1
 8005338:	d101      	bne.n	800533e <HAL_ADC_Start+0x1a>
 800533a:	2302      	movs	r3, #2
 800533c:	e0ad      	b.n	800549a <HAL_ADC_Start+0x176>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b01      	cmp	r3, #1
 8005352:	d018      	beq.n	8005386 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689a      	ldr	r2, [r3, #8]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f042 0201 	orr.w	r2, r2, #1
 8005362:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005364:	4b50      	ldr	r3, [pc, #320]	; (80054a8 <HAL_ADC_Start+0x184>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a50      	ldr	r2, [pc, #320]	; (80054ac <HAL_ADC_Start+0x188>)
 800536a:	fba2 2303 	umull	r2, r3, r2, r3
 800536e:	0c9a      	lsrs	r2, r3, #18
 8005370:	4613      	mov	r3, r2
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	4413      	add	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005378:	e002      	b.n	8005380 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	3b01      	subs	r3, #1
 800537e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1f9      	bne.n	800537a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b01      	cmp	r3, #1
 8005392:	d175      	bne.n	8005480 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005398:	4b45      	ldr	r3, [pc, #276]	; (80054b0 <HAL_ADC_Start+0x18c>)
 800539a:	4013      	ands	r3, r2
 800539c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d007      	beq.n	80053c2 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80053ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ce:	d106      	bne.n	80053de <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d4:	f023 0206 	bic.w	r2, r3, #6
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	645a      	str	r2, [r3, #68]	; 0x44
 80053dc:	e002      	b.n	80053e4 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80053f4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80053f6:	4b2f      	ldr	r3, [pc, #188]	; (80054b4 <HAL_ADC_Start+0x190>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f003 031f 	and.w	r3, r3, #31
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10f      	bne.n	8005422 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d143      	bne.n	8005498 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800541e:	609a      	str	r2, [r3, #8]
 8005420:	e03a      	b.n	8005498 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a24      	ldr	r2, [pc, #144]	; (80054b8 <HAL_ADC_Start+0x194>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d10e      	bne.n	800544a <HAL_ADC_Start+0x126>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d107      	bne.n	800544a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005448:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800544a:	4b1a      	ldr	r3, [pc, #104]	; (80054b4 <HAL_ADC_Start+0x190>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f003 0310 	and.w	r3, r3, #16
 8005452:	2b00      	cmp	r3, #0
 8005454:	d120      	bne.n	8005498 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a18      	ldr	r2, [pc, #96]	; (80054bc <HAL_ADC_Start+0x198>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d11b      	bne.n	8005498 <HAL_ADC_Start+0x174>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d114      	bne.n	8005498 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800547c:	609a      	str	r2, [r3, #8]
 800547e:	e00b      	b.n	8005498 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005484:	f043 0210 	orr.w	r2, r3, #16
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005490:	f043 0201 	orr.w	r2, r3, #1
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3714      	adds	r7, #20
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	200000e4 	.word	0x200000e4
 80054ac:	431bde83 	.word	0x431bde83
 80054b0:	fffff8fe 	.word	0xfffff8fe
 80054b4:	40012300 	.word	0x40012300
 80054b8:	40012000 	.word	0x40012000
 80054bc:	40012200 	.word	0x40012200

080054c0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d101      	bne.n	80054d6 <HAL_ADC_Stop+0x16>
 80054d2:	2302      	movs	r3, #2
 80054d4:	e01f      	b.n	8005516 <HAL_ADC_Stop+0x56>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0201 	bic.w	r2, r2, #1
 80054ec:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d107      	bne.n	800550c <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005500:	4b08      	ldr	r3, [pc, #32]	; (8005524 <HAL_ADC_Stop+0x64>)
 8005502:	4013      	ands	r3, r2
 8005504:	f043 0201 	orr.w	r2, r3, #1
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	ffffeefe 	.word	0xffffeefe

08005528 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005544:	d113      	bne.n	800556e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005550:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005554:	d10b      	bne.n	800556e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	f043 0220 	orr.w	r2, r3, #32
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e063      	b.n	8005636 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800556e:	f7ff fe89 	bl	8005284 <HAL_GetTick>
 8005572:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005574:	e021      	b.n	80055ba <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d01d      	beq.n	80055ba <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d007      	beq.n	8005594 <HAL_ADC_PollForConversion+0x6c>
 8005584:	f7ff fe7e 	bl	8005284 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d212      	bcs.n	80055ba <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d00b      	beq.n	80055ba <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a6:	f043 0204 	orr.w	r2, r3, #4
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e03d      	b.n	8005636 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d1d6      	bne.n	8005576 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f06f 0212 	mvn.w	r2, #18
 80055d0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d123      	bne.n	8005634 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d11f      	bne.n	8005634 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d006      	beq.n	8005610 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800560c:	2b00      	cmp	r3, #0
 800560e:	d111      	bne.n	8005634 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005614:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005620:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d105      	bne.n	8005634 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562c:	f043 0201 	orr.w	r2, r3, #1
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800563e:	b480      	push	{r7}
 8005640:	b083      	sub	sp, #12
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800564c:	4618      	mov	r0, r3
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005662:	2300      	movs	r3, #0
 8005664:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_ADC_ConfigChannel+0x1c>
 8005670:	2302      	movs	r3, #2
 8005672:	e136      	b.n	80058e2 <HAL_ADC_ConfigChannel+0x28a>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b09      	cmp	r3, #9
 8005682:	d93a      	bls.n	80056fa <HAL_ADC_ConfigChannel+0xa2>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800568c:	d035      	beq.n	80056fa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68d9      	ldr	r1, [r3, #12]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	b29b      	uxth	r3, r3
 800569a:	461a      	mov	r2, r3
 800569c:	4613      	mov	r3, r2
 800569e:	005b      	lsls	r3, r3, #1
 80056a0:	4413      	add	r3, r2
 80056a2:	3b1e      	subs	r3, #30
 80056a4:	2207      	movs	r2, #7
 80056a6:	fa02 f303 	lsl.w	r3, r2, r3
 80056aa:	43da      	mvns	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	400a      	ands	r2, r1
 80056b2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a8d      	ldr	r2, [pc, #564]	; (80058f0 <HAL_ADC_ConfigChannel+0x298>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d10a      	bne.n	80056d4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68d9      	ldr	r1, [r3, #12]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	061a      	lsls	r2, r3, #24
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056d2:	e035      	b.n	8005740 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68d9      	ldr	r1, [r3, #12]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	689a      	ldr	r2, [r3, #8]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	4618      	mov	r0, r3
 80056e6:	4603      	mov	r3, r0
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	4403      	add	r3, r0
 80056ec:	3b1e      	subs	r3, #30
 80056ee:	409a      	lsls	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056f8:	e022      	b.n	8005740 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6919      	ldr	r1, [r3, #16]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	b29b      	uxth	r3, r3
 8005706:	461a      	mov	r2, r3
 8005708:	4613      	mov	r3, r2
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	4413      	add	r3, r2
 800570e:	2207      	movs	r2, #7
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	43da      	mvns	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	400a      	ands	r2, r1
 800571c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	6919      	ldr	r1, [r3, #16]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	b29b      	uxth	r3, r3
 800572e:	4618      	mov	r0, r3
 8005730:	4603      	mov	r3, r0
 8005732:	005b      	lsls	r3, r3, #1
 8005734:	4403      	add	r3, r0
 8005736:	409a      	lsls	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	2b06      	cmp	r3, #6
 8005746:	d824      	bhi.n	8005792 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	4613      	mov	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	3b05      	subs	r3, #5
 800575a:	221f      	movs	r2, #31
 800575c:	fa02 f303 	lsl.w	r3, r2, r3
 8005760:	43da      	mvns	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	400a      	ands	r2, r1
 8005768:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	b29b      	uxth	r3, r3
 8005776:	4618      	mov	r0, r3
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	4613      	mov	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4413      	add	r3, r2
 8005782:	3b05      	subs	r3, #5
 8005784:	fa00 f203 	lsl.w	r2, r0, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	635a      	str	r2, [r3, #52]	; 0x34
 8005790:	e04c      	b.n	800582c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	2b0c      	cmp	r3, #12
 8005798:	d824      	bhi.n	80057e4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	4613      	mov	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	3b23      	subs	r3, #35	; 0x23
 80057ac:	221f      	movs	r2, #31
 80057ae:	fa02 f303 	lsl.w	r3, r2, r3
 80057b2:	43da      	mvns	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	400a      	ands	r2, r1
 80057ba:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	4618      	mov	r0, r3
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	4613      	mov	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4413      	add	r3, r2
 80057d4:	3b23      	subs	r3, #35	; 0x23
 80057d6:	fa00 f203 	lsl.w	r2, r0, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	631a      	str	r2, [r3, #48]	; 0x30
 80057e2:	e023      	b.n	800582c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	3b41      	subs	r3, #65	; 0x41
 80057f6:	221f      	movs	r2, #31
 80057f8:	fa02 f303 	lsl.w	r3, r2, r3
 80057fc:	43da      	mvns	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	400a      	ands	r2, r1
 8005804:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	b29b      	uxth	r3, r3
 8005812:	4618      	mov	r0, r3
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	3b41      	subs	r3, #65	; 0x41
 8005820:	fa00 f203 	lsl.w	r2, r0, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a30      	ldr	r2, [pc, #192]	; (80058f4 <HAL_ADC_ConfigChannel+0x29c>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d10a      	bne.n	800584c <HAL_ADC_ConfigChannel+0x1f4>
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800583e:	d105      	bne.n	800584c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005840:	4b2d      	ldr	r3, [pc, #180]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	4a2c      	ldr	r2, [pc, #176]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005846:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800584a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a28      	ldr	r2, [pc, #160]	; (80058f4 <HAL_ADC_ConfigChannel+0x29c>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d10f      	bne.n	8005876 <HAL_ADC_ConfigChannel+0x21e>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2b12      	cmp	r3, #18
 800585c:	d10b      	bne.n	8005876 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800585e:	4b26      	ldr	r3, [pc, #152]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	4a25      	ldr	r2, [pc, #148]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005864:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005868:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800586a:	4b23      	ldr	r3, [pc, #140]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	4a22      	ldr	r2, [pc, #136]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005870:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005874:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a1e      	ldr	r2, [pc, #120]	; (80058f4 <HAL_ADC_ConfigChannel+0x29c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d12b      	bne.n	80058d8 <HAL_ADC_ConfigChannel+0x280>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1a      	ldr	r2, [pc, #104]	; (80058f0 <HAL_ADC_ConfigChannel+0x298>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d003      	beq.n	8005892 <HAL_ADC_ConfigChannel+0x23a>
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2b11      	cmp	r3, #17
 8005890:	d122      	bne.n	80058d8 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005892:	4b19      	ldr	r3, [pc, #100]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	4a18      	ldr	r2, [pc, #96]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005898:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800589c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800589e:	4b16      	ldr	r3, [pc, #88]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	4a15      	ldr	r2, [pc, #84]	; (80058f8 <HAL_ADC_ConfigChannel+0x2a0>)
 80058a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80058a8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a10      	ldr	r2, [pc, #64]	; (80058f0 <HAL_ADC_ConfigChannel+0x298>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d111      	bne.n	80058d8 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80058b4:	4b11      	ldr	r3, [pc, #68]	; (80058fc <HAL_ADC_ConfigChannel+0x2a4>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a11      	ldr	r2, [pc, #68]	; (8005900 <HAL_ADC_ConfigChannel+0x2a8>)
 80058ba:	fba2 2303 	umull	r2, r3, r2, r3
 80058be:	0c9a      	lsrs	r2, r3, #18
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	005b      	lsls	r3, r3, #1
 80058c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80058ca:	e002      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3b01      	subs	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1f9      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3714      	adds	r7, #20
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop
 80058f0:	10000012 	.word	0x10000012
 80058f4:	40012000 	.word	0x40012000
 80058f8:	40012300 	.word	0x40012300
 80058fc:	200000e4 	.word	0x200000e4
 8005900:	431bde83 	.word	0x431bde83

08005904 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800590c:	4b78      	ldr	r3, [pc, #480]	; (8005af0 <ADC_Init+0x1ec>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	4a77      	ldr	r2, [pc, #476]	; (8005af0 <ADC_Init+0x1ec>)
 8005912:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005916:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005918:	4b75      	ldr	r3, [pc, #468]	; (8005af0 <ADC_Init+0x1ec>)
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	4973      	ldr	r1, [pc, #460]	; (8005af0 <ADC_Init+0x1ec>)
 8005922:	4313      	orrs	r3, r2
 8005924:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005934:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6859      	ldr	r1, [r3, #4]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	021a      	lsls	r2, r3, #8
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005958:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6859      	ldr	r1, [r3, #4]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689a      	ldr	r2, [r3, #8]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800597a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6899      	ldr	r1, [r3, #8]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005992:	4a58      	ldr	r2, [pc, #352]	; (8005af4 <ADC_Init+0x1f0>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d022      	beq.n	80059de <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80059a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6899      	ldr	r1, [r3, #8]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80059c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6899      	ldr	r1, [r3, #8]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	609a      	str	r2, [r3, #8]
 80059dc:	e00f      	b.n	80059fe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	689a      	ldr	r2, [r3, #8]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80059ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80059fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 0202 	bic.w	r2, r2, #2
 8005a0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6899      	ldr	r1, [r3, #8]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	005a      	lsls	r2, r3, #1
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d01b      	beq.n	8005a64 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a3a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005a4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6859      	ldr	r1, [r3, #4]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	3b01      	subs	r3, #1
 8005a58:	035a      	lsls	r2, r3, #13
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	605a      	str	r2, [r3, #4]
 8005a62:	e007      	b.n	8005a74 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a72:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005a82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	051a      	lsls	r2, r3, #20
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689a      	ldr	r2, [r3, #8]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005aa8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	6899      	ldr	r1, [r3, #8]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ab6:	025a      	lsls	r2, r3, #9
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	430a      	orrs	r2, r1
 8005abe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ace:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6899      	ldr	r1, [r3, #8]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	029a      	lsls	r2, r3, #10
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	609a      	str	r2, [r3, #8]
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	40012300 	.word	0x40012300
 8005af4:	0f000001 	.word	0x0f000001

08005af8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e0ed      	b.n	8005ce6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d102      	bne.n	8005b1c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7fe ff32 	bl	8004980 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0201 	orr.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b2c:	f7ff fbaa 	bl	8005284 <HAL_GetTick>
 8005b30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005b32:	e012      	b.n	8005b5a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b34:	f7ff fba6 	bl	8005284 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b0a      	cmp	r3, #10
 8005b40:	d90b      	bls.n	8005b5a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b46:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2205      	movs	r2, #5
 8005b52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e0c5      	b.n	8005ce6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f003 0301 	and.w	r3, r3, #1
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0e5      	beq.n	8005b34 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f022 0202 	bic.w	r2, r2, #2
 8005b76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b78:	f7ff fb84 	bl	8005284 <HAL_GetTick>
 8005b7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005b7e:	e012      	b.n	8005ba6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b80:	f7ff fb80 	bl	8005284 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	2b0a      	cmp	r3, #10
 8005b8c:	d90b      	bls.n	8005ba6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2205      	movs	r2, #5
 8005b9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e09f      	b.n	8005ce6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1e5      	bne.n	8005b80 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	7e1b      	ldrb	r3, [r3, #24]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d108      	bne.n	8005bce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	e007      	b.n	8005bde <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bdc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	7e5b      	ldrb	r3, [r3, #25]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d108      	bne.n	8005bf8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bf4:	601a      	str	r2, [r3, #0]
 8005bf6:	e007      	b.n	8005c08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	7e9b      	ldrb	r3, [r3, #26]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d108      	bne.n	8005c22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f042 0220 	orr.w	r2, r2, #32
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	e007      	b.n	8005c32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0220 	bic.w	r2, r2, #32
 8005c30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	7edb      	ldrb	r3, [r3, #27]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d108      	bne.n	8005c4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0210 	bic.w	r2, r2, #16
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	e007      	b.n	8005c5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0210 	orr.w	r2, r2, #16
 8005c5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	7f1b      	ldrb	r3, [r3, #28]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d108      	bne.n	8005c76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f042 0208 	orr.w	r2, r2, #8
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	e007      	b.n	8005c86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0208 	bic.w	r2, r2, #8
 8005c84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	7f5b      	ldrb	r3, [r3, #29]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d108      	bne.n	8005ca0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f042 0204 	orr.w	r2, r2, #4
 8005c9c:	601a      	str	r2, [r3, #0]
 8005c9e:	e007      	b.n	8005cb0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0204 	bic.w	r2, r2, #4
 8005cae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689a      	ldr	r2, [r3, #8]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	ea42 0103 	orr.w	r1, r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	1e5a      	subs	r2, r3, #1
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
	...

08005cf0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d06:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005d08:	7cfb      	ldrb	r3, [r7, #19]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d003      	beq.n	8005d16 <HAL_CAN_ConfigFilter+0x26>
 8005d0e:	7cfb      	ldrb	r3, [r7, #19]
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	f040 80c7 	bne.w	8005ea4 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a69      	ldr	r2, [pc, #420]	; (8005ec0 <HAL_CAN_ConfigFilter+0x1d0>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d001      	beq.n	8005d24 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8005d20:	4b68      	ldr	r3, [pc, #416]	; (8005ec4 <HAL_CAN_ConfigFilter+0x1d4>)
 8005d22:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005d2a:	f043 0201 	orr.w	r2, r3, #1
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	4a63      	ldr	r2, [pc, #396]	; (8005ec4 <HAL_CAN_ConfigFilter+0x1d4>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d111      	bne.n	8005d60 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005d42:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	f003 031f 	and.w	r3, r3, #31
 8005d68:	2201      	movs	r2, #1
 8005d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	401a      	ands	r2, r3
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d123      	bne.n	8005dd2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	43db      	mvns	r3, r3
 8005d94:	401a      	ands	r2, r3
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005dac:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	3248      	adds	r2, #72	; 0x48
 8005db2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005dc6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005dc8:	6979      	ldr	r1, [r7, #20]
 8005dca:	3348      	adds	r3, #72	; 0x48
 8005dcc:	00db      	lsls	r3, r3, #3
 8005dce:	440b      	add	r3, r1
 8005dd0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d122      	bne.n	8005e20 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005dfa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	3248      	adds	r2, #72	; 0x48
 8005e00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005e14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005e16:	6979      	ldr	r1, [r7, #20]
 8005e18:	3348      	adds	r3, #72	; 0x48
 8005e1a:	00db      	lsls	r3, r3, #3
 8005e1c:	440b      	add	r3, r1
 8005e1e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d109      	bne.n	8005e3c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	43db      	mvns	r3, r3
 8005e32:	401a      	ands	r2, r3
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005e3a:	e007      	b.n	8005e4c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	431a      	orrs	r2, r3
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d109      	bne.n	8005e68 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	401a      	ands	r2, r3
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005e66:	e007      	b.n	8005e78 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	431a      	orrs	r2, r3
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d107      	bne.n	8005e90 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005e96:	f023 0201 	bic.w	r2, r3, #1
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	e006      	b.n	8005eb2 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
  }
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	371c      	adds	r7, #28
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	40003400 	.word	0x40003400
 8005ec4:	40006400 	.word	0x40006400

08005ec8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d12e      	bne.n	8005f3a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2202      	movs	r2, #2
 8005ee0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0201 	bic.w	r2, r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ef4:	f7ff f9c6 	bl	8005284 <HAL_GetTick>
 8005ef8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005efa:	e012      	b.n	8005f22 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005efc:	f7ff f9c2 	bl	8005284 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b0a      	cmp	r3, #10
 8005f08:	d90b      	bls.n	8005f22 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2205      	movs	r2, #5
 8005f1a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e012      	b.n	8005f48 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e5      	bne.n	8005efc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	e006      	b.n	8005f48 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
  }
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b089      	sub	sp, #36	; 0x24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f64:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005f6e:	7ffb      	ldrb	r3, [r7, #31]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d003      	beq.n	8005f7c <HAL_CAN_AddTxMessage+0x2c>
 8005f74:	7ffb      	ldrb	r3, [r7, #31]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	f040 80ad 	bne.w	80060d6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10a      	bne.n	8005f9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d105      	bne.n	8005f9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 8095 	beq.w	80060c6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	0e1b      	lsrs	r3, r3, #24
 8005fa0:	f003 0303 	and.w	r3, r3, #3
 8005fa4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	409a      	lsls	r2, r3
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10d      	bne.n	8005fd4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005fc2:	68f9      	ldr	r1, [r7, #12]
 8005fc4:	6809      	ldr	r1, [r1, #0]
 8005fc6:	431a      	orrs	r2, r3
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	3318      	adds	r3, #24
 8005fcc:	011b      	lsls	r3, r3, #4
 8005fce:	440b      	add	r3, r1
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	e00f      	b.n	8005ff4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005fde:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005fe4:	68f9      	ldr	r1, [r7, #12]
 8005fe6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005fe8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	3318      	adds	r3, #24
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	440b      	add	r3, r1
 8005ff2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6819      	ldr	r1, [r3, #0]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	691a      	ldr	r2, [r3, #16]
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	3318      	adds	r3, #24
 8006000:	011b      	lsls	r3, r3, #4
 8006002:	440b      	add	r3, r1
 8006004:	3304      	adds	r3, #4
 8006006:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	7d1b      	ldrb	r3, [r3, #20]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d111      	bne.n	8006034 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	3318      	adds	r3, #24
 8006018:	011b      	lsls	r3, r3, #4
 800601a:	4413      	add	r3, r2
 800601c:	3304      	adds	r3, #4
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	6811      	ldr	r1, [r2, #0]
 8006024:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	3318      	adds	r3, #24
 800602c:	011b      	lsls	r3, r3, #4
 800602e:	440b      	add	r3, r1
 8006030:	3304      	adds	r3, #4
 8006032:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	3307      	adds	r3, #7
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	061a      	lsls	r2, r3, #24
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3306      	adds	r3, #6
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	041b      	lsls	r3, r3, #16
 8006044:	431a      	orrs	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	3305      	adds	r3, #5
 800604a:	781b      	ldrb	r3, [r3, #0]
 800604c:	021b      	lsls	r3, r3, #8
 800604e:	4313      	orrs	r3, r2
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	3204      	adds	r2, #4
 8006054:	7812      	ldrb	r2, [r2, #0]
 8006056:	4610      	mov	r0, r2
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	6811      	ldr	r1, [r2, #0]
 800605c:	ea43 0200 	orr.w	r2, r3, r0
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	440b      	add	r3, r1
 8006066:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800606a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	3303      	adds	r3, #3
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	061a      	lsls	r2, r3, #24
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3302      	adds	r3, #2
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	041b      	lsls	r3, r3, #16
 800607c:	431a      	orrs	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3301      	adds	r3, #1
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	021b      	lsls	r3, r3, #8
 8006086:	4313      	orrs	r3, r2
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	7812      	ldrb	r2, [r2, #0]
 800608c:	4610      	mov	r0, r2
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	6811      	ldr	r1, [r2, #0]
 8006092:	ea43 0200 	orr.w	r2, r3, r0
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	440b      	add	r3, r1
 800609c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80060a0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	3318      	adds	r3, #24
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	4413      	add	r3, r2
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	6811      	ldr	r1, [r2, #0]
 80060b4:	f043 0201 	orr.w	r2, r3, #1
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	3318      	adds	r3, #24
 80060bc:	011b      	lsls	r3, r3, #4
 80060be:	440b      	add	r3, r1
 80060c0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	e00e      	b.n	80060e4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e006      	b.n	80060e4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060da:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
  }
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3724      	adds	r7, #36	; 0x24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
 80060fc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006104:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006106:	7dfb      	ldrb	r3, [r7, #23]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d003      	beq.n	8006114 <HAL_CAN_GetRxMessage+0x24>
 800610c:	7dfb      	ldrb	r3, [r7, #23]
 800610e:	2b02      	cmp	r3, #2
 8006110:	f040 80f3 	bne.w	80062fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10e      	bne.n	8006138 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	f003 0303 	and.w	r3, r3, #3
 8006124:	2b00      	cmp	r3, #0
 8006126:	d116      	bne.n	8006156 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e0e7      	b.n	8006308 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	f003 0303 	and.w	r3, r3, #3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d107      	bne.n	8006156 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e0d8      	b.n	8006308 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	331b      	adds	r3, #27
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	4413      	add	r3, r2
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0204 	and.w	r2, r3, #4
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10c      	bne.n	800618e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	331b      	adds	r3, #27
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	4413      	add	r3, r2
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	0d5b      	lsrs	r3, r3, #21
 8006184:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	601a      	str	r2, [r3, #0]
 800618c:	e00b      	b.n	80061a6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	331b      	adds	r3, #27
 8006196:	011b      	lsls	r3, r3, #4
 8006198:	4413      	add	r3, r2
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	08db      	lsrs	r3, r3, #3
 800619e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	331b      	adds	r3, #27
 80061ae:	011b      	lsls	r3, r3, #4
 80061b0:	4413      	add	r3, r2
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0202 	and.w	r2, r3, #2
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	331b      	adds	r3, #27
 80061c4:	011b      	lsls	r3, r3, #4
 80061c6:	4413      	add	r3, r2
 80061c8:	3304      	adds	r3, #4
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 020f 	and.w	r2, r3, #15
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	331b      	adds	r3, #27
 80061dc:	011b      	lsls	r3, r3, #4
 80061de:	4413      	add	r3, r2
 80061e0:	3304      	adds	r3, #4
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	0a1b      	lsrs	r3, r3, #8
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	331b      	adds	r3, #27
 80061f4:	011b      	lsls	r3, r3, #4
 80061f6:	4413      	add	r3, r2
 80061f8:	3304      	adds	r3, #4
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	0c1b      	lsrs	r3, r3, #16
 80061fe:	b29a      	uxth	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	011b      	lsls	r3, r3, #4
 800620c:	4413      	add	r3, r2
 800620e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	b2da      	uxtb	r2, r3
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	011b      	lsls	r3, r3, #4
 8006222:	4413      	add	r3, r2
 8006224:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	0a1a      	lsrs	r2, r3, #8
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	3301      	adds	r3, #1
 8006230:	b2d2      	uxtb	r2, r2
 8006232:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	011b      	lsls	r3, r3, #4
 800623c:	4413      	add	r3, r2
 800623e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	0c1a      	lsrs	r2, r3, #16
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	3302      	adds	r3, #2
 800624a:	b2d2      	uxtb	r2, r2
 800624c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	011b      	lsls	r3, r3, #4
 8006256:	4413      	add	r3, r2
 8006258:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	0e1a      	lsrs	r2, r3, #24
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	3303      	adds	r3, #3
 8006264:	b2d2      	uxtb	r2, r2
 8006266:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	011b      	lsls	r3, r3, #4
 8006270:	4413      	add	r3, r2
 8006272:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	3304      	adds	r3, #4
 800627c:	b2d2      	uxtb	r2, r2
 800627e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	011b      	lsls	r3, r3, #4
 8006288:	4413      	add	r3, r2
 800628a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	0a1a      	lsrs	r2, r3, #8
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	3305      	adds	r3, #5
 8006296:	b2d2      	uxtb	r2, r2
 8006298:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	011b      	lsls	r3, r3, #4
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	0c1a      	lsrs	r2, r3, #16
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	3306      	adds	r3, #6
 80062b0:	b2d2      	uxtb	r2, r2
 80062b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	4413      	add	r3, r2
 80062be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	0e1a      	lsrs	r2, r3, #24
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	3307      	adds	r3, #7
 80062ca:	b2d2      	uxtb	r2, r2
 80062cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d108      	bne.n	80062e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68da      	ldr	r2, [r3, #12]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0220 	orr.w	r2, r2, #32
 80062e2:	60da      	str	r2, [r3, #12]
 80062e4:	e007      	b.n	80062f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	691a      	ldr	r2, [r3, #16]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0220 	orr.w	r2, r2, #32
 80062f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	e006      	b.n	8006308 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
  }
}
 8006308:	4618      	mov	r0, r3
 800630a:	371c      	adds	r7, #28
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006324:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006326:	7bfb      	ldrb	r3, [r7, #15]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d002      	beq.n	8006332 <HAL_CAN_ActivateNotification+0x1e>
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	2b02      	cmp	r3, #2
 8006330:	d109      	bne.n	8006346 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6959      	ldr	r1, [r3, #20]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	683a      	ldr	r2, [r7, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006342:	2300      	movs	r3, #0
 8006344:	e006      	b.n	8006354 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
  }
}
 8006354:	4618      	mov	r0, r3
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b08a      	sub	sp, #40	; 0x28
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006368:	2300      	movs	r3, #0
 800636a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800639c:	6a3b      	ldr	r3, [r7, #32]
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d07c      	beq.n	80064a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d023      	beq.n	80063f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2201      	movs	r2, #1
 80063b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	f003 0302 	and.w	r3, r3, #2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f983 	bl	80066ce <HAL_CAN_TxMailbox0CompleteCallback>
 80063c8:	e016      	b.n	80063f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	f003 0304 	and.w	r3, r3, #4
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d004      	beq.n	80063de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80063d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80063da:	627b      	str	r3, [r7, #36]	; 0x24
 80063dc:	e00c      	b.n	80063f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d004      	beq.n	80063f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80063e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80063ee:	627b      	str	r3, [r7, #36]	; 0x24
 80063f0:	e002      	b.n	80063f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 f989 	bl	800670a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d024      	beq.n	800644c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f44f 7280 	mov.w	r2, #256	; 0x100
 800640a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f963 	bl	80066e2 <HAL_CAN_TxMailbox1CompleteCallback>
 800641c:	e016      	b.n	800644c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006424:	2b00      	cmp	r3, #0
 8006426:	d004      	beq.n	8006432 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
 8006430:	e00c      	b.n	800644c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006438:	2b00      	cmp	r3, #0
 800643a:	d004      	beq.n	8006446 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006442:	627b      	str	r3, [r7, #36]	; 0x24
 8006444:	e002      	b.n	800644c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f969 	bl	800671e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d024      	beq.n	80064a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800645e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 f943 	bl	80066f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8006470:	e016      	b.n	80064a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006478:	2b00      	cmp	r3, #0
 800647a:	d004      	beq.n	8006486 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800647c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006482:	627b      	str	r3, [r7, #36]	; 0x24
 8006484:	e00c      	b.n	80064a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d004      	beq.n	800649a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006496:	627b      	str	r3, [r7, #36]	; 0x24
 8006498:	e002      	b.n	80064a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f949 	bl	8006732 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	f003 0308 	and.w	r3, r3, #8
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00c      	beq.n	80064c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f003 0310 	and.w	r3, r3, #16
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d007      	beq.n	80064c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80064b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2210      	movs	r2, #16
 80064c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	f003 0304 	and.w	r3, r3, #4
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00b      	beq.n	80064e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d006      	beq.n	80064e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2208      	movs	r2, #8
 80064de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 f930 	bl	8006746 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80064e6:	6a3b      	ldr	r3, [r7, #32]
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d009      	beq.n	8006504 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d002      	beq.n	8006504 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7fe f822 	bl	8004548 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006504:	6a3b      	ldr	r3, [r7, #32]
 8006506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00c      	beq.n	8006528 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	f003 0310 	and.w	r3, r3, #16
 8006514:	2b00      	cmp	r3, #0
 8006516:	d007      	beq.n	8006528 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800651e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2210      	movs	r2, #16
 8006526:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	f003 0320 	and.w	r3, r3, #32
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00b      	beq.n	800654a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f003 0308 	and.w	r3, r3, #8
 8006538:	2b00      	cmp	r3, #0
 800653a:	d006      	beq.n	800654a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2208      	movs	r2, #8
 8006542:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 f912 	bl	800676e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800654a:	6a3b      	ldr	r3, [r7, #32]
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d009      	beq.n	8006568 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	f003 0303 	and.w	r3, r3, #3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d002      	beq.n	8006568 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f8f9 	bl	800675a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00b      	beq.n	800658a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	f003 0310 	and.w	r3, r3, #16
 8006578:	2b00      	cmp	r3, #0
 800657a:	d006      	beq.n	800658a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2210      	movs	r2, #16
 8006582:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f8fc 	bl	8006782 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800658a:	6a3b      	ldr	r3, [r7, #32]
 800658c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00b      	beq.n	80065ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b00      	cmp	r3, #0
 800659c:	d006      	beq.n	80065ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2208      	movs	r2, #8
 80065a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f8f5 	bl	8006796 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d07b      	beq.n	80066ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	f003 0304 	and.w	r3, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d072      	beq.n	80066a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d008      	beq.n	80065dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80065d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d6:	f043 0301 	orr.w	r3, r3, #1
 80065da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d008      	beq.n	80065f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d003      	beq.n	80065f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80065f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f2:	f043 0302 	orr.w	r3, r3, #2
 80065f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80065f8:	6a3b      	ldr	r3, [r7, #32]
 80065fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d008      	beq.n	8006614 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006608:	2b00      	cmp	r3, #0
 800660a:	d003      	beq.n	8006614 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800660c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660e:	f043 0304 	orr.w	r3, r3, #4
 8006612:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006614:	6a3b      	ldr	r3, [r7, #32]
 8006616:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800661a:	2b00      	cmp	r3, #0
 800661c:	d043      	beq.n	80066a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006624:	2b00      	cmp	r3, #0
 8006626:	d03e      	beq.n	80066a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800662e:	2b60      	cmp	r3, #96	; 0x60
 8006630:	d02b      	beq.n	800668a <HAL_CAN_IRQHandler+0x32a>
 8006632:	2b60      	cmp	r3, #96	; 0x60
 8006634:	d82e      	bhi.n	8006694 <HAL_CAN_IRQHandler+0x334>
 8006636:	2b50      	cmp	r3, #80	; 0x50
 8006638:	d022      	beq.n	8006680 <HAL_CAN_IRQHandler+0x320>
 800663a:	2b50      	cmp	r3, #80	; 0x50
 800663c:	d82a      	bhi.n	8006694 <HAL_CAN_IRQHandler+0x334>
 800663e:	2b40      	cmp	r3, #64	; 0x40
 8006640:	d019      	beq.n	8006676 <HAL_CAN_IRQHandler+0x316>
 8006642:	2b40      	cmp	r3, #64	; 0x40
 8006644:	d826      	bhi.n	8006694 <HAL_CAN_IRQHandler+0x334>
 8006646:	2b30      	cmp	r3, #48	; 0x30
 8006648:	d010      	beq.n	800666c <HAL_CAN_IRQHandler+0x30c>
 800664a:	2b30      	cmp	r3, #48	; 0x30
 800664c:	d822      	bhi.n	8006694 <HAL_CAN_IRQHandler+0x334>
 800664e:	2b10      	cmp	r3, #16
 8006650:	d002      	beq.n	8006658 <HAL_CAN_IRQHandler+0x2f8>
 8006652:	2b20      	cmp	r3, #32
 8006654:	d005      	beq.n	8006662 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006656:	e01d      	b.n	8006694 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665a:	f043 0308 	orr.w	r3, r3, #8
 800665e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006660:	e019      	b.n	8006696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006664:	f043 0310 	orr.w	r3, r3, #16
 8006668:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800666a:	e014      	b.n	8006696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800666c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666e:	f043 0320 	orr.w	r3, r3, #32
 8006672:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006674:	e00f      	b.n	8006696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800667c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800667e:	e00a      	b.n	8006696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006682:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006686:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006688:	e005      	b.n	8006696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800668a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006690:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006692:	e000      	b.n	8006696 <HAL_CAN_IRQHandler+0x336>
            break;
 8006694:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	699a      	ldr	r2, [r3, #24]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80066a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2204      	movs	r2, #4
 80066ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d008      	beq.n	80066c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	431a      	orrs	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 f872 	bl	80067aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80066c6:	bf00      	nop
 80066c8:	3728      	adds	r7, #40	; 0x28
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b083      	sub	sp, #12
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80066d6:	bf00      	nop
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr

080066e2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b083      	sub	sp, #12
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80066ea:	bf00      	nop
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr

080066f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b083      	sub	sp, #12
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80066fe:	bf00      	nop
 8006700:	370c      	adds	r7, #12
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr

0800670a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800670a:	b480      	push	{r7}
 800670c:	b083      	sub	sp, #12
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr

0800671e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800671e:	b480      	push	{r7}
 8006720:	b083      	sub	sp, #12
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006726:	bf00      	nop
 8006728:	370c      	adds	r7, #12
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006732:	b480      	push	{r7}
 8006734:	b083      	sub	sp, #12
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006746:	b480      	push	{r7}
 8006748:	b083      	sub	sp, #12
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800674e:	bf00      	nop
 8006750:	370c      	adds	r7, #12
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006776:	bf00      	nop
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800679e:	bf00      	nop
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b083      	sub	sp, #12
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
	...

080067c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f003 0307 	and.w	r3, r3, #7
 80067ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80067d0:	4b0b      	ldr	r3, [pc, #44]	; (8006800 <__NVIC_SetPriorityGrouping+0x40>)
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80067dc:	4013      	ands	r3, r2
 80067de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80067e8:	4b06      	ldr	r3, [pc, #24]	; (8006804 <__NVIC_SetPriorityGrouping+0x44>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067ee:	4a04      	ldr	r2, [pc, #16]	; (8006800 <__NVIC_SetPriorityGrouping+0x40>)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	60d3      	str	r3, [r2, #12]
}
 80067f4:	bf00      	nop
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	e000ed00 	.word	0xe000ed00
 8006804:	05fa0000 	.word	0x05fa0000

08006808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800680c:	4b04      	ldr	r3, [pc, #16]	; (8006820 <__NVIC_GetPriorityGrouping+0x18>)
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	0a1b      	lsrs	r3, r3, #8
 8006812:	f003 0307 	and.w	r3, r3, #7
}
 8006816:	4618      	mov	r0, r3
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	e000ed00 	.word	0xe000ed00

08006824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	4603      	mov	r3, r0
 800682c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800682e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006832:	2b00      	cmp	r3, #0
 8006834:	db0b      	blt.n	800684e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	f003 021f 	and.w	r2, r3, #31
 800683c:	4907      	ldr	r1, [pc, #28]	; (800685c <__NVIC_EnableIRQ+0x38>)
 800683e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006842:	095b      	lsrs	r3, r3, #5
 8006844:	2001      	movs	r0, #1
 8006846:	fa00 f202 	lsl.w	r2, r0, r2
 800684a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	e000e100 	.word	0xe000e100

08006860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	4603      	mov	r3, r0
 8006868:	6039      	str	r1, [r7, #0]
 800686a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800686c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006870:	2b00      	cmp	r3, #0
 8006872:	db0a      	blt.n	800688a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	b2da      	uxtb	r2, r3
 8006878:	490c      	ldr	r1, [pc, #48]	; (80068ac <__NVIC_SetPriority+0x4c>)
 800687a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800687e:	0112      	lsls	r2, r2, #4
 8006880:	b2d2      	uxtb	r2, r2
 8006882:	440b      	add	r3, r1
 8006884:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006888:	e00a      	b.n	80068a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	b2da      	uxtb	r2, r3
 800688e:	4908      	ldr	r1, [pc, #32]	; (80068b0 <__NVIC_SetPriority+0x50>)
 8006890:	79fb      	ldrb	r3, [r7, #7]
 8006892:	f003 030f 	and.w	r3, r3, #15
 8006896:	3b04      	subs	r3, #4
 8006898:	0112      	lsls	r2, r2, #4
 800689a:	b2d2      	uxtb	r2, r2
 800689c:	440b      	add	r3, r1
 800689e:	761a      	strb	r2, [r3, #24]
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr
 80068ac:	e000e100 	.word	0xe000e100
 80068b0:	e000ed00 	.word	0xe000ed00

080068b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b089      	sub	sp, #36	; 0x24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f003 0307 	and.w	r3, r3, #7
 80068c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	f1c3 0307 	rsb	r3, r3, #7
 80068ce:	2b04      	cmp	r3, #4
 80068d0:	bf28      	it	cs
 80068d2:	2304      	movcs	r3, #4
 80068d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	3304      	adds	r3, #4
 80068da:	2b06      	cmp	r3, #6
 80068dc:	d902      	bls.n	80068e4 <NVIC_EncodePriority+0x30>
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	3b03      	subs	r3, #3
 80068e2:	e000      	b.n	80068e6 <NVIC_EncodePriority+0x32>
 80068e4:	2300      	movs	r3, #0
 80068e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068e8:	f04f 32ff 	mov.w	r2, #4294967295
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	43da      	mvns	r2, r3
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	401a      	ands	r2, r3
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	fa01 f303 	lsl.w	r3, r1, r3
 8006906:	43d9      	mvns	r1, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800690c:	4313      	orrs	r3, r2
         );
}
 800690e:	4618      	mov	r0, r3
 8006910:	3724      	adds	r7, #36	; 0x24
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
	...

0800691c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b082      	sub	sp, #8
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	3b01      	subs	r3, #1
 8006928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800692c:	d301      	bcc.n	8006932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800692e:	2301      	movs	r3, #1
 8006930:	e00f      	b.n	8006952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006932:	4a0a      	ldr	r2, [pc, #40]	; (800695c <SysTick_Config+0x40>)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3b01      	subs	r3, #1
 8006938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800693a:	210f      	movs	r1, #15
 800693c:	f04f 30ff 	mov.w	r0, #4294967295
 8006940:	f7ff ff8e 	bl	8006860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006944:	4b05      	ldr	r3, [pc, #20]	; (800695c <SysTick_Config+0x40>)
 8006946:	2200      	movs	r2, #0
 8006948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800694a:	4b04      	ldr	r3, [pc, #16]	; (800695c <SysTick_Config+0x40>)
 800694c:	2207      	movs	r2, #7
 800694e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	e000e010 	.word	0xe000e010

08006960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b082      	sub	sp, #8
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7ff ff29 	bl	80067c0 <__NVIC_SetPriorityGrouping>
}
 800696e:	bf00      	nop
 8006970:	3708      	adds	r7, #8
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006976:	b580      	push	{r7, lr}
 8006978:	b086      	sub	sp, #24
 800697a:	af00      	add	r7, sp, #0
 800697c:	4603      	mov	r3, r0
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	607a      	str	r2, [r7, #4]
 8006982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006984:	2300      	movs	r3, #0
 8006986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006988:	f7ff ff3e 	bl	8006808 <__NVIC_GetPriorityGrouping>
 800698c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	68b9      	ldr	r1, [r7, #8]
 8006992:	6978      	ldr	r0, [r7, #20]
 8006994:	f7ff ff8e 	bl	80068b4 <NVIC_EncodePriority>
 8006998:	4602      	mov	r2, r0
 800699a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800699e:	4611      	mov	r1, r2
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7ff ff5d 	bl	8006860 <__NVIC_SetPriority>
}
 80069a6:	bf00      	nop
 80069a8:	3718      	adds	r7, #24
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}

080069ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069ae:	b580      	push	{r7, lr}
 80069b0:	b082      	sub	sp, #8
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	4603      	mov	r3, r0
 80069b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069bc:	4618      	mov	r0, r3
 80069be:	f7ff ff31 	bl	8006824 <__NVIC_EnableIRQ>
}
 80069c2:	bf00      	nop
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b082      	sub	sp, #8
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7ff ffa2 	bl	800691c <SysTick_Config>
 80069d8:	4603      	mov	r3, r0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b084      	sub	sp, #16
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80069f0:	f7fe fc48 	bl	8005284 <HAL_GetTick>
 80069f4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d008      	beq.n	8006a14 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2280      	movs	r2, #128	; 0x80
 8006a06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e052      	b.n	8006aba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 0216 	bic.w	r2, r2, #22
 8006a22:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	695a      	ldr	r2, [r3, #20]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a32:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d103      	bne.n	8006a44 <HAL_DMA_Abort+0x62>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d007      	beq.n	8006a54 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f022 0208 	bic.w	r2, r2, #8
 8006a52:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 0201 	bic.w	r2, r2, #1
 8006a62:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a64:	e013      	b.n	8006a8e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a66:	f7fe fc0d 	bl	8005284 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	2b05      	cmp	r3, #5
 8006a72:	d90c      	bls.n	8006a8e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2220      	movs	r2, #32
 8006a78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e015      	b.n	8006aba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1e4      	bne.n	8006a66 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aa0:	223f      	movs	r2, #63	; 0x3f
 8006aa2:	409a      	lsls	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b083      	sub	sp, #12
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d004      	beq.n	8006ae0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2280      	movs	r2, #128	; 0x80
 8006ada:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e00c      	b.n	8006afa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2205      	movs	r2, #5
 8006ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f022 0201 	bic.w	r2, r2, #1
 8006af6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr
	...

08006b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b089      	sub	sp, #36	; 0x24
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006b12:	2300      	movs	r3, #0
 8006b14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006b16:	2300      	movs	r3, #0
 8006b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006b22:	2300      	movs	r3, #0
 8006b24:	61fb      	str	r3, [r7, #28]
 8006b26:	e175      	b.n	8006e14 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006b28:	2201      	movs	r2, #1
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006b3c:	693a      	ldr	r2, [r7, #16]
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	f040 8164 	bne.w	8006e0e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	f003 0303 	and.w	r3, r3, #3
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d005      	beq.n	8006b5e <HAL_GPIO_Init+0x56>
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d130      	bne.n	8006bc0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	2203      	movs	r2, #3
 8006b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6e:	43db      	mvns	r3, r3
 8006b70:	69ba      	ldr	r2, [r7, #24]
 8006b72:	4013      	ands	r3, r2
 8006b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	005b      	lsls	r3, r3, #1
 8006b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	69ba      	ldr	r2, [r7, #24]
 8006b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006b94:	2201      	movs	r2, #1
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9c:	43db      	mvns	r3, r3
 8006b9e:	69ba      	ldr	r2, [r7, #24]
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	091b      	lsrs	r3, r3, #4
 8006baa:	f003 0201 	and.w	r2, r3, #1
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb4:	69ba      	ldr	r2, [r7, #24]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f003 0303 	and.w	r3, r3, #3
 8006bc8:	2b03      	cmp	r3, #3
 8006bca:	d017      	beq.n	8006bfc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	005b      	lsls	r3, r3, #1
 8006bd6:	2203      	movs	r2, #3
 8006bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bdc:	43db      	mvns	r3, r3
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	4013      	ands	r3, r2
 8006be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	689a      	ldr	r2, [r3, #8]
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	005b      	lsls	r3, r3, #1
 8006bec:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf0:	69ba      	ldr	r2, [r7, #24]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f003 0303 	and.w	r3, r3, #3
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d123      	bne.n	8006c50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	08da      	lsrs	r2, r3, #3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3208      	adds	r2, #8
 8006c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	f003 0307 	and.w	r3, r3, #7
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	220f      	movs	r2, #15
 8006c20:	fa02 f303 	lsl.w	r3, r2, r3
 8006c24:	43db      	mvns	r3, r3
 8006c26:	69ba      	ldr	r2, [r7, #24]
 8006c28:	4013      	ands	r3, r2
 8006c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	691a      	ldr	r2, [r3, #16]
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	f003 0307 	and.w	r3, r3, #7
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3c:	69ba      	ldr	r2, [r7, #24]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	08da      	lsrs	r2, r3, #3
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	3208      	adds	r2, #8
 8006c4a:	69b9      	ldr	r1, [r7, #24]
 8006c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	005b      	lsls	r3, r3, #1
 8006c5a:	2203      	movs	r2, #3
 8006c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c60:	43db      	mvns	r3, r3
 8006c62:	69ba      	ldr	r2, [r7, #24]
 8006c64:	4013      	ands	r3, r2
 8006c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	f003 0203 	and.w	r2, r3, #3
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	fa02 f303 	lsl.w	r3, r2, r3
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 80be 	beq.w	8006e0e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c92:	4b66      	ldr	r3, [pc, #408]	; (8006e2c <HAL_GPIO_Init+0x324>)
 8006c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c96:	4a65      	ldr	r2, [pc, #404]	; (8006e2c <HAL_GPIO_Init+0x324>)
 8006c98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8006c9e:	4b63      	ldr	r3, [pc, #396]	; (8006e2c <HAL_GPIO_Init+0x324>)
 8006ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006caa:	4a61      	ldr	r2, [pc, #388]	; (8006e30 <HAL_GPIO_Init+0x328>)
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	089b      	lsrs	r3, r3, #2
 8006cb0:	3302      	adds	r3, #2
 8006cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	f003 0303 	and.w	r3, r3, #3
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	220f      	movs	r2, #15
 8006cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc6:	43db      	mvns	r3, r3
 8006cc8:	69ba      	ldr	r2, [r7, #24]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a58      	ldr	r2, [pc, #352]	; (8006e34 <HAL_GPIO_Init+0x32c>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d037      	beq.n	8006d46 <HAL_GPIO_Init+0x23e>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a57      	ldr	r2, [pc, #348]	; (8006e38 <HAL_GPIO_Init+0x330>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d031      	beq.n	8006d42 <HAL_GPIO_Init+0x23a>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a56      	ldr	r2, [pc, #344]	; (8006e3c <HAL_GPIO_Init+0x334>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d02b      	beq.n	8006d3e <HAL_GPIO_Init+0x236>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a55      	ldr	r2, [pc, #340]	; (8006e40 <HAL_GPIO_Init+0x338>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d025      	beq.n	8006d3a <HAL_GPIO_Init+0x232>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a54      	ldr	r2, [pc, #336]	; (8006e44 <HAL_GPIO_Init+0x33c>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d01f      	beq.n	8006d36 <HAL_GPIO_Init+0x22e>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a53      	ldr	r2, [pc, #332]	; (8006e48 <HAL_GPIO_Init+0x340>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d019      	beq.n	8006d32 <HAL_GPIO_Init+0x22a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a52      	ldr	r2, [pc, #328]	; (8006e4c <HAL_GPIO_Init+0x344>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d013      	beq.n	8006d2e <HAL_GPIO_Init+0x226>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a51      	ldr	r2, [pc, #324]	; (8006e50 <HAL_GPIO_Init+0x348>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d00d      	beq.n	8006d2a <HAL_GPIO_Init+0x222>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a50      	ldr	r2, [pc, #320]	; (8006e54 <HAL_GPIO_Init+0x34c>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d007      	beq.n	8006d26 <HAL_GPIO_Init+0x21e>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a4f      	ldr	r2, [pc, #316]	; (8006e58 <HAL_GPIO_Init+0x350>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d101      	bne.n	8006d22 <HAL_GPIO_Init+0x21a>
 8006d1e:	2309      	movs	r3, #9
 8006d20:	e012      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d22:	230a      	movs	r3, #10
 8006d24:	e010      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d26:	2308      	movs	r3, #8
 8006d28:	e00e      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d2a:	2307      	movs	r3, #7
 8006d2c:	e00c      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d2e:	2306      	movs	r3, #6
 8006d30:	e00a      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d32:	2305      	movs	r3, #5
 8006d34:	e008      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d36:	2304      	movs	r3, #4
 8006d38:	e006      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e004      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e002      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d42:	2301      	movs	r3, #1
 8006d44:	e000      	b.n	8006d48 <HAL_GPIO_Init+0x240>
 8006d46:	2300      	movs	r3, #0
 8006d48:	69fa      	ldr	r2, [r7, #28]
 8006d4a:	f002 0203 	and.w	r2, r2, #3
 8006d4e:	0092      	lsls	r2, r2, #2
 8006d50:	4093      	lsls	r3, r2
 8006d52:	69ba      	ldr	r2, [r7, #24]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006d58:	4935      	ldr	r1, [pc, #212]	; (8006e30 <HAL_GPIO_Init+0x328>)
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	089b      	lsrs	r3, r3, #2
 8006d5e:	3302      	adds	r3, #2
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006d66:	4b3d      	ldr	r3, [pc, #244]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	43db      	mvns	r3, r3
 8006d70:	69ba      	ldr	r2, [r7, #24]
 8006d72:	4013      	ands	r3, r2
 8006d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d003      	beq.n	8006d8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006d82:	69ba      	ldr	r2, [r7, #24]
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006d8a:	4a34      	ldr	r2, [pc, #208]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006d90:	4b32      	ldr	r3, [pc, #200]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	43db      	mvns	r3, r3
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d003      	beq.n	8006db4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006dac:	69ba      	ldr	r2, [r7, #24]
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006db4:	4a29      	ldr	r2, [pc, #164]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006dba:	4b28      	ldr	r3, [pc, #160]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	43db      	mvns	r3, r3
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d003      	beq.n	8006dde <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006dd6:	69ba      	ldr	r2, [r7, #24]
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006dde:	4a1f      	ldr	r2, [pc, #124]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006de4:	4b1d      	ldr	r3, [pc, #116]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	43db      	mvns	r3, r3
 8006dee:	69ba      	ldr	r2, [r7, #24]
 8006df0:	4013      	ands	r3, r2
 8006df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d003      	beq.n	8006e08 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006e00:	69ba      	ldr	r2, [r7, #24]
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006e08:	4a14      	ldr	r2, [pc, #80]	; (8006e5c <HAL_GPIO_Init+0x354>)
 8006e0a:	69bb      	ldr	r3, [r7, #24]
 8006e0c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	3301      	adds	r3, #1
 8006e12:	61fb      	str	r3, [r7, #28]
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	2b0f      	cmp	r3, #15
 8006e18:	f67f ae86 	bls.w	8006b28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	3724      	adds	r7, #36	; 0x24
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40023800 	.word	0x40023800
 8006e30:	40013800 	.word	0x40013800
 8006e34:	40020000 	.word	0x40020000
 8006e38:	40020400 	.word	0x40020400
 8006e3c:	40020800 	.word	0x40020800
 8006e40:	40020c00 	.word	0x40020c00
 8006e44:	40021000 	.word	0x40021000
 8006e48:	40021400 	.word	0x40021400
 8006e4c:	40021800 	.word	0x40021800
 8006e50:	40021c00 	.word	0x40021c00
 8006e54:	40022000 	.word	0x40022000
 8006e58:	40022400 	.word	0x40022400
 8006e5c:	40013c00 	.word	0x40013c00

08006e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b083      	sub	sp, #12
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	460b      	mov	r3, r1
 8006e6a:	807b      	strh	r3, [r7, #2]
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006e70:	787b      	ldrb	r3, [r7, #1]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e76:	887a      	ldrh	r2, [r7, #2]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006e7c:	e003      	b.n	8006e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006e7e:	887b      	ldrh	r3, [r7, #2]
 8006e80:	041a      	lsls	r2, r3, #16
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	619a      	str	r2, [r3, #24]
}
 8006e86:	bf00      	nop
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
	...

08006e94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e29b      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0301 	and.w	r3, r3, #1
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 8087 	beq.w	8006fc6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006eb8:	4b96      	ldr	r3, [pc, #600]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f003 030c 	and.w	r3, r3, #12
 8006ec0:	2b04      	cmp	r3, #4
 8006ec2:	d00c      	beq.n	8006ede <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ec4:	4b93      	ldr	r3, [pc, #588]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	f003 030c 	and.w	r3, r3, #12
 8006ecc:	2b08      	cmp	r3, #8
 8006ece:	d112      	bne.n	8006ef6 <HAL_RCC_OscConfig+0x62>
 8006ed0:	4b90      	ldr	r3, [pc, #576]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ed8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006edc:	d10b      	bne.n	8006ef6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ede:	4b8d      	ldr	r3, [pc, #564]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d06c      	beq.n	8006fc4 <HAL_RCC_OscConfig+0x130>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d168      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e275      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006efe:	d106      	bne.n	8006f0e <HAL_RCC_OscConfig+0x7a>
 8006f00:	4b84      	ldr	r3, [pc, #528]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a83      	ldr	r2, [pc, #524]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	e02e      	b.n	8006f6c <HAL_RCC_OscConfig+0xd8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10c      	bne.n	8006f30 <HAL_RCC_OscConfig+0x9c>
 8006f16:	4b7f      	ldr	r3, [pc, #508]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a7e      	ldr	r2, [pc, #504]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	4b7c      	ldr	r3, [pc, #496]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a7b      	ldr	r2, [pc, #492]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	e01d      	b.n	8006f6c <HAL_RCC_OscConfig+0xd8>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f38:	d10c      	bne.n	8006f54 <HAL_RCC_OscConfig+0xc0>
 8006f3a:	4b76      	ldr	r3, [pc, #472]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a75      	ldr	r2, [pc, #468]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f44:	6013      	str	r3, [r2, #0]
 8006f46:	4b73      	ldr	r3, [pc, #460]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a72      	ldr	r2, [pc, #456]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f50:	6013      	str	r3, [r2, #0]
 8006f52:	e00b      	b.n	8006f6c <HAL_RCC_OscConfig+0xd8>
 8006f54:	4b6f      	ldr	r3, [pc, #444]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a6e      	ldr	r2, [pc, #440]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f5e:	6013      	str	r3, [r2, #0]
 8006f60:	4b6c      	ldr	r3, [pc, #432]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a6b      	ldr	r2, [pc, #428]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d013      	beq.n	8006f9c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f74:	f7fe f986 	bl	8005284 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f7c:	f7fe f982 	bl	8005284 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b64      	cmp	r3, #100	; 0x64
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e229      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f8e:	4b61      	ldr	r3, [pc, #388]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d0f0      	beq.n	8006f7c <HAL_RCC_OscConfig+0xe8>
 8006f9a:	e014      	b.n	8006fc6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f9c:	f7fe f972 	bl	8005284 <HAL_GetTick>
 8006fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fa2:	e008      	b.n	8006fb6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fa4:	f7fe f96e 	bl	8005284 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	2b64      	cmp	r3, #100	; 0x64
 8006fb0:	d901      	bls.n	8006fb6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e215      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fb6:	4b57      	ldr	r3, [pc, #348]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1f0      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x110>
 8006fc2:	e000      	b.n	8006fc6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d069      	beq.n	80070a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fd2:	4b50      	ldr	r3, [pc, #320]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 030c 	and.w	r3, r3, #12
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00b      	beq.n	8006ff6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fde:	4b4d      	ldr	r3, [pc, #308]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f003 030c 	and.w	r3, r3, #12
 8006fe6:	2b08      	cmp	r3, #8
 8006fe8:	d11c      	bne.n	8007024 <HAL_RCC_OscConfig+0x190>
 8006fea:	4b4a      	ldr	r3, [pc, #296]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d116      	bne.n	8007024 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ff6:	4b47      	ldr	r3, [pc, #284]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d005      	beq.n	800700e <HAL_RCC_OscConfig+0x17a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	2b01      	cmp	r3, #1
 8007008:	d001      	beq.n	800700e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e1e9      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800700e:	4b41      	ldr	r3, [pc, #260]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	00db      	lsls	r3, r3, #3
 800701c:	493d      	ldr	r1, [pc, #244]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 800701e:	4313      	orrs	r3, r2
 8007020:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007022:	e040      	b.n	80070a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d023      	beq.n	8007074 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800702c:	4b39      	ldr	r3, [pc, #228]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a38      	ldr	r2, [pc, #224]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8007032:	f043 0301 	orr.w	r3, r3, #1
 8007036:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007038:	f7fe f924 	bl	8005284 <HAL_GetTick>
 800703c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800703e:	e008      	b.n	8007052 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007040:	f7fe f920 	bl	8005284 <HAL_GetTick>
 8007044:	4602      	mov	r2, r0
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	2b02      	cmp	r3, #2
 800704c:	d901      	bls.n	8007052 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800704e:	2303      	movs	r3, #3
 8007050:	e1c7      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007052:	4b30      	ldr	r3, [pc, #192]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0302 	and.w	r3, r3, #2
 800705a:	2b00      	cmp	r3, #0
 800705c:	d0f0      	beq.n	8007040 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800705e:	4b2d      	ldr	r3, [pc, #180]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	00db      	lsls	r3, r3, #3
 800706c:	4929      	ldr	r1, [pc, #164]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 800706e:	4313      	orrs	r3, r2
 8007070:	600b      	str	r3, [r1, #0]
 8007072:	e018      	b.n	80070a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007074:	4b27      	ldr	r3, [pc, #156]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a26      	ldr	r2, [pc, #152]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 800707a:	f023 0301 	bic.w	r3, r3, #1
 800707e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007080:	f7fe f900 	bl	8005284 <HAL_GetTick>
 8007084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007086:	e008      	b.n	800709a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007088:	f7fe f8fc 	bl	8005284 <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	2b02      	cmp	r3, #2
 8007094:	d901      	bls.n	800709a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e1a3      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800709a:	4b1e      	ldr	r3, [pc, #120]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0302 	and.w	r3, r3, #2
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1f0      	bne.n	8007088 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 0308 	and.w	r3, r3, #8
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d038      	beq.n	8007124 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d019      	beq.n	80070ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070ba:	4b16      	ldr	r3, [pc, #88]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 80070bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070be:	4a15      	ldr	r2, [pc, #84]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c6:	f7fe f8dd 	bl	8005284 <HAL_GetTick>
 80070ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070cc:	e008      	b.n	80070e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070ce:	f7fe f8d9 	bl	8005284 <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	2b02      	cmp	r3, #2
 80070da:	d901      	bls.n	80070e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e180      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070e0:	4b0c      	ldr	r3, [pc, #48]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 80070e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070e4:	f003 0302 	and.w	r3, r3, #2
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d0f0      	beq.n	80070ce <HAL_RCC_OscConfig+0x23a>
 80070ec:	e01a      	b.n	8007124 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070ee:	4b09      	ldr	r3, [pc, #36]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 80070f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070f2:	4a08      	ldr	r2, [pc, #32]	; (8007114 <HAL_RCC_OscConfig+0x280>)
 80070f4:	f023 0301 	bic.w	r3, r3, #1
 80070f8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070fa:	f7fe f8c3 	bl	8005284 <HAL_GetTick>
 80070fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007100:	e00a      	b.n	8007118 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007102:	f7fe f8bf 	bl	8005284 <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	2b02      	cmp	r3, #2
 800710e:	d903      	bls.n	8007118 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e166      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
 8007114:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007118:	4b92      	ldr	r3, [pc, #584]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 800711a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d1ee      	bne.n	8007102 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0304 	and.w	r3, r3, #4
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 80a4 	beq.w	800727a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007132:	4b8c      	ldr	r3, [pc, #560]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10d      	bne.n	800715a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800713e:	4b89      	ldr	r3, [pc, #548]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007142:	4a88      	ldr	r2, [pc, #544]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007148:	6413      	str	r3, [r2, #64]	; 0x40
 800714a:	4b86      	ldr	r3, [pc, #536]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 800714c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007152:	60bb      	str	r3, [r7, #8]
 8007154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007156:	2301      	movs	r3, #1
 8007158:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800715a:	4b83      	ldr	r3, [pc, #524]	; (8007368 <HAL_RCC_OscConfig+0x4d4>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007162:	2b00      	cmp	r3, #0
 8007164:	d118      	bne.n	8007198 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007166:	4b80      	ldr	r3, [pc, #512]	; (8007368 <HAL_RCC_OscConfig+0x4d4>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a7f      	ldr	r2, [pc, #508]	; (8007368 <HAL_RCC_OscConfig+0x4d4>)
 800716c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007172:	f7fe f887 	bl	8005284 <HAL_GetTick>
 8007176:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007178:	e008      	b.n	800718c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800717a:	f7fe f883 	bl	8005284 <HAL_GetTick>
 800717e:	4602      	mov	r2, r0
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	1ad3      	subs	r3, r2, r3
 8007184:	2b64      	cmp	r3, #100	; 0x64
 8007186:	d901      	bls.n	800718c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e12a      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800718c:	4b76      	ldr	r3, [pc, #472]	; (8007368 <HAL_RCC_OscConfig+0x4d4>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007194:	2b00      	cmp	r3, #0
 8007196:	d0f0      	beq.n	800717a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d106      	bne.n	80071ae <HAL_RCC_OscConfig+0x31a>
 80071a0:	4b70      	ldr	r3, [pc, #448]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a4:	4a6f      	ldr	r2, [pc, #444]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071a6:	f043 0301 	orr.w	r3, r3, #1
 80071aa:	6713      	str	r3, [r2, #112]	; 0x70
 80071ac:	e02d      	b.n	800720a <HAL_RCC_OscConfig+0x376>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10c      	bne.n	80071d0 <HAL_RCC_OscConfig+0x33c>
 80071b6:	4b6b      	ldr	r3, [pc, #428]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071ba:	4a6a      	ldr	r2, [pc, #424]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071bc:	f023 0301 	bic.w	r3, r3, #1
 80071c0:	6713      	str	r3, [r2, #112]	; 0x70
 80071c2:	4b68      	ldr	r3, [pc, #416]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071c6:	4a67      	ldr	r2, [pc, #412]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071c8:	f023 0304 	bic.w	r3, r3, #4
 80071cc:	6713      	str	r3, [r2, #112]	; 0x70
 80071ce:	e01c      	b.n	800720a <HAL_RCC_OscConfig+0x376>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	2b05      	cmp	r3, #5
 80071d6:	d10c      	bne.n	80071f2 <HAL_RCC_OscConfig+0x35e>
 80071d8:	4b62      	ldr	r3, [pc, #392]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071dc:	4a61      	ldr	r2, [pc, #388]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071de:	f043 0304 	orr.w	r3, r3, #4
 80071e2:	6713      	str	r3, [r2, #112]	; 0x70
 80071e4:	4b5f      	ldr	r3, [pc, #380]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071e8:	4a5e      	ldr	r2, [pc, #376]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071ea:	f043 0301 	orr.w	r3, r3, #1
 80071ee:	6713      	str	r3, [r2, #112]	; 0x70
 80071f0:	e00b      	b.n	800720a <HAL_RCC_OscConfig+0x376>
 80071f2:	4b5c      	ldr	r3, [pc, #368]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071f6:	4a5b      	ldr	r2, [pc, #364]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80071f8:	f023 0301 	bic.w	r3, r3, #1
 80071fc:	6713      	str	r3, [r2, #112]	; 0x70
 80071fe:	4b59      	ldr	r3, [pc, #356]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007202:	4a58      	ldr	r2, [pc, #352]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007204:	f023 0304 	bic.w	r3, r3, #4
 8007208:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d015      	beq.n	800723e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007212:	f7fe f837 	bl	8005284 <HAL_GetTick>
 8007216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007218:	e00a      	b.n	8007230 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800721a:	f7fe f833 	bl	8005284 <HAL_GetTick>
 800721e:	4602      	mov	r2, r0
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	f241 3288 	movw	r2, #5000	; 0x1388
 8007228:	4293      	cmp	r3, r2
 800722a:	d901      	bls.n	8007230 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800722c:	2303      	movs	r3, #3
 800722e:	e0d8      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007230:	4b4c      	ldr	r3, [pc, #304]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b00      	cmp	r3, #0
 800723a:	d0ee      	beq.n	800721a <HAL_RCC_OscConfig+0x386>
 800723c:	e014      	b.n	8007268 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800723e:	f7fe f821 	bl	8005284 <HAL_GetTick>
 8007242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007244:	e00a      	b.n	800725c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007246:	f7fe f81d 	bl	8005284 <HAL_GetTick>
 800724a:	4602      	mov	r2, r0
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	f241 3288 	movw	r2, #5000	; 0x1388
 8007254:	4293      	cmp	r3, r2
 8007256:	d901      	bls.n	800725c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e0c2      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800725c:	4b41      	ldr	r3, [pc, #260]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 800725e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007260:	f003 0302 	and.w	r3, r3, #2
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1ee      	bne.n	8007246 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007268:	7dfb      	ldrb	r3, [r7, #23]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d105      	bne.n	800727a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800726e:	4b3d      	ldr	r3, [pc, #244]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007272:	4a3c      	ldr	r2, [pc, #240]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007278:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	699b      	ldr	r3, [r3, #24]
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 80ae 	beq.w	80073e0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007284:	4b37      	ldr	r3, [pc, #220]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	f003 030c 	and.w	r3, r3, #12
 800728c:	2b08      	cmp	r3, #8
 800728e:	d06d      	beq.n	800736c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	2b02      	cmp	r3, #2
 8007296:	d14b      	bne.n	8007330 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007298:	4b32      	ldr	r3, [pc, #200]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a31      	ldr	r2, [pc, #196]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 800729e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a4:	f7fd ffee 	bl	8005284 <HAL_GetTick>
 80072a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072aa:	e008      	b.n	80072be <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072ac:	f7fd ffea 	bl	8005284 <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d901      	bls.n	80072be <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e091      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072be:	4b29      	ldr	r3, [pc, #164]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1f0      	bne.n	80072ac <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	69da      	ldr	r2, [r3, #28]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a1b      	ldr	r3, [r3, #32]
 80072d2:	431a      	orrs	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d8:	019b      	lsls	r3, r3, #6
 80072da:	431a      	orrs	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072e0:	085b      	lsrs	r3, r3, #1
 80072e2:	3b01      	subs	r3, #1
 80072e4:	041b      	lsls	r3, r3, #16
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ec:	061b      	lsls	r3, r3, #24
 80072ee:	431a      	orrs	r2, r3
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f4:	071b      	lsls	r3, r3, #28
 80072f6:	491b      	ldr	r1, [pc, #108]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072fc:	4b19      	ldr	r3, [pc, #100]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a18      	ldr	r2, [pc, #96]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007302:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007306:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007308:	f7fd ffbc 	bl	8005284 <HAL_GetTick>
 800730c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800730e:	e008      	b.n	8007322 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007310:	f7fd ffb8 	bl	8005284 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	2b02      	cmp	r3, #2
 800731c:	d901      	bls.n	8007322 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e05f      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007322:	4b10      	ldr	r3, [pc, #64]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d0f0      	beq.n	8007310 <HAL_RCC_OscConfig+0x47c>
 800732e:	e057      	b.n	80073e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007330:	4b0c      	ldr	r3, [pc, #48]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a0b      	ldr	r2, [pc, #44]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007336:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800733a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800733c:	f7fd ffa2 	bl	8005284 <HAL_GetTick>
 8007340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007342:	e008      	b.n	8007356 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007344:	f7fd ff9e 	bl	8005284 <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	2b02      	cmp	r3, #2
 8007350:	d901      	bls.n	8007356 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	e045      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007356:	4b03      	ldr	r3, [pc, #12]	; (8007364 <HAL_RCC_OscConfig+0x4d0>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1f0      	bne.n	8007344 <HAL_RCC_OscConfig+0x4b0>
 8007362:	e03d      	b.n	80073e0 <HAL_RCC_OscConfig+0x54c>
 8007364:	40023800 	.word	0x40023800
 8007368:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800736c:	4b1f      	ldr	r3, [pc, #124]	; (80073ec <HAL_RCC_OscConfig+0x558>)
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	2b01      	cmp	r3, #1
 8007378:	d030      	beq.n	80073dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007384:	429a      	cmp	r2, r3
 8007386:	d129      	bne.n	80073dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007392:	429a      	cmp	r2, r3
 8007394:	d122      	bne.n	80073dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800739c:	4013      	ands	r3, r2
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80073a2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d119      	bne.n	80073dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b2:	085b      	lsrs	r3, r3, #1
 80073b4:	3b01      	subs	r3, #1
 80073b6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d10f      	bne.n	80073dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d107      	bne.n	80073dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073d6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073d8:	429a      	cmp	r2, r3
 80073da:	d001      	beq.n	80073e0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e000      	b.n	80073e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3718      	adds	r7, #24
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	40023800 	.word	0x40023800

080073f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80073fa:	2300      	movs	r3, #0
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d101      	bne.n	8007408 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e0d0      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007408:	4b6a      	ldr	r3, [pc, #424]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 030f 	and.w	r3, r3, #15
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	429a      	cmp	r2, r3
 8007414:	d910      	bls.n	8007438 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007416:	4b67      	ldr	r3, [pc, #412]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f023 020f 	bic.w	r2, r3, #15
 800741e:	4965      	ldr	r1, [pc, #404]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	4313      	orrs	r3, r2
 8007424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007426:	4b63      	ldr	r3, [pc, #396]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 030f 	and.w	r3, r3, #15
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	429a      	cmp	r2, r3
 8007432:	d001      	beq.n	8007438 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e0b8      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0302 	and.w	r3, r3, #2
 8007440:	2b00      	cmp	r3, #0
 8007442:	d020      	beq.n	8007486 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 0304 	and.w	r3, r3, #4
 800744c:	2b00      	cmp	r3, #0
 800744e:	d005      	beq.n	800745c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007450:	4b59      	ldr	r3, [pc, #356]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	4a58      	ldr	r2, [pc, #352]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007456:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800745a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0308 	and.w	r3, r3, #8
 8007464:	2b00      	cmp	r3, #0
 8007466:	d005      	beq.n	8007474 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007468:	4b53      	ldr	r3, [pc, #332]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	4a52      	ldr	r2, [pc, #328]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 800746e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007472:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007474:	4b50      	ldr	r3, [pc, #320]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	494d      	ldr	r1, [pc, #308]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007482:	4313      	orrs	r3, r2
 8007484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d040      	beq.n	8007514 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d107      	bne.n	80074aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800749a:	4b47      	ldr	r3, [pc, #284]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d115      	bne.n	80074d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e07f      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d107      	bne.n	80074c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074b2:	4b41      	ldr	r3, [pc, #260]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d109      	bne.n	80074d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e073      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074c2:	4b3d      	ldr	r3, [pc, #244]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d101      	bne.n	80074d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e06b      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074d2:	4b39      	ldr	r3, [pc, #228]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f023 0203 	bic.w	r2, r3, #3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	4936      	ldr	r1, [pc, #216]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 80074e0:	4313      	orrs	r3, r2
 80074e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074e4:	f7fd fece 	bl	8005284 <HAL_GetTick>
 80074e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ea:	e00a      	b.n	8007502 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074ec:	f7fd feca 	bl	8005284 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d901      	bls.n	8007502 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e053      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007502:	4b2d      	ldr	r3, [pc, #180]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f003 020c 	and.w	r2, r3, #12
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	429a      	cmp	r2, r3
 8007512:	d1eb      	bne.n	80074ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007514:	4b27      	ldr	r3, [pc, #156]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 030f 	and.w	r3, r3, #15
 800751c:	683a      	ldr	r2, [r7, #0]
 800751e:	429a      	cmp	r2, r3
 8007520:	d210      	bcs.n	8007544 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007522:	4b24      	ldr	r3, [pc, #144]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f023 020f 	bic.w	r2, r3, #15
 800752a:	4922      	ldr	r1, [pc, #136]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	4313      	orrs	r3, r2
 8007530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007532:	4b20      	ldr	r3, [pc, #128]	; (80075b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 030f 	and.w	r3, r3, #15
 800753a:	683a      	ldr	r2, [r7, #0]
 800753c:	429a      	cmp	r2, r3
 800753e:	d001      	beq.n	8007544 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e032      	b.n	80075aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0304 	and.w	r3, r3, #4
 800754c:	2b00      	cmp	r3, #0
 800754e:	d008      	beq.n	8007562 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007550:	4b19      	ldr	r3, [pc, #100]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	4916      	ldr	r1, [pc, #88]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 800755e:	4313      	orrs	r3, r2
 8007560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0308 	and.w	r3, r3, #8
 800756a:	2b00      	cmp	r3, #0
 800756c:	d009      	beq.n	8007582 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800756e:	4b12      	ldr	r3, [pc, #72]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	00db      	lsls	r3, r3, #3
 800757c:	490e      	ldr	r1, [pc, #56]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 800757e:	4313      	orrs	r3, r2
 8007580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007582:	f000 f821 	bl	80075c8 <HAL_RCC_GetSysClockFreq>
 8007586:	4602      	mov	r2, r0
 8007588:	4b0b      	ldr	r3, [pc, #44]	; (80075b8 <HAL_RCC_ClockConfig+0x1c8>)
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	091b      	lsrs	r3, r3, #4
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	490a      	ldr	r1, [pc, #40]	; (80075bc <HAL_RCC_ClockConfig+0x1cc>)
 8007594:	5ccb      	ldrb	r3, [r1, r3]
 8007596:	fa22 f303 	lsr.w	r3, r2, r3
 800759a:	4a09      	ldr	r2, [pc, #36]	; (80075c0 <HAL_RCC_ClockConfig+0x1d0>)
 800759c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800759e:	4b09      	ldr	r3, [pc, #36]	; (80075c4 <HAL_RCC_ClockConfig+0x1d4>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fd fe2a 	bl	80051fc <HAL_InitTick>

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	40023c00 	.word	0x40023c00
 80075b8:	40023800 	.word	0x40023800
 80075bc:	0800a190 	.word	0x0800a190
 80075c0:	200000e4 	.word	0x200000e4
 80075c4:	200000e8 	.word	0x200000e8

080075c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075cc:	b090      	sub	sp, #64	; 0x40
 80075ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80075d0:	2300      	movs	r3, #0
 80075d2:	637b      	str	r3, [r7, #52]	; 0x34
 80075d4:	2300      	movs	r3, #0
 80075d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075d8:	2300      	movs	r3, #0
 80075da:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80075dc:	2300      	movs	r3, #0
 80075de:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80075e0:	4b59      	ldr	r3, [pc, #356]	; (8007748 <HAL_RCC_GetSysClockFreq+0x180>)
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f003 030c 	and.w	r3, r3, #12
 80075e8:	2b08      	cmp	r3, #8
 80075ea:	d00d      	beq.n	8007608 <HAL_RCC_GetSysClockFreq+0x40>
 80075ec:	2b08      	cmp	r3, #8
 80075ee:	f200 80a1 	bhi.w	8007734 <HAL_RCC_GetSysClockFreq+0x16c>
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d002      	beq.n	80075fc <HAL_RCC_GetSysClockFreq+0x34>
 80075f6:	2b04      	cmp	r3, #4
 80075f8:	d003      	beq.n	8007602 <HAL_RCC_GetSysClockFreq+0x3a>
 80075fa:	e09b      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80075fc:	4b53      	ldr	r3, [pc, #332]	; (800774c <HAL_RCC_GetSysClockFreq+0x184>)
 80075fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007600:	e09b      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007602:	4b53      	ldr	r3, [pc, #332]	; (8007750 <HAL_RCC_GetSysClockFreq+0x188>)
 8007604:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007606:	e098      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007608:	4b4f      	ldr	r3, [pc, #316]	; (8007748 <HAL_RCC_GetSysClockFreq+0x180>)
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007610:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007612:	4b4d      	ldr	r3, [pc, #308]	; (8007748 <HAL_RCC_GetSysClockFreq+0x180>)
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d028      	beq.n	8007670 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800761e:	4b4a      	ldr	r3, [pc, #296]	; (8007748 <HAL_RCC_GetSysClockFreq+0x180>)
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	099b      	lsrs	r3, r3, #6
 8007624:	2200      	movs	r2, #0
 8007626:	623b      	str	r3, [r7, #32]
 8007628:	627a      	str	r2, [r7, #36]	; 0x24
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007630:	2100      	movs	r1, #0
 8007632:	4b47      	ldr	r3, [pc, #284]	; (8007750 <HAL_RCC_GetSysClockFreq+0x188>)
 8007634:	fb03 f201 	mul.w	r2, r3, r1
 8007638:	2300      	movs	r3, #0
 800763a:	fb00 f303 	mul.w	r3, r0, r3
 800763e:	4413      	add	r3, r2
 8007640:	4a43      	ldr	r2, [pc, #268]	; (8007750 <HAL_RCC_GetSysClockFreq+0x188>)
 8007642:	fba0 1202 	umull	r1, r2, r0, r2
 8007646:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007648:	460a      	mov	r2, r1
 800764a:	62ba      	str	r2, [r7, #40]	; 0x28
 800764c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800764e:	4413      	add	r3, r2
 8007650:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007654:	2200      	movs	r2, #0
 8007656:	61bb      	str	r3, [r7, #24]
 8007658:	61fa      	str	r2, [r7, #28]
 800765a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800765e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007662:	f7f8 fef7 	bl	8000454 <__aeabi_uldivmod>
 8007666:	4602      	mov	r2, r0
 8007668:	460b      	mov	r3, r1
 800766a:	4613      	mov	r3, r2
 800766c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800766e:	e053      	b.n	8007718 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007670:	4b35      	ldr	r3, [pc, #212]	; (8007748 <HAL_RCC_GetSysClockFreq+0x180>)
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	099b      	lsrs	r3, r3, #6
 8007676:	2200      	movs	r2, #0
 8007678:	613b      	str	r3, [r7, #16]
 800767a:	617a      	str	r2, [r7, #20]
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007682:	f04f 0b00 	mov.w	fp, #0
 8007686:	4652      	mov	r2, sl
 8007688:	465b      	mov	r3, fp
 800768a:	f04f 0000 	mov.w	r0, #0
 800768e:	f04f 0100 	mov.w	r1, #0
 8007692:	0159      	lsls	r1, r3, #5
 8007694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007698:	0150      	lsls	r0, r2, #5
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	ebb2 080a 	subs.w	r8, r2, sl
 80076a2:	eb63 090b 	sbc.w	r9, r3, fp
 80076a6:	f04f 0200 	mov.w	r2, #0
 80076aa:	f04f 0300 	mov.w	r3, #0
 80076ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80076b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80076b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80076ba:	ebb2 0408 	subs.w	r4, r2, r8
 80076be:	eb63 0509 	sbc.w	r5, r3, r9
 80076c2:	f04f 0200 	mov.w	r2, #0
 80076c6:	f04f 0300 	mov.w	r3, #0
 80076ca:	00eb      	lsls	r3, r5, #3
 80076cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076d0:	00e2      	lsls	r2, r4, #3
 80076d2:	4614      	mov	r4, r2
 80076d4:	461d      	mov	r5, r3
 80076d6:	eb14 030a 	adds.w	r3, r4, sl
 80076da:	603b      	str	r3, [r7, #0]
 80076dc:	eb45 030b 	adc.w	r3, r5, fp
 80076e0:	607b      	str	r3, [r7, #4]
 80076e2:	f04f 0200 	mov.w	r2, #0
 80076e6:	f04f 0300 	mov.w	r3, #0
 80076ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80076ee:	4629      	mov	r1, r5
 80076f0:	028b      	lsls	r3, r1, #10
 80076f2:	4621      	mov	r1, r4
 80076f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80076f8:	4621      	mov	r1, r4
 80076fa:	028a      	lsls	r2, r1, #10
 80076fc:	4610      	mov	r0, r2
 80076fe:	4619      	mov	r1, r3
 8007700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007702:	2200      	movs	r2, #0
 8007704:	60bb      	str	r3, [r7, #8]
 8007706:	60fa      	str	r2, [r7, #12]
 8007708:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800770c:	f7f8 fea2 	bl	8000454 <__aeabi_uldivmod>
 8007710:	4602      	mov	r2, r0
 8007712:	460b      	mov	r3, r1
 8007714:	4613      	mov	r3, r2
 8007716:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007718:	4b0b      	ldr	r3, [pc, #44]	; (8007748 <HAL_RCC_GetSysClockFreq+0x180>)
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	0c1b      	lsrs	r3, r3, #16
 800771e:	f003 0303 	and.w	r3, r3, #3
 8007722:	3301      	adds	r3, #1
 8007724:	005b      	lsls	r3, r3, #1
 8007726:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8007728:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800772a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800772c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007730:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007732:	e002      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007734:	4b05      	ldr	r3, [pc, #20]	; (800774c <HAL_RCC_GetSysClockFreq+0x184>)
 8007736:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800773a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800773c:	4618      	mov	r0, r3
 800773e:	3740      	adds	r7, #64	; 0x40
 8007740:	46bd      	mov	sp, r7
 8007742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007746:	bf00      	nop
 8007748:	40023800 	.word	0x40023800
 800774c:	00f42400 	.word	0x00f42400
 8007750:	017d7840 	.word	0x017d7840

08007754 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007754:	b480      	push	{r7}
 8007756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007758:	4b03      	ldr	r3, [pc, #12]	; (8007768 <HAL_RCC_GetHCLKFreq+0x14>)
 800775a:	681b      	ldr	r3, [r3, #0]
}
 800775c:	4618      	mov	r0, r3
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	200000e4 	.word	0x200000e4

0800776c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007770:	f7ff fff0 	bl	8007754 <HAL_RCC_GetHCLKFreq>
 8007774:	4602      	mov	r2, r0
 8007776:	4b05      	ldr	r3, [pc, #20]	; (800778c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	0a9b      	lsrs	r3, r3, #10
 800777c:	f003 0307 	and.w	r3, r3, #7
 8007780:	4903      	ldr	r1, [pc, #12]	; (8007790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007782:	5ccb      	ldrb	r3, [r1, r3]
 8007784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007788:	4618      	mov	r0, r3
 800778a:	bd80      	pop	{r7, pc}
 800778c:	40023800 	.word	0x40023800
 8007790:	0800a1a0 	.word	0x0800a1a0

08007794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007798:	f7ff ffdc 	bl	8007754 <HAL_RCC_GetHCLKFreq>
 800779c:	4602      	mov	r2, r0
 800779e:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	0b5b      	lsrs	r3, r3, #13
 80077a4:	f003 0307 	and.w	r3, r3, #7
 80077a8:	4903      	ldr	r1, [pc, #12]	; (80077b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077aa:	5ccb      	ldrb	r3, [r1, r3]
 80077ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	40023800 	.word	0x40023800
 80077b8:	0800a1a0 	.word	0x0800a1a0

080077bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b088      	sub	sp, #32
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80077c8:	2300      	movs	r3, #0
 80077ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d012      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80077e4:	4b69      	ldr	r3, [pc, #420]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	4a68      	ldr	r2, [pc, #416]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ea:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80077ee:	6093      	str	r3, [r2, #8]
 80077f0:	4b66      	ldr	r3, [pc, #408]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077f2:	689a      	ldr	r2, [r3, #8]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077f8:	4964      	ldr	r1, [pc, #400]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077fa:	4313      	orrs	r3, r2
 80077fc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007806:	2301      	movs	r3, #1
 8007808:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d017      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007816:	4b5d      	ldr	r3, [pc, #372]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007818:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800781c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007824:	4959      	ldr	r1, [pc, #356]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007826:	4313      	orrs	r3, r2
 8007828:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007830:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007834:	d101      	bne.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007836:	2301      	movs	r3, #1
 8007838:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007842:	2301      	movs	r3, #1
 8007844:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d017      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007852:	4b4e      	ldr	r3, [pc, #312]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007854:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007858:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007860:	494a      	ldr	r1, [pc, #296]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007862:	4313      	orrs	r3, r2
 8007864:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007870:	d101      	bne.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007872:	2301      	movs	r3, #1
 8007874:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800787e:	2301      	movs	r3, #1
 8007880:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d001      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800788e:	2301      	movs	r3, #1
 8007890:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0320 	and.w	r3, r3, #32
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 808b 	beq.w	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80078a0:	4b3a      	ldr	r3, [pc, #232]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a4:	4a39      	ldr	r2, [pc, #228]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078aa:	6413      	str	r3, [r2, #64]	; 0x40
 80078ac:	4b37      	ldr	r3, [pc, #220]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078b4:	60bb      	str	r3, [r7, #8]
 80078b6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80078b8:	4b35      	ldr	r3, [pc, #212]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a34      	ldr	r2, [pc, #208]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078c4:	f7fd fcde 	bl	8005284 <HAL_GetTick>
 80078c8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80078ca:	e008      	b.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078cc:	f7fd fcda 	bl	8005284 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b64      	cmp	r3, #100	; 0x64
 80078d8:	d901      	bls.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e38f      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80078de:	4b2c      	ldr	r3, [pc, #176]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0f0      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078ea:	4b28      	ldr	r3, [pc, #160]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078f2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d035      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	429a      	cmp	r2, r3
 8007906:	d02e      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007908:	4b20      	ldr	r3, [pc, #128]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800790a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800790c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007910:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007912:	4b1e      	ldr	r3, [pc, #120]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007916:	4a1d      	ldr	r2, [pc, #116]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800791c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800791e:	4b1b      	ldr	r3, [pc, #108]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007922:	4a1a      	ldr	r2, [pc, #104]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007924:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007928:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800792a:	4a18      	ldr	r2, [pc, #96]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007930:	4b16      	ldr	r3, [pc, #88]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007934:	f003 0301 	and.w	r3, r3, #1
 8007938:	2b01      	cmp	r3, #1
 800793a:	d114      	bne.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800793c:	f7fd fca2 	bl	8005284 <HAL_GetTick>
 8007940:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007942:	e00a      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007944:	f7fd fc9e 	bl	8005284 <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007952:	4293      	cmp	r3, r2
 8007954:	d901      	bls.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e351      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800795a:	4b0c      	ldr	r3, [pc, #48]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800795c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0ee      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800796e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007972:	d111      	bne.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007974:	4b05      	ldr	r3, [pc, #20]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007980:	4b04      	ldr	r3, [pc, #16]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007982:	400b      	ands	r3, r1
 8007984:	4901      	ldr	r1, [pc, #4]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007986:	4313      	orrs	r3, r2
 8007988:	608b      	str	r3, [r1, #8]
 800798a:	e00b      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800798c:	40023800 	.word	0x40023800
 8007990:	40007000 	.word	0x40007000
 8007994:	0ffffcff 	.word	0x0ffffcff
 8007998:	4bac      	ldr	r3, [pc, #688]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	4aab      	ldr	r2, [pc, #684]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800799e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80079a2:	6093      	str	r3, [r2, #8]
 80079a4:	4ba9      	ldr	r3, [pc, #676]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079b0:	49a6      	ldr	r1, [pc, #664]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0310 	and.w	r3, r3, #16
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d010      	beq.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80079c2:	4ba2      	ldr	r3, [pc, #648]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079c8:	4aa0      	ldr	r2, [pc, #640]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079ce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80079d2:	4b9e      	ldr	r3, [pc, #632]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079dc:	499b      	ldr	r1, [pc, #620]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079de:	4313      	orrs	r3, r2
 80079e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00a      	beq.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079f0:	4b96      	ldr	r3, [pc, #600]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079fe:	4993      	ldr	r1, [pc, #588]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a12:	4b8e      	ldr	r3, [pc, #568]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a20:	498a      	ldr	r1, [pc, #552]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a34:	4b85      	ldr	r3, [pc, #532]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a42:	4982      	ldr	r1, [pc, #520]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a56:	4b7d      	ldr	r3, [pc, #500]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a5c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a64:	4979      	ldr	r1, [pc, #484]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a78:	4b74      	ldr	r3, [pc, #464]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a7e:	f023 0203 	bic.w	r2, r3, #3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a86:	4971      	ldr	r1, [pc, #452]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007a9a:	4b6c      	ldr	r3, [pc, #432]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa0:	f023 020c 	bic.w	r2, r3, #12
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aa8:	4968      	ldr	r1, [pc, #416]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00a      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007abc:	4b63      	ldr	r3, [pc, #396]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ac2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007aca:	4960      	ldr	r1, [pc, #384]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007acc:	4313      	orrs	r3, r2
 8007ace:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ade:	4b5b      	ldr	r3, [pc, #364]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ae4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aec:	4957      	ldr	r1, [pc, #348]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00a      	beq.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b00:	4b52      	ldr	r3, [pc, #328]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b06:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b0e:	494f      	ldr	r1, [pc, #316]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007b22:	4b4a      	ldr	r3, [pc, #296]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b28:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b30:	4946      	ldr	r1, [pc, #280]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b32:	4313      	orrs	r3, r2
 8007b34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00a      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007b44:	4b41      	ldr	r3, [pc, #260]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b4a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b52:	493e      	ldr	r1, [pc, #248]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b54:	4313      	orrs	r3, r2
 8007b56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007b66:	4b39      	ldr	r3, [pc, #228]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b6c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b74:	4935      	ldr	r1, [pc, #212]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00a      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b88:	4b30      	ldr	r3, [pc, #192]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b8e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b96:	492d      	ldr	r1, [pc, #180]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d011      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007baa:	4b28      	ldr	r3, [pc, #160]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bb0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bb8:	4924      	ldr	r1, [pc, #144]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bc8:	d101      	bne.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0308 	and.w	r3, r3, #8
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d001      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00a      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bea:	4b18      	ldr	r3, [pc, #96]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bf0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bf8:	4914      	ldr	r1, [pc, #80]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00b      	beq.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007c0c:	4b0f      	ldr	r3, [pc, #60]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c12:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c1c:	490b      	ldr	r1, [pc, #44]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d00f      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007c30:	4b06      	ldr	r3, [pc, #24]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c36:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c40:	4902      	ldr	r1, [pc, #8]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c42:	4313      	orrs	r3, r2
 8007c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007c48:	e002      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007c4a:	bf00      	nop
 8007c4c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00b      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007c5c:	4b8a      	ldr	r3, [pc, #552]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c62:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c6c:	4986      	ldr	r1, [pc, #536]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00b      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007c80:	4b81      	ldr	r3, [pc, #516]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c86:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c90:	497d      	ldr	r1, [pc, #500]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d006      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 80d6 	beq.w	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007cac:	4b76      	ldr	r3, [pc, #472]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a75      	ldr	r2, [pc, #468]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cb2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cb8:	f7fd fae4 	bl	8005284 <HAL_GetTick>
 8007cbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007cc0:	f7fd fae0 	bl	8005284 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b64      	cmp	r3, #100	; 0x64
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e195      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007cd2:	4b6d      	ldr	r3, [pc, #436]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1f0      	bne.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0301 	and.w	r3, r3, #1
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d021      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d11d      	bne.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007cf2:	4b65      	ldr	r3, [pc, #404]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cf8:	0c1b      	lsrs	r3, r3, #16
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007d00:	4b61      	ldr	r3, [pc, #388]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d06:	0e1b      	lsrs	r3, r3, #24
 8007d08:	f003 030f 	and.w	r3, r3, #15
 8007d0c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	019a      	lsls	r2, r3, #6
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	041b      	lsls	r3, r3, #16
 8007d18:	431a      	orrs	r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	061b      	lsls	r3, r3, #24
 8007d1e:	431a      	orrs	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	071b      	lsls	r3, r3, #28
 8007d26:	4958      	ldr	r1, [pc, #352]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d004      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d42:	d00a      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d02e      	beq.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d58:	d129      	bne.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007d5a:	4b4b      	ldr	r3, [pc, #300]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d60:	0c1b      	lsrs	r3, r3, #16
 8007d62:	f003 0303 	and.w	r3, r3, #3
 8007d66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007d68:	4b47      	ldr	r3, [pc, #284]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d6e:	0f1b      	lsrs	r3, r3, #28
 8007d70:	f003 0307 	and.w	r3, r3, #7
 8007d74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	019a      	lsls	r2, r3, #6
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	041b      	lsls	r3, r3, #16
 8007d80:	431a      	orrs	r2, r3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	061b      	lsls	r3, r3, #24
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	071b      	lsls	r3, r3, #28
 8007d8e:	493e      	ldr	r1, [pc, #248]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d90:	4313      	orrs	r3, r2
 8007d92:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007d96:	4b3c      	ldr	r3, [pc, #240]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d9c:	f023 021f 	bic.w	r2, r3, #31
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	3b01      	subs	r3, #1
 8007da6:	4938      	ldr	r1, [pc, #224]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007da8:	4313      	orrs	r3, r2
 8007daa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d01d      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007dba:	4b33      	ldr	r3, [pc, #204]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dc0:	0e1b      	lsrs	r3, r3, #24
 8007dc2:	f003 030f 	and.w	r3, r3, #15
 8007dc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007dc8:	4b2f      	ldr	r3, [pc, #188]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dce:	0f1b      	lsrs	r3, r3, #28
 8007dd0:	f003 0307 	and.w	r3, r3, #7
 8007dd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	019a      	lsls	r2, r3, #6
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	041b      	lsls	r3, r3, #16
 8007de2:	431a      	orrs	r2, r3
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	061b      	lsls	r3, r3, #24
 8007de8:	431a      	orrs	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	071b      	lsls	r3, r3, #28
 8007dee:	4926      	ldr	r1, [pc, #152]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d011      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	019a      	lsls	r2, r3, #6
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	691b      	ldr	r3, [r3, #16]
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	061b      	lsls	r3, r3, #24
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	071b      	lsls	r3, r3, #28
 8007e1e:	491a      	ldr	r1, [pc, #104]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e20:	4313      	orrs	r3, r2
 8007e22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007e26:	4b18      	ldr	r3, [pc, #96]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a17      	ldr	r2, [pc, #92]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007e30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e32:	f7fd fa27 	bl	8005284 <HAL_GetTick>
 8007e36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e38:	e008      	b.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007e3a:	f7fd fa23 	bl	8005284 <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b64      	cmp	r3, #100	; 0x64
 8007e46:	d901      	bls.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e0d8      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e4c:	4b0e      	ldr	r3, [pc, #56]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0f0      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	f040 80ce 	bne.w	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007e60:	4b09      	ldr	r3, [pc, #36]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a08      	ldr	r2, [pc, #32]	; (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e6c:	f7fd fa0a 	bl	8005284 <HAL_GetTick>
 8007e70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e72:	e00b      	b.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e74:	f7fd fa06 	bl	8005284 <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	2b64      	cmp	r3, #100	; 0x64
 8007e80:	d904      	bls.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e0bb      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007e86:	bf00      	nop
 8007e88:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e8c:	4b5e      	ldr	r3, [pc, #376]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e98:	d0ec      	beq.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d009      	beq.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d02e      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d12a      	bne.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007ec2:	4b51      	ldr	r3, [pc, #324]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ec8:	0c1b      	lsrs	r3, r3, #16
 8007eca:	f003 0303 	and.w	r3, r3, #3
 8007ece:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007ed0:	4b4d      	ldr	r3, [pc, #308]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ed6:	0f1b      	lsrs	r3, r3, #28
 8007ed8:	f003 0307 	and.w	r3, r3, #7
 8007edc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	019a      	lsls	r2, r3, #6
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	041b      	lsls	r3, r3, #16
 8007ee8:	431a      	orrs	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	699b      	ldr	r3, [r3, #24]
 8007eee:	061b      	lsls	r3, r3, #24
 8007ef0:	431a      	orrs	r2, r3
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	071b      	lsls	r3, r3, #28
 8007ef6:	4944      	ldr	r1, [pc, #272]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007efe:	4b42      	ldr	r3, [pc, #264]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f04:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	021b      	lsls	r3, r3, #8
 8007f10:	493d      	ldr	r1, [pc, #244]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f12:	4313      	orrs	r3, r2
 8007f14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d022      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f2c:	d11d      	bne.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f2e:	4b36      	ldr	r3, [pc, #216]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f34:	0e1b      	lsrs	r3, r3, #24
 8007f36:	f003 030f 	and.w	r3, r3, #15
 8007f3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007f3c:	4b32      	ldr	r3, [pc, #200]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f42:	0f1b      	lsrs	r3, r3, #28
 8007f44:	f003 0307 	and.w	r3, r3, #7
 8007f48:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	019a      	lsls	r2, r3, #6
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	041b      	lsls	r3, r3, #16
 8007f56:	431a      	orrs	r2, r3
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	061b      	lsls	r3, r3, #24
 8007f5c:	431a      	orrs	r2, r3
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	071b      	lsls	r3, r3, #28
 8007f62:	4929      	ldr	r1, [pc, #164]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f64:	4313      	orrs	r3, r2
 8007f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 0308 	and.w	r3, r3, #8
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d028      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f76:	4b24      	ldr	r3, [pc, #144]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f7c:	0e1b      	lsrs	r3, r3, #24
 8007f7e:	f003 030f 	and.w	r3, r3, #15
 8007f82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007f84:	4b20      	ldr	r3, [pc, #128]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f8a:	0c1b      	lsrs	r3, r3, #16
 8007f8c:	f003 0303 	and.w	r3, r3, #3
 8007f90:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	019a      	lsls	r2, r3, #6
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	041b      	lsls	r3, r3, #16
 8007f9c:	431a      	orrs	r2, r3
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	061b      	lsls	r3, r3, #24
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	071b      	lsls	r3, r3, #28
 8007faa:	4917      	ldr	r1, [pc, #92]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007fb2:	4b15      	ldr	r3, [pc, #84]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fb8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc0:	4911      	ldr	r1, [pc, #68]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007fc8:	4b0f      	ldr	r3, [pc, #60]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a0e      	ldr	r2, [pc, #56]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fd4:	f7fd f956 	bl	8005284 <HAL_GetTick>
 8007fd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007fda:	e008      	b.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007fdc:	f7fd f952 	bl	8005284 <HAL_GetTick>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	2b64      	cmp	r3, #100	; 0x64
 8007fe8:	d901      	bls.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007fea:	2303      	movs	r3, #3
 8007fec:	e007      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007fee:	4b06      	ldr	r3, [pc, #24]	; (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ff6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ffa:	d1ef      	bne.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3720      	adds	r7, #32
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	40023800 	.word	0x40023800

0800800c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e09d      	b.n	800815a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008022:	2b00      	cmp	r3, #0
 8008024:	d108      	bne.n	8008038 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800802e:	d009      	beq.n	8008044 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	61da      	str	r2, [r3, #28]
 8008036:	e005      	b.n	8008044 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7fc fd6e 	bl	8004b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2202      	movs	r2, #2
 8008068:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800807a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008084:	d902      	bls.n	800808c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008086:	2300      	movs	r3, #0
 8008088:	60fb      	str	r3, [r7, #12]
 800808a:	e002      	b.n	8008092 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800808c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008090:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800809a:	d007      	beq.n	80080ac <HAL_SPI_Init+0xa0>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80080a4:	d002      	beq.n	80080ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80080bc:	431a      	orrs	r2, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	f003 0302 	and.w	r3, r3, #2
 80080c6:	431a      	orrs	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	695b      	ldr	r3, [r3, #20]
 80080cc:	f003 0301 	and.w	r3, r3, #1
 80080d0:	431a      	orrs	r2, r3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080da:	431a      	orrs	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	69db      	ldr	r3, [r3, #28]
 80080e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80080e4:	431a      	orrs	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a1b      	ldr	r3, [r3, #32]
 80080ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080ee:	ea42 0103 	orr.w	r1, r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	430a      	orrs	r2, r1
 8008100:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	0c1b      	lsrs	r3, r3, #16
 8008108:	f003 0204 	and.w	r2, r3, #4
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008110:	f003 0310 	and.w	r3, r3, #16
 8008114:	431a      	orrs	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800811a:	f003 0308 	and.w	r3, r3, #8
 800811e:	431a      	orrs	r2, r3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008128:	ea42 0103 	orr.w	r1, r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	69da      	ldr	r2, [r3, #28]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008148:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008158:	2300      	movs	r3, #0
}
 800815a:	4618      	mov	r0, r3
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
	...

08008164 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b088      	sub	sp, #32
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	099b      	lsrs	r3, r3, #6
 8008180:	f003 0301 	and.w	r3, r3, #1
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10f      	bne.n	80081a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00a      	beq.n	80081a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	099b      	lsrs	r3, r3, #6
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d004      	beq.n	80081a8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	4798      	blx	r3
    return;
 80081a6:	e0d7      	b.n	8008358 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	085b      	lsrs	r3, r3, #1
 80081ac:	f003 0301 	and.w	r3, r3, #1
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00a      	beq.n	80081ca <HAL_SPI_IRQHandler+0x66>
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	09db      	lsrs	r3, r3, #7
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d004      	beq.n	80081ca <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	4798      	blx	r3
    return;
 80081c8:	e0c6      	b.n	8008358 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	095b      	lsrs	r3, r3, #5
 80081ce:	f003 0301 	and.w	r3, r3, #1
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d10c      	bne.n	80081f0 <HAL_SPI_IRQHandler+0x8c>
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	099b      	lsrs	r3, r3, #6
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d106      	bne.n	80081f0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	0a1b      	lsrs	r3, r3, #8
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f000 80b4 	beq.w	8008358 <HAL_SPI_IRQHandler+0x1f4>
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	095b      	lsrs	r3, r3, #5
 80081f4:	f003 0301 	and.w	r3, r3, #1
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 80ad 	beq.w	8008358 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	099b      	lsrs	r3, r3, #6
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d023      	beq.n	8008252 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b03      	cmp	r3, #3
 8008214:	d011      	beq.n	800823a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800821a:	f043 0204 	orr.w	r2, r3, #4
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008222:	2300      	movs	r3, #0
 8008224:	617b      	str	r3, [r7, #20]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	617b      	str	r3, [r7, #20]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	617b      	str	r3, [r7, #20]
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	e00b      	b.n	8008252 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800823a:	2300      	movs	r3, #0
 800823c:	613b      	str	r3, [r7, #16]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	613b      	str	r3, [r7, #16]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	613b      	str	r3, [r7, #16]
 800824e:	693b      	ldr	r3, [r7, #16]
        return;
 8008250:	e082      	b.n	8008358 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008252:	69bb      	ldr	r3, [r7, #24]
 8008254:	095b      	lsrs	r3, r3, #5
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d014      	beq.n	8008288 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008262:	f043 0201 	orr.w	r2, r3, #1
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800826a:	2300      	movs	r3, #0
 800826c:	60fb      	str	r3, [r7, #12]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	60fb      	str	r3, [r7, #12]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008284:	601a      	str	r2, [r3, #0]
 8008286:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	0a1b      	lsrs	r3, r3, #8
 800828c:	f003 0301 	and.w	r3, r3, #1
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00c      	beq.n	80082ae <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008298:	f043 0208 	orr.w	r2, r3, #8
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80082a0:	2300      	movs	r3, #0
 80082a2:	60bb      	str	r3, [r7, #8]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	60bb      	str	r3, [r7, #8]
 80082ac:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d04f      	beq.n	8008356 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	685a      	ldr	r2, [r3, #4]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80082c4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2201      	movs	r2, #1
 80082ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	f003 0302 	and.w	r3, r3, #2
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d104      	bne.n	80082e2 <HAL_SPI_IRQHandler+0x17e>
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	f003 0301 	and.w	r3, r3, #1
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d034      	beq.n	800834c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f022 0203 	bic.w	r2, r2, #3
 80082f0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d011      	beq.n	800831e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082fe:	4a18      	ldr	r2, [pc, #96]	; (8008360 <HAL_SPI_IRQHandler+0x1fc>)
 8008300:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008306:	4618      	mov	r0, r3
 8008308:	f7fe fbdb 	bl	8006ac2 <HAL_DMA_Abort_IT>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d005      	beq.n	800831e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008316:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008322:	2b00      	cmp	r3, #0
 8008324:	d016      	beq.n	8008354 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800832a:	4a0d      	ldr	r2, [pc, #52]	; (8008360 <HAL_SPI_IRQHandler+0x1fc>)
 800832c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008332:	4618      	mov	r0, r3
 8008334:	f7fe fbc5 	bl	8006ac2 <HAL_DMA_Abort_IT>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00a      	beq.n	8008354 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008342:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800834a:	e003      	b.n	8008354 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f809 	bl	8008364 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008352:	e000      	b.n	8008356 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008354:	bf00      	nop
    return;
 8008356:	bf00      	nop
  }
}
 8008358:	3720      	adds	r7, #32
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop
 8008360:	08008379 	.word	0x08008379

08008364 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800836c:	bf00      	nop
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008384:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f7ff ffe5 	bl	8008364 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800839a:	bf00      	nop
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b082      	sub	sp, #8
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d101      	bne.n	80083b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e040      	b.n	8008436 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d106      	bne.n	80083ca <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f7fc fc07 	bl	8004bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2224      	movs	r2, #36	; 0x24
 80083ce:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f022 0201 	bic.w	r2, r2, #1
 80083de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fc85 	bl	8008cf0 <UART_SetConfig>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d101      	bne.n	80083f0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e022      	b.n	8008436 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d002      	beq.n	80083fe <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 fedd 	bl	80091b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800840c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	689a      	ldr	r2, [r3, #8]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800841c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	681a      	ldr	r2, [r3, #0]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f042 0201 	orr.w	r2, r2, #1
 800842c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 ff64 	bl	80092fc <UART_CheckIdleState>
 8008434:	4603      	mov	r3, r0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b08a      	sub	sp, #40	; 0x28
 8008442:	af02      	add	r7, sp, #8
 8008444:	60f8      	str	r0, [r7, #12]
 8008446:	60b9      	str	r1, [r7, #8]
 8008448:	603b      	str	r3, [r7, #0]
 800844a:	4613      	mov	r3, r2
 800844c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008452:	2b20      	cmp	r3, #32
 8008454:	d171      	bne.n	800853a <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d002      	beq.n	8008462 <HAL_UART_Transmit+0x24>
 800845c:	88fb      	ldrh	r3, [r7, #6]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d101      	bne.n	8008466 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e06a      	b.n	800853c <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2221      	movs	r2, #33	; 0x21
 8008472:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008474:	f7fc ff06 	bl	8005284 <HAL_GetTick>
 8008478:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	88fa      	ldrh	r2, [r7, #6]
 800847e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	88fa      	ldrh	r2, [r7, #6]
 8008486:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008492:	d108      	bne.n	80084a6 <HAL_UART_Transmit+0x68>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d104      	bne.n	80084a6 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800849c:	2300      	movs	r3, #0
 800849e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	61bb      	str	r3, [r7, #24]
 80084a4:	e003      	b.n	80084ae <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084aa:	2300      	movs	r3, #0
 80084ac:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80084ae:	e02c      	b.n	800850a <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	2200      	movs	r2, #0
 80084b8:	2180      	movs	r1, #128	; 0x80
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	f000 ff6b 	bl	8009396 <UART_WaitOnFlagUntilTimeout>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d001      	beq.n	80084ca <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80084c6:	2303      	movs	r3, #3
 80084c8:	e038      	b.n	800853c <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d10b      	bne.n	80084e8 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	881b      	ldrh	r3, [r3, #0]
 80084d4:	461a      	mov	r2, r3
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	3302      	adds	r3, #2
 80084e4:	61bb      	str	r3, [r7, #24]
 80084e6:	e007      	b.n	80084f8 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	781a      	ldrb	r2, [r3, #0]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80084f2:	69fb      	ldr	r3, [r7, #28]
 80084f4:	3301      	adds	r3, #1
 80084f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80084fe:	b29b      	uxth	r3, r3
 8008500:	3b01      	subs	r3, #1
 8008502:	b29a      	uxth	r2, r3
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008510:	b29b      	uxth	r3, r3
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1cc      	bne.n	80084b0 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	2200      	movs	r2, #0
 800851e:	2140      	movs	r1, #64	; 0x40
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f000 ff38 	bl	8009396 <UART_WaitOnFlagUntilTimeout>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d001      	beq.n	8008530 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e005      	b.n	800853c <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2220      	movs	r2, #32
 8008534:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	e000      	b.n	800853c <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800853a:	2302      	movs	r3, #2
  }
}
 800853c:	4618      	mov	r0, r3
 800853e:	3720      	adds	r7, #32
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b08a      	sub	sp, #40	; 0x28
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	603b      	str	r3, [r7, #0]
 8008550:	4613      	mov	r3, r2
 8008552:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800855a:	2b20      	cmp	r3, #32
 800855c:	f040 80b1 	bne.w	80086c2 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d002      	beq.n	800856c <HAL_UART_Receive+0x28>
 8008566:	88fb      	ldrh	r3, [r7, #6]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e0a9      	b.n	80086c4 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2222      	movs	r2, #34	; 0x22
 800857c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008586:	f7fc fe7d 	bl	8005284 <HAL_GetTick>
 800858a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	88fa      	ldrh	r2, [r7, #6]
 8008590:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	88fa      	ldrh	r2, [r7, #6]
 8008598:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085a4:	d10e      	bne.n	80085c4 <HAL_UART_Receive+0x80>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	691b      	ldr	r3, [r3, #16]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d105      	bne.n	80085ba <HAL_UART_Receive+0x76>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80085b4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085b8:	e02d      	b.n	8008616 <HAL_UART_Receive+0xd2>
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	22ff      	movs	r2, #255	; 0xff
 80085be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085c2:	e028      	b.n	8008616 <HAL_UART_Receive+0xd2>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d10d      	bne.n	80085e8 <HAL_UART_Receive+0xa4>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d104      	bne.n	80085de <HAL_UART_Receive+0x9a>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	22ff      	movs	r2, #255	; 0xff
 80085d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085dc:	e01b      	b.n	8008616 <HAL_UART_Receive+0xd2>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	227f      	movs	r2, #127	; 0x7f
 80085e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085e6:	e016      	b.n	8008616 <HAL_UART_Receive+0xd2>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085f0:	d10d      	bne.n	800860e <HAL_UART_Receive+0xca>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d104      	bne.n	8008604 <HAL_UART_Receive+0xc0>
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	227f      	movs	r2, #127	; 0x7f
 80085fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008602:	e008      	b.n	8008616 <HAL_UART_Receive+0xd2>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	223f      	movs	r2, #63	; 0x3f
 8008608:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800860c:	e003      	b.n	8008616 <HAL_UART_Receive+0xd2>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2200      	movs	r2, #0
 8008612:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800861c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008626:	d108      	bne.n	800863a <HAL_UART_Receive+0xf6>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d104      	bne.n	800863a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008630:	2300      	movs	r3, #0
 8008632:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	61bb      	str	r3, [r7, #24]
 8008638:	e003      	b.n	8008642 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800863e:	2300      	movs	r3, #0
 8008640:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008642:	e032      	b.n	80086aa <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	2200      	movs	r2, #0
 800864c:	2120      	movs	r1, #32
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f000 fea1 	bl	8009396 <UART_WaitOnFlagUntilTimeout>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d001      	beq.n	800865e <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800865a:	2303      	movs	r3, #3
 800865c:	e032      	b.n	80086c4 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d10c      	bne.n	800867e <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866a:	b29a      	uxth	r2, r3
 800866c:	8a7b      	ldrh	r3, [r7, #18]
 800866e:	4013      	ands	r3, r2
 8008670:	b29a      	uxth	r2, r3
 8008672:	69bb      	ldr	r3, [r7, #24]
 8008674:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	3302      	adds	r3, #2
 800867a:	61bb      	str	r3, [r7, #24]
 800867c:	e00c      	b.n	8008698 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008684:	b2da      	uxtb	r2, r3
 8008686:	8a7b      	ldrh	r3, [r7, #18]
 8008688:	b2db      	uxtb	r3, r3
 800868a:	4013      	ands	r3, r2
 800868c:	b2da      	uxtb	r2, r3
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	3301      	adds	r3, #1
 8008696:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800869e:	b29b      	uxth	r3, r3
 80086a0:	3b01      	subs	r3, #1
 80086a2:	b29a      	uxth	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d1c6      	bne.n	8008644 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2220      	movs	r2, #32
 80086ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80086be:	2300      	movs	r3, #0
 80086c0:	e000      	b.n	80086c4 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 80086c2:	2302      	movs	r3, #2
  }
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3720      	adds	r7, #32
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b0ba      	sub	sp, #232	; 0xe8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	69db      	ldr	r3, [r3, #28]
 80086da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80086f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80086fa:	4013      	ands	r3, r2
 80086fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008700:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008704:	2b00      	cmp	r3, #0
 8008706:	d115      	bne.n	8008734 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800870c:	f003 0320 	and.w	r3, r3, #32
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00f      	beq.n	8008734 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008718:	f003 0320 	and.w	r3, r3, #32
 800871c:	2b00      	cmp	r3, #0
 800871e:	d009      	beq.n	8008734 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008724:	2b00      	cmp	r3, #0
 8008726:	f000 82ac 	beq.w	8008c82 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	4798      	blx	r3
      }
      return;
 8008732:	e2a6      	b.n	8008c82 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008734:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 8117 	beq.w	800896c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800873e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b00      	cmp	r3, #0
 8008748:	d106      	bne.n	8008758 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800874a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800874e:	4b85      	ldr	r3, [pc, #532]	; (8008964 <HAL_UART_IRQHandler+0x298>)
 8008750:	4013      	ands	r3, r2
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 810a 	beq.w	800896c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800875c:	f003 0301 	and.w	r3, r3, #1
 8008760:	2b00      	cmp	r3, #0
 8008762:	d011      	beq.n	8008788 <HAL_UART_IRQHandler+0xbc>
 8008764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2201      	movs	r2, #1
 8008776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800877e:	f043 0201 	orr.w	r2, r3, #1
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d011      	beq.n	80087b8 <HAL_UART_IRQHandler+0xec>
 8008794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008798:	f003 0301 	and.w	r3, r3, #1
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00b      	beq.n	80087b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2202      	movs	r2, #2
 80087a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ae:	f043 0204 	orr.w	r2, r3, #4
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087bc:	f003 0304 	and.w	r3, r3, #4
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d011      	beq.n	80087e8 <HAL_UART_IRQHandler+0x11c>
 80087c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00b      	beq.n	80087e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2204      	movs	r2, #4
 80087d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087de:	f043 0202 	orr.w	r2, r3, #2
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087ec:	f003 0308 	and.w	r3, r3, #8
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d017      	beq.n	8008824 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087f8:	f003 0320 	and.w	r3, r3, #32
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d105      	bne.n	800880c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008804:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00b      	beq.n	8008824 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2208      	movs	r2, #8
 8008812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800881a:	f043 0208 	orr.w	r2, r3, #8
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800882c:	2b00      	cmp	r3, #0
 800882e:	d012      	beq.n	8008856 <HAL_UART_IRQHandler+0x18a>
 8008830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008834:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00c      	beq.n	8008856 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008844:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800884c:	f043 0220 	orr.w	r2, r3, #32
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 8212 	beq.w	8008c86 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008866:	f003 0320 	and.w	r3, r3, #32
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00d      	beq.n	800888a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800886e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008872:	f003 0320 	and.w	r3, r3, #32
 8008876:	2b00      	cmp	r3, #0
 8008878:	d007      	beq.n	800888a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800887e:	2b00      	cmp	r3, #0
 8008880:	d003      	beq.n	800888a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008890:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800889e:	2b40      	cmp	r3, #64	; 0x40
 80088a0:	d005      	beq.n	80088ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80088a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80088a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d04f      	beq.n	800894e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 fe37 	bl	8009522 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088be:	2b40      	cmp	r3, #64	; 0x40
 80088c0:	d141      	bne.n	8008946 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	3308      	adds	r3, #8
 80088c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088d0:	e853 3f00 	ldrex	r3, [r3]
 80088d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80088d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80088dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3308      	adds	r3, #8
 80088ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80088ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80088f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80088fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80088fe:	e841 2300 	strex	r3, r2, [r1]
 8008902:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800890a:	2b00      	cmp	r3, #0
 800890c:	d1d9      	bne.n	80088c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008912:	2b00      	cmp	r3, #0
 8008914:	d013      	beq.n	800893e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800891a:	4a13      	ldr	r2, [pc, #76]	; (8008968 <HAL_UART_IRQHandler+0x29c>)
 800891c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008922:	4618      	mov	r0, r3
 8008924:	f7fe f8cd 	bl	8006ac2 <HAL_DMA_Abort_IT>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d017      	beq.n	800895e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008938:	4610      	mov	r0, r2
 800893a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800893c:	e00f      	b.n	800895e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f9b6 	bl	8008cb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008944:	e00b      	b.n	800895e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 f9b2 	bl	8008cb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800894c:	e007      	b.n	800895e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 f9ae 	bl	8008cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800895c:	e193      	b.n	8008c86 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800895e:	bf00      	nop
    return;
 8008960:	e191      	b.n	8008c86 <HAL_UART_IRQHandler+0x5ba>
 8008962:	bf00      	nop
 8008964:	04000120 	.word	0x04000120
 8008968:	080095eb 	.word	0x080095eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008970:	2b01      	cmp	r3, #1
 8008972:	f040 814c 	bne.w	8008c0e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800897a:	f003 0310 	and.w	r3, r3, #16
 800897e:	2b00      	cmp	r3, #0
 8008980:	f000 8145 	beq.w	8008c0e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008988:	f003 0310 	and.w	r3, r3, #16
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 813e 	beq.w	8008c0e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2210      	movs	r2, #16
 8008998:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089a4:	2b40      	cmp	r3, #64	; 0x40
 80089a6:	f040 80b6 	bne.w	8008b16 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f000 8165 	beq.w	8008c8a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80089c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089ca:	429a      	cmp	r2, r3
 80089cc:	f080 815d 	bcs.w	8008c8a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089de:	69db      	ldr	r3, [r3, #28]
 80089e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089e4:	f000 8086 	beq.w	8008af4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80089f4:	e853 3f00 	ldrex	r3, [r3]
 80089f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80089fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	461a      	mov	r2, r3
 8008a0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008a12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008a16:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008a1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008a22:	e841 2300 	strex	r3, r2, [r1]
 8008a26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1da      	bne.n	80089e8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3308      	adds	r3, #8
 8008a38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a3c:	e853 3f00 	ldrex	r3, [r3]
 8008a40:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008a42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a44:	f023 0301 	bic.w	r3, r3, #1
 8008a48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3308      	adds	r3, #8
 8008a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008a56:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008a5a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008a5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008a62:	e841 2300 	strex	r3, r2, [r1]
 8008a66:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008a68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1e1      	bne.n	8008a32 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	3308      	adds	r3, #8
 8008a74:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a78:	e853 3f00 	ldrex	r3, [r3]
 8008a7c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008a7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3308      	adds	r3, #8
 8008a8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008a92:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008a94:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a96:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008a98:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008a9a:	e841 2300 	strex	r3, r2, [r1]
 8008a9e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008aa0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1e3      	bne.n	8008a6e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2220      	movs	r2, #32
 8008aaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008abc:	e853 3f00 	ldrex	r3, [r3]
 8008ac0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ac4:	f023 0310 	bic.w	r3, r3, #16
 8008ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ad6:	65bb      	str	r3, [r7, #88]	; 0x58
 8008ad8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ada:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008adc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ade:	e841 2300 	strex	r3, r2, [r1]
 8008ae2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008ae4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1e4      	bne.n	8008ab4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fd ff77 	bl	80069e2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2202      	movs	r2, #2
 8008af8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f8d8 	bl	8008cc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b14:	e0b9      	b.n	8008c8a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f000 80ab 	beq.w	8008c8e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8008b38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f000 80a6 	beq.w	8008c8e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b4a:	e853 3f00 	ldrex	r3, [r3]
 8008b4e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008b64:	647b      	str	r3, [r7, #68]	; 0x44
 8008b66:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b6c:	e841 2300 	strex	r3, r2, [r1]
 8008b70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e4      	bne.n	8008b42 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	3308      	adds	r3, #8
 8008b7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b82:	e853 3f00 	ldrex	r3, [r3]
 8008b86:	623b      	str	r3, [r7, #32]
   return(result);
 8008b88:	6a3b      	ldr	r3, [r7, #32]
 8008b8a:	f023 0301 	bic.w	r3, r3, #1
 8008b8e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	3308      	adds	r3, #8
 8008b98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008b9c:	633a      	str	r2, [r7, #48]	; 0x30
 8008b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ba2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ba4:	e841 2300 	strex	r3, r2, [r1]
 8008ba8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e3      	bne.n	8008b78 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2220      	movs	r2, #32
 8008bb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	e853 3f00 	ldrex	r3, [r3]
 8008bd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f023 0310 	bic.w	r3, r3, #16
 8008bd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	461a      	mov	r2, r3
 8008be2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008be6:	61fb      	str	r3, [r7, #28]
 8008be8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bea:	69b9      	ldr	r1, [r7, #24]
 8008bec:	69fa      	ldr	r2, [r7, #28]
 8008bee:	e841 2300 	strex	r3, r2, [r1]
 8008bf2:	617b      	str	r3, [r7, #20]
   return(result);
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e4      	bne.n	8008bc4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c04:	4619      	mov	r1, r3
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f85c 	bl	8008cc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008c0c:	e03f      	b.n	8008c8e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00e      	beq.n	8008c38 <HAL_UART_IRQHandler+0x56c>
 8008c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d008      	beq.n	8008c38 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008c2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 f853 	bl	8008cdc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c36:	e02d      	b.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008c38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d00e      	beq.n	8008c62 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d008      	beq.n	8008c62 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d01c      	beq.n	8008c92 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	4798      	blx	r3
    }
    return;
 8008c60:	e017      	b.n	8008c92 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d012      	beq.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
 8008c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00c      	beq.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fccb 	bl	8009616 <UART_EndTransmit_IT>
    return;
 8008c80:	e008      	b.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
      return;
 8008c82:	bf00      	nop
 8008c84:	e006      	b.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
    return;
 8008c86:	bf00      	nop
 8008c88:	e004      	b.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
      return;
 8008c8a:	bf00      	nop
 8008c8c:	e002      	b.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
      return;
 8008c8e:	bf00      	nop
 8008c90:	e000      	b.n	8008c94 <HAL_UART_IRQHandler+0x5c8>
    return;
 8008c92:	bf00      	nop
  }

}
 8008c94:	37e8      	adds	r7, #232	; 0xe8
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop

08008c9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008cb8:	bf00      	nop
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b088      	sub	sp, #32
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	689a      	ldr	r2, [r3, #8]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	431a      	orrs	r2, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	695b      	ldr	r3, [r3, #20]
 8008d0a:	431a      	orrs	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	4ba6      	ldr	r3, [pc, #664]	; (8008fb4 <UART_SetConfig+0x2c4>)
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	6812      	ldr	r2, [r2, #0]
 8008d22:	6979      	ldr	r1, [r7, #20]
 8008d24:	430b      	orrs	r3, r1
 8008d26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68da      	ldr	r2, [r3, #12]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	430a      	orrs	r2, r1
 8008d3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6a1b      	ldr	r3, [r3, #32]
 8008d48:	697a      	ldr	r2, [r7, #20]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	697a      	ldr	r2, [r7, #20]
 8008d5e:	430a      	orrs	r2, r1
 8008d60:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a94      	ldr	r2, [pc, #592]	; (8008fb8 <UART_SetConfig+0x2c8>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d120      	bne.n	8008dae <UART_SetConfig+0xbe>
 8008d6c:	4b93      	ldr	r3, [pc, #588]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d72:	f003 0303 	and.w	r3, r3, #3
 8008d76:	2b03      	cmp	r3, #3
 8008d78:	d816      	bhi.n	8008da8 <UART_SetConfig+0xb8>
 8008d7a:	a201      	add	r2, pc, #4	; (adr r2, 8008d80 <UART_SetConfig+0x90>)
 8008d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d80:	08008d91 	.word	0x08008d91
 8008d84:	08008d9d 	.word	0x08008d9d
 8008d88:	08008d97 	.word	0x08008d97
 8008d8c:	08008da3 	.word	0x08008da3
 8008d90:	2301      	movs	r3, #1
 8008d92:	77fb      	strb	r3, [r7, #31]
 8008d94:	e150      	b.n	8009038 <UART_SetConfig+0x348>
 8008d96:	2302      	movs	r3, #2
 8008d98:	77fb      	strb	r3, [r7, #31]
 8008d9a:	e14d      	b.n	8009038 <UART_SetConfig+0x348>
 8008d9c:	2304      	movs	r3, #4
 8008d9e:	77fb      	strb	r3, [r7, #31]
 8008da0:	e14a      	b.n	8009038 <UART_SetConfig+0x348>
 8008da2:	2308      	movs	r3, #8
 8008da4:	77fb      	strb	r3, [r7, #31]
 8008da6:	e147      	b.n	8009038 <UART_SetConfig+0x348>
 8008da8:	2310      	movs	r3, #16
 8008daa:	77fb      	strb	r3, [r7, #31]
 8008dac:	e144      	b.n	8009038 <UART_SetConfig+0x348>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a83      	ldr	r2, [pc, #524]	; (8008fc0 <UART_SetConfig+0x2d0>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d132      	bne.n	8008e1e <UART_SetConfig+0x12e>
 8008db8:	4b80      	ldr	r3, [pc, #512]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dbe:	f003 030c 	and.w	r3, r3, #12
 8008dc2:	2b0c      	cmp	r3, #12
 8008dc4:	d828      	bhi.n	8008e18 <UART_SetConfig+0x128>
 8008dc6:	a201      	add	r2, pc, #4	; (adr r2, 8008dcc <UART_SetConfig+0xdc>)
 8008dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dcc:	08008e01 	.word	0x08008e01
 8008dd0:	08008e19 	.word	0x08008e19
 8008dd4:	08008e19 	.word	0x08008e19
 8008dd8:	08008e19 	.word	0x08008e19
 8008ddc:	08008e0d 	.word	0x08008e0d
 8008de0:	08008e19 	.word	0x08008e19
 8008de4:	08008e19 	.word	0x08008e19
 8008de8:	08008e19 	.word	0x08008e19
 8008dec:	08008e07 	.word	0x08008e07
 8008df0:	08008e19 	.word	0x08008e19
 8008df4:	08008e19 	.word	0x08008e19
 8008df8:	08008e19 	.word	0x08008e19
 8008dfc:	08008e13 	.word	0x08008e13
 8008e00:	2300      	movs	r3, #0
 8008e02:	77fb      	strb	r3, [r7, #31]
 8008e04:	e118      	b.n	8009038 <UART_SetConfig+0x348>
 8008e06:	2302      	movs	r3, #2
 8008e08:	77fb      	strb	r3, [r7, #31]
 8008e0a:	e115      	b.n	8009038 <UART_SetConfig+0x348>
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	77fb      	strb	r3, [r7, #31]
 8008e10:	e112      	b.n	8009038 <UART_SetConfig+0x348>
 8008e12:	2308      	movs	r3, #8
 8008e14:	77fb      	strb	r3, [r7, #31]
 8008e16:	e10f      	b.n	8009038 <UART_SetConfig+0x348>
 8008e18:	2310      	movs	r3, #16
 8008e1a:	77fb      	strb	r3, [r7, #31]
 8008e1c:	e10c      	b.n	8009038 <UART_SetConfig+0x348>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a68      	ldr	r2, [pc, #416]	; (8008fc4 <UART_SetConfig+0x2d4>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d120      	bne.n	8008e6a <UART_SetConfig+0x17a>
 8008e28:	4b64      	ldr	r3, [pc, #400]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e2e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008e32:	2b30      	cmp	r3, #48	; 0x30
 8008e34:	d013      	beq.n	8008e5e <UART_SetConfig+0x16e>
 8008e36:	2b30      	cmp	r3, #48	; 0x30
 8008e38:	d814      	bhi.n	8008e64 <UART_SetConfig+0x174>
 8008e3a:	2b20      	cmp	r3, #32
 8008e3c:	d009      	beq.n	8008e52 <UART_SetConfig+0x162>
 8008e3e:	2b20      	cmp	r3, #32
 8008e40:	d810      	bhi.n	8008e64 <UART_SetConfig+0x174>
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <UART_SetConfig+0x15c>
 8008e46:	2b10      	cmp	r3, #16
 8008e48:	d006      	beq.n	8008e58 <UART_SetConfig+0x168>
 8008e4a:	e00b      	b.n	8008e64 <UART_SetConfig+0x174>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	77fb      	strb	r3, [r7, #31]
 8008e50:	e0f2      	b.n	8009038 <UART_SetConfig+0x348>
 8008e52:	2302      	movs	r3, #2
 8008e54:	77fb      	strb	r3, [r7, #31]
 8008e56:	e0ef      	b.n	8009038 <UART_SetConfig+0x348>
 8008e58:	2304      	movs	r3, #4
 8008e5a:	77fb      	strb	r3, [r7, #31]
 8008e5c:	e0ec      	b.n	8009038 <UART_SetConfig+0x348>
 8008e5e:	2308      	movs	r3, #8
 8008e60:	77fb      	strb	r3, [r7, #31]
 8008e62:	e0e9      	b.n	8009038 <UART_SetConfig+0x348>
 8008e64:	2310      	movs	r3, #16
 8008e66:	77fb      	strb	r3, [r7, #31]
 8008e68:	e0e6      	b.n	8009038 <UART_SetConfig+0x348>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a56      	ldr	r2, [pc, #344]	; (8008fc8 <UART_SetConfig+0x2d8>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d120      	bne.n	8008eb6 <UART_SetConfig+0x1c6>
 8008e74:	4b51      	ldr	r3, [pc, #324]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e7a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008e7e:	2bc0      	cmp	r3, #192	; 0xc0
 8008e80:	d013      	beq.n	8008eaa <UART_SetConfig+0x1ba>
 8008e82:	2bc0      	cmp	r3, #192	; 0xc0
 8008e84:	d814      	bhi.n	8008eb0 <UART_SetConfig+0x1c0>
 8008e86:	2b80      	cmp	r3, #128	; 0x80
 8008e88:	d009      	beq.n	8008e9e <UART_SetConfig+0x1ae>
 8008e8a:	2b80      	cmp	r3, #128	; 0x80
 8008e8c:	d810      	bhi.n	8008eb0 <UART_SetConfig+0x1c0>
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d002      	beq.n	8008e98 <UART_SetConfig+0x1a8>
 8008e92:	2b40      	cmp	r3, #64	; 0x40
 8008e94:	d006      	beq.n	8008ea4 <UART_SetConfig+0x1b4>
 8008e96:	e00b      	b.n	8008eb0 <UART_SetConfig+0x1c0>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	77fb      	strb	r3, [r7, #31]
 8008e9c:	e0cc      	b.n	8009038 <UART_SetConfig+0x348>
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	77fb      	strb	r3, [r7, #31]
 8008ea2:	e0c9      	b.n	8009038 <UART_SetConfig+0x348>
 8008ea4:	2304      	movs	r3, #4
 8008ea6:	77fb      	strb	r3, [r7, #31]
 8008ea8:	e0c6      	b.n	8009038 <UART_SetConfig+0x348>
 8008eaa:	2308      	movs	r3, #8
 8008eac:	77fb      	strb	r3, [r7, #31]
 8008eae:	e0c3      	b.n	8009038 <UART_SetConfig+0x348>
 8008eb0:	2310      	movs	r3, #16
 8008eb2:	77fb      	strb	r3, [r7, #31]
 8008eb4:	e0c0      	b.n	8009038 <UART_SetConfig+0x348>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a44      	ldr	r2, [pc, #272]	; (8008fcc <UART_SetConfig+0x2dc>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d125      	bne.n	8008f0c <UART_SetConfig+0x21c>
 8008ec0:	4b3e      	ldr	r3, [pc, #248]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008eca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ece:	d017      	beq.n	8008f00 <UART_SetConfig+0x210>
 8008ed0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ed4:	d817      	bhi.n	8008f06 <UART_SetConfig+0x216>
 8008ed6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008eda:	d00b      	beq.n	8008ef4 <UART_SetConfig+0x204>
 8008edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ee0:	d811      	bhi.n	8008f06 <UART_SetConfig+0x216>
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d003      	beq.n	8008eee <UART_SetConfig+0x1fe>
 8008ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008eea:	d006      	beq.n	8008efa <UART_SetConfig+0x20a>
 8008eec:	e00b      	b.n	8008f06 <UART_SetConfig+0x216>
 8008eee:	2300      	movs	r3, #0
 8008ef0:	77fb      	strb	r3, [r7, #31]
 8008ef2:	e0a1      	b.n	8009038 <UART_SetConfig+0x348>
 8008ef4:	2302      	movs	r3, #2
 8008ef6:	77fb      	strb	r3, [r7, #31]
 8008ef8:	e09e      	b.n	8009038 <UART_SetConfig+0x348>
 8008efa:	2304      	movs	r3, #4
 8008efc:	77fb      	strb	r3, [r7, #31]
 8008efe:	e09b      	b.n	8009038 <UART_SetConfig+0x348>
 8008f00:	2308      	movs	r3, #8
 8008f02:	77fb      	strb	r3, [r7, #31]
 8008f04:	e098      	b.n	8009038 <UART_SetConfig+0x348>
 8008f06:	2310      	movs	r3, #16
 8008f08:	77fb      	strb	r3, [r7, #31]
 8008f0a:	e095      	b.n	8009038 <UART_SetConfig+0x348>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a2f      	ldr	r2, [pc, #188]	; (8008fd0 <UART_SetConfig+0x2e0>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d125      	bne.n	8008f62 <UART_SetConfig+0x272>
 8008f16:	4b29      	ldr	r3, [pc, #164]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008f20:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f24:	d017      	beq.n	8008f56 <UART_SetConfig+0x266>
 8008f26:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f2a:	d817      	bhi.n	8008f5c <UART_SetConfig+0x26c>
 8008f2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f30:	d00b      	beq.n	8008f4a <UART_SetConfig+0x25a>
 8008f32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f36:	d811      	bhi.n	8008f5c <UART_SetConfig+0x26c>
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d003      	beq.n	8008f44 <UART_SetConfig+0x254>
 8008f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f40:	d006      	beq.n	8008f50 <UART_SetConfig+0x260>
 8008f42:	e00b      	b.n	8008f5c <UART_SetConfig+0x26c>
 8008f44:	2301      	movs	r3, #1
 8008f46:	77fb      	strb	r3, [r7, #31]
 8008f48:	e076      	b.n	8009038 <UART_SetConfig+0x348>
 8008f4a:	2302      	movs	r3, #2
 8008f4c:	77fb      	strb	r3, [r7, #31]
 8008f4e:	e073      	b.n	8009038 <UART_SetConfig+0x348>
 8008f50:	2304      	movs	r3, #4
 8008f52:	77fb      	strb	r3, [r7, #31]
 8008f54:	e070      	b.n	8009038 <UART_SetConfig+0x348>
 8008f56:	2308      	movs	r3, #8
 8008f58:	77fb      	strb	r3, [r7, #31]
 8008f5a:	e06d      	b.n	8009038 <UART_SetConfig+0x348>
 8008f5c:	2310      	movs	r3, #16
 8008f5e:	77fb      	strb	r3, [r7, #31]
 8008f60:	e06a      	b.n	8009038 <UART_SetConfig+0x348>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a1b      	ldr	r2, [pc, #108]	; (8008fd4 <UART_SetConfig+0x2e4>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d138      	bne.n	8008fde <UART_SetConfig+0x2ee>
 8008f6c:	4b13      	ldr	r3, [pc, #76]	; (8008fbc <UART_SetConfig+0x2cc>)
 8008f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f72:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008f76:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008f7a:	d017      	beq.n	8008fac <UART_SetConfig+0x2bc>
 8008f7c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008f80:	d82a      	bhi.n	8008fd8 <UART_SetConfig+0x2e8>
 8008f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f86:	d00b      	beq.n	8008fa0 <UART_SetConfig+0x2b0>
 8008f88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f8c:	d824      	bhi.n	8008fd8 <UART_SetConfig+0x2e8>
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d003      	beq.n	8008f9a <UART_SetConfig+0x2aa>
 8008f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f96:	d006      	beq.n	8008fa6 <UART_SetConfig+0x2b6>
 8008f98:	e01e      	b.n	8008fd8 <UART_SetConfig+0x2e8>
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	77fb      	strb	r3, [r7, #31]
 8008f9e:	e04b      	b.n	8009038 <UART_SetConfig+0x348>
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	77fb      	strb	r3, [r7, #31]
 8008fa4:	e048      	b.n	8009038 <UART_SetConfig+0x348>
 8008fa6:	2304      	movs	r3, #4
 8008fa8:	77fb      	strb	r3, [r7, #31]
 8008faa:	e045      	b.n	8009038 <UART_SetConfig+0x348>
 8008fac:	2308      	movs	r3, #8
 8008fae:	77fb      	strb	r3, [r7, #31]
 8008fb0:	e042      	b.n	8009038 <UART_SetConfig+0x348>
 8008fb2:	bf00      	nop
 8008fb4:	efff69f3 	.word	0xefff69f3
 8008fb8:	40011000 	.word	0x40011000
 8008fbc:	40023800 	.word	0x40023800
 8008fc0:	40004400 	.word	0x40004400
 8008fc4:	40004800 	.word	0x40004800
 8008fc8:	40004c00 	.word	0x40004c00
 8008fcc:	40005000 	.word	0x40005000
 8008fd0:	40011400 	.word	0x40011400
 8008fd4:	40007800 	.word	0x40007800
 8008fd8:	2310      	movs	r3, #16
 8008fda:	77fb      	strb	r3, [r7, #31]
 8008fdc:	e02c      	b.n	8009038 <UART_SetConfig+0x348>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a72      	ldr	r2, [pc, #456]	; (80091ac <UART_SetConfig+0x4bc>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d125      	bne.n	8009034 <UART_SetConfig+0x344>
 8008fe8:	4b71      	ldr	r3, [pc, #452]	; (80091b0 <UART_SetConfig+0x4c0>)
 8008fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008ff2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008ff6:	d017      	beq.n	8009028 <UART_SetConfig+0x338>
 8008ff8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008ffc:	d817      	bhi.n	800902e <UART_SetConfig+0x33e>
 8008ffe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009002:	d00b      	beq.n	800901c <UART_SetConfig+0x32c>
 8009004:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009008:	d811      	bhi.n	800902e <UART_SetConfig+0x33e>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d003      	beq.n	8009016 <UART_SetConfig+0x326>
 800900e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009012:	d006      	beq.n	8009022 <UART_SetConfig+0x332>
 8009014:	e00b      	b.n	800902e <UART_SetConfig+0x33e>
 8009016:	2300      	movs	r3, #0
 8009018:	77fb      	strb	r3, [r7, #31]
 800901a:	e00d      	b.n	8009038 <UART_SetConfig+0x348>
 800901c:	2302      	movs	r3, #2
 800901e:	77fb      	strb	r3, [r7, #31]
 8009020:	e00a      	b.n	8009038 <UART_SetConfig+0x348>
 8009022:	2304      	movs	r3, #4
 8009024:	77fb      	strb	r3, [r7, #31]
 8009026:	e007      	b.n	8009038 <UART_SetConfig+0x348>
 8009028:	2308      	movs	r3, #8
 800902a:	77fb      	strb	r3, [r7, #31]
 800902c:	e004      	b.n	8009038 <UART_SetConfig+0x348>
 800902e:	2310      	movs	r3, #16
 8009030:	77fb      	strb	r3, [r7, #31]
 8009032:	e001      	b.n	8009038 <UART_SetConfig+0x348>
 8009034:	2310      	movs	r3, #16
 8009036:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	69db      	ldr	r3, [r3, #28]
 800903c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009040:	d15b      	bne.n	80090fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009042:	7ffb      	ldrb	r3, [r7, #31]
 8009044:	2b08      	cmp	r3, #8
 8009046:	d828      	bhi.n	800909a <UART_SetConfig+0x3aa>
 8009048:	a201      	add	r2, pc, #4	; (adr r2, 8009050 <UART_SetConfig+0x360>)
 800904a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800904e:	bf00      	nop
 8009050:	08009075 	.word	0x08009075
 8009054:	0800907d 	.word	0x0800907d
 8009058:	08009085 	.word	0x08009085
 800905c:	0800909b 	.word	0x0800909b
 8009060:	0800908b 	.word	0x0800908b
 8009064:	0800909b 	.word	0x0800909b
 8009068:	0800909b 	.word	0x0800909b
 800906c:	0800909b 	.word	0x0800909b
 8009070:	08009093 	.word	0x08009093
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009074:	f7fe fb7a 	bl	800776c <HAL_RCC_GetPCLK1Freq>
 8009078:	61b8      	str	r0, [r7, #24]
        break;
 800907a:	e013      	b.n	80090a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800907c:	f7fe fb8a 	bl	8007794 <HAL_RCC_GetPCLK2Freq>
 8009080:	61b8      	str	r0, [r7, #24]
        break;
 8009082:	e00f      	b.n	80090a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009084:	4b4b      	ldr	r3, [pc, #300]	; (80091b4 <UART_SetConfig+0x4c4>)
 8009086:	61bb      	str	r3, [r7, #24]
        break;
 8009088:	e00c      	b.n	80090a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800908a:	f7fe fa9d 	bl	80075c8 <HAL_RCC_GetSysClockFreq>
 800908e:	61b8      	str	r0, [r7, #24]
        break;
 8009090:	e008      	b.n	80090a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009092:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009096:	61bb      	str	r3, [r7, #24]
        break;
 8009098:	e004      	b.n	80090a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800909a:	2300      	movs	r3, #0
 800909c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	77bb      	strb	r3, [r7, #30]
        break;
 80090a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d074      	beq.n	8009194 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	005a      	lsls	r2, r3, #1
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	085b      	lsrs	r3, r3, #1
 80090b4:	441a      	add	r2, r3
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80090be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	2b0f      	cmp	r3, #15
 80090c4:	d916      	bls.n	80090f4 <UART_SetConfig+0x404>
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090cc:	d212      	bcs.n	80090f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	f023 030f 	bic.w	r3, r3, #15
 80090d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	085b      	lsrs	r3, r3, #1
 80090dc:	b29b      	uxth	r3, r3
 80090de:	f003 0307 	and.w	r3, r3, #7
 80090e2:	b29a      	uxth	r2, r3
 80090e4:	89fb      	ldrh	r3, [r7, #14]
 80090e6:	4313      	orrs	r3, r2
 80090e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	89fa      	ldrh	r2, [r7, #14]
 80090f0:	60da      	str	r2, [r3, #12]
 80090f2:	e04f      	b.n	8009194 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	77bb      	strb	r3, [r7, #30]
 80090f8:	e04c      	b.n	8009194 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80090fa:	7ffb      	ldrb	r3, [r7, #31]
 80090fc:	2b08      	cmp	r3, #8
 80090fe:	d828      	bhi.n	8009152 <UART_SetConfig+0x462>
 8009100:	a201      	add	r2, pc, #4	; (adr r2, 8009108 <UART_SetConfig+0x418>)
 8009102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009106:	bf00      	nop
 8009108:	0800912d 	.word	0x0800912d
 800910c:	08009135 	.word	0x08009135
 8009110:	0800913d 	.word	0x0800913d
 8009114:	08009153 	.word	0x08009153
 8009118:	08009143 	.word	0x08009143
 800911c:	08009153 	.word	0x08009153
 8009120:	08009153 	.word	0x08009153
 8009124:	08009153 	.word	0x08009153
 8009128:	0800914b 	.word	0x0800914b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800912c:	f7fe fb1e 	bl	800776c <HAL_RCC_GetPCLK1Freq>
 8009130:	61b8      	str	r0, [r7, #24]
        break;
 8009132:	e013      	b.n	800915c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009134:	f7fe fb2e 	bl	8007794 <HAL_RCC_GetPCLK2Freq>
 8009138:	61b8      	str	r0, [r7, #24]
        break;
 800913a:	e00f      	b.n	800915c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800913c:	4b1d      	ldr	r3, [pc, #116]	; (80091b4 <UART_SetConfig+0x4c4>)
 800913e:	61bb      	str	r3, [r7, #24]
        break;
 8009140:	e00c      	b.n	800915c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009142:	f7fe fa41 	bl	80075c8 <HAL_RCC_GetSysClockFreq>
 8009146:	61b8      	str	r0, [r7, #24]
        break;
 8009148:	e008      	b.n	800915c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800914a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800914e:	61bb      	str	r3, [r7, #24]
        break;
 8009150:	e004      	b.n	800915c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009152:	2300      	movs	r3, #0
 8009154:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009156:	2301      	movs	r3, #1
 8009158:	77bb      	strb	r3, [r7, #30]
        break;
 800915a:	bf00      	nop
    }

    if (pclk != 0U)
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d018      	beq.n	8009194 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	085a      	lsrs	r2, r3, #1
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	441a      	add	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	fbb2 f3f3 	udiv	r3, r2, r3
 8009174:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	2b0f      	cmp	r3, #15
 800917a:	d909      	bls.n	8009190 <UART_SetConfig+0x4a0>
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009182:	d205      	bcs.n	8009190 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	b29a      	uxth	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	60da      	str	r2, [r3, #12]
 800918e:	e001      	b.n	8009194 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2200      	movs	r2, #0
 800919e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80091a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3720      	adds	r7, #32
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	40007c00 	.word	0x40007c00
 80091b0:	40023800 	.word	0x40023800
 80091b4:	00f42400 	.word	0x00f42400

080091b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b083      	sub	sp, #12
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	f003 0301 	and.w	r3, r3, #1
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d00a      	beq.n	80091e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	430a      	orrs	r2, r1
 80091e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e6:	f003 0302 	and.w	r3, r3, #2
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00a      	beq.n	8009204 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	430a      	orrs	r2, r1
 8009202:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009208:	f003 0304 	and.w	r3, r3, #4
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00a      	beq.n	8009226 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	430a      	orrs	r2, r1
 8009224:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922a:	f003 0308 	and.w	r3, r3, #8
 800922e:	2b00      	cmp	r3, #0
 8009230:	d00a      	beq.n	8009248 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	430a      	orrs	r2, r1
 8009246:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924c:	f003 0310 	and.w	r3, r3, #16
 8009250:	2b00      	cmp	r3, #0
 8009252:	d00a      	beq.n	800926a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	430a      	orrs	r2, r1
 8009268:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00a      	beq.n	800928c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	430a      	orrs	r2, r1
 800928a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009294:	2b00      	cmp	r3, #0
 8009296:	d01a      	beq.n	80092ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	430a      	orrs	r2, r1
 80092ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80092b6:	d10a      	bne.n	80092ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	430a      	orrs	r2, r1
 80092cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00a      	beq.n	80092f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	430a      	orrs	r2, r1
 80092ee:	605a      	str	r2, [r3, #4]
  }
}
 80092f0:	bf00      	nop
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b086      	sub	sp, #24
 8009300:	af02      	add	r7, sp, #8
 8009302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800930c:	f7fb ffba 	bl	8005284 <HAL_GetTick>
 8009310:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 0308 	and.w	r3, r3, #8
 800931c:	2b08      	cmp	r3, #8
 800931e:	d10e      	bne.n	800933e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009320:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009324:	9300      	str	r3, [sp, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 f831 	bl	8009396 <UART_WaitOnFlagUntilTimeout>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d001      	beq.n	800933e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800933a:	2303      	movs	r3, #3
 800933c:	e027      	b.n	800938e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f003 0304 	and.w	r3, r3, #4
 8009348:	2b04      	cmp	r3, #4
 800934a:	d10e      	bne.n	800936a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800934c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f81b 	bl	8009396 <UART_WaitOnFlagUntilTimeout>
 8009360:	4603      	mov	r3, r0
 8009362:	2b00      	cmp	r3, #0
 8009364:	d001      	beq.n	800936a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e011      	b.n	800938e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2220      	movs	r2, #32
 800936e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2220      	movs	r2, #32
 8009374:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b09c      	sub	sp, #112	; 0x70
 800939a:	af00      	add	r7, sp, #0
 800939c:	60f8      	str	r0, [r7, #12]
 800939e:	60b9      	str	r1, [r7, #8]
 80093a0:	603b      	str	r3, [r7, #0]
 80093a2:	4613      	mov	r3, r2
 80093a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093a6:	e0a7      	b.n	80094f8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ae:	f000 80a3 	beq.w	80094f8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093b2:	f7fb ff67 	bl	8005284 <HAL_GetTick>
 80093b6:	4602      	mov	r2, r0
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	1ad3      	subs	r3, r2, r3
 80093bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80093be:	429a      	cmp	r2, r3
 80093c0:	d302      	bcc.n	80093c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80093c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d13f      	bne.n	8009448 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093d0:	e853 3f00 	ldrex	r3, [r3]
 80093d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80093d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80093dc:	667b      	str	r3, [r7, #100]	; 0x64
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	461a      	mov	r2, r3
 80093e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80093e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093e8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80093ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80093f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e6      	bne.n	80093c8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	3308      	adds	r3, #8
 8009400:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009404:	e853 3f00 	ldrex	r3, [r3]
 8009408:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800940a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800940c:	f023 0301 	bic.w	r3, r3, #1
 8009410:	663b      	str	r3, [r7, #96]	; 0x60
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	3308      	adds	r3, #8
 8009418:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800941a:	64ba      	str	r2, [r7, #72]	; 0x48
 800941c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009420:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009422:	e841 2300 	strex	r3, r2, [r1]
 8009426:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800942a:	2b00      	cmp	r3, #0
 800942c:	d1e5      	bne.n	80093fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2220      	movs	r2, #32
 8009432:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2220      	movs	r2, #32
 8009438:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8009444:	2303      	movs	r3, #3
 8009446:	e068      	b.n	800951a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 0304 	and.w	r3, r3, #4
 8009452:	2b00      	cmp	r3, #0
 8009454:	d050      	beq.n	80094f8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	69db      	ldr	r3, [r3, #28]
 800945c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009460:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009464:	d148      	bne.n	80094f8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800946e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009478:	e853 3f00 	ldrex	r3, [r3]
 800947c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009480:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009484:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	461a      	mov	r2, r3
 800948c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800948e:	637b      	str	r3, [r7, #52]	; 0x34
 8009490:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009492:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009494:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800949c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1e6      	bne.n	8009470 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	3308      	adds	r3, #8
 80094a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	613b      	str	r3, [r7, #16]
   return(result);
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	f023 0301 	bic.w	r3, r3, #1
 80094b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3308      	adds	r3, #8
 80094c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80094c2:	623a      	str	r2, [r7, #32]
 80094c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c6:	69f9      	ldr	r1, [r7, #28]
 80094c8:	6a3a      	ldr	r2, [r7, #32]
 80094ca:	e841 2300 	strex	r3, r2, [r1]
 80094ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80094d0:	69bb      	ldr	r3, [r7, #24]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d1e5      	bne.n	80094a2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2220      	movs	r2, #32
 80094da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	2220      	movs	r2, #32
 80094e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2220      	movs	r2, #32
 80094e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80094f4:	2303      	movs	r3, #3
 80094f6:	e010      	b.n	800951a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	69da      	ldr	r2, [r3, #28]
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	4013      	ands	r3, r2
 8009502:	68ba      	ldr	r2, [r7, #8]
 8009504:	429a      	cmp	r2, r3
 8009506:	bf0c      	ite	eq
 8009508:	2301      	moveq	r3, #1
 800950a:	2300      	movne	r3, #0
 800950c:	b2db      	uxtb	r3, r3
 800950e:	461a      	mov	r2, r3
 8009510:	79fb      	ldrb	r3, [r7, #7]
 8009512:	429a      	cmp	r2, r3
 8009514:	f43f af48 	beq.w	80093a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3770      	adds	r7, #112	; 0x70
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}

08009522 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009522:	b480      	push	{r7}
 8009524:	b095      	sub	sp, #84	; 0x54
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009532:	e853 3f00 	ldrex	r3, [r3]
 8009536:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800953a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800953e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	461a      	mov	r2, r3
 8009546:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009548:	643b      	str	r3, [r7, #64]	; 0x40
 800954a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800954e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009550:	e841 2300 	strex	r3, r2, [r1]
 8009554:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1e6      	bne.n	800952a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	3308      	adds	r3, #8
 8009562:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	6a3b      	ldr	r3, [r7, #32]
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	61fb      	str	r3, [r7, #28]
   return(result);
 800956c:	69fb      	ldr	r3, [r7, #28]
 800956e:	f023 0301 	bic.w	r3, r3, #1
 8009572:	64bb      	str	r3, [r7, #72]	; 0x48
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	3308      	adds	r3, #8
 800957a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800957c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800957e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009580:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009582:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009584:	e841 2300 	strex	r3, r2, [r1]
 8009588:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800958a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1e5      	bne.n	800955c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009594:	2b01      	cmp	r3, #1
 8009596:	d118      	bne.n	80095ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	e853 3f00 	ldrex	r3, [r3]
 80095a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	f023 0310 	bic.w	r3, r3, #16
 80095ac:	647b      	str	r3, [r7, #68]	; 0x44
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	461a      	mov	r2, r3
 80095b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80095b6:	61bb      	str	r3, [r7, #24]
 80095b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ba:	6979      	ldr	r1, [r7, #20]
 80095bc:	69ba      	ldr	r2, [r7, #24]
 80095be:	e841 2300 	strex	r3, r2, [r1]
 80095c2:	613b      	str	r3, [r7, #16]
   return(result);
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d1e6      	bne.n	8009598 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2220      	movs	r2, #32
 80095ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80095de:	bf00      	nop
 80095e0:	3754      	adds	r7, #84	; 0x54
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b084      	sub	sp, #16
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2200      	movs	r2, #0
 8009604:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f7ff fb51 	bl	8008cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800960e:	bf00      	nop
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b088      	sub	sp, #32
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	e853 3f00 	ldrex	r3, [r3]
 800962a:	60bb      	str	r3, [r7, #8]
   return(result);
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009632:	61fb      	str	r3, [r7, #28]
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	461a      	mov	r2, r3
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	61bb      	str	r3, [r7, #24]
 800963e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009640:	6979      	ldr	r1, [r7, #20]
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	e841 2300 	strex	r3, r2, [r1]
 8009648:	613b      	str	r3, [r7, #16]
   return(result);
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e6      	bne.n	800961e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2220      	movs	r2, #32
 8009654:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f7ff fb1d 	bl	8008c9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009662:	bf00      	nop
 8009664:	3720      	adds	r7, #32
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
	...

0800966c <__errno>:
 800966c:	4b01      	ldr	r3, [pc, #4]	; (8009674 <__errno+0x8>)
 800966e:	6818      	ldr	r0, [r3, #0]
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	200000f0 	.word	0x200000f0

08009678 <__libc_init_array>:
 8009678:	b570      	push	{r4, r5, r6, lr}
 800967a:	4d0d      	ldr	r5, [pc, #52]	; (80096b0 <__libc_init_array+0x38>)
 800967c:	4c0d      	ldr	r4, [pc, #52]	; (80096b4 <__libc_init_array+0x3c>)
 800967e:	1b64      	subs	r4, r4, r5
 8009680:	10a4      	asrs	r4, r4, #2
 8009682:	2600      	movs	r6, #0
 8009684:	42a6      	cmp	r6, r4
 8009686:	d109      	bne.n	800969c <__libc_init_array+0x24>
 8009688:	4d0b      	ldr	r5, [pc, #44]	; (80096b8 <__libc_init_array+0x40>)
 800968a:	4c0c      	ldr	r4, [pc, #48]	; (80096bc <__libc_init_array+0x44>)
 800968c:	f000 fc66 	bl	8009f5c <_init>
 8009690:	1b64      	subs	r4, r4, r5
 8009692:	10a4      	asrs	r4, r4, #2
 8009694:	2600      	movs	r6, #0
 8009696:	42a6      	cmp	r6, r4
 8009698:	d105      	bne.n	80096a6 <__libc_init_array+0x2e>
 800969a:	bd70      	pop	{r4, r5, r6, pc}
 800969c:	f855 3b04 	ldr.w	r3, [r5], #4
 80096a0:	4798      	blx	r3
 80096a2:	3601      	adds	r6, #1
 80096a4:	e7ee      	b.n	8009684 <__libc_init_array+0xc>
 80096a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80096aa:	4798      	blx	r3
 80096ac:	3601      	adds	r6, #1
 80096ae:	e7f2      	b.n	8009696 <__libc_init_array+0x1e>
 80096b0:	0800a214 	.word	0x0800a214
 80096b4:	0800a214 	.word	0x0800a214
 80096b8:	0800a214 	.word	0x0800a214
 80096bc:	0800a218 	.word	0x0800a218

080096c0 <memset>:
 80096c0:	4402      	add	r2, r0
 80096c2:	4603      	mov	r3, r0
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d100      	bne.n	80096ca <memset+0xa>
 80096c8:	4770      	bx	lr
 80096ca:	f803 1b01 	strb.w	r1, [r3], #1
 80096ce:	e7f9      	b.n	80096c4 <memset+0x4>

080096d0 <setvbuf>:
 80096d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096d4:	461d      	mov	r5, r3
 80096d6:	4b5d      	ldr	r3, [pc, #372]	; (800984c <setvbuf+0x17c>)
 80096d8:	681f      	ldr	r7, [r3, #0]
 80096da:	4604      	mov	r4, r0
 80096dc:	460e      	mov	r6, r1
 80096de:	4690      	mov	r8, r2
 80096e0:	b127      	cbz	r7, 80096ec <setvbuf+0x1c>
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	b913      	cbnz	r3, 80096ec <setvbuf+0x1c>
 80096e6:	4638      	mov	r0, r7
 80096e8:	f000 f9d2 	bl	8009a90 <__sinit>
 80096ec:	4b58      	ldr	r3, [pc, #352]	; (8009850 <setvbuf+0x180>)
 80096ee:	429c      	cmp	r4, r3
 80096f0:	d167      	bne.n	80097c2 <setvbuf+0xf2>
 80096f2:	687c      	ldr	r4, [r7, #4]
 80096f4:	f1b8 0f02 	cmp.w	r8, #2
 80096f8:	d006      	beq.n	8009708 <setvbuf+0x38>
 80096fa:	f1b8 0f01 	cmp.w	r8, #1
 80096fe:	f200 809f 	bhi.w	8009840 <setvbuf+0x170>
 8009702:	2d00      	cmp	r5, #0
 8009704:	f2c0 809c 	blt.w	8009840 <setvbuf+0x170>
 8009708:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800970a:	07db      	lsls	r3, r3, #31
 800970c:	d405      	bmi.n	800971a <setvbuf+0x4a>
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	0598      	lsls	r0, r3, #22
 8009712:	d402      	bmi.n	800971a <setvbuf+0x4a>
 8009714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009716:	f000 fa59 	bl	8009bcc <__retarget_lock_acquire_recursive>
 800971a:	4621      	mov	r1, r4
 800971c:	4638      	mov	r0, r7
 800971e:	f000 f923 	bl	8009968 <_fflush_r>
 8009722:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009724:	b141      	cbz	r1, 8009738 <setvbuf+0x68>
 8009726:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800972a:	4299      	cmp	r1, r3
 800972c:	d002      	beq.n	8009734 <setvbuf+0x64>
 800972e:	4638      	mov	r0, r7
 8009730:	f000 fa7c 	bl	8009c2c <_free_r>
 8009734:	2300      	movs	r3, #0
 8009736:	6363      	str	r3, [r4, #52]	; 0x34
 8009738:	2300      	movs	r3, #0
 800973a:	61a3      	str	r3, [r4, #24]
 800973c:	6063      	str	r3, [r4, #4]
 800973e:	89a3      	ldrh	r3, [r4, #12]
 8009740:	0619      	lsls	r1, r3, #24
 8009742:	d503      	bpl.n	800974c <setvbuf+0x7c>
 8009744:	6921      	ldr	r1, [r4, #16]
 8009746:	4638      	mov	r0, r7
 8009748:	f000 fa70 	bl	8009c2c <_free_r>
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009752:	f023 0303 	bic.w	r3, r3, #3
 8009756:	f1b8 0f02 	cmp.w	r8, #2
 800975a:	81a3      	strh	r3, [r4, #12]
 800975c:	d06c      	beq.n	8009838 <setvbuf+0x168>
 800975e:	ab01      	add	r3, sp, #4
 8009760:	466a      	mov	r2, sp
 8009762:	4621      	mov	r1, r4
 8009764:	4638      	mov	r0, r7
 8009766:	f000 fa33 	bl	8009bd0 <__swhatbuf_r>
 800976a:	89a3      	ldrh	r3, [r4, #12]
 800976c:	4318      	orrs	r0, r3
 800976e:	81a0      	strh	r0, [r4, #12]
 8009770:	2d00      	cmp	r5, #0
 8009772:	d130      	bne.n	80097d6 <setvbuf+0x106>
 8009774:	9d00      	ldr	r5, [sp, #0]
 8009776:	4628      	mov	r0, r5
 8009778:	f000 fa50 	bl	8009c1c <malloc>
 800977c:	4606      	mov	r6, r0
 800977e:	2800      	cmp	r0, #0
 8009780:	d155      	bne.n	800982e <setvbuf+0x15e>
 8009782:	f8dd 9000 	ldr.w	r9, [sp]
 8009786:	45a9      	cmp	r9, r5
 8009788:	d14a      	bne.n	8009820 <setvbuf+0x150>
 800978a:	f04f 35ff 	mov.w	r5, #4294967295
 800978e:	2200      	movs	r2, #0
 8009790:	60a2      	str	r2, [r4, #8]
 8009792:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009796:	6022      	str	r2, [r4, #0]
 8009798:	6122      	str	r2, [r4, #16]
 800979a:	2201      	movs	r2, #1
 800979c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a0:	6162      	str	r2, [r4, #20]
 80097a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80097a4:	f043 0302 	orr.w	r3, r3, #2
 80097a8:	07d2      	lsls	r2, r2, #31
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	d405      	bmi.n	80097ba <setvbuf+0xea>
 80097ae:	f413 7f00 	tst.w	r3, #512	; 0x200
 80097b2:	d102      	bne.n	80097ba <setvbuf+0xea>
 80097b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097b6:	f000 fa0a 	bl	8009bce <__retarget_lock_release_recursive>
 80097ba:	4628      	mov	r0, r5
 80097bc:	b003      	add	sp, #12
 80097be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097c2:	4b24      	ldr	r3, [pc, #144]	; (8009854 <setvbuf+0x184>)
 80097c4:	429c      	cmp	r4, r3
 80097c6:	d101      	bne.n	80097cc <setvbuf+0xfc>
 80097c8:	68bc      	ldr	r4, [r7, #8]
 80097ca:	e793      	b.n	80096f4 <setvbuf+0x24>
 80097cc:	4b22      	ldr	r3, [pc, #136]	; (8009858 <setvbuf+0x188>)
 80097ce:	429c      	cmp	r4, r3
 80097d0:	bf08      	it	eq
 80097d2:	68fc      	ldreq	r4, [r7, #12]
 80097d4:	e78e      	b.n	80096f4 <setvbuf+0x24>
 80097d6:	2e00      	cmp	r6, #0
 80097d8:	d0cd      	beq.n	8009776 <setvbuf+0xa6>
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	b913      	cbnz	r3, 80097e4 <setvbuf+0x114>
 80097de:	4638      	mov	r0, r7
 80097e0:	f000 f956 	bl	8009a90 <__sinit>
 80097e4:	f1b8 0f01 	cmp.w	r8, #1
 80097e8:	bf08      	it	eq
 80097ea:	89a3      	ldrheq	r3, [r4, #12]
 80097ec:	6026      	str	r6, [r4, #0]
 80097ee:	bf04      	itt	eq
 80097f0:	f043 0301 	orreq.w	r3, r3, #1
 80097f4:	81a3      	strheq	r3, [r4, #12]
 80097f6:	89a2      	ldrh	r2, [r4, #12]
 80097f8:	f012 0308 	ands.w	r3, r2, #8
 80097fc:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009800:	d01c      	beq.n	800983c <setvbuf+0x16c>
 8009802:	07d3      	lsls	r3, r2, #31
 8009804:	bf41      	itttt	mi
 8009806:	2300      	movmi	r3, #0
 8009808:	426d      	negmi	r5, r5
 800980a:	60a3      	strmi	r3, [r4, #8]
 800980c:	61a5      	strmi	r5, [r4, #24]
 800980e:	bf58      	it	pl
 8009810:	60a5      	strpl	r5, [r4, #8]
 8009812:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009814:	f015 0501 	ands.w	r5, r5, #1
 8009818:	d115      	bne.n	8009846 <setvbuf+0x176>
 800981a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800981e:	e7c8      	b.n	80097b2 <setvbuf+0xe2>
 8009820:	4648      	mov	r0, r9
 8009822:	f000 f9fb 	bl	8009c1c <malloc>
 8009826:	4606      	mov	r6, r0
 8009828:	2800      	cmp	r0, #0
 800982a:	d0ae      	beq.n	800978a <setvbuf+0xba>
 800982c:	464d      	mov	r5, r9
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009834:	81a3      	strh	r3, [r4, #12]
 8009836:	e7d0      	b.n	80097da <setvbuf+0x10a>
 8009838:	2500      	movs	r5, #0
 800983a:	e7a8      	b.n	800978e <setvbuf+0xbe>
 800983c:	60a3      	str	r3, [r4, #8]
 800983e:	e7e8      	b.n	8009812 <setvbuf+0x142>
 8009840:	f04f 35ff 	mov.w	r5, #4294967295
 8009844:	e7b9      	b.n	80097ba <setvbuf+0xea>
 8009846:	2500      	movs	r5, #0
 8009848:	e7b7      	b.n	80097ba <setvbuf+0xea>
 800984a:	bf00      	nop
 800984c:	200000f0 	.word	0x200000f0
 8009850:	0800a1cc 	.word	0x0800a1cc
 8009854:	0800a1ec 	.word	0x0800a1ec
 8009858:	0800a1ac 	.word	0x0800a1ac

0800985c <__sflush_r>:
 800985c:	898a      	ldrh	r2, [r1, #12]
 800985e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009862:	4605      	mov	r5, r0
 8009864:	0710      	lsls	r0, r2, #28
 8009866:	460c      	mov	r4, r1
 8009868:	d458      	bmi.n	800991c <__sflush_r+0xc0>
 800986a:	684b      	ldr	r3, [r1, #4]
 800986c:	2b00      	cmp	r3, #0
 800986e:	dc05      	bgt.n	800987c <__sflush_r+0x20>
 8009870:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009872:	2b00      	cmp	r3, #0
 8009874:	dc02      	bgt.n	800987c <__sflush_r+0x20>
 8009876:	2000      	movs	r0, #0
 8009878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800987c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800987e:	2e00      	cmp	r6, #0
 8009880:	d0f9      	beq.n	8009876 <__sflush_r+0x1a>
 8009882:	2300      	movs	r3, #0
 8009884:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009888:	682f      	ldr	r7, [r5, #0]
 800988a:	602b      	str	r3, [r5, #0]
 800988c:	d032      	beq.n	80098f4 <__sflush_r+0x98>
 800988e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009890:	89a3      	ldrh	r3, [r4, #12]
 8009892:	075a      	lsls	r2, r3, #29
 8009894:	d505      	bpl.n	80098a2 <__sflush_r+0x46>
 8009896:	6863      	ldr	r3, [r4, #4]
 8009898:	1ac0      	subs	r0, r0, r3
 800989a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800989c:	b10b      	cbz	r3, 80098a2 <__sflush_r+0x46>
 800989e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098a0:	1ac0      	subs	r0, r0, r3
 80098a2:	2300      	movs	r3, #0
 80098a4:	4602      	mov	r2, r0
 80098a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098a8:	6a21      	ldr	r1, [r4, #32]
 80098aa:	4628      	mov	r0, r5
 80098ac:	47b0      	blx	r6
 80098ae:	1c43      	adds	r3, r0, #1
 80098b0:	89a3      	ldrh	r3, [r4, #12]
 80098b2:	d106      	bne.n	80098c2 <__sflush_r+0x66>
 80098b4:	6829      	ldr	r1, [r5, #0]
 80098b6:	291d      	cmp	r1, #29
 80098b8:	d82c      	bhi.n	8009914 <__sflush_r+0xb8>
 80098ba:	4a2a      	ldr	r2, [pc, #168]	; (8009964 <__sflush_r+0x108>)
 80098bc:	40ca      	lsrs	r2, r1
 80098be:	07d6      	lsls	r6, r2, #31
 80098c0:	d528      	bpl.n	8009914 <__sflush_r+0xb8>
 80098c2:	2200      	movs	r2, #0
 80098c4:	6062      	str	r2, [r4, #4]
 80098c6:	04d9      	lsls	r1, r3, #19
 80098c8:	6922      	ldr	r2, [r4, #16]
 80098ca:	6022      	str	r2, [r4, #0]
 80098cc:	d504      	bpl.n	80098d8 <__sflush_r+0x7c>
 80098ce:	1c42      	adds	r2, r0, #1
 80098d0:	d101      	bne.n	80098d6 <__sflush_r+0x7a>
 80098d2:	682b      	ldr	r3, [r5, #0]
 80098d4:	b903      	cbnz	r3, 80098d8 <__sflush_r+0x7c>
 80098d6:	6560      	str	r0, [r4, #84]	; 0x54
 80098d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098da:	602f      	str	r7, [r5, #0]
 80098dc:	2900      	cmp	r1, #0
 80098de:	d0ca      	beq.n	8009876 <__sflush_r+0x1a>
 80098e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098e4:	4299      	cmp	r1, r3
 80098e6:	d002      	beq.n	80098ee <__sflush_r+0x92>
 80098e8:	4628      	mov	r0, r5
 80098ea:	f000 f99f 	bl	8009c2c <_free_r>
 80098ee:	2000      	movs	r0, #0
 80098f0:	6360      	str	r0, [r4, #52]	; 0x34
 80098f2:	e7c1      	b.n	8009878 <__sflush_r+0x1c>
 80098f4:	6a21      	ldr	r1, [r4, #32]
 80098f6:	2301      	movs	r3, #1
 80098f8:	4628      	mov	r0, r5
 80098fa:	47b0      	blx	r6
 80098fc:	1c41      	adds	r1, r0, #1
 80098fe:	d1c7      	bne.n	8009890 <__sflush_r+0x34>
 8009900:	682b      	ldr	r3, [r5, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d0c4      	beq.n	8009890 <__sflush_r+0x34>
 8009906:	2b1d      	cmp	r3, #29
 8009908:	d001      	beq.n	800990e <__sflush_r+0xb2>
 800990a:	2b16      	cmp	r3, #22
 800990c:	d101      	bne.n	8009912 <__sflush_r+0xb6>
 800990e:	602f      	str	r7, [r5, #0]
 8009910:	e7b1      	b.n	8009876 <__sflush_r+0x1a>
 8009912:	89a3      	ldrh	r3, [r4, #12]
 8009914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009918:	81a3      	strh	r3, [r4, #12]
 800991a:	e7ad      	b.n	8009878 <__sflush_r+0x1c>
 800991c:	690f      	ldr	r7, [r1, #16]
 800991e:	2f00      	cmp	r7, #0
 8009920:	d0a9      	beq.n	8009876 <__sflush_r+0x1a>
 8009922:	0793      	lsls	r3, r2, #30
 8009924:	680e      	ldr	r6, [r1, #0]
 8009926:	bf08      	it	eq
 8009928:	694b      	ldreq	r3, [r1, #20]
 800992a:	600f      	str	r7, [r1, #0]
 800992c:	bf18      	it	ne
 800992e:	2300      	movne	r3, #0
 8009930:	eba6 0807 	sub.w	r8, r6, r7
 8009934:	608b      	str	r3, [r1, #8]
 8009936:	f1b8 0f00 	cmp.w	r8, #0
 800993a:	dd9c      	ble.n	8009876 <__sflush_r+0x1a>
 800993c:	6a21      	ldr	r1, [r4, #32]
 800993e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009940:	4643      	mov	r3, r8
 8009942:	463a      	mov	r2, r7
 8009944:	4628      	mov	r0, r5
 8009946:	47b0      	blx	r6
 8009948:	2800      	cmp	r0, #0
 800994a:	dc06      	bgt.n	800995a <__sflush_r+0xfe>
 800994c:	89a3      	ldrh	r3, [r4, #12]
 800994e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009952:	81a3      	strh	r3, [r4, #12]
 8009954:	f04f 30ff 	mov.w	r0, #4294967295
 8009958:	e78e      	b.n	8009878 <__sflush_r+0x1c>
 800995a:	4407      	add	r7, r0
 800995c:	eba8 0800 	sub.w	r8, r8, r0
 8009960:	e7e9      	b.n	8009936 <__sflush_r+0xda>
 8009962:	bf00      	nop
 8009964:	20400001 	.word	0x20400001

08009968 <_fflush_r>:
 8009968:	b538      	push	{r3, r4, r5, lr}
 800996a:	690b      	ldr	r3, [r1, #16]
 800996c:	4605      	mov	r5, r0
 800996e:	460c      	mov	r4, r1
 8009970:	b913      	cbnz	r3, 8009978 <_fflush_r+0x10>
 8009972:	2500      	movs	r5, #0
 8009974:	4628      	mov	r0, r5
 8009976:	bd38      	pop	{r3, r4, r5, pc}
 8009978:	b118      	cbz	r0, 8009982 <_fflush_r+0x1a>
 800997a:	6983      	ldr	r3, [r0, #24]
 800997c:	b90b      	cbnz	r3, 8009982 <_fflush_r+0x1a>
 800997e:	f000 f887 	bl	8009a90 <__sinit>
 8009982:	4b14      	ldr	r3, [pc, #80]	; (80099d4 <_fflush_r+0x6c>)
 8009984:	429c      	cmp	r4, r3
 8009986:	d11b      	bne.n	80099c0 <_fflush_r+0x58>
 8009988:	686c      	ldr	r4, [r5, #4]
 800998a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d0ef      	beq.n	8009972 <_fflush_r+0xa>
 8009992:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009994:	07d0      	lsls	r0, r2, #31
 8009996:	d404      	bmi.n	80099a2 <_fflush_r+0x3a>
 8009998:	0599      	lsls	r1, r3, #22
 800999a:	d402      	bmi.n	80099a2 <_fflush_r+0x3a>
 800999c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800999e:	f000 f915 	bl	8009bcc <__retarget_lock_acquire_recursive>
 80099a2:	4628      	mov	r0, r5
 80099a4:	4621      	mov	r1, r4
 80099a6:	f7ff ff59 	bl	800985c <__sflush_r>
 80099aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099ac:	07da      	lsls	r2, r3, #31
 80099ae:	4605      	mov	r5, r0
 80099b0:	d4e0      	bmi.n	8009974 <_fflush_r+0xc>
 80099b2:	89a3      	ldrh	r3, [r4, #12]
 80099b4:	059b      	lsls	r3, r3, #22
 80099b6:	d4dd      	bmi.n	8009974 <_fflush_r+0xc>
 80099b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ba:	f000 f908 	bl	8009bce <__retarget_lock_release_recursive>
 80099be:	e7d9      	b.n	8009974 <_fflush_r+0xc>
 80099c0:	4b05      	ldr	r3, [pc, #20]	; (80099d8 <_fflush_r+0x70>)
 80099c2:	429c      	cmp	r4, r3
 80099c4:	d101      	bne.n	80099ca <_fflush_r+0x62>
 80099c6:	68ac      	ldr	r4, [r5, #8]
 80099c8:	e7df      	b.n	800998a <_fflush_r+0x22>
 80099ca:	4b04      	ldr	r3, [pc, #16]	; (80099dc <_fflush_r+0x74>)
 80099cc:	429c      	cmp	r4, r3
 80099ce:	bf08      	it	eq
 80099d0:	68ec      	ldreq	r4, [r5, #12]
 80099d2:	e7da      	b.n	800998a <_fflush_r+0x22>
 80099d4:	0800a1cc 	.word	0x0800a1cc
 80099d8:	0800a1ec 	.word	0x0800a1ec
 80099dc:	0800a1ac 	.word	0x0800a1ac

080099e0 <std>:
 80099e0:	2300      	movs	r3, #0
 80099e2:	b510      	push	{r4, lr}
 80099e4:	4604      	mov	r4, r0
 80099e6:	e9c0 3300 	strd	r3, r3, [r0]
 80099ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099ee:	6083      	str	r3, [r0, #8]
 80099f0:	8181      	strh	r1, [r0, #12]
 80099f2:	6643      	str	r3, [r0, #100]	; 0x64
 80099f4:	81c2      	strh	r2, [r0, #14]
 80099f6:	6183      	str	r3, [r0, #24]
 80099f8:	4619      	mov	r1, r3
 80099fa:	2208      	movs	r2, #8
 80099fc:	305c      	adds	r0, #92	; 0x5c
 80099fe:	f7ff fe5f 	bl	80096c0 <memset>
 8009a02:	4b05      	ldr	r3, [pc, #20]	; (8009a18 <std+0x38>)
 8009a04:	6263      	str	r3, [r4, #36]	; 0x24
 8009a06:	4b05      	ldr	r3, [pc, #20]	; (8009a1c <std+0x3c>)
 8009a08:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a0a:	4b05      	ldr	r3, [pc, #20]	; (8009a20 <std+0x40>)
 8009a0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a0e:	4b05      	ldr	r3, [pc, #20]	; (8009a24 <std+0x44>)
 8009a10:	6224      	str	r4, [r4, #32]
 8009a12:	6323      	str	r3, [r4, #48]	; 0x30
 8009a14:	bd10      	pop	{r4, pc}
 8009a16:	bf00      	nop
 8009a18:	08009e0d 	.word	0x08009e0d
 8009a1c:	08009e2f 	.word	0x08009e2f
 8009a20:	08009e67 	.word	0x08009e67
 8009a24:	08009e8b 	.word	0x08009e8b

08009a28 <_cleanup_r>:
 8009a28:	4901      	ldr	r1, [pc, #4]	; (8009a30 <_cleanup_r+0x8>)
 8009a2a:	f000 b8af 	b.w	8009b8c <_fwalk_reent>
 8009a2e:	bf00      	nop
 8009a30:	08009969 	.word	0x08009969

08009a34 <__sfmoreglue>:
 8009a34:	b570      	push	{r4, r5, r6, lr}
 8009a36:	2268      	movs	r2, #104	; 0x68
 8009a38:	1e4d      	subs	r5, r1, #1
 8009a3a:	4355      	muls	r5, r2
 8009a3c:	460e      	mov	r6, r1
 8009a3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a42:	f000 f95f 	bl	8009d04 <_malloc_r>
 8009a46:	4604      	mov	r4, r0
 8009a48:	b140      	cbz	r0, 8009a5c <__sfmoreglue+0x28>
 8009a4a:	2100      	movs	r1, #0
 8009a4c:	e9c0 1600 	strd	r1, r6, [r0]
 8009a50:	300c      	adds	r0, #12
 8009a52:	60a0      	str	r0, [r4, #8]
 8009a54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a58:	f7ff fe32 	bl	80096c0 <memset>
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	bd70      	pop	{r4, r5, r6, pc}

08009a60 <__sfp_lock_acquire>:
 8009a60:	4801      	ldr	r0, [pc, #4]	; (8009a68 <__sfp_lock_acquire+0x8>)
 8009a62:	f000 b8b3 	b.w	8009bcc <__retarget_lock_acquire_recursive>
 8009a66:	bf00      	nop
 8009a68:	20000661 	.word	0x20000661

08009a6c <__sfp_lock_release>:
 8009a6c:	4801      	ldr	r0, [pc, #4]	; (8009a74 <__sfp_lock_release+0x8>)
 8009a6e:	f000 b8ae 	b.w	8009bce <__retarget_lock_release_recursive>
 8009a72:	bf00      	nop
 8009a74:	20000661 	.word	0x20000661

08009a78 <__sinit_lock_acquire>:
 8009a78:	4801      	ldr	r0, [pc, #4]	; (8009a80 <__sinit_lock_acquire+0x8>)
 8009a7a:	f000 b8a7 	b.w	8009bcc <__retarget_lock_acquire_recursive>
 8009a7e:	bf00      	nop
 8009a80:	20000662 	.word	0x20000662

08009a84 <__sinit_lock_release>:
 8009a84:	4801      	ldr	r0, [pc, #4]	; (8009a8c <__sinit_lock_release+0x8>)
 8009a86:	f000 b8a2 	b.w	8009bce <__retarget_lock_release_recursive>
 8009a8a:	bf00      	nop
 8009a8c:	20000662 	.word	0x20000662

08009a90 <__sinit>:
 8009a90:	b510      	push	{r4, lr}
 8009a92:	4604      	mov	r4, r0
 8009a94:	f7ff fff0 	bl	8009a78 <__sinit_lock_acquire>
 8009a98:	69a3      	ldr	r3, [r4, #24]
 8009a9a:	b11b      	cbz	r3, 8009aa4 <__sinit+0x14>
 8009a9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009aa0:	f7ff bff0 	b.w	8009a84 <__sinit_lock_release>
 8009aa4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009aa8:	6523      	str	r3, [r4, #80]	; 0x50
 8009aaa:	4b13      	ldr	r3, [pc, #76]	; (8009af8 <__sinit+0x68>)
 8009aac:	4a13      	ldr	r2, [pc, #76]	; (8009afc <__sinit+0x6c>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	62a2      	str	r2, [r4, #40]	; 0x28
 8009ab2:	42a3      	cmp	r3, r4
 8009ab4:	bf04      	itt	eq
 8009ab6:	2301      	moveq	r3, #1
 8009ab8:	61a3      	streq	r3, [r4, #24]
 8009aba:	4620      	mov	r0, r4
 8009abc:	f000 f820 	bl	8009b00 <__sfp>
 8009ac0:	6060      	str	r0, [r4, #4]
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	f000 f81c 	bl	8009b00 <__sfp>
 8009ac8:	60a0      	str	r0, [r4, #8]
 8009aca:	4620      	mov	r0, r4
 8009acc:	f000 f818 	bl	8009b00 <__sfp>
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	60e0      	str	r0, [r4, #12]
 8009ad4:	2104      	movs	r1, #4
 8009ad6:	6860      	ldr	r0, [r4, #4]
 8009ad8:	f7ff ff82 	bl	80099e0 <std>
 8009adc:	68a0      	ldr	r0, [r4, #8]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	2109      	movs	r1, #9
 8009ae2:	f7ff ff7d 	bl	80099e0 <std>
 8009ae6:	68e0      	ldr	r0, [r4, #12]
 8009ae8:	2202      	movs	r2, #2
 8009aea:	2112      	movs	r1, #18
 8009aec:	f7ff ff78 	bl	80099e0 <std>
 8009af0:	2301      	movs	r3, #1
 8009af2:	61a3      	str	r3, [r4, #24]
 8009af4:	e7d2      	b.n	8009a9c <__sinit+0xc>
 8009af6:	bf00      	nop
 8009af8:	0800a1a8 	.word	0x0800a1a8
 8009afc:	08009a29 	.word	0x08009a29

08009b00 <__sfp>:
 8009b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b02:	4607      	mov	r7, r0
 8009b04:	f7ff ffac 	bl	8009a60 <__sfp_lock_acquire>
 8009b08:	4b1e      	ldr	r3, [pc, #120]	; (8009b84 <__sfp+0x84>)
 8009b0a:	681e      	ldr	r6, [r3, #0]
 8009b0c:	69b3      	ldr	r3, [r6, #24]
 8009b0e:	b913      	cbnz	r3, 8009b16 <__sfp+0x16>
 8009b10:	4630      	mov	r0, r6
 8009b12:	f7ff ffbd 	bl	8009a90 <__sinit>
 8009b16:	3648      	adds	r6, #72	; 0x48
 8009b18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	d503      	bpl.n	8009b28 <__sfp+0x28>
 8009b20:	6833      	ldr	r3, [r6, #0]
 8009b22:	b30b      	cbz	r3, 8009b68 <__sfp+0x68>
 8009b24:	6836      	ldr	r6, [r6, #0]
 8009b26:	e7f7      	b.n	8009b18 <__sfp+0x18>
 8009b28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b2c:	b9d5      	cbnz	r5, 8009b64 <__sfp+0x64>
 8009b2e:	4b16      	ldr	r3, [pc, #88]	; (8009b88 <__sfp+0x88>)
 8009b30:	60e3      	str	r3, [r4, #12]
 8009b32:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b36:	6665      	str	r5, [r4, #100]	; 0x64
 8009b38:	f000 f847 	bl	8009bca <__retarget_lock_init_recursive>
 8009b3c:	f7ff ff96 	bl	8009a6c <__sfp_lock_release>
 8009b40:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b44:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b48:	6025      	str	r5, [r4, #0]
 8009b4a:	61a5      	str	r5, [r4, #24]
 8009b4c:	2208      	movs	r2, #8
 8009b4e:	4629      	mov	r1, r5
 8009b50:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b54:	f7ff fdb4 	bl	80096c0 <memset>
 8009b58:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b5c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b60:	4620      	mov	r0, r4
 8009b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b64:	3468      	adds	r4, #104	; 0x68
 8009b66:	e7d9      	b.n	8009b1c <__sfp+0x1c>
 8009b68:	2104      	movs	r1, #4
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f7ff ff62 	bl	8009a34 <__sfmoreglue>
 8009b70:	4604      	mov	r4, r0
 8009b72:	6030      	str	r0, [r6, #0]
 8009b74:	2800      	cmp	r0, #0
 8009b76:	d1d5      	bne.n	8009b24 <__sfp+0x24>
 8009b78:	f7ff ff78 	bl	8009a6c <__sfp_lock_release>
 8009b7c:	230c      	movs	r3, #12
 8009b7e:	603b      	str	r3, [r7, #0]
 8009b80:	e7ee      	b.n	8009b60 <__sfp+0x60>
 8009b82:	bf00      	nop
 8009b84:	0800a1a8 	.word	0x0800a1a8
 8009b88:	ffff0001 	.word	0xffff0001

08009b8c <_fwalk_reent>:
 8009b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b90:	4606      	mov	r6, r0
 8009b92:	4688      	mov	r8, r1
 8009b94:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b98:	2700      	movs	r7, #0
 8009b9a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b9e:	f1b9 0901 	subs.w	r9, r9, #1
 8009ba2:	d505      	bpl.n	8009bb0 <_fwalk_reent+0x24>
 8009ba4:	6824      	ldr	r4, [r4, #0]
 8009ba6:	2c00      	cmp	r4, #0
 8009ba8:	d1f7      	bne.n	8009b9a <_fwalk_reent+0xe>
 8009baa:	4638      	mov	r0, r7
 8009bac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb0:	89ab      	ldrh	r3, [r5, #12]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d907      	bls.n	8009bc6 <_fwalk_reent+0x3a>
 8009bb6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bba:	3301      	adds	r3, #1
 8009bbc:	d003      	beq.n	8009bc6 <_fwalk_reent+0x3a>
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	47c0      	blx	r8
 8009bc4:	4307      	orrs	r7, r0
 8009bc6:	3568      	adds	r5, #104	; 0x68
 8009bc8:	e7e9      	b.n	8009b9e <_fwalk_reent+0x12>

08009bca <__retarget_lock_init_recursive>:
 8009bca:	4770      	bx	lr

08009bcc <__retarget_lock_acquire_recursive>:
 8009bcc:	4770      	bx	lr

08009bce <__retarget_lock_release_recursive>:
 8009bce:	4770      	bx	lr

08009bd0 <__swhatbuf_r>:
 8009bd0:	b570      	push	{r4, r5, r6, lr}
 8009bd2:	460e      	mov	r6, r1
 8009bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bd8:	2900      	cmp	r1, #0
 8009bda:	b096      	sub	sp, #88	; 0x58
 8009bdc:	4614      	mov	r4, r2
 8009bde:	461d      	mov	r5, r3
 8009be0:	da08      	bge.n	8009bf4 <__swhatbuf_r+0x24>
 8009be2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009be6:	2200      	movs	r2, #0
 8009be8:	602a      	str	r2, [r5, #0]
 8009bea:	061a      	lsls	r2, r3, #24
 8009bec:	d410      	bmi.n	8009c10 <__swhatbuf_r+0x40>
 8009bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bf2:	e00e      	b.n	8009c12 <__swhatbuf_r+0x42>
 8009bf4:	466a      	mov	r2, sp
 8009bf6:	f000 f96f 	bl	8009ed8 <_fstat_r>
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	dbf1      	blt.n	8009be2 <__swhatbuf_r+0x12>
 8009bfe:	9a01      	ldr	r2, [sp, #4]
 8009c00:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009c04:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009c08:	425a      	negs	r2, r3
 8009c0a:	415a      	adcs	r2, r3
 8009c0c:	602a      	str	r2, [r5, #0]
 8009c0e:	e7ee      	b.n	8009bee <__swhatbuf_r+0x1e>
 8009c10:	2340      	movs	r3, #64	; 0x40
 8009c12:	2000      	movs	r0, #0
 8009c14:	6023      	str	r3, [r4, #0]
 8009c16:	b016      	add	sp, #88	; 0x58
 8009c18:	bd70      	pop	{r4, r5, r6, pc}
	...

08009c1c <malloc>:
 8009c1c:	4b02      	ldr	r3, [pc, #8]	; (8009c28 <malloc+0xc>)
 8009c1e:	4601      	mov	r1, r0
 8009c20:	6818      	ldr	r0, [r3, #0]
 8009c22:	f000 b86f 	b.w	8009d04 <_malloc_r>
 8009c26:	bf00      	nop
 8009c28:	200000f0 	.word	0x200000f0

08009c2c <_free_r>:
 8009c2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c2e:	2900      	cmp	r1, #0
 8009c30:	d044      	beq.n	8009cbc <_free_r+0x90>
 8009c32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c36:	9001      	str	r0, [sp, #4]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f1a1 0404 	sub.w	r4, r1, #4
 8009c3e:	bfb8      	it	lt
 8009c40:	18e4      	addlt	r4, r4, r3
 8009c42:	f000 f96d 	bl	8009f20 <__malloc_lock>
 8009c46:	4a1e      	ldr	r2, [pc, #120]	; (8009cc0 <_free_r+0x94>)
 8009c48:	9801      	ldr	r0, [sp, #4]
 8009c4a:	6813      	ldr	r3, [r2, #0]
 8009c4c:	b933      	cbnz	r3, 8009c5c <_free_r+0x30>
 8009c4e:	6063      	str	r3, [r4, #4]
 8009c50:	6014      	str	r4, [r2, #0]
 8009c52:	b003      	add	sp, #12
 8009c54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c58:	f000 b968 	b.w	8009f2c <__malloc_unlock>
 8009c5c:	42a3      	cmp	r3, r4
 8009c5e:	d908      	bls.n	8009c72 <_free_r+0x46>
 8009c60:	6825      	ldr	r5, [r4, #0]
 8009c62:	1961      	adds	r1, r4, r5
 8009c64:	428b      	cmp	r3, r1
 8009c66:	bf01      	itttt	eq
 8009c68:	6819      	ldreq	r1, [r3, #0]
 8009c6a:	685b      	ldreq	r3, [r3, #4]
 8009c6c:	1949      	addeq	r1, r1, r5
 8009c6e:	6021      	streq	r1, [r4, #0]
 8009c70:	e7ed      	b.n	8009c4e <_free_r+0x22>
 8009c72:	461a      	mov	r2, r3
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	b10b      	cbz	r3, 8009c7c <_free_r+0x50>
 8009c78:	42a3      	cmp	r3, r4
 8009c7a:	d9fa      	bls.n	8009c72 <_free_r+0x46>
 8009c7c:	6811      	ldr	r1, [r2, #0]
 8009c7e:	1855      	adds	r5, r2, r1
 8009c80:	42a5      	cmp	r5, r4
 8009c82:	d10b      	bne.n	8009c9c <_free_r+0x70>
 8009c84:	6824      	ldr	r4, [r4, #0]
 8009c86:	4421      	add	r1, r4
 8009c88:	1854      	adds	r4, r2, r1
 8009c8a:	42a3      	cmp	r3, r4
 8009c8c:	6011      	str	r1, [r2, #0]
 8009c8e:	d1e0      	bne.n	8009c52 <_free_r+0x26>
 8009c90:	681c      	ldr	r4, [r3, #0]
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	6053      	str	r3, [r2, #4]
 8009c96:	4421      	add	r1, r4
 8009c98:	6011      	str	r1, [r2, #0]
 8009c9a:	e7da      	b.n	8009c52 <_free_r+0x26>
 8009c9c:	d902      	bls.n	8009ca4 <_free_r+0x78>
 8009c9e:	230c      	movs	r3, #12
 8009ca0:	6003      	str	r3, [r0, #0]
 8009ca2:	e7d6      	b.n	8009c52 <_free_r+0x26>
 8009ca4:	6825      	ldr	r5, [r4, #0]
 8009ca6:	1961      	adds	r1, r4, r5
 8009ca8:	428b      	cmp	r3, r1
 8009caa:	bf04      	itt	eq
 8009cac:	6819      	ldreq	r1, [r3, #0]
 8009cae:	685b      	ldreq	r3, [r3, #4]
 8009cb0:	6063      	str	r3, [r4, #4]
 8009cb2:	bf04      	itt	eq
 8009cb4:	1949      	addeq	r1, r1, r5
 8009cb6:	6021      	streq	r1, [r4, #0]
 8009cb8:	6054      	str	r4, [r2, #4]
 8009cba:	e7ca      	b.n	8009c52 <_free_r+0x26>
 8009cbc:	b003      	add	sp, #12
 8009cbe:	bd30      	pop	{r4, r5, pc}
 8009cc0:	20000664 	.word	0x20000664

08009cc4 <sbrk_aligned>:
 8009cc4:	b570      	push	{r4, r5, r6, lr}
 8009cc6:	4e0e      	ldr	r6, [pc, #56]	; (8009d00 <sbrk_aligned+0x3c>)
 8009cc8:	460c      	mov	r4, r1
 8009cca:	6831      	ldr	r1, [r6, #0]
 8009ccc:	4605      	mov	r5, r0
 8009cce:	b911      	cbnz	r1, 8009cd6 <sbrk_aligned+0x12>
 8009cd0:	f000 f88c 	bl	8009dec <_sbrk_r>
 8009cd4:	6030      	str	r0, [r6, #0]
 8009cd6:	4621      	mov	r1, r4
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f000 f887 	bl	8009dec <_sbrk_r>
 8009cde:	1c43      	adds	r3, r0, #1
 8009ce0:	d00a      	beq.n	8009cf8 <sbrk_aligned+0x34>
 8009ce2:	1cc4      	adds	r4, r0, #3
 8009ce4:	f024 0403 	bic.w	r4, r4, #3
 8009ce8:	42a0      	cmp	r0, r4
 8009cea:	d007      	beq.n	8009cfc <sbrk_aligned+0x38>
 8009cec:	1a21      	subs	r1, r4, r0
 8009cee:	4628      	mov	r0, r5
 8009cf0:	f000 f87c 	bl	8009dec <_sbrk_r>
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	d101      	bne.n	8009cfc <sbrk_aligned+0x38>
 8009cf8:	f04f 34ff 	mov.w	r4, #4294967295
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	bd70      	pop	{r4, r5, r6, pc}
 8009d00:	20000668 	.word	0x20000668

08009d04 <_malloc_r>:
 8009d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d08:	1ccd      	adds	r5, r1, #3
 8009d0a:	f025 0503 	bic.w	r5, r5, #3
 8009d0e:	3508      	adds	r5, #8
 8009d10:	2d0c      	cmp	r5, #12
 8009d12:	bf38      	it	cc
 8009d14:	250c      	movcc	r5, #12
 8009d16:	2d00      	cmp	r5, #0
 8009d18:	4607      	mov	r7, r0
 8009d1a:	db01      	blt.n	8009d20 <_malloc_r+0x1c>
 8009d1c:	42a9      	cmp	r1, r5
 8009d1e:	d905      	bls.n	8009d2c <_malloc_r+0x28>
 8009d20:	230c      	movs	r3, #12
 8009d22:	603b      	str	r3, [r7, #0]
 8009d24:	2600      	movs	r6, #0
 8009d26:	4630      	mov	r0, r6
 8009d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d2c:	4e2e      	ldr	r6, [pc, #184]	; (8009de8 <_malloc_r+0xe4>)
 8009d2e:	f000 f8f7 	bl	8009f20 <__malloc_lock>
 8009d32:	6833      	ldr	r3, [r6, #0]
 8009d34:	461c      	mov	r4, r3
 8009d36:	bb34      	cbnz	r4, 8009d86 <_malloc_r+0x82>
 8009d38:	4629      	mov	r1, r5
 8009d3a:	4638      	mov	r0, r7
 8009d3c:	f7ff ffc2 	bl	8009cc4 <sbrk_aligned>
 8009d40:	1c43      	adds	r3, r0, #1
 8009d42:	4604      	mov	r4, r0
 8009d44:	d14d      	bne.n	8009de2 <_malloc_r+0xde>
 8009d46:	6834      	ldr	r4, [r6, #0]
 8009d48:	4626      	mov	r6, r4
 8009d4a:	2e00      	cmp	r6, #0
 8009d4c:	d140      	bne.n	8009dd0 <_malloc_r+0xcc>
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	4631      	mov	r1, r6
 8009d52:	4638      	mov	r0, r7
 8009d54:	eb04 0803 	add.w	r8, r4, r3
 8009d58:	f000 f848 	bl	8009dec <_sbrk_r>
 8009d5c:	4580      	cmp	r8, r0
 8009d5e:	d13a      	bne.n	8009dd6 <_malloc_r+0xd2>
 8009d60:	6821      	ldr	r1, [r4, #0]
 8009d62:	3503      	adds	r5, #3
 8009d64:	1a6d      	subs	r5, r5, r1
 8009d66:	f025 0503 	bic.w	r5, r5, #3
 8009d6a:	3508      	adds	r5, #8
 8009d6c:	2d0c      	cmp	r5, #12
 8009d6e:	bf38      	it	cc
 8009d70:	250c      	movcc	r5, #12
 8009d72:	4629      	mov	r1, r5
 8009d74:	4638      	mov	r0, r7
 8009d76:	f7ff ffa5 	bl	8009cc4 <sbrk_aligned>
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	d02b      	beq.n	8009dd6 <_malloc_r+0xd2>
 8009d7e:	6823      	ldr	r3, [r4, #0]
 8009d80:	442b      	add	r3, r5
 8009d82:	6023      	str	r3, [r4, #0]
 8009d84:	e00e      	b.n	8009da4 <_malloc_r+0xa0>
 8009d86:	6822      	ldr	r2, [r4, #0]
 8009d88:	1b52      	subs	r2, r2, r5
 8009d8a:	d41e      	bmi.n	8009dca <_malloc_r+0xc6>
 8009d8c:	2a0b      	cmp	r2, #11
 8009d8e:	d916      	bls.n	8009dbe <_malloc_r+0xba>
 8009d90:	1961      	adds	r1, r4, r5
 8009d92:	42a3      	cmp	r3, r4
 8009d94:	6025      	str	r5, [r4, #0]
 8009d96:	bf18      	it	ne
 8009d98:	6059      	strne	r1, [r3, #4]
 8009d9a:	6863      	ldr	r3, [r4, #4]
 8009d9c:	bf08      	it	eq
 8009d9e:	6031      	streq	r1, [r6, #0]
 8009da0:	5162      	str	r2, [r4, r5]
 8009da2:	604b      	str	r3, [r1, #4]
 8009da4:	4638      	mov	r0, r7
 8009da6:	f104 060b 	add.w	r6, r4, #11
 8009daa:	f000 f8bf 	bl	8009f2c <__malloc_unlock>
 8009dae:	f026 0607 	bic.w	r6, r6, #7
 8009db2:	1d23      	adds	r3, r4, #4
 8009db4:	1af2      	subs	r2, r6, r3
 8009db6:	d0b6      	beq.n	8009d26 <_malloc_r+0x22>
 8009db8:	1b9b      	subs	r3, r3, r6
 8009dba:	50a3      	str	r3, [r4, r2]
 8009dbc:	e7b3      	b.n	8009d26 <_malloc_r+0x22>
 8009dbe:	6862      	ldr	r2, [r4, #4]
 8009dc0:	42a3      	cmp	r3, r4
 8009dc2:	bf0c      	ite	eq
 8009dc4:	6032      	streq	r2, [r6, #0]
 8009dc6:	605a      	strne	r2, [r3, #4]
 8009dc8:	e7ec      	b.n	8009da4 <_malloc_r+0xa0>
 8009dca:	4623      	mov	r3, r4
 8009dcc:	6864      	ldr	r4, [r4, #4]
 8009dce:	e7b2      	b.n	8009d36 <_malloc_r+0x32>
 8009dd0:	4634      	mov	r4, r6
 8009dd2:	6876      	ldr	r6, [r6, #4]
 8009dd4:	e7b9      	b.n	8009d4a <_malloc_r+0x46>
 8009dd6:	230c      	movs	r3, #12
 8009dd8:	603b      	str	r3, [r7, #0]
 8009dda:	4638      	mov	r0, r7
 8009ddc:	f000 f8a6 	bl	8009f2c <__malloc_unlock>
 8009de0:	e7a1      	b.n	8009d26 <_malloc_r+0x22>
 8009de2:	6025      	str	r5, [r4, #0]
 8009de4:	e7de      	b.n	8009da4 <_malloc_r+0xa0>
 8009de6:	bf00      	nop
 8009de8:	20000664 	.word	0x20000664

08009dec <_sbrk_r>:
 8009dec:	b538      	push	{r3, r4, r5, lr}
 8009dee:	4d06      	ldr	r5, [pc, #24]	; (8009e08 <_sbrk_r+0x1c>)
 8009df0:	2300      	movs	r3, #0
 8009df2:	4604      	mov	r4, r0
 8009df4:	4608      	mov	r0, r1
 8009df6:	602b      	str	r3, [r5, #0]
 8009df8:	f7fa fff4 	bl	8004de4 <_sbrk>
 8009dfc:	1c43      	adds	r3, r0, #1
 8009dfe:	d102      	bne.n	8009e06 <_sbrk_r+0x1a>
 8009e00:	682b      	ldr	r3, [r5, #0]
 8009e02:	b103      	cbz	r3, 8009e06 <_sbrk_r+0x1a>
 8009e04:	6023      	str	r3, [r4, #0]
 8009e06:	bd38      	pop	{r3, r4, r5, pc}
 8009e08:	2000066c 	.word	0x2000066c

08009e0c <__sread>:
 8009e0c:	b510      	push	{r4, lr}
 8009e0e:	460c      	mov	r4, r1
 8009e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e14:	f000 f890 	bl	8009f38 <_read_r>
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	bfab      	itete	ge
 8009e1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8009e20:	181b      	addge	r3, r3, r0
 8009e22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e26:	bfac      	ite	ge
 8009e28:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e2a:	81a3      	strhlt	r3, [r4, #12]
 8009e2c:	bd10      	pop	{r4, pc}

08009e2e <__swrite>:
 8009e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e32:	461f      	mov	r7, r3
 8009e34:	898b      	ldrh	r3, [r1, #12]
 8009e36:	05db      	lsls	r3, r3, #23
 8009e38:	4605      	mov	r5, r0
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	4616      	mov	r6, r2
 8009e3e:	d505      	bpl.n	8009e4c <__swrite+0x1e>
 8009e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e44:	2302      	movs	r3, #2
 8009e46:	2200      	movs	r2, #0
 8009e48:	f000 f858 	bl	8009efc <_lseek_r>
 8009e4c:	89a3      	ldrh	r3, [r4, #12]
 8009e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e56:	81a3      	strh	r3, [r4, #12]
 8009e58:	4632      	mov	r2, r6
 8009e5a:	463b      	mov	r3, r7
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e62:	f000 b817 	b.w	8009e94 <_write_r>

08009e66 <__sseek>:
 8009e66:	b510      	push	{r4, lr}
 8009e68:	460c      	mov	r4, r1
 8009e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e6e:	f000 f845 	bl	8009efc <_lseek_r>
 8009e72:	1c43      	adds	r3, r0, #1
 8009e74:	89a3      	ldrh	r3, [r4, #12]
 8009e76:	bf15      	itete	ne
 8009e78:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e82:	81a3      	strheq	r3, [r4, #12]
 8009e84:	bf18      	it	ne
 8009e86:	81a3      	strhne	r3, [r4, #12]
 8009e88:	bd10      	pop	{r4, pc}

08009e8a <__sclose>:
 8009e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e8e:	f000 b813 	b.w	8009eb8 <_close_r>
	...

08009e94 <_write_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4d07      	ldr	r5, [pc, #28]	; (8009eb4 <_write_r+0x20>)
 8009e98:	4604      	mov	r4, r0
 8009e9a:	4608      	mov	r0, r1
 8009e9c:	4611      	mov	r1, r2
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	602a      	str	r2, [r5, #0]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	f7fa fb8e 	bl	80045c4 <_write>
 8009ea8:	1c43      	adds	r3, r0, #1
 8009eaa:	d102      	bne.n	8009eb2 <_write_r+0x1e>
 8009eac:	682b      	ldr	r3, [r5, #0]
 8009eae:	b103      	cbz	r3, 8009eb2 <_write_r+0x1e>
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	bd38      	pop	{r3, r4, r5, pc}
 8009eb4:	2000066c 	.word	0x2000066c

08009eb8 <_close_r>:
 8009eb8:	b538      	push	{r3, r4, r5, lr}
 8009eba:	4d06      	ldr	r5, [pc, #24]	; (8009ed4 <_close_r+0x1c>)
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	4604      	mov	r4, r0
 8009ec0:	4608      	mov	r0, r1
 8009ec2:	602b      	str	r3, [r5, #0]
 8009ec4:	f7fa fba8 	bl	8004618 <_close>
 8009ec8:	1c43      	adds	r3, r0, #1
 8009eca:	d102      	bne.n	8009ed2 <_close_r+0x1a>
 8009ecc:	682b      	ldr	r3, [r5, #0]
 8009ece:	b103      	cbz	r3, 8009ed2 <_close_r+0x1a>
 8009ed0:	6023      	str	r3, [r4, #0]
 8009ed2:	bd38      	pop	{r3, r4, r5, pc}
 8009ed4:	2000066c 	.word	0x2000066c

08009ed8 <_fstat_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	4d07      	ldr	r5, [pc, #28]	; (8009ef8 <_fstat_r+0x20>)
 8009edc:	2300      	movs	r3, #0
 8009ede:	4604      	mov	r4, r0
 8009ee0:	4608      	mov	r0, r1
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	602b      	str	r3, [r5, #0]
 8009ee6:	f7fa fbe7 	bl	80046b8 <_fstat>
 8009eea:	1c43      	adds	r3, r0, #1
 8009eec:	d102      	bne.n	8009ef4 <_fstat_r+0x1c>
 8009eee:	682b      	ldr	r3, [r5, #0]
 8009ef0:	b103      	cbz	r3, 8009ef4 <_fstat_r+0x1c>
 8009ef2:	6023      	str	r3, [r4, #0]
 8009ef4:	bd38      	pop	{r3, r4, r5, pc}
 8009ef6:	bf00      	nop
 8009ef8:	2000066c 	.word	0x2000066c

08009efc <_lseek_r>:
 8009efc:	b538      	push	{r3, r4, r5, lr}
 8009efe:	4d07      	ldr	r5, [pc, #28]	; (8009f1c <_lseek_r+0x20>)
 8009f00:	4604      	mov	r4, r0
 8009f02:	4608      	mov	r0, r1
 8009f04:	4611      	mov	r1, r2
 8009f06:	2200      	movs	r2, #0
 8009f08:	602a      	str	r2, [r5, #0]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	f7fa fb9b 	bl	8004646 <_lseek>
 8009f10:	1c43      	adds	r3, r0, #1
 8009f12:	d102      	bne.n	8009f1a <_lseek_r+0x1e>
 8009f14:	682b      	ldr	r3, [r5, #0]
 8009f16:	b103      	cbz	r3, 8009f1a <_lseek_r+0x1e>
 8009f18:	6023      	str	r3, [r4, #0]
 8009f1a:	bd38      	pop	{r3, r4, r5, pc}
 8009f1c:	2000066c 	.word	0x2000066c

08009f20 <__malloc_lock>:
 8009f20:	4801      	ldr	r0, [pc, #4]	; (8009f28 <__malloc_lock+0x8>)
 8009f22:	f7ff be53 	b.w	8009bcc <__retarget_lock_acquire_recursive>
 8009f26:	bf00      	nop
 8009f28:	20000660 	.word	0x20000660

08009f2c <__malloc_unlock>:
 8009f2c:	4801      	ldr	r0, [pc, #4]	; (8009f34 <__malloc_unlock+0x8>)
 8009f2e:	f7ff be4e 	b.w	8009bce <__retarget_lock_release_recursive>
 8009f32:	bf00      	nop
 8009f34:	20000660 	.word	0x20000660

08009f38 <_read_r>:
 8009f38:	b538      	push	{r3, r4, r5, lr}
 8009f3a:	4d07      	ldr	r5, [pc, #28]	; (8009f58 <_read_r+0x20>)
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	4608      	mov	r0, r1
 8009f40:	4611      	mov	r1, r2
 8009f42:	2200      	movs	r2, #0
 8009f44:	602a      	str	r2, [r5, #0]
 8009f46:	461a      	mov	r2, r3
 8009f48:	f7fa fb8e 	bl	8004668 <_read>
 8009f4c:	1c43      	adds	r3, r0, #1
 8009f4e:	d102      	bne.n	8009f56 <_read_r+0x1e>
 8009f50:	682b      	ldr	r3, [r5, #0]
 8009f52:	b103      	cbz	r3, 8009f56 <_read_r+0x1e>
 8009f54:	6023      	str	r3, [r4, #0]
 8009f56:	bd38      	pop	{r3, r4, r5, pc}
 8009f58:	2000066c 	.word	0x2000066c

08009f5c <_init>:
 8009f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f5e:	bf00      	nop
 8009f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f62:	bc08      	pop	{r3}
 8009f64:	469e      	mov	lr, r3
 8009f66:	4770      	bx	lr

08009f68 <_fini>:
 8009f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f6a:	bf00      	nop
 8009f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f6e:	bc08      	pop	{r3}
 8009f70:	469e      	mov	lr, r3
 8009f72:	4770      	bx	lr
